| units: 0.5 tech: gf180mcuD format: MIT
x a_44356_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=5349 nfet_05v0
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=56317 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control BUS[8] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=12020 nfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=27101 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=12021 pfet_03v3
x Enable a_4605_15973# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=15973 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control BUS[8] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=14676 nfet_03v3
x a_40580_40460# vdd a_40924_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=40384 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control BUS[8] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=38580 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=4053 pfet_03v3
x a_7260_5812# a_7120_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=5856 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=43893 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_14.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=21285 nfet_05v0
x a_n4084_n2596# vss a_n3616_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=-2577 nfet_05v0
x a_39596_47868# a_40580_48428# a_40824_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=47883 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] vdd a_37968_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=40460 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control BUS[8] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=25300 nfet_03v3
x a_39596_34588# a_40580_35148# a_40824_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=34603 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=30613 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control PIN[14] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=22644 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=-2580 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=53180 nfet_05v0
x a_n308_18652# vdd a_160_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=19209 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=12021 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=23979 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control PIN[24] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=-3915 nfet_03v3
x a_27116_42556# vss a_27584_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=42574 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=1397 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=541 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control BUS[4] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=17332 nfet_03v3
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=51005 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=38581 pfet_03v3
x a_19396_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=34565 nfet_05v0
x a_7260_21748# a_7120_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=21792 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] vss a_48285_n2619# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=-2618 nfet_05v0
x a_n308_5372# vss a_160_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=5390 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=25301 pfet_03v3
x a_6400_16014# a_6916_16556# a_7120_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=16556 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=41237 pfet_03v3
x a_33356_31932# a_34192_32492# a_34340_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=32492 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] vss a_10845_55813# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=55813 nfet_05v0
x a_n3616_37262# a_n3248_37259# a_n3100_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=37259 nfet_05v0
x a_44356_43116# vss a_44700_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=42571 nfet_05v0
x a_40580_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=26597 nfet_05v0
x a_n308_60# a_528_620# a_676_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=620 pfet_05v0
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=5853 pfet_05v0
x a_n3100_56396# vdd a_n2756_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=56320 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control BUS[7] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=51860 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=-3914 pfet_03v3
x a_40580_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=13317 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=4053 pfet_03v3
x a_n6548_55836# a_n5564_56396# a_n5320_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=55851 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=51861 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=17333 pfet_03v3
x a_21860_n2036# vss a_22204_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=-2580 nfet_05v0
x Enable a_54525_34565# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=34565 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=49779 nfet_05v0
x a_3140_24524# vss a_3484_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=23979 nfet_05v0
x a_25636_11244# vss a_25980_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=10699 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control BUS[1] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=14676 nfet_03v3
x a_24652_2716# a_25488_3276# a_25636_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=3276 pfet_05v0
x a_27584_5390# a_27952_5387# a_28100_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=5387 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=53661 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=49205 pfet_03v3
x a_49612_29276# vdd a_50080_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=29833 pfet_05v0
x a_43840_18670# a_44356_19212# a_44560_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=19212 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control BUS[6] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=46548 nfet_03v3
x a_50080_31950# a_50448_31947# a_50596_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=31947 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=55836 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=14677 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=51861 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control BUS[1] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=27956 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control PIN[14] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=22644 nfet_03v3
x a_34340_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=13821 pfet_05v0
x a_5932_58492# a_6916_59052# a_7160_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=58507 nfet_05v0
x a_3140_3276# vss a_3484_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=2731 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=45693 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=32413 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=37725 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=54517 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_23.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=-2618 nfet_05v0
x a_44356_8588# vss a_44700_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=8043 nfet_05v0
x a_8396_18652# a_9232_19212# a_9380_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=19212 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=49205 pfet_03v3
x a_n3100_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=19133 pfet_05v0
x a_n3100_56396# vss a_n2756_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=55851 nfet_05v0
x a_18412_50524# a_19396_51084# a_19640_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=50539 nfet_05v0
x a_37132_34588# vdd a_37600_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=35145 pfet_05v0
x a_3140_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=8005 nfet_05v0
x a_31876_51084# vss a_32220_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=50539 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=33269 pfet_03v3
x a_13156_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=56317 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control BUS[8] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=1396 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=8509 pfet_05v0
x a_24652_21308# vdd a_25120_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=21865 pfet_05v0
x a_12172_13340# vss a_12640_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=13358 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=12021 pfet_03v3
x a_50940_42996# a_50840_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=42571 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=37725 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=24445 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=46549 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=45772 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=6709 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] vss a_50448_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=45227 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control BUS[5] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=43892 nfet_03v3
x a_34340_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=48349 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=38581 pfet_03v3
x a_15104_n2578# a_15472_n2581# a_15620_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=-2580 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control BUS[5] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=30612 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=25301 pfet_03v3
x a_45836_13340# vdd a_46304_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=13897 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=12021 pfet_03v3
x a_n2756_19092# a_n2856_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=18667 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] vss a_48285_55813# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=55813 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_3.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=50501 nfet_05v0
x a_32220_11124# a_32120_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=10699 nfet_05v0
x a_52076_39900# a_53060_40460# a_53304_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=39915 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control PIN[10] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=33268 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=38581 pfet_03v3
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=56317 pfet_05v0
x a_160_37262# a_528_37259# a_676_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=37259 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=25301 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control PIN[16] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=17332 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=55851 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=11165 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] vss a_528_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=29291 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=29291 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control PIN[22] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=1396 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=17333 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=16011 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] vss a_528_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=16011 nfet_05v0
x a_n4084_26620# vss a_n3616_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=26638 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=35148 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=27957 pfet_03v3
x a_33356_18652# vdd a_33824_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=19209 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control PIN[2] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=54516 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=41237 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=19989 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_16.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=15973 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=-1258 pfet_03v3
x a_40064_8046# a_40432_8043# a_40580_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=8043 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control PIN[3] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=51860 nfet_03v3
x a_n4084_5372# vss a_n3616_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=5390 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=27957 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=1397 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_22.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=37 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=51861 pfet_03v3
x a_6916_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=16477 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=54517 pfet_03v3
x a_52076_53180# vdd a_52544_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=53737 pfet_05v0
x a_27584_78# a_27952_75# a_28100_620# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=75 nfet_05v0
x a_21344_2734# a_21860_3276# a_22064_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=3276 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=46549 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=-2114 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=57173 pfet_03v3
x a_n308_39900# vss a_160_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=39918 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=26620 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=-1258 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=16477 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=27957 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=4627 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=51861 pfet_03v3
x a_5932_47868# vss a_6400_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=47886 nfet_05v0
x a_27116_13340# a_27952_13900# a_28100_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=13900 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=54517 pfet_03v3
x a_n4084_n2596# a_n3248_n2036# a_n3100_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=-2035 pfet_05v0
x a_5932_34588# vss a_6400_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=34606 nfet_05v0
x a_18412_29276# a_19248_29836# a_19396_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=29836 pfet_05v0
x a_46304_26638# a_46820_27180# a_47024_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=27180 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=51005 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=46549 pfet_03v3
x a_53060_29836# vss a_53404_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=29291 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=57173 pfet_03v3
x a_53060_16556# vss a_53404_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=16011 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_1.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=55813 nfet_05v0
x a_49612_60# vss a_50080_78# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=78 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control BUS[2] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=6708 nfet_03v3
x a_27116_8028# vss a_27584_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=8046 nfet_05v0
x a_25636_3276# vdd a_25980_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=3200 pfet_05v0
x a_37600_50542# a_38116_51084# a_38320_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=51084 pfet_05v0
x a_676_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=40381 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] vss a_37968_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=37259 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=25269 pfet_05v0
x a_n6548_8028# a_n5712_8588# a_n5564_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=8588 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=46549 pfet_03v3
x a_n6548_31932# a_n5712_32492# a_n5564_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=32492 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=1397 pfet_03v3
x a_2156_29276# vss a_2624_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=29294 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] vss a_25488_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=23979 nfet_05v0
x a_2156_15996# vss a_2624_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=16014 nfet_05v0
x a_12172_53180# a_13008_53740# a_13156_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=53740 pfet_05v0
x a_28444_40340# a_28344_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=39915 nfet_05v0
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=29757 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=27101 pfet_05v0
x a_1020_21748# a_920_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=21323 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=14677 pfet_03v3
x a_21344_18670# a_21860_19212# a_22064_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=19212 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=-3914 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=12021 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in vss a_54525_18629# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=18629 nfet_05v0
x a_12640_55854# a_13156_56396# a_13360_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=56396 pfet_05v0
x a_27116_47868# a_27952_48428# a_28100_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=48428 pfet_05v0
x a_18412_53180# vdd a_18880_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=53737 pfet_05v0
x a_12640_42574# a_13156_43116# a_13360_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=43116 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control BUS[1] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=35924 nfet_03v3
x a_31876_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=8509 pfet_05v0
x a_38116_59052# vss a_38460_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=58507 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=4021 pfet_05v0
x a_33356_55836# a_34340_56396# a_34584_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=55851 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control PIN[6] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=43892 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=38581 pfet_03v3
x a_19396_3276# vdd a_19740_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=3200 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=6709 pfet_03v3
x a_40064_53198# a_40580_53740# a_40784_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=53740 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=35925 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control PIN[11] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=30612 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=27925 pfet_05v0
x a_6916_24524# vdd a_7260_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=24448 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=57747 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=25301 pfet_03v3
x a_34684_40340# a_34544_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=40384 pfet_05v0
x a_19396_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=11165 pfet_05v0
x a_39596_45212# vdd a_40064_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=45769 pfet_05v0
x a_27116_37244# a_28100_37804# a_28344_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=37259 nfet_05v0
x a_33824_34606# a_34340_35148# a_34544_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=35148 pfet_05v0
x a_n5564_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=29757 pfet_05v0
x a_n6548_2716# vdd a_n6080_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=3273 pfet_05v0
x a_40580_37804# vss a_40924_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=37259 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=45693 pfet_05v0
x a_15964_45652# a_15864_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=45227 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control BUS[7] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=33268 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=38581 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=32413 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] vdd a_50448_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=32492 pfet_05v0
x a_46304_29294# a_46672_29291# a_46820_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=29291 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] vss a_4605_26597# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=26597 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=25301 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=4053 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control BUS[10] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=17332 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control PIN[14] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=22644 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control BUS[1] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=4052 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] vss a_4605_13317# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=13317 nfet_05v0
x a_46304_16014# a_46672_16011# a_46820_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=16011 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control BUS[4] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=9364 nfet_03v3
x a_38460_19092# a_38360_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=18667 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=8028 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=27957 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=8588 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=19989 pfet_03v3
x a_n4084_37244# a_n3248_37804# a_n3100_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=37804 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=-1258 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=33269 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=51861 pfet_03v3
x a_9380_45772# vss a_9724_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=45227 nfet_05v0
x a_n3616_29294# a_n3100_29836# a_n2896_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=29836 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=541 pfet_05v0
x a_n308_n2596# a_528_n2036# a_676_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=-2035 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=43037 pfet_05v0
x a_50080_31950# a_50596_32492# a_50800_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=32492 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] vdd a_19248_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=620 pfet_05v0
x a_21860_3276# vdd a_22204_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=3200 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=57173 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control BUS[2] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=12020 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=-2580 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control PIN[6] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=43892 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=-3914 pfet_03v3
x a_27116_5372# a_27952_5932# a_28100_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=5932 pfet_05v0
x a_53404_56276# a_53264_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=56320 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=54517 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control PIN[11] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=30612 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=8509 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=37725 pfet_05v0
x a_44700_58932# a_44600_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=58507 nfet_05v0
x a_8396_42556# vss a_8864_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=42574 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=4053 pfet_03v3
x a_33356_39900# vss a_33824_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=39918 nfet_05v0
x a_676_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=34565 nfet_05v0
x a_40064_55854# a_40432_55851# a_40580_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=55851 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control BUS[2] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=51860 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=45693 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=53195 nfet_05v0
x a_n308_8028# a_528_8588# a_676_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=8588 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=32413 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=41237 pfet_03v3
x a_33824_37262# a_34192_37259# a_34340_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=37259 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=24445 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=17333 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=58973 pfet_05v0
x a_2624_58510# a_3140_59052# a_3344_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=59052 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=54517 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control BUS[3] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=33268 nfet_03v3
x a_3140_n2036# vss a_3484_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=-2580 nfet_05v0
x a_40580_11244# vdd a_40924_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=11168 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=17333 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=14677 pfet_03v3
x a_5932_5372# a_6916_5932# a_7160_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=5387 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] vdd a_37968_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=11244 pfet_05v0
x a_39596_18652# a_40580_19212# a_40824_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=18667 nfet_05v0
x a_6916_11244# vss a_7260_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=10699 nfet_05v0
x a_n3100_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=50501 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=45693 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=32413 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control BUS[3] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=46548 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=30581 pfet_05v0
x a_13156_37804# vdd a_13500_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=37728 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=41237 pfet_03v3
x a_8864_2734# a_9380_3276# a_9584_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=3276 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] vdd a_6768_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=5932 pfet_05v0
x a_15104_50542# a_15620_51084# a_15824_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=51084 pfet_05v0
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=35069 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=23964 nfet_05v0
x a_28100_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=56317 pfet_05v0
x a_21860_53740# vss a_22204_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=53195 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control PIN[22] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=1396 nfet_03v3
x a_27116_13340# vss a_27584_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=13358 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=-3946 pfet_05v0
x a_13500_8468# a_13360_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=8512 pfet_05v0
x a_19740_56276# a_19600_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=56320 pfet_05v0
x a_n3616_8046# a_n3248_8043# a_n3100_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=8043 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] vss a_10845_39877# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=39877 nfet_05v0
x a_50596_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=53157 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=43037 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=41237 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control PIN[10] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=33268 nfet_03v3
x a_14636_10684# vdd a_15104_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=11241 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control PIN[8] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=38580 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=33269 pfet_03v3
x a_52076_60# a_52912_620# a_53060_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=620 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=5372 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=6709 pfet_03v3
x a_44356_13900# vss a_44700_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=13355 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=43893 pfet_03v3
x a_n308_37244# a_528_37804# a_676_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=37804 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control PIN[13] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=25300 nfet_03v3
x a_n3100_27180# vdd a_n2756_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=27104 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control BUS[7] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=22644 nfet_03v3
x a_25636_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=19133 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control BUS[9] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=49204 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=35925 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=30613 pfet_03v3
x a_n6548_26620# a_n5564_27180# a_n5320_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=26635 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=12595 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control PIN[16] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=17332 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=22645 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=1397 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=33269 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control BUS[7] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=35924 nfet_03v3
x a_27584_29294# a_28100_29836# a_28304_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=29836 pfet_05v0
x a_5932_21308# vdd a_6400_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=21865 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control BUS[6] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=27956 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=24445 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=9365 pfet_03v3
x a_44356_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=53661 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control BUS[1] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=-1259 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_20.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=5349 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=56317 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=49205 pfet_03v3
x a_25120_8046# a_25636_8588# a_25840_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=8588 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=-3914 pfet_03v3
x a_34340_21868# vdd a_34684_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=21792 pfet_05v0
x a_34684_5812# a_34584_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=5387 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] vdd a_44208_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=13900 pfet_05v0
x a_39596_55836# a_40432_56396# a_40580_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=56396 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=51829 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=12021 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=16477 pfet_05v0
x a_39596_42556# a_40432_43116# a_40580_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=43116 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=55836 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=35925 pfet_03v3
x a_37132_5372# vss a_37600_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=5390 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=35148 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=1397 pfet_03v3
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=3197 pfet_05v0
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=13821 pfet_05v0
x a_30892_29276# a_31876_29836# a_32120_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=29291 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=9365 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=38581 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=25301 pfet_03v3
x a_43372_23964# vdd a_43840_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=24521 pfet_05v0
x a_30892_15996# a_31876_16556# a_32120_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=16011 nfet_05v0
x a_19396_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=58973 pfet_05v0
x a_15104_53198# a_15472_53195# a_15620_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=53195 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control BUS[5] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=41236 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=54517 pfet_03v3
x a_n3100_27180# vss a_n2756_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=26635 nfet_05v0
x a_44356_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=37 nfet_05v0
x a_45836_31932# a_46820_32492# a_47064_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=31947 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=-1258 pfet_03v3
x a_50940_13780# a_50840_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=13355 nfet_05v0
x a_40580_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=37725 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=8588 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=16556 pfet_05v0
x a_2156_26620# a_2992_27180# a_3140_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=27180 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=17333 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] vdd a_44208_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=48428 pfet_05v0
x a_n4084_45212# vdd a_n3616_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=45769 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=4053 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control BUS[5] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=14676 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=56317 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control PIN[3] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=51860 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=-2114 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=57173 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=47883 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] vss a_48285_39877# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=39877 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_9.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=34565 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=34603 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=51861 pfet_03v3
x a_33356_n2596# a_34192_n2036# a_34340_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=-2035 pfet_05v0
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=48349 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] vss a_23325_29253# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=29253 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=46549 pfet_03v3
x a_2156_8028# a_2992_8588# a_3140_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=8588 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=9365 pfet_03v3
x a_43372_58492# vdd a_43840_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=59049 pfet_05v0
x a_n308_39900# vdd a_160_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=40457 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=38581 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=26635 nfet_05v0
x a_9380_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=541 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=57173 pfet_03v3
x a_44700_53620# a_44560_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=53664 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=37725 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=25301 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_22.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=37 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=19212 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control PIN[21] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=4052 nfet_03v3
x a_34340_5932# vdd a_34684_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=5856 pfet_05v0
x a_30892_45212# vdd a_31360_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=45769 pfet_05v0
x a_676_620# vss a_1020_500# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=75 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] vss a_25488_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=-2580 nfet_05v0
x a_n6080_37262# a_n5712_37259# a_n5564_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=37259 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=43893 pfet_03v3
x a_n5220_42996# a_n5360_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=43040 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=38581 pfet_03v3
x a_53060_620# vss a_53404_500# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=75 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=3197 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] vss a_6768_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=23979 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control PIN[14] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=22644 nfet_03v3
x Enable a_35805_21285# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=21285 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=35925 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=25301 pfet_03v3
x a_46820_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=5349 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=6709 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control BUS[1] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=6708 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control BUS[4] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=51860 nfet_03v3
x a_9724_40340# a_9624_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=39915 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=27101 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=22645 pfet_03v3
x a_12640_58510# a_13008_58507# a_13156_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=58507 nfet_05v0
x a_15620_48428# vss a_15964_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=47883 nfet_05v0
x a_15620_35148# vss a_15964_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=34603 nfet_05v0
x a_53060_n2036# D_out vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=-2114 pfet_05v0
x a_38116_3276# vss a_38460_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=2731 nfet_05v0
x a_33356_5372# vss a_33824_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=5390 nfet_05v0
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=13821 pfet_05v0
x a_44356_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=47845 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=35925 pfet_03v3
x a_37132_31932# a_37968_32492# a_38116_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=32492 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=-1258 pfet_03v3
x a_52544_31950# a_52912_31947# a_53060_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=31947 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=22645 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=35069 pfet_05v0
x a_40580_59052# vdd a_40924_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=58976 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=49205 pfet_03v3
x a_676_45772# vss a_1020_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=45227 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=46549 pfet_03v3
x a_37132_42556# a_38116_43116# a_38360_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=42571 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_7.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=39877 nfet_05v0
x a_43840_39918# a_44356_40460# a_44560_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=40460 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=9365 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=35925 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control BUS[10] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=9364 nfet_03v3
x a_676_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=11165 pfet_05v0
x a_8396_37244# a_9380_37804# a_9624_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=37259 nfet_05v0
x a_40924_37684# a_40784_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=37728 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=5372 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] vss a_35805_5349# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=5349 nfet_05v0
x a_47164_42996# a_47064_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=42571 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=1397 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=60 nfet_05v0
x a_31360_58510# a_31876_59052# a_32080_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=59052 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control PIN[2] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=54516 nfet_03v3
x a_2624_21326# a_3140_21868# a_3344_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=21868 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=53180 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=6709 pfet_03v3
x a_12172_23964# a_13008_24524# a_13156_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=24524 pfet_05v0
x a_53060_27180# swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=27101 pfet_05v0
x a_8396_39900# a_9232_40460# a_9380_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=40460 pfet_05v0
x a_12172_47868# a_13156_48428# a_13400_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=47883 nfet_05v0
x a_21860_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=53661 pfet_05v0
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=48349 pfet_05v0
x a_33356_37244# a_34192_37804# a_34340_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=37804 pfet_05v0
x a_12172_34588# a_13156_35148# a_13400_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=34603 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control BUS[7] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=-1259 nfet_03v3
x a_38116_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=21285 nfet_05v0
x a_n3100_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=40381 pfet_05v0
x Enable a_42045_23941# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=23941 nfet_05v0
x a_n5564_21868# vss a_n5220_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=21323 nfet_05v0
x a_18412_60# a_19396_620# a_19640_75# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=75 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control PIN[18] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=12020 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control BUS[1] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=19988 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=12021 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] vss a_29565_42533# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=42533 nfet_05v0
x a_n6080_34606# a_n5564_35148# a_n5360_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=35148 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=19989 pfet_03v3
x a_33356_26620# a_34340_27180# a_34584_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=26635 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control PIN[17] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=14676 nfet_03v3
x a_22204_48308# a_22104_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=47883 nfet_05v0
x a_40064_23982# a_40580_24524# a_40784_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=24524 pfet_05v0
x a_22204_35028# a_22104_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=34603 nfet_05v0
x a_33824_2734# a_34192_2731# a_34340_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=2731 nfet_05v0
x a_34684_11124# a_34544_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=11168 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=31947 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=-3914 pfet_03v3
x Enable a_35805_n2619# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=-2618 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=5372 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=16477 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=12021 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in vss a_n5712_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=55851 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=38581 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=-2595 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=53195 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=51005 pfet_05v0
x a_28100_37804# vdd a_28444_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=37728 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in vdd a_n5712_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=35148 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=25301 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control PIN[7] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=41236 nfet_03v3
x a_30892_5372# vdd a_31360_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=5929 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=52435 nfet_05v0
x Enable a_42045_58469# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=58469 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=41237 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=9365 pfet_03v3
x a_33356_39900# vdd a_33824_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=40457 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=38581 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=25301 pfet_03v3
x a_32220_48308# a_32080_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=48352 pfet_05v0
x a_2624_23982# a_2992_23979# a_3140_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=23979 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=-3914 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=-1258 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=5853 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=54517 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control PIN[5] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=46548 nfet_03v3
x a_24652_2716# vdd a_25120_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=3273 pfet_05v0
x a_25636_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=50501 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=41237 pfet_03v3
x a_50940_8468# a_50800_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=8512 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control BUS[5] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=35924 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=35925 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control BUS[8] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=6708 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control PIN[17] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=14676 nfet_03v3
x a_53404_27060# a_53264_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=27104 pfet_05v0
x a_n6548_n2596# a_n5712_n2036# a_n5564_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=-2035 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=54517 pfet_03v3
x Enable a_29565_15973# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=15973 nfet_05v0
x a_3140_53740# vss a_3484_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=53195 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=51861 pfet_03v3
x a_8396_13340# vss a_8864_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=13358 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=41237 pfet_03v3
x a_38116_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=-2618 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control PIN[18] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=12020 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=56396 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=46549 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=35893 pfet_05v0
x a_40064_26638# a_40432_26635# a_40580_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=26635 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control BUS[2] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=22644 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=16477 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=22613 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=43116 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control BUS[1] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=57172 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control PIN[8] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=38580 nfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=29757 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control PIN[13] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=25300 nfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=23979 nfet_05v0
x a_3484_35028# a_3344_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=35072 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] vss a_42045_23941# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=23941 nfet_05v0
x a_20876_5372# a_21860_5932# a_22104_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=5387 nfet_05v0
x a_14636_53180# a_15472_53740# a_15620_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=53740 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=37725 pfet_05v0
x a_49612_45212# a_50596_45772# a_50840_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=45227 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=4053 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control PIN[20] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=6708 nfet_03v3
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=51005 pfet_05v0
x a_21860_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=47845 nfet_05v0
x a_52544_26638# a_53060_27180# a_53264_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=27180 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=8028 nfet_05v0
x a_n3100_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=34565 nfet_05v0
x a_33356_2716# a_34192_3276# a_34340_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=3276 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control PIN[22] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=1396 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=1397 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control BUS[10] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=12020 nfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=16477 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=49205 pfet_03v3
x a_14636_42556# a_15620_43116# a_15864_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=42571 nfet_05v0
x Enable a_35805_55813# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=55813 nfet_05v0
x a_37132_53180# vss a_37600_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=53198 nfet_05v0
x a_21344_39918# a_21860_40460# a_22064_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=40460 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=44467 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] vss a_44208_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=37259 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=6709 pfet_03v3
x Enable a_n1635_8005# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=8005 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=9365 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=12021 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=53661 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control BUS[10] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=38580 nfet_03v3
x a_n308_29276# a_676_29836# a_920_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=29291 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] vdd a_50448_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=-2035 pfet_05v0
x a_24652_50524# vdd a_25120_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=51081 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control BUS[10] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=25300 nfet_03v3
x a_n308_15996# a_676_16556# a_920_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=16011 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] vss a_13008_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=50539 nfet_05v0
x a_19740_27060# a_19600_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=27104 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=42556 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=12021 pfet_03v3
x a_28100_24524# vss a_28444_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=23979 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=32492 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=38581 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=14677 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=19989 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] vss a_42045_58469# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=58469 nfet_05v0
x a_676_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=58973 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=25301 pfet_03v3
x a_15620_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=21285 nfet_05v0
x a_50080_n2578# a_50596_n2036# a_50800_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=-2035 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=13821 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control BUS[7] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=19988 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=51861 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=41237 pfet_03v3
x a_n6548_37244# a_n5712_37804# a_n5564_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=37804 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=19989 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=6709 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=47868 nfet_05v0
x a_44356_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=24445 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=57173 pfet_03v3
x a_1020_40340# a_920_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=39915 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=17301 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=54517 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=43037 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=43893 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=41237 pfet_03v3
x a_7260_n2156# a_7120_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=-2111 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=30613 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=57173 pfet_03v3
x a_38116_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=55813 nfet_05v0
x a_20876_34588# vdd a_21344_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=35145 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=-1258 pfet_03v3
x a_9380_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=5853 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control PIN[9] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=35924 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=19989 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] vss a_31728_75# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=75 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=54517 pfet_03v3
x a_21344_42574# a_21712_42571# a_21860_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=42571 nfet_05v0
x a_24652_23964# a_25636_24524# a_25880_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=23979 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=46549 pfet_03v3
x a_31360_21326# a_31876_21868# a_32080_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=21868 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=-2595 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=-3914 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=33269 pfet_03v3
x a_13156_620# vdd a_13500_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=544 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=57173 pfet_03v3
x a_13500_32372# a_13400_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=31947 nfet_05v0
x a_34684_58932# a_34544_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=58976 pfet_05v0
x a_8864_55854# a_9380_56396# a_9584_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=56396 pfet_05v0
x a_19396_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=29757 pfet_05v0
x a_8864_42574# a_9380_43116# a_9584_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=43116 pfet_05v0
x a_18412_58492# a_19248_59052# a_19396_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=59052 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=12021 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=48349 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control BUS[3] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=41236 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] vss a_6768_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=-2580 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=46549 pfet_03v3
x a_34340_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=37221 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=50539 nfet_05v0
x a_31876_29836# vdd a_32220_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=29760 pfet_05v0
x a_34684_24404# a_34584_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=23979 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=4053 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=49205 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=38581 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=60 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] vdd a_50448_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=37804 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=25301 pfet_03v3
x a_50080_78# a_50448_75# a_50596_620# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=75 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control BUS[9] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=9364 nfet_03v3
x a_43840_55854# a_44208_55851# a_44356_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=55851 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control PIN[14] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=22644 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control PIN[24] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=-3915 nfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] vss a_25488_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=53195 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=18667 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=27925 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=-1258 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=-684 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control BUS[5] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=-1259 nfet_03v3
x a_37600_37262# a_37968_37259# a_38116_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=37259 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=22645 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=12021 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_2.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=53157 nfet_05v0
x a_22204_50964# a_22064_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=51008 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control PIN[9] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=35924 nfet_03v3
x a_15620_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=-2618 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=38581 pfet_03v3
x a_50080_37262# a_50596_37804# a_50800_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=37804 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=35925 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=25301 pfet_03v3
x a_44700_24404# a_44560_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=24448 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=12021 pfet_03v3
x a_3140_16556# vdd a_3484_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=16480 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=57141 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=46549 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=38581 pfet_03v3
x a_n5564_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=31909 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=14677 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=9365 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=19989 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=25301 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=53661 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=37244 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control BUS[4] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=22644 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] vdd a_44208_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=5932 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=43861 pfet_05v0
x a_15620_19212# vss a_15964_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=18667 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=58507 nfet_05v0
x a_14636_53180# vss a_15104_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=53198 nfet_05v0
x a_8864_45230# a_9232_45227# a_9380_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=45227 nfet_05v0
x a_25636_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=40381 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=27180 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=19989 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=42556 nfet_05v0
x a_43372_60# a_44208_620# a_44356_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=620 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=-1258 pfet_03v3
x a_44356_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=18629 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=57173 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=-3914 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control PIN[3] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=51860 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] vss a_19248_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=5387 nfet_05v0
x a_37132_13340# a_38116_13900# a_38360_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=13355 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=49205 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=41237 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] vdd a_37968_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=29836 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] vss a_42045_2693# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=2693 nfet_05v0
x a_43840_10702# a_44356_11244# a_44560_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=11244 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=19989 pfet_03v3
x a_49612_21308# vdd a_50080_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=21865 pfet_05v0
x a_3484_48308# a_3384_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=47883 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=33269 pfet_03v3
x a_25980_21748# a_25880_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=21323 nfet_05v0
x a_3484_35028# a_3384_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=34603 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=-2114 pfet_05v0
x a_47164_48308# a_47024_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=48352 pfet_05v0
x a_15964_8468# a_15824_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=8512 pfet_05v0
x a_n3616_58510# a_n3100_59052# a_n2896_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=59052 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=9365 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] vdd a_13008_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=19212 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=54517 pfet_03v3
x a_5932_50524# a_6916_51084# a_7160_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=50539 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=49205 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=46549 pfet_03v3
x a_47164_13780# a_47064_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=13355 nfet_05v0
x a_21860_59052# vss a_22204_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=58507 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] vss a_n1635_2693# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=2693 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control PIN[20] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=6708 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=37725 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=35925 pfet_03v3
x a_43372_55836# a_44208_56396# a_44356_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=56396 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] vdd a_31728_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=53740 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=49205 pfet_03v3
x a_9380_37804# vdd a_9724_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=37728 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=27957 pfet_03v3
x a_8396_10684# a_9232_11244# a_9380_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=11244 pfet_05v0
x a_14636_29276# vdd a_15104_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=29833 pfet_05v0
x a_12172_18652# a_13156_19212# a_13400_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=18667 nfet_05v0
x a_43372_42556# a_44208_43116# a_44356_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=43116 pfet_05v0
x a_21860_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=24445 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=41237 pfet_03v3
x a_2624_n2578# a_2992_n2581# a_3140_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=-2580 nfet_05v0
x a_n3100_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=11165 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] vss a_29565_26597# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=26597 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=55836 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=17907 nfet_05v0
x a_15620_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=55813 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=27101 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=6709 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] vss a_29565_13317# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=13317 nfet_05v0
x a_20876_55836# vss a_21344_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=55854 nfet_05v0
x a_22204_19092# a_22104_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=18667 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control PIN[23] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=-1259 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=17333 pfet_03v3
x a_31360_5390# a_31876_5932# a_32080_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=5932 pfet_05v0
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=43037 pfet_05v0
x a_40924_3156# a_40824_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=2731 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=3197 pfet_05v0
x a_n2756_11124# a_n2856_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=10699 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=15251 nfet_05v0
x a_12172_31932# vdd a_12640_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=32489 pfet_05v0
x a_52076_31932# a_53060_32492# a_53304_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=31947 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in vss a_n5712_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=26635 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=51861 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=35069 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control BUS[6] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=12020 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] vss a_19248_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=47883 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=36499 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=-2580 nfet_05v0
x a_19396_24524# vss a_19740_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=23979 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_19.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=8005 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=53180 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] vss a_19248_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=34603 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=23219 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=6709 pfet_03v3
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=8509 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=56317 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=40460 pfet_05v0
x a_n5220_500# a_n5360_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=544 pfet_05v0
x a_37132_n2596# a_37968_n2036# a_38116_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=-2035 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.ZN vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_9.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-5844 y=62249 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_4.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=47845 nfet_05v0
x a_32220_19092# a_32080_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=19136 pfet_05v0
x a_15104_58510# a_15472_58507# a_15620_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=58507 nfet_05v0
x a_25636_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=34565 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=22645 pfet_03v3
x a_21860_45772# vdd a_22204_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=45696 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control PIN[21] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=4052 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=19989 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control BUS[5] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=19988 nfet_03v3
x a_38116_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=45693 pfet_05v0
x a_49612_8028# a_50596_8588# a_50840_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=8043 nfet_05v0
x a_21860_32492# vdd a_22204_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=32416 pfet_05v0
x a_38116_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=32413 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=-3914 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=9365 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control BUS[8] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=51860 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control PIN[23] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=-1259 nfet_03v3
x a_27584_58510# a_28100_59052# a_28304_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=59052 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=51861 pfet_03v3
x a_n5220_21748# a_n5320_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=21323 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=22645 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_21.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=2693 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control BUS[6] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=57172 nfet_03v3
x a_5932_50524# vdd a_6400_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=51081 pfet_05v0
x a_18412_21308# a_19248_21868# a_19396_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=21868 pfet_05v0
x a_28100_n2036# vss a_28444_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=-2580 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=47868 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=12021 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=-3914 pfet_03v3
x a_47164_5812# a_47024_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=5856 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=49205 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control BUS[4] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=43892 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=37244 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=35925 pfet_03v3
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=53661 pfet_05v0
x a_n6548_42556# vss a_n6080_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=42574 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control BUS[4] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=30612 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=3197 pfet_05v0
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=35069 pfet_05v0
x a_14636_23964# a_15472_24524# a_15620_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=24524 pfet_05v0
x a_n5220_8468# a_n5360_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=8512 pfet_05v0
x a_3140_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=51005 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=49205 pfet_03v3
x a_21860_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=18629 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=33843 nfet_05v0
x a_28444_32372# a_28344_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=31947 nfet_05v0
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=21789 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=541 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=43893 pfet_03v3
x Enable a_35805_39877# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=39877 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=8509 pfet_05v0
x a_14636_13340# a_15620_13900# a_15864_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=13355 nfet_05v0
x Enable a_48285_37# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=37 nfet_05v0
x a_21344_10702# a_21860_11244# a_22064_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=11244 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=30613 pfet_03v3
x a_25980_29716# a_25840_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=29760 pfet_05v0
x a_n6080_8046# a_n5712_8043# a_n5564_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=8043 nfet_05v0
x Enable a_10845_29253# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=29253 nfet_05v0
x a_46820_29836# vdd a_47164_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=29760 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=24445 pfet_05v0
x a_28100_8588# vdd a_28444_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=8512 pfet_05v0
x a_9380_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=19133 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=43893 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=30613 pfet_03v3
x a_38116_51084# vss a_38460_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=50539 nfet_05v0
x a_2156_34588# vdd a_2624_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=35145 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=4053 pfet_03v3
x a_24652_n2596# a_25636_n2036# a_25880_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=-2580 nfet_05v0
x a_37132_37244# a_37968_37804# a_38116_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=37804 pfet_05v0
x a_47164_500# a_47024_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=544 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=12021 pfet_03v3
x a_n308_18652# vss a_160_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=18670 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=46549 pfet_03v3
x a_n5564_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=21789 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control BUS[8] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=9364 nfet_03v3
x a_38460_45652# a_38320_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=45696 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=5853 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=43893 pfet_03v3
x a_676_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=29757 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=38581 pfet_03v3
x a_38460_32372# a_38320_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=32416 pfet_05v0
x a_n2756_50964# a_n2896_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=51008 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=25301 pfet_03v3
x a_34684_n2156# a_34584_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=-2580 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=12021 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_3.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=50501 nfet_05v0
x a_13500_35028# a_13360_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=35072 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=22645 pfet_03v3
x a_50596_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=13821 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control BUS[4] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=1396 nfet_03v3
x a_38460_11124# a_38360_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=10699 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=43893 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=6709 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=38581 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=30613 pfet_03v3
x a_3140_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=23941 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=25301 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=7283 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=22645 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=12021 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=17333 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=14677 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] vss a_6768_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=53195 nfet_05v0
x a_38116_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=39877 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control PIN[15] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=19988 nfet_03v3
x a_n3100_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=58973 pfet_05v0
x a_n5564_40460# vss a_n5220_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=39915 nfet_05v0
x a_n3616_21326# a_n3100_21868# a_n2896_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=21868 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] vss a_29565_8005# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=8005 nfet_05v0
x a_13156_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=29253 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=-1258 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=4627 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=27957 pfet_03v3
x a_21344_13358# a_21712_13355# a_21860_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=13355 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=51861 pfet_03v3
x a_20876_n2596# vss a_21344_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=-2577 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=17333 pfet_03v3
x a_27116_26620# a_27952_27180# a_28100_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=27180 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=33269 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=-1258 pfet_03v3
x a_44700_50964# a_44600_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=50539 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=51861 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control BUS[8] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=49204 nfet_03v3
x a_50596_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=48349 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control PIN[6] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=43892 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control PIN[5] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=46548 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control PIN[11] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=30612 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=46549 pfet_03v3
x Enable a_48285_29253# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=29253 nfet_05v0
x a_3140_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=58469 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=620 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=9365 pfet_03v3
x a_39596_10684# vdd a_40064_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=11241 pfet_05v0
x a_15620_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=45693 pfet_05v0
x a_34340_n2036# vdd a_34684_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=-2111 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=58507 nfet_05v0
x a_676_37804# vdd a_1020_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=37728 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=9365 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] vdd a_19248_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=56396 pfet_05v0
x a_15620_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=32413 pfet_05v0
x a_43840_26638# a_44208_26635# a_44356_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=26635 nfet_05v0
x a_2624_50542# a_3140_51084# a_3344_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=51084 pfet_05v0
x a_53060_43116# swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=42533 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=23964 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] vss a_528_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=55851 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=55851 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=46549 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] vdd a_19248_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=43116 pfet_05v0
x a_27116_2716# vdd a_27584_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=3273 pfet_05v0
x a_n5564_29836# vdd a_n5220_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=29760 pfet_05v0
x a_7260_56276# a_7120_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=56320 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=7283 nfet_05v0
x a_39596_10684# a_40580_11244# a_40824_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=10699 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control PIN[15] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=19988 nfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=37259 nfet_05v0
x a_160_8046# a_528_8043# a_676_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=8043 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=-2035 pfet_05v0
x a_50940_13780# a_50800_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=13824 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=19989 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=28531 nfet_05v0
x a_7260_21748# a_7160_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=21323 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=23979 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control BUS[2] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=27956 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=-3914 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=-2114 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=19133 pfet_05v0
x a_18880_55854# a_19396_56396# a_19600_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=56396 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=26620 nfet_05v0
x a_27116_60# a_27952_620# a_28100_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=620 pfet_05v0
x a_18880_42574# a_19396_43116# a_19600_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=43116 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control BUS[1] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=49204 nfet_03v3
x a_25636_45772# vss a_25980_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=45227 nfet_05v0
x a_3140_59052# vss a_3484_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=58507 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=43037 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control PIN[21] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=4052 nfet_03v3
x a_50596_5932# vss a_50940_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=5387 nfet_05v0
x a_n2569_61293# swmatrix_row_10_0.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=15576,412 l=120 w=264 x=-2568 y=61337 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=35925 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=24445 pfet_05v0
x a_46304_53198# a_46820_53740# a_47024_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=53740 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=14645 pfet_05v0
x a_53060_56396# vss a_53404_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=55851 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=49205 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=9365 pfet_03v3
x a_25636_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=11165 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control BUS[9] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=41236 nfet_03v3
x a_27116_31932# vdd a_27584_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=32489 pfet_05v0
x a_33356_18652# vss a_33824_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=18670 nfet_05v0
x a_46820_37804# vss a_47164_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=37259 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control PIN[24] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=-3915 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=9365 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=51829 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=38581 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=25301 pfet_03v3
x a_27584_21326# a_28100_21868# a_28304_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=21868 pfet_05v0
x a_24652_42556# vss a_25120_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=42574 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control PIN[14] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=22644 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=17333 pfet_03v3
x a_2156_55836# vss a_2624_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=55854 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=1397 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=27957 pfet_03v3
x a_3484_19092# a_3384_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=18667 nfet_05v0
x a_15620_53740# vdd a_15964_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=53664 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=41237 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=27101 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=6709 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control PIN[20] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=6708 nfet_03v3
x a_47164_19092# a_47024_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=19136 pfet_05v0
x a_2624_53198# a_2992_53195# a_3140_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=53195 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=19957 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=54517 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control PIN[9] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=35924 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=35925 pfet_03v3
x a_14636_8028# a_15620_8588# a_15864_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=8043 nfet_05v0
x a_15964_45652# a_15824_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=45696 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=33269 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=17333 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=51861 pfet_03v3
x a_15964_32372# a_15824_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=32416 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=-3914 pfet_03v3
x a_38116_13900# vdd a_38460_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=13824 pfet_05v0
x Enable a_n1635_37221# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=37221 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] vdd a_50448_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=3276 pfet_05v0
x a_49612_45212# a_50448_45772# a_50596_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=45772 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=19989 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=1397 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] vss a_48285_37# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=37 nfet_05v0
x a_19396_n2036# vss a_19740_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=-2580 nfet_05v0
x a_13156_16556# vdd a_13500_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=16480 pfet_05v0
x a_31876_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=51005 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=8028 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=9365 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control PIN[19] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=9364 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control BUS[3] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=12020 nfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] vdd a_31728_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=24524 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=541 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=-3340 nfet_05v0
x a_6916_8588# vss a_7260_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=8043 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=-3914 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=9365 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] vss a_35805_15973# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=15973 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=46549 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=37804 pfet_05v0
x a_45836_47868# vdd a_46304_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=48425 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=43893 pfet_03v3
x a_25120_42574# a_25488_42571# a_25636_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=42571 nfet_05v0
x a_43372_37244# a_44356_37804# a_44600_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=37259 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control PIN[19] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=9364 nfet_03v3
x a_15620_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=39877 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=30613 pfet_03v3
x a_32220_45652# a_32120_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=45227 nfet_05v0
x a_20876_26620# vss a_21344_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=26638 nfet_05v0
x a_46304_55854# a_46672_55851# a_46820_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=55851 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=-2595 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=53195 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=4053 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=46549 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_3.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-5613 y=61098 pfet_05v0
x a_53404_37684# a_53304_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=37259 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=45693 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=45772 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=32413 pfet_05v0
x a_27584_23982# a_27952_23979# a_28100_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=23979 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=22645 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] vss a_23325_21285# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=21285 nfet_05v0
x a_13500_5812# a_13400_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=5387 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=1397 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control BUS[2] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=51860 nfet_03v3
x a_9380_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=50501 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] vss a_19248_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=18667 nfet_05v0
x Enable a_29565_2693# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=2693 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=11244 pfet_05v0
x a_39596_31932# vss a_40064_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=31950 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=30581 pfet_05v0
x a_31876_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=23941 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=620 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_15.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=18629 nfet_05v0
x a_n2756_8468# a_n2856_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=8043 nfet_05v0
x Enable a_17085_53157# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=53157 nfet_05v0
x a_28100_53740# vss a_28444_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=53195 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=43893 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=4053 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=30613 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=-1258 pfet_03v3
x a_2624_8046# a_2992_8043# a_3140_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=8043 nfet_05v0
x a_12640_50542# a_13008_50539# a_13156_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=50539 nfet_05v0
x a_9724_32372# a_9624_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=31947 nfet_05v0
x a_38116_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=16477 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=43893 pfet_03v3
x a_50940_500# a_50800_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=544 pfet_05v0
x a_28444_35028# a_28304_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=35072 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=30613 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control BUS[8] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=22644 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=17333 pfet_03v3
x a_53060_51084# vdd a_53404_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=51008 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=37725 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=22645 pfet_03v3
x a_2156_60# a_3140_620# a_3384_75# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=75 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=12595 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_6.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=42533 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=9365 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=41237 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] vss a_25488_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=58507 nfet_05v0
x a_19740_37684# a_19640_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=37259 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=-2114 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=26620 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] vdd a_44208_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=27180 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control BUS[8] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=35924 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=1397 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=19989 pfet_03v3
x a_n4084_10684# vdd a_n3616_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=11241 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=17333 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control BUS[10] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=1396 nfet_03v3
x a_20876_13340# a_21712_13900# a_21860_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=13900 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control BUS[4] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=14676 nfet_03v3
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=24445 pfet_05v0
x a_n6548_13340# vss a_n6080_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=13358 nfet_05v0
x a_31876_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=58469 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=50524 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=49205 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] vdd a_13008_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=40460 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=22645 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=33269 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=-3914 pfet_03v3
x a_3140_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=35069 pfet_05v0
x a_28100_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=29253 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=541 pfet_05v0
x a_45836_55836# a_46672_56396# a_46820_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=56396 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control BUS[4] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=27956 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=12021 pfet_03v3
x a_24652_53180# a_25636_53740# a_25880_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=53195 nfet_05v0
x a_31360_50542# a_31876_51084# a_32080_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=51084 pfet_05v0
x a_45836_42556# a_46672_43116# a_46820_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=43116 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=-3914 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=42556 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=35925 pfet_03v3
x a_19396_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=31909 nfet_05v0
x a_n308_2716# vss a_160_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=2734 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=46549 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=4053 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=49205 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=14677 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=38581 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] vss a_23325_n2619# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=-2618 nfet_05v0
x a_50596_29836# vss a_50940_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=29291 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=25301 pfet_03v3
x a_30892_10684# vdd a_31360_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=11241 pfet_05v0
x a_50596_16556# vss a_50940_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=16011 nfet_05v0
x a_25636_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=58973 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=27101 pfet_05v0
x a_34684_53620# a_34584_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=53195 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=14677 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=27957 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=51005 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control PIN[23] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=-1259 nfet_03v3
x a_12172_5372# vss a_12640_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=5390 nfet_05v0
x a_19396_51084# vdd a_19740_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=51008 pfet_05v0
x Enable a_54525_31909# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=31909 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] vss a_25488_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=2731 nfet_05v0
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=3197 pfet_05v0
x a_20876_47868# a_21712_48428# a_21860_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=48428 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control PIN[6] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=43892 nfet_03v3
x a_43840_29294# a_44356_29836# a_44560_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=29836 pfet_05v0
x a_2156_n2596# vss a_2624_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=-2577 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=57141 pfet_05v0
x a_25980_40340# a_25880_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=39915 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control PIN[11] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=30612 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=43037 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=33269 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control BUS[3] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=4052 nfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] vss a_17085_53157# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=53157 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_9.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=34565 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=12021 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=51861 pfet_03v3
x a_20876_37244# a_21860_37804# a_22104_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=37259 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=46549 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=14677 pfet_03v3
x a_40924_16436# a_40784_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=16480 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=6677 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=9365 pfet_03v3
x a_30892_55836# a_31876_56396# a_32120_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=55851 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=1397 pfet_03v3
x a_15620_5932# vss a_15964_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=5387 nfet_05v0
x a_8396_29276# a_9232_29836# a_9380_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=29836 pfet_05v0
x a_32220_40340# a_32080_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=40384 pfet_05v0
x a_n3100_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=29757 pfet_05v0
x a_37132_45212# vdd a_37600_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=45769 pfet_05v0
x a_19396_3276# vss a_19740_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=2731 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=43893 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=33269 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=38581 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control PIN[21] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=4052 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=-2580 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=22645 pfet_03v3
x a_160_78# a_676_620# a_880_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=620 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=9365 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=33269 pfet_03v3
x a_2156_53180# a_2992_53740# a_3140_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=53740 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] vdd a_37968_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=59052 pfet_05v0
x a_49612_50524# vdd a_50080_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=51081 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=35925 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=-3914 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control PIN[17] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=14676 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=5372 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=49205 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=8509 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=46549 pfet_03v3
x a_6916_45772# vss a_7260_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=45227 nfet_05v0
x a_21860_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=5349 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] vss a_23325_55813# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=55813 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] vdd a_25488_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=45772 pfet_05v0
x a_2156_42556# a_3140_43116# a_3384_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=42571 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=39900 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control PIN[12] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=27956 nfet_03v3
x a_15620_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=16477 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=44467 nfet_05v0
x a_53060_27180# swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=26597 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=21789 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=27957 pfet_03v3
x a_53060_13900# swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=13317 nfet_05v0
x a_8396_31932# vdd a_8864_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=32489 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] vss a_528_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=26635 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=26635 nfet_05v0
x a_28100_16556# vdd a_28444_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=16480 pfet_05v0
x a_46820_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=51005 pfet_05v0
x a_7260_27060# a_7120_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=27104 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.I vss s=23232,704 d=23232,704 l=120 w=264 x=-6740 y=59873 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=57173 pfet_03v3
x a_n4084_42556# a_n3100_43116# a_n2856_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=42571 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=37244 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=41237 pfet_03v3
x a_18412_60# a_19248_620# a_19396_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=620 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=4053 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=1397 pfet_03v3
x a_n4084_2716# vss a_n3616_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=2734 nfet_05v0
x a_18412_47868# a_19396_48428# a_19640_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=47883 nfet_05v0
x a_25120_45230# a_25636_45772# a_25840_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=45772 pfet_05v0
x a_31876_48428# vss a_32220_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=47883 nfet_05v0
x a_9380_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=40381 pfet_05v0
x a_18412_34588# a_19396_35148# a_19640_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=34603 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control BUS[8] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=-1259 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=47123 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=54517 pfet_03v3
x a_31876_35148# vss a_32220_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=34603 nfet_05v0
x a_30892_60# vss a_31360_78# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=78 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control PIN[18] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=12020 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=17333 pfet_03v3
x a_n5220_40340# a_n5320_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=39915 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] vss a_10845_5349# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=5349 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=4053 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=19989 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=4053 pfet_03v3
x a_46304_23982# a_46820_24524# a_47024_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=24524 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=54517 pfet_03v3
x a_43372_45212# vss a_43840_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=45230 nfet_05v0
x a_53060_27180# vss a_53404_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=26635 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=-3914 pfet_03v3
x a_34340_56396# vdd a_34684_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=56320 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=17333 pfet_03v3
x a_30892_31932# vss a_31360_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=31950 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=12021 pfet_03v3
x a_6400_42574# a_6768_42571# a_6916_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=42571 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=8509 pfet_05v0
x a_19396_53740# vss a_19740_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=53195 nfet_05v0
x a_2156_26620# vss a_2624_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=26638 nfet_05v0
x a_24652_13340# vss a_25120_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=13358 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control PIN[16] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=17332 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=37725 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=-2595 nfet_05v0
x a_50940_5812# a_50840_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=5387 nfet_05v0
x a_15620_24524# vdd a_15964_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=24448 pfet_05v0
x a_46820_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=23941 nfet_05v0
x a_52076_23964# vss a_52544_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=23982 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=9365 pfet_03v3
x a_1020_32372# a_920_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=31947 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_20.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=5349 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=19989 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control PIN[15] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=19988 nfet_03v3
x a_21344_29294# a_21860_29836# a_22064_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=29836 pfet_05v0
x a_52076_10684# vss a_52544_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=10702 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=38581 pfet_03v3
x a_27584_n2578# a_27952_n2581# a_28100_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=-2580 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=25301 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=19212 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control PIN[3] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=51860 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=38549 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=-3914 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=51861 pfet_03v3
x a_31876_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=35069 pfet_05v0
x a_49612_15996# a_50448_16556# a_50596_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=16556 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control PIN[10] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=33268 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=4053 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=5853 pfet_05v0
x a_52076_37244# vdd a_52544_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=37801 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=35925 pfet_03v3
x a_44356_35148# vdd a_44700_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=35072 pfet_05v0
x a_19396_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=21789 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_75# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=75 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control BUS[5] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=49204 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=49205 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control PIN[6] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=43892 nfet_03v3
x a_18412_50524# a_19248_51084# a_19396_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=51084 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control PIN[5] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=46548 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=14677 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control PIN[11] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=30612 nfet_03v3
x a_25120_13358# a_25488_13355# a_25636_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=13355 nfet_05v0
x a_45836_18652# vdd a_46304_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=19209 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=51861 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=41237 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control BUS[10] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=27956 nfet_03v3
x a_31876_21868# vdd a_32220_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=21792 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=35925 pfet_03v3
x a_46304_26638# a_46672_26635# a_46820_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=26635 nfet_05v0
x a_20876_60# a_21860_620# a_22104_75# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=75 nfet_05v0
x a_46820_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=58469 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control BUS[9] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=1396 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control BUS[4] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=6708 nfet_03v3
x a_25636_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=37 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=43893 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=10699 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=16477 pfet_05v0
x a_9724_35028# a_9584_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=35072 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=30613 pfet_03v3
x a_18412_23964# vss a_18880_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=23982 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=16556 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=4053 pfet_03v3
x a_18412_10684# vss a_18880_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=10702 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] vss a_6768_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=58507 nfet_05v0
x a_9380_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=34565 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=13340 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control BUS[2] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=22644 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=4053 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=54517 pfet_03v3
x Enable a_23325_42533# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=42533 nfet_05v0
x a_34340_43116# vss a_34684_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=42571 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=-3946 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=40381 pfet_05v0
x a_18412_37244# vdd a_18880_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=37801 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=14677 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=1397 pfet_03v3
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=541 pfet_05v0
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=5853 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control PIN[3] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=51860 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=12021 pfet_03v3
x a_676_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=31909 nfet_05v0
x a_n6548_31932# vdd a_n6080_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=32489 pfet_05v0
x a_15620_11244# vss a_15964_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=10699 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=50539 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=27957 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=-2114 pfet_05v0
x a_39596_29276# vdd a_40064_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=29833 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=14677 pfet_03v3
x a_33824_18670# a_34340_19212# a_34544_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=19212 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_12.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=26597 nfet_05v0
x a_34340_620# vss a_34684_500# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=75 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control BUS[7] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=17332 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=12021 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_17.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=13317 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=27957 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control BUS[8] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=19988 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=54485 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=41237 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] vdd a_528_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=35148 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] vdd a_37968_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=21868 pfet_05v0
x a_52544_53198# a_53060_53740# a_53264_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=53740 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=41205 pfet_05v0
x a_30892_31932# a_31728_32492# a_31876_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=32492 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=-1258 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control BUS[10] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=51860 nfet_03v3
x a_47164_40340# a_47024_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=40384 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=34588 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=1397 pfet_03v3
x a_n3616_50542# a_n3100_51084# a_n2896_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=51084 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=21308 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] vdd a_13008_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=11244 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=51861 pfet_03v3
x a_52076_45212# a_52912_45772# a_53060_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=45772 pfet_05v0
x a_7260_40340# a_7160_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=39915 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=17333 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=45693 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=41237 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control BUS[9] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=33268 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=3197 pfet_05v0
x a_53060_5932# vss a_53404_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=5387 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=57173 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=33269 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=32413 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control BUS[4] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=4052 nfet_03v3
x a_n308_55836# a_676_56396# a_920_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=55851 nfet_05v0
x a_31876_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=2693 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=19989 pfet_03v3
x a_21860_51084# vss a_22204_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=50539 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=27101 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control PIN[4] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=49204 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=51861 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control BUS[9] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=46548 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=41237 pfet_03v3
x a_14636_21308# vdd a_15104_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=21865 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] vdd a_19248_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=8588 pfet_05v0
x a_12172_10684# a_13156_11244# a_13400_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=10699 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=46549 pfet_03v3
x a_40924_42996# a_40824_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=42571 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=33269 pfet_03v3
x a_44356_24524# vss a_44700_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=23979 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control PIN[9] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=35924 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=9365 pfet_03v3
x a_n3100_37804# vdd a_n2756_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=37728 pfet_05v0
x a_25636_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=29757 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=2716 nfet_05v0
x a_n5564_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=10661 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control PIN[12] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=27956 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=12021 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=35069 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=46549 pfet_03v3
x a_22204_11124# a_22104_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=10699 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=38581 pfet_03v3
x a_12172_8028# a_13008_8588# a_13156_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=8588 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=25301 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control PIN[17] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=14676 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=53180 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_13.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=23941 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=-2114 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=6709 pfet_03v3
x a_2624_58510# a_2992_58507# a_3140_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=58507 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=46549 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control BUS[3] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=17332 nfet_03v3
x a_50940_42996# a_50800_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=43040 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=22645 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=53195 nfet_05v0
x a_9380_8588# vss a_9724_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=8043 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_2.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=53157 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=4053 pfet_03v3
x a_37132_2716# vss a_37600_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=2734 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control BUS[2] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=57172 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control PIN[4] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=49204 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] vdd a_6768_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=45772 pfet_05v0
x a_38116_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=3197 pfet_05v0
x a_18880_2734# a_19396_3276# a_19600_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=3276 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=38581 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=35925 pfet_03v3
x a_30892_26620# a_31876_27180# a_32120_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=26635 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=6709 pfet_03v3
x a_n5564_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=45189 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=-2595 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=5853 pfet_05v0
x a_32220_11124# a_32080_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=11168 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=12021 pfet_03v3
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=19133 pfet_05v0
x a_15104_50542# a_15472_50539# a_15620_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=50539 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=51861 pfet_03v3
x a_9380_16556# vdd a_9724_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=16480 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=14677 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=38581 pfet_03v3
x a_50596_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=37221 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=27101 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=25301 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control PIN[16] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=17332 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=37244 nfet_05v0
x a_50940_24404# a_50840_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=23979 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=17333 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_0.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=58469 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=1397 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=5853 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=58507 nfet_05v0
x a_45836_31932# vss a_46304_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=31950 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=27957 pfet_03v3
x a_27584_50542# a_28100_51084# a_28304_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=51084 pfet_05v0
x a_2156_23964# a_2992_24524# a_3140_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=24524 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=19989 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=54517 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_10.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=31909 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=17333 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=57173 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=51861 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=-3914 pfet_03v3
x d_in vss a_n2181_61337# vss s=15576,412 d=4224,196 l=120 w=132 x=-2300 y=61337 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=49173 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=41237 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] vss a_23325_39877# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=39877 nfet_05v0
x a_2156_13340# a_3140_13900# a_3384_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=13355 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] vdd a_25488_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=16556 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=19989 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=6709 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] vss a_n1635_53157# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=53157 nfet_05v0
x a_38116_43116# vdd a_38460_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=43040 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=35925 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=29836 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=51861 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=54517 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=41237 pfet_03v3
x a_46820_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=35069 pfet_05v0
x a_18880_21326# a_19248_21323# a_19396_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=21323 nfet_05v0
x a_24652_13340# a_25488_13900# a_25636_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=13900 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=46549 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=39900 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=19212 pfet_05v0
x a_n5220_53620# a_n5360_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=53664 pfet_05v0
x a_28100_59052# vss a_28444_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=58507 nfet_05v0
x a_n4084_13340# a_n3100_13900# a_n2856_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=13355 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=35925 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control BUS[5] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=38580 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=37725 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=49205 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control BUS[5] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=25300 nfet_03v3
x a_25980_21748# a_25840_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=21792 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=1971 nfet_05v0
x a_25120_16014# a_25636_16556# a_25840_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=16556 pfet_05v0
x a_18412_18652# a_19396_19212# a_19640_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=18667 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=46549 pfet_03v3
x Enable a_10845_21285# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=21285 nfet_05v0
x a_9380_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=11165 pfet_05v0
x a_31876_19212# vss a_32220_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=18667 nfet_05v0
x a_46820_21868# vdd a_47164_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=21792 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=9939 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=53740 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=7283 nfet_05v0
x a_53060_620# swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=541 pfet_05v0
x a_33356_2716# vss a_33824_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=2734 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_3.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=50501 nfet_05v0
x a_1020_35028# a_880_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=35072 pfet_05v0
x a_n3100_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=5853 pfet_05v0
x a_34340_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=3197 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=17907 nfet_05v0
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=13821 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control PIN[10] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=33268 nfet_03v3
x a_43372_29276# vss a_43840_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=29294 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control BUS[8] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=1396 nfet_03v3
x a_43372_15996# vss a_43840_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=16014 nfet_05v0
x a_n4084_29276# vdd a_n3616_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=29833 pfet_05v0
x a_52076_2716# a_53060_3276# a_53304_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=2731 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=6709 pfet_03v3
x a_27584_53198# a_27952_53195# a_28100_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=53195 nfet_05v0
x a_676_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=21789 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=17333 pfet_03v3
x a_34340_27180# vdd a_34684_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=27104 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control BUS[10] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=6708 nfet_03v3
x a_n4084_5372# a_n3100_5932# a_n2856_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=5387 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=13340 nfet_05v0
x a_24652_47868# a_25488_48428# a_25636_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=48428 pfet_05v0
x a_6400_13358# a_6768_13355# a_6916_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=13355 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control PIN[23] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=-1259 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=4053 pfet_03v3
x a_25636_51084# vdd a_25980_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=51008 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=2716 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=3197 pfet_05v0
x a_24652_58492# a_25636_59052# a_25880_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=58507 nfet_05v0
x a_n308_23964# vdd a_160_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=24521 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=50524 nfet_05v0
x a_53060_37804# swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=37725 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control BUS[9] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=4052 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=12595 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=3276 pfet_05v0
x a_30892_29276# vdd a_31360_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=29833 pfet_05v0
x a_14636_5372# vss a_15104_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=5390 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=43893 pfet_03v3
x a_n5564_32492# vss a_n5220_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=31947 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control PIN[14] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=22644 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=3197 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=30613 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=22645 pfet_03v3
x a_34684_58932# a_34584_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=58507 nfet_05v0
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=48349 pfet_05v0
x a_13156_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=21285 nfet_05v0
x a_n3616_42574# a_n3248_42571# a_n3100_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=42571 nfet_05v0
x a_45836_2716# a_46820_3276# a_47064_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=2731 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=19989 pfet_03v3
x a_19740_5812# a_19600_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=5856 pfet_05v0
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=8509 pfet_05v0
x Enable a_4605_42533# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=42533 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control PIN[17] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=14676 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=2716 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=45772 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control BUS[8] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=41236 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=22645 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=19989 pfet_03v3
x Enable a_10845_n2619# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=-2618 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=19133 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=41811 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=4053 pfet_03v3
x Enable a_48285_21285# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=21285 nfet_05v0
x a_n308_58492# vdd a_160_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=59049 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=1397 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=12021 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control BUS[6] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=51860 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=-3914 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=35925 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=50539 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=1397 pfet_03v3
x a_21860_3276# vss a_22204_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=2731 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control BUS[3] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=9364 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control BUS[4] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=57172 nfet_03v3
x a_n5564_21868# vdd a_n5220_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=21792 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=35925 pfet_03v3
x a_31360_78# a_31728_75# a_31876_620# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=75 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=6709 pfet_03v3
x a_32220_58932# a_32080_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=58976 pfet_05v0
x a_6400_55854# a_6916_56396# a_7120_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=56396 pfet_05v0
x a_6400_42574# a_6916_43116# a_7120_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=43116 pfet_05v0
x a_13156_21868# vss a_13500_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=21323 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=3197 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=49205 pfet_03v3
x a_49612_42556# vss a_50080_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=42574 nfet_05v0
x a_25980_500# a_25840_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=544 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=20563 nfet_05v0
x a_22204_5812# a_22064_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=5856 pfet_05v0
x a_40580_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=53157 nfet_05v0
x a_31360_37262# a_31728_37259# a_31876_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=37259 nfet_05v0
x Enable a_23325_26597# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=26597 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=57173 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] vss a_31728_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=29291 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=4053 pfet_03v3
x Enable a_23325_13317# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=13317 nfet_05v0
x a_53404_37684# a_53264_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=37728 pfet_05v0
x a_34340_13900# vss a_34684_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=13355 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] vss a_31728_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=16011 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control BUS[5] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=9364 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=11165 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=9365 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control BUS[1] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=41236 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control PIN[14] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=22644 nfet_03v3
x a_n6080_18670# a_n5564_19212# a_n5360_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=19212 pfet_05v0
x a_43840_58510# a_44356_59052# a_44560_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=59052 pfet_05v0
x a_3140_51084# vss a_3484_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=50539 nfet_05v0
x a_44700_3156# a_44560_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=3200 pfet_05v0
x a_44356_n2036# vss a_44700_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=-2580 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=51861 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=41237 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=1397 pfet_03v3
x a_13156_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=-2618 nfet_05v0
x a_49612_8028# a_50448_8588# a_50596_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=8588 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control BUS[1] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=54516 nfet_03v3
x a_34340_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=53661 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control PIN[9] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=35924 nfet_03v3
x a_3484_45652# a_3344_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=45696 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=37244 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=1397 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control PIN[18] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=12020 nfet_03v3
x a_3484_32372# a_3344_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=32416 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=12021 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=25269 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=2731 nfet_05v0
x a_160_42574# a_528_42571# a_676_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=42571 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control PIN[8] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=38580 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=541 pfet_05v0
x a_3484_11124# a_3384_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=10699 nfet_05v0
x a_676_16556# vdd a_1020_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=16480 pfet_05v0
x a_8396_58492# a_9232_59052# a_9380_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=59052 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control PIN[13] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=25300 nfet_03v3
x a_52544_23982# a_53060_24524# a_53264_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=24524 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in vdd a_n5712_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=19212 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=38581 pfet_03v3
x a_n3100_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=31909 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control BUS[10] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=22644 nfet_03v3
x a_47164_11124# a_47024_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=11168 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=25301 pfet_03v3
x Enable a_48285_n2619# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=-2618 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=12021 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=11989 pfet_05v0
x a_n4084_31932# vss a_n3616_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=31950 nfet_05v0
x a_33356_23964# vdd a_33824_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=24521 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=22645 pfet_03v3
x a_52076_15996# a_52912_16556# a_53060_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=16556 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=40460 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=6709 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=16477 pfet_05v0
x a_9380_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=58973 pfet_05v0
x a_12172_53180# vss a_12640_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=53198 nfet_05v0
x Enable a_10845_55813# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=55813 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=38581 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control BUS[10] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=35924 nfet_03v3
x a_n308_26620# a_676_27180# a_920_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=26635 nfet_05v0
x a_19740_37684# a_19600_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=37728 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=25301 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=51005 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=22645 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control PIN[22] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=1396 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=1397 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=51861 pfet_03v3
x a_40924_13780# a_40824_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=13355 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control PIN[15] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=19988 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=1397 pfet_03v3
x a_n3100_3276# vss a_n2756_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=2731 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control PIN[22] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=1396 nfet_03v3
x a_n2756_45652# a_n2856_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=45227 nfet_05v0
x a_45836_39900# vdd a_46304_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=40457 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=38581 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=35925 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=-1258 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=2731 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=25301 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=51861 pfet_03v3
x a_50940_n2156# a_50840_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=-2580 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control PIN[1] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=57172 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=57173 pfet_03v3
x a_19396_59052# vss a_19740_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=58507 nfet_05v0
x a_50596_35148# vdd a_50940_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=35072 pfet_05v0
x a_33356_58492# vdd a_33824_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=59049 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] vss a_37968_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=42571 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=30581 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=-1258 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=51861 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=27925 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=54517 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=46549 pfet_03v3
x a_3484_3156# a_3384_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=2731 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_6.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=42533 nfet_05v0
x a_20876_45212# vdd a_21344_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=45769 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=43893 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=54517 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=30613 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=4053 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] vss a_19248_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=10699 nfet_05v0
x a_6916_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=43037 pfet_05v0
x a_37132_37244# vss a_37600_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=37262 nfet_05v0
x a_44700_8468# a_44600_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=8043 nfet_05v0
x a_13156_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=55813 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] vdd a_6768_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=16556 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=19989 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=28531 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] vss a_31728_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=5387 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=43037 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=13821 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in vss a_54525_23941# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=23941 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=54517 pfet_03v3
x a_27116_53180# a_27952_53740# a_28100_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=53740 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] vss a_13008_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=47883 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=-3914 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] vss a_13008_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=34603 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=-2114 pfet_05v0
x a_34340_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=47845 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=26620 nfet_05v0
x a_30892_n2596# a_31728_n2036# a_31876_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=-2035 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control PIN[21] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=4052 nfet_03v3
x a_5932_13340# a_6768_13900# a_6916_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=13900 pfet_05v0
x a_27116_42556# a_28100_43116# a_28344_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=42571 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=35925 pfet_03v3
x Enable a_48285_55813# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=55813 nfet_05v0
x a_33824_39918# a_34340_40460# a_34544_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=40460 pfet_05v0
x a_6916_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=5853 pfet_05v0
x a_40580_43116# vss a_40924_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=42571 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=12021 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control BUS[9] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=6708 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=9365 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=1397 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=38581 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] vss a_25488_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=50539 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=25301 pfet_03v3
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=56317 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=22645 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=12021 pfet_03v3
x a_21344_58510# a_21860_59052# a_22064_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=59052 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=41237 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control BUS[6] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=33268 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control BUS[8] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=4052 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=48349 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=38581 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=19989 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in vss a_54525_58469# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=58469 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=27101 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=35925 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=25301 pfet_03v3
x a_6916_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=15973 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=19957 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=22645 pfet_03v3
x a_28100_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=21285 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=17333 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=9365 pfet_03v3
x a_5932_47868# a_6768_48428# a_6916_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=48428 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=13821 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=58973 pfet_05v0
x a_n5220_24404# a_n5360_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=24448 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control PIN[23] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=-1259 nfet_03v3
x a_3140_13900# vdd a_3484_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=13824 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=19989 pfet_03v3
x a_6916_51084# vdd a_7260_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=51008 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=41237 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=35925 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=47868 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=6709 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=17333 pfet_03v3
x a_n5564_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=56317 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=-3914 pfet_03v3
x a_52076_n2596# vdd a_52544_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=-2038 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control BUS[10] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=57172 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control BUS[3] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=38580 nfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] vss a_4605_53157# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=53157 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=47883 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control BUS[3] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=25300 nfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=24524 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_9.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=34565 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=-1258 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=34603 nfet_05v0
x a_n5220_3156# a_n5320_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=2731 nfet_05v0
x a_38460_45652# a_38360_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=45227 nfet_05v0
x Enable a_29565_37# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=37 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=54517 pfet_03v3
x a_33824_42574# a_34192_42571# a_34340_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=42571 nfet_05v0
x a_37132_23964# a_38116_24524# a_38360_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=23979 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=46549 pfet_03v3
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=45693 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=-2595 nfet_05v0
x a_43840_21326# a_44356_21868# a_44560_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=21868 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control BUS[10] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=-1259 nfet_03v3
x a_25980_32372# a_25880_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=31947 nfet_05v0
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=32413 pfet_05v0
x Enable a_35805_5349# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=5349 nfet_05v0
x a_47164_58932# a_47024_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=58976 pfet_05v0
x a_30892_37244# a_31728_37804# a_31876_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=37804 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=49205 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] vdd a_13008_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=29836 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=6709 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=48349 pfet_05v0
x a_22204_48308# a_22064_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=48352 pfet_05v0
x a_47164_24404# a_47064_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=23979 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=8509 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_8.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=37221 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=34588 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=4053 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control BUS[3] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=51860 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=21308 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=1397 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] vdd a_25488_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=5932 pfet_05v0
x a_8396_21308# a_9232_21868# a_9380_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=21868 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=4053 pfet_03v3
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=40381 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=5387 nfet_05v0
x a_n3100_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=21789 pfet_05v0
x a_32220_500# a_32120_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=75 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=9333 pfet_05v0
x a_19396_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=10661 nfet_05v0
x a_46820_8588# vss a_47164_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=8043 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=14677 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=9365 pfet_03v3
x a_18412_n2596# vdd a_18880_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=-2038 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=12021 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=57173 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=37725 pfet_05v0
x a_28100_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=-2618 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=51005 pfet_05v0
x a_n3616_13358# a_n3248_13355# a_n3100_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=13355 nfet_05v0
x Enable a_4605_26597# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=26597 nfet_05v0
x a_14636_37244# vss a_15104_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=37262 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=1397 pfet_03v3
x a_43840_78# a_44356_620# a_44560_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=620 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=27957 pfet_03v3
x a_18412_5372# a_19396_5932# a_19640_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=5387 nfet_05v0
x Enable a_4605_13317# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=13317 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=26620 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=57173 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] vdd a_37968_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=51084 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=25875 nfet_05v0
x Enable a_54525_10661# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=10661 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=16556 pfet_05v0
x a_160_45230# a_676_45772# a_880_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=45772 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control PIN[10] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=33268 nfet_03v3
x a_20876_26620# a_21712_27180# a_21860_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=27180 pfet_05v0
x a_39596_45212# a_40580_45772# a_40824_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=45227 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=41237 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=38581 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=33269 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=25301 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=19989 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=31932 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control BUS[6] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=22644 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=17333 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=58507 nfet_05v0
x a_27116_53180# vss a_27584_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=53198 nfet_05v0
x a_5932_47868# a_6916_48428# a_7160_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=47883 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=50524 nfet_05v0
x a_19396_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=45189 nfet_05v0
x a_5932_34588# a_6916_35148# a_7160_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=34603 nfet_05v0
x a_38116_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=8509 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=19989 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=13821 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=43893 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=40460 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=12021 pfet_03v3
x a_14636_50524# vdd a_15104_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=51081 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=30613 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=-3914 pfet_03v3
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=-2114 pfet_05v0
x a_44356_53740# vss a_44700_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=53195 nfet_05v0
x a_49612_13340# vss a_50080_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=13358 nfet_05v0
x a_25636_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=31909 nfet_05v0
x a_43372_60# a_44356_620# a_44600_75# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=75 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control PIN[1] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=57172 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=38581 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=25301 pfet_03v3
x a_37132_10684# vdd a_37600_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=11241 pfet_05v0
x a_13156_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=45693 pfet_05v0
x Enable a_54525_45189# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=45189 nfet_05v0
x a_31876_n2036# vdd a_32220_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=-2111 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=6709 pfet_03v3
x a_n5220_32372# a_n5320_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=31947 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=39900 nfet_05v0
x a_13156_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=32413 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=13821 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control BUS[6] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=54516 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=51005 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=22645 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=4053 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control PIN[21] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=4052 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] vss a_42045_8005# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=8005 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] vdd a_44208_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=53740 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=4053 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control PIN[15] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=19988 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] vss a_50448_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=21323 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=47868 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control PIN[10] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=33268 nfet_03v3
x a_34340_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=24445 pfet_05v0
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=27101 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=48349 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=43037 pfet_05v0
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=53661 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=12021 pfet_03v3
x a_12172_15996# vdd a_12640_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=16553 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=19133 pfet_05v0
x a_28100_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=55813 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=51861 pfet_03v3
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=45693 pfet_05v0
x a_18880_39918# a_19248_39915# a_19396_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=39915 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] vss a_n1635_8005# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=8005 nfet_05v0
x a_160_13358# a_528_13355# a_676_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=13355 nfet_05v0
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=32413 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=1397 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=14677 pfet_03v3
x a_14636_23964# a_15620_24524# a_15864_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=23979 nfet_05v0
x a_21344_21326# a_21860_21868# a_22064_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=21868 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control PIN[6] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=43892 nfet_03v3
x a_n5564_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=5853 pfet_05v0
x a_50596_56396# vss a_50940_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=55851 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=11244 pfet_05v0
x a_n6080_42574# a_n5712_42571# a_n5564_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=42571 nfet_05v0
x Enable a_10845_39877# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=39877 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control PIN[11] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=30612 nfet_03v3
x a_9380_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=29757 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control BUS[10] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=19988 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=9365 pfet_03v3
x a_24652_31932# vdd a_25120_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=32489 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=8028 nfet_05v0
x a_50940_53620# a_50840_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=53195 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=48349 pfet_05v0
x a_2156_45212# vdd a_2624_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=45769 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=56396 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=43893 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=35069 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=30613 pfet_03v3
x a_21860_29836# vdd a_22204_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=29760 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=57173 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=43116 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=22645 pfet_03v3
x a_34340_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=8509 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control BUS[5] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=41236 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=41237 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=19989 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=43893 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control BUS[8] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=6708 nfet_03v3
x a_14636_8028# a_15472_8588# a_15620_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=8588 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=30613 pfet_03v3
x a_50080_29294# a_50448_29291# a_50596_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=29291 nfet_05v0
x a_5932_23964# vss a_6400_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=23982 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] vss a_29565_37# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=37 nfet_05v0
x a_27584_58510# a_27952_58507# a_28100_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=58507 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=40381 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=51861 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=35925 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=22645 pfet_03v3
x a_5932_10684# vss a_6400_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=10702 nfet_05v0
x a_50080_16014# a_50448_16011# a_50596_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=16011 nfet_05v0
x a_13500_45652# a_13360_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=45696 pfet_05v0
x a_13500_32372# a_13360_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=32416 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control PIN[21] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=4052 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=59052 pfet_05v0
x a_8396_42556# a_9380_43116# a_9624_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=42571 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=8509 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=35925 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] vss a_37968_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=13355 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=22645 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=27957 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=4627 nfet_05v0
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=19133 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=45772 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_12.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=26597 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=17907 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_17.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=13317 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=14677 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] vss a_6768_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=50539 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=8509 pfet_05v0
x a_13156_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=39877 nfet_05v0
x a_21344_23982# a_21712_23979# a_21860_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=23979 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=37244 nfet_05v0
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=53661 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=27957 pfet_03v3
x a_12640_31950# a_13156_32492# a_13360_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=32492 pfet_05v0
x a_38116_48428# vss a_38460_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=47883 nfet_05v0
x a_27116_23964# a_27952_24524# a_28100_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=24524 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] vss a_13008_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=18667 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=47123 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=17333 pfet_03v3
x a_38116_35148# vss a_38460_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=34603 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_19.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=8005 nfet_05v0
x a_n6080_39918# a_n5564_40460# a_n5360_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=40460 pfet_05v0
x a_34340_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=18629 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=33843 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=9365 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=19989 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control BUS[4] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=49204 nfet_03v3
x Enable a_48285_39877# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=39877 nfet_05v0
x a_27116_13340# a_28100_13900# a_28344_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=13355 nfet_05v0
x a_33824_10702# a_34340_11244# a_34544_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=11244 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control PIN[18] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=12020 nfet_03v3
x a_39596_21308# vdd a_40064_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=21865 pfet_05v0
x a_38460_29716# a_38320_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=29760 pfet_05v0
x a_15964_21748# a_15864_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=21323 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=6709 pfet_03v3
x a_40580_13900# vss a_40924_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=13355 nfet_05v0
x a_n2756_48308# a_n2896_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=48352 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=-3914 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=6709 pfet_03v3
x a_3140_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=541 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=-1258 pfet_03v3
x a_37132_n2596# a_38116_n2036# a_38360_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=-2580 nfet_05v0
x a_13156_40460# vss a_13500_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=39915 nfet_05v0
x a_5932_8028# vss a_6400_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=8046 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in vdd a_n5712_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=40460 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=4627 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=49205 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=8509 pfet_05v0
x a_n4084_13340# a_n3248_13900# a_n3100_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=13900 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=19989 pfet_03v3
x a_7260_32372# a_7160_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=31947 nfet_05v0
x a_28100_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=541 pfet_05v0
x Enable a_42045_50501# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=50501 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control BUS[1] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=46548 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=5853 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=49205 pfet_03v3
x a_9380_21868# vss a_9724_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=21323 nfet_05v0
x a_47164_n2156# a_47064_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=-2580 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control PIN[3] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=51860 nfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=29757 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=-3914 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=46549 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=38549 pfet_05v0
x a_20876_60# a_21712_620# a_21860_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=620 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control PIN[7] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=41236 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=19989 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=43893 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=4053 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=30613 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=13821 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=1397 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=49205 pfet_03v3
x a_44700_48308# a_44600_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=47883 nfet_05v0
x a_25636_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=21789 pfet_05v0
x a_38460_3156# a_38360_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=2731 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=17333 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=43037 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=6709 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=14677 pfet_03v3
x a_44700_35028# a_44600_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=34603 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control PIN[10] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=33268 nfet_03v3
x a_676_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=10661 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=18667 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=5372 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=6709 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=35925 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=49205 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=27957 pfet_03v3
x a_33824_13358# a_34192_13355# a_34340_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=13355 nfet_05v0
x a_n4084_47868# a_n3248_48428# a_n3100_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=48428 pfet_05v0
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=16477 pfet_05v0
x a_160_5390# a_676_5932# a_880_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=5932 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=-2114 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=37725 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=43893 pfet_03v3
x a_2624_50542# a_2992_50539# a_3140_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=50539 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=30613 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=27957 pfet_03v3
x a_27584_8046# a_28100_8588# a_28304_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=8588 pfet_05v0
x a_22204_19092# a_22064_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=19136 pfet_05v0
x Enable a_n1635_47845# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=47845 nfet_05v0
x a_12640_8046# a_13008_8043# a_13156_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=8043 nfet_05v0
x a_25980_n2156# a_25840_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=-2111 pfet_05v0
x a_31876_5932# vss a_32220_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=5387 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=48349 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control PIN[7] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=41236 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control BUS[3] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=22644 nfet_03v3
x a_28100_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=45693 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] vss a_44208_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=42571 nfet_05v0
x a_46820_n2036# vdd a_47164_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=-2111 pfet_05v0
x a_13156_13900# vdd a_13500_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=13824 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=6709 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control PIN[20] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=6708 nfet_03v3
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=11165 pfet_05v0
x a_8396_53180# vss a_8864_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=53198 nfet_05v0
x Enable a_29565_42533# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=42533 nfet_05v0
x a_28100_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=32413 pfet_05v0
x a_676_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=45189 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=6709 pfet_03v3
x a_2156_8028# vss a_2624_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=8046 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control PIN[4] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=49204 nfet_03v3
x a_676_3276# vdd a_1020_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=3200 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control PIN[20] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=6708 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=43037 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=35069 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control BUS[9] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=12020 nfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] vss a_10845_15973# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=15973 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=27101 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=4053 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=12021 pfet_03v3
x a_n3100_16556# vdd a_n2756_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=16480 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control BUS[9] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=38580 nfet_03v3
x a_n308_13340# a_528_13900# a_676_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=13900 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=56317 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=50539 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] vss a_42045_50501# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=50501 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control BUS[9] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=25300 nfet_03v3
x a_27116_15996# vdd a_27584_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=16553 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=12021 pfet_03v3
x a_160_16014# a_676_16556# a_880_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=16556 pfet_05v0
x a_43372_8028# vdd a_43840_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=8585 pfet_05v0
x a_44356_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=5853 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=45693 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=43037 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=38581 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=15996 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=32413 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=25301 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_75# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=75 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=34588 nfet_05v0
x a_5932_18652# a_6916_19212# a_7160_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=18667 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=21308 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=12021 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=17333 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=21868 pfet_05v0
x a_39596_31932# a_40432_32492# a_40580_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=32492 pfet_05v0
x a_15964_29716# a_15824_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=29760 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control PIN[19] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=9364 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=31932 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=-1258 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=11244 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=14677 pfet_03v3
x a_28100_51084# vss a_28444_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=50539 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=51861 pfet_03v3
x a_14636_n2596# a_15620_n2036# a_15864_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=-2580 nfet_05v0
x a_n308_47868# a_528_48428# a_676_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=48428 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control BUS[7] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=33268 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control BUS[1] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=-3915 nfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_3.I swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-5988 y=61061 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=43893 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=41237 pfet_03v3
x a_18412_10684# a_19396_11244# a_19640_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=10699 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=46549 pfet_03v3
x a_n6548_37244# a_n5564_37804# a_n5320_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=37259 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=30613 pfet_03v3
x a_31876_11244# vss a_32220_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=10699 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=53661 pfet_05v0
x a_28444_45652# a_28304_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=45696 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=27957 pfet_03v3
x a_13156_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=16477 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=51861 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control BUS[7] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=46548 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=-1258 pfet_03v3
x a_28444_32372# a_28304_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=32416 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=35069 pfet_05v0
x a_5932_31932# vdd a_6400_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=32489 pfet_05v0
x a_52076_8028# a_52912_8588# a_53060_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=8588 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=46549 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] vss a_13008_75# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=75 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=6709 pfet_03v3
x a_40580_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=13821 pfet_05v0
x a_44356_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=51005 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=57141 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=45693 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=33269 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=27957 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] vdd a_44208_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=24524 pfet_05v0
x a_n4084_21308# vdd a_n3616_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=21865 pfet_05v0
x a_52076_58492# vss a_52544_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=58510 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=32413 pfet_05v0
x a_12172_60# vss a_12640_78# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=78 nfet_05v0
x a_n5564_n2036# vdd a_n5220_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=-2111 pfet_05v0
x a_21344_5390# a_21712_5387# a_21860_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=5387 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_18.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=10661 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] vss a_48285_15973# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=15973 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=9365 pfet_03v3
x a_37600_42574# a_37968_42571# a_38116_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=42571 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=46549 pfet_03v3
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=24445 pfet_05v0
x a_28100_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=39877 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=22645 pfet_03v3
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=16477 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=9365 pfet_03v3
x a_24652_50524# a_25636_51084# a_25880_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=50539 nfet_05v0
x a_43372_34588# vdd a_43840_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=35145 pfet_05v0
x a_19396_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=56317 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=13821 pfet_05v0
x a_n3100_37804# vss a_n2756_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=37259 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=35925 pfet_03v3
x a_30892_21308# vdd a_31360_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=21865 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control PIN[17] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=14676 nfet_03v3
x a_50596_27180# vss a_50940_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=26635 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=49205 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=37725 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=12021 pfet_03v3
x a_n6080_13358# a_n5712_13355# a_n5564_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=13355 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=51861 pfet_03v3
x Enable a_17085_37221# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=37221 nfet_05v0
x a_n3616_8046# a_n3100_8588# a_n2896_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=8588 pfet_05v0
x a_31876_56396# vdd a_32220_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=56320 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=9365 pfet_03v3
x a_34684_50964# a_34584_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=50539 nfet_05v0
x a_12640_47886# a_13008_47883# a_13156_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=47883 nfet_05v0
x a_40580_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=48349 pfet_05v0
x a_21344_n2578# a_21712_n2581# a_21860_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=-2580 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=14677 pfet_03v3
x a_12640_34606# a_13008_34603# a_13156_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=34603 nfet_05v0
x a_52076_13340# vdd a_52544_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=13897 pfet_05v0
x a_12172_2716# vss a_12640_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=2734 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=5387 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=12021 pfet_03v3
x a_13156_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=3197 pfet_05v0
x a_53060_48428# vdd a_53404_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=48352 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_5.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=45189 nfet_05v0
x a_37600_5390# a_37968_5387# a_38116_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=5387 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=45227 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=38581 pfet_03v3
x a_44356_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=23941 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=14677 pfet_03v3
x a_18412_58492# vss a_18880_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=58510 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=19989 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=25301 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=11165 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=22645 pfet_03v3
x a_676_21868# vss a_1020_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=21323 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=-1258 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=17333 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_10.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=31909 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_16.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=15973 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=37259 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=49173 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=48349 pfet_05v0
x a_8396_13340# a_9380_13900# a_9624_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=13355 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=19989 pfet_03v3
x a_24652_26620# a_25488_27180# a_25636_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=27180 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control BUS[3] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=1396 nfet_03v3
x Enable a_29565_8005# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=8005 nfet_05v0
x a_40924_13780# a_40784_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=13824 pfet_05v0
x a_44700_50964# a_44560_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=51008 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=-1258 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=4053 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=17333 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=6709 pfet_03v3
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=58973 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=51861 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control PIN[6] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=43892 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=-3914 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=16556 pfet_05v0
x a_3140_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=19133 pfet_05v0
x a_3140_43116# vdd a_3484_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=43040 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control PIN[10] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=33268 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=49205 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=41237 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control PIN[11] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=30612 nfet_03v3
x a_31876_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=541 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=46549 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=-2114 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=26620 nfet_05v0
x a_15620_45772# vss a_15964_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=45227 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=35925 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=-3914 pfet_03v3
x a_33356_13340# a_34192_13900# a_34340_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=13900 pfet_05v0
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=24445 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=49205 pfet_03v3
x a_45836_29276# a_46820_29836# a_47064_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=29291 nfet_05v0
x a_44356_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=58469 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=46549 pfet_03v3
x a_24652_2716# a_25636_3276# a_25880_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=2731 nfet_05v0
x a_53404_8468# a_53264_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=8512 pfet_05v0
x a_18412_13340# vdd a_18880_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=13897 pfet_05v0
x a_45836_15996# a_46820_16556# a_47064_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=16011 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=33269 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control BUS[5] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=1396 nfet_03v3
x a_38116_19212# vss a_38460_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=18667 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=1397 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=6709 pfet_03v3
x a_n6080_10702# a_n5564_11244# a_n5360_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=11244 pfet_05v0
x a_37132_53180# a_38116_53740# a_38360_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=53195 nfet_05v0
x a_43840_50542# a_44356_51084# a_44560_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=51084 pfet_05v0
x a_19396_48428# vdd a_19740_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=48352 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=2716 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=46549 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=-3914 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] vdd a_13008_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=59052 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=4053 pfet_03v3
x a_n2756_19092# a_n2896_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=19136 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=27101 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=9365 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=17333 pfet_03v3
x a_47164_53620# a_47064_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=53195 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] vss a_17085_37221# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=37221 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=40381 pfet_05v0
x a_12172_34588# a_13008_35148# a_13156_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=35148 pfet_05v0
x a_7260_37684# a_7120_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=37728 pfet_05v0
x a_28100_13900# vdd a_28444_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=13824 pfet_05v0
x a_8396_50524# a_9232_51084# a_9380_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=51084 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in vdd a_n5712_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=11244 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=54517 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=47868 nfet_05v0
x a_33356_47868# a_34192_48428# a_34340_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=48428 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_21.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=2693 nfet_05v0
x a_12172_45212# a_13156_45772# a_13400_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=45227 nfet_05v0
x a_50080_8046# a_50448_8043# a_50596_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=8043 nfet_05v0
x a_44356_59052# vss a_44700_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=58507 nfet_05v0
x a_21860_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=51005 pfet_05v0
x Enable a_42045_34565# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=34565 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=541 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=57747 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] vss a_29565_53157# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=53157 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=43893 pfet_03v3
x a_37132_29276# vdd a_37600_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=29833 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=27957 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control PIN[14] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=22644 nfet_03v3
x a_33356_37244# a_34340_37804# a_34584_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=37259 nfet_05v0
x a_40064_34606# a_40580_35148# a_40784_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=35148 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=30613 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=17333 pfet_03v3
x a_22204_45652# a_22104_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=45227 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=5932 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=14677 pfet_03v3
x a_53404_16436# a_53264_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=16480 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=57173 pfet_03v3
x a_52544_29294# a_52912_29291# a_53060_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=29291 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control PIN[4] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=49204 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=43893 pfet_03v3
x a_43372_55836# vss a_43840_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=55854 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=30613 pfet_03v3
x a_52544_16014# a_52912_16011# a_53060_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=16011 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=55091 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] vss a_50448_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=39915 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=17333 pfet_03v3
x a_44700_19092# a_44600_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=18667 nfet_05v0
x a_8864_5390# a_9232_5387# a_9380_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=5387 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=27957 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=22645 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=32492 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=19989 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=4021 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control PIN[12] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=27956 nfet_03v3
x a_19396_51084# vss a_19740_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=50539 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=-3914 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=28531 nfet_05v0
x a_12640_n2578# a_13156_n2036# a_13360_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=-2035 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=13821 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=14677 pfet_03v3
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=40381 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=33269 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=6709 pfet_03v3
x a_8396_15996# vdd a_8864_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=16553 pfet_05v0
x a_49612_21308# a_50596_21868# a_50840_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=21323 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=29836 pfet_05v0
x a_21860_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=23941 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control PIN[19] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=9364 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=35925 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=-3914 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=5932 pfet_05v0
x a_n3100_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=10661 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=49205 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=38581 pfet_03v3
x Enable a_n1635_18629# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=18629 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control BUS[5] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=46548 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=46549 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=25301 pfet_03v3
x a_50940_58932# a_50840_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=58507 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=20563 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] vss a_44208_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=13355 nfet_05v0
x a_28100_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=16477 pfet_05v0
x Enable a_29565_26597# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=26597 nfet_05v0
x a_44356_45772# vdd a_44700_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=45696 pfet_05v0
x Enable a_29565_13317# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=13317 nfet_05v0
x a_19740_16436# a_19600_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=16480 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control BUS[2] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=33268 nfet_03v3
x a_44356_32492# vdd a_44700_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=32416 pfet_05v0
x a_20876_5372# a_21712_5932# a_21860_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=5932 pfet_05v0
x a_40064_37262# a_40432_37259# a_40580_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=37259 nfet_05v0
x a_25120_23982# a_25488_23979# a_25636_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=23979 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=5853 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.ZN vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-4052 y=62249 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=33237 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=29291 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=58973 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] vss a_48285_2693# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=2693 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=16011 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=51861 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] vss a_42045_34565# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=34565 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=48349 pfet_05v0
x a_37600_45230# a_38116_45772# a_38320_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=45772 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=1397 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] vdd a_31728_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=8588 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=19957 pfet_05v0
x a_21860_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=58469 nfet_05v0
x a_9724_45652# a_9584_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=45696 pfet_05v0
x a_n3100_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=45189 nfet_05v0
x a_n6548_13340# a_n5712_13900# a_n5564_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=13900 pfet_05v0
x a_9724_32372# a_9584_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=32416 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=-1258 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=16477 pfet_05v0
x a_14636_53180# a_15620_53740# a_15864_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=53195 nfet_05v0
x a_21344_50542# a_21860_51084# a_22064_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=51084 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=23964 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=9365 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=43893 pfet_03v3
x a_9380_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=31909 nfet_05v0
x a_25980_56276# a_25840_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=56320 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=30613 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=51005 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=11989 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=12021 pfet_03v3
x a_46820_56396# vdd a_47164_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=56320 pfet_05v0
x a_20876_10684# vdd a_21344_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=11241 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] vss a_31728_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=55851 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=1397 pfet_03v3
x a_37132_5372# a_37968_5932# a_38116_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=5932 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=15996 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=4053 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=9365 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=43893 pfet_03v3
x a_12640_37262# a_13156_37804# a_13360_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=37804 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control BUS[6] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=-3915 nfet_03v3
x a_31876_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=19133 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=30613 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control PIN[16] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=17332 nfet_03v3
x a_n308_45212# vss a_160_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=45230 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=22645 pfet_03v3
x a_12172_60# a_13008_620# a_13156_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=620 pfet_05v0
x a_8864_31950# a_9380_32492# a_9584_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=32492 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=14677 pfet_03v3
x Enable En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_1.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-324 y=60731 pfet_05v0
x a_676_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=56317 pfet_05v0
x a_33824_29294# a_34340_29836# a_34544_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=29836 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=1971 nfet_05v0
x a_15964_40340# a_15864_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=39915 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=38581 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control BUS[7] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=27956 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=24445 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=-1258 pfet_03v3
x a_50596_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=3197 pfet_05v0
x a_50596_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=53661 pfet_05v0
x a_n6548_47868# a_n5712_48428# a_n5564_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=48428 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=22645 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control PIN[3] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=51860 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=25301 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=51861 pfet_03v3
x a_44356_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=35069 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] vdd a_50448_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=13900 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=57173 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=51829 pfet_05v0
x a_3140_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=50501 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=16477 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=47123 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=-3914 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=4053 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=41237 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] vdd a_13008_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=21868 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=-1258 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=51861 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control PIN[5] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=46548 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=27957 pfet_03v3
x a_37600_13358# a_37968_13355# a_38116_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=13355 nfet_05v0
x a_9380_40460# vss a_9724_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=39915 nfet_05v0
x a_22204_40340# a_22064_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=40384 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=42571 nfet_05v0
x a_21344_53198# a_21712_53195# a_21860_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=53195 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=57173 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=54517 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=37725 pfet_05v0
x a_50080_13358# a_50596_13900# a_50800_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=13900 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=19989 pfet_03v3
x a_5932_26620# a_6768_27180# a_6916_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=27180 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=1365 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control PIN[4] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=49204 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=1397 pfet_03v3
x a_43372_n2596# vss a_43840_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=-2577 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=-3914 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=6709 pfet_03v3
x a_31876_27180# vdd a_32220_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=27104 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] vdd a_50448_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=48428 pfet_05v0
x a_12640_18670# a_13008_18667# a_13156_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=18667 nfet_05v0
x a_39596_50524# vdd a_40064_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=51081 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=13340 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=47883 nfet_05v0
x a_n6548_15996# vdd a_n6080_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=16553 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=35925 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=34603 nfet_05v0
x a_8864_21326# a_9232_21323# a_9380_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=21323 nfet_05v0
x a_8396_2716# a_9380_3276# a_9624_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=2731 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control PIN[10] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=33268 nfet_03v3
x a_39596_n2596# a_40432_n2036# a_40580_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=-2035 pfet_05v0
x a_53060_19212# vdd a_53404_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=19136 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=50524 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=49205 pfet_03v3
x a_46820_43116# vss a_47164_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=42571 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=38549 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=33269 pfet_03v3
x a_33824_78# a_34192_75# a_34340_620# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=75 nfet_05v0
x a_n5564_56396# vdd a_n5220_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=56320 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=8588 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=38581 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=4053 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=9365 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control PIN[5] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=46548 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control BUS[3] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=27956 nfet_03v3
x a_50940_53620# a_50800_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=53664 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=25301 pfet_03v3
x a_33824_5390# a_34340_5932# a_34544_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=5932 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] vdd a_528_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=19212 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=12021 pfet_03v3
x a_50080_47886# a_50596_48428# a_50800_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=48428 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=46549 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=18652 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=50539 nfet_05v0
x a_45836_60# vdd a_46304_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=617 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=8028 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=38581 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control BUS[2] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=54516 nfet_03v3
x a_3140_3276# vdd a_3484_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=3200 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=35925 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=25301 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control BUS[9] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=17332 nfet_03v3
x a_15104_45230# a_15620_45772# a_15824_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=45772 pfet_05v0
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=29757 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=22645 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control PIN[17] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=14676 nfet_03v3
x a_21860_48428# vss a_22204_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=47883 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=17333 pfet_03v3
x a_13500_29716# a_13400_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=29291 nfet_05v0
x a_8396_5372# a_9232_5932# a_9380_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=5932 pfet_05v0
x a_21860_35148# vss a_22204_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=34603 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control BUS[4] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=33268 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=54485 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=38581 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control PIN[19] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=9364 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=13821 pfet_05v0
x a_13500_16436# a_13400_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=16011 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=51005 pfet_05v0
x a_9380_13900# vdd a_9724_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=13824 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=19989 pfet_03v3
x a_50596_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=47845 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=41205 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=37725 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=35925 pfet_03v3
x a_43372_31932# a_44208_32492# a_44356_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=32492 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control PIN[12] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=27956 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=25301 pfet_03v3
x a_25636_8588# vss a_25980_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=8043 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=-1258 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=27957 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=17333 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=47868 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=51861 pfet_03v3
x a_33356_45212# vss a_33824_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=45230 nfet_05v0
x a_43372_42556# a_44356_43116# a_44600_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=42571 nfet_05v0
x a_46820_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=5853 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=57173 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=31932 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=19133 pfet_05v0
x a_20876_31932# vss a_21344_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=31950 nfet_05v0
x a_49612_31932# vdd a_50080_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=32489 pfet_05v0
x a_19396_19212# vdd a_19740_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=19136 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=27957 pfet_03v3
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=541 pfet_05v0
x a_47164_500# a_47064_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=75 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=51861 pfet_03v3
x a_3484_45652# a_3384_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=45227 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=54517 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=4053 pfet_03v3
x a_53404_42996# a_53304_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=42571 nfet_05v0
x a_2156_23964# a_3140_24524# a_3384_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=23979 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=57173 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=46517 pfet_05v0
x a_38116_53740# vdd a_38460_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=53664 pfet_05v0
x a_45836_60# vss a_46304_78# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=78 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control PIN[19] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=9364 nfet_03v3
x a_31876_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=8005 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=11165 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=48349 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=46549 pfet_03v3
x a_39596_37244# a_40432_37804# a_40580_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=37804 pfet_05v0
x a_18880_31950# a_19248_31947# a_19396_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=31947 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=9333 pfet_05v0
x a_13156_43116# vdd a_13500_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=43040 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=29836 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_8.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=37221 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=12595 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=45693 pfet_05v0
x a_21860_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=35069 pfet_05v0
x a_n4084_23964# a_n3100_24524# a_n2856_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=23979 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=32413 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=9365 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=5853 pfet_05v0
x a_15104_47886# a_15472_47883# a_15620_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=47883 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] vss a_35805_42533# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=42533 nfet_05v0
x a_n5564_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=29253 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_13.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=23941 nfet_05v0
x Enable a_10845_5349# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=5349 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control BUS[5] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=35924 nfet_03v3
x a_15104_34606# a_15472_34603# a_15620_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=34603 nfet_05v0
x a_9380_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=21789 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=1397 pfet_03v3
x a_25636_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=10661 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=14677 pfet_03v3
x a_1020_45652# a_880_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=45696 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=4627 nfet_05v0
x a_1020_32372# a_880_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=32416 pfet_05v0
x a_21860_21868# vdd a_22204_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=21792 pfet_05v0
x a_5932_8028# a_6768_8588# a_6916_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=8588 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=4053 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=14677 pfet_03v3
x a_43372_26620# vss a_43840_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=26638 nfet_05v0
x a_5932_60# a_6916_620# a_7160_75# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=75 nfet_05v0
x a_46820_620# vdd a_47164_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=544 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=-2595 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=27957 pfet_03v3
x a_25120_n2578# a_25488_n2581# a_25636_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=-2580 nfet_05v0
x a_27584_50542# a_27952_50539# a_28100_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=50539 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in vss a_n5712_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=37259 nfet_05v0
x a_34340_37804# vdd a_34684_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=37728 pfet_05v0
x a_19740_42996# a_19640_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=42571 nfet_05v0
x a_6400_23982# a_6768_23979# a_6916_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=23979 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=23964 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=9365 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=5853 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=38581 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] vss a_19248_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=45227 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=25301 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=51084 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=13340 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_0.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=58469 nfet_05v0
x a_31876_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=50501 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=38581 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] vss a_n1635_37221# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=37221 nfet_05v0
x a_15104_8046# a_15472_8043# a_15620_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=8043 nfet_05v0
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=11165 pfet_05v0
x a_25636_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=45189 nfet_05v0
x a_3140_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=40381 pfet_05v0
x a_46820_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=19133 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=19989 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=33269 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=25301 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=-1258 pfet_03v3
x a_14636_2716# vss a_15104_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=2734 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=51861 pfet_03v3
x a_15620_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=3197 pfet_05v0
x Enable a_35805_15973# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=15973 nfet_05v0
x a_38116_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=43037 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=5853 pfet_05v0
x a_7260_8468# a_7160_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=8043 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=57173 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=33269 pfet_03v3
x a_43840_2734# a_44208_2731# a_44356_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=2731 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] vss a_13008_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=10699 nfet_05v0
x a_13156_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=8509 pfet_05v0
x a_2156_10684# vdd a_2624_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=11241 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=29757 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=1397 pfet_03v3
x a_37132_13340# a_37968_13900# a_38116_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=13900 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=57173 pfet_03v3
x a_n4084_50524# vdd a_n3616_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=51081 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=46549 pfet_03v3
x a_676_40460# vss a_1020_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=39915 nfet_05v0
x a_20876_53180# a_21712_53740# a_21860_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=53740 pfet_05v0
x a_50596_5932# vdd a_50940_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=5856 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control PIN[16] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=17332 nfet_03v3
x a_n6548_53180# vss a_n6080_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=53198 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control BUS[4] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=41236 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=541 pfet_05v0
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=51005 pfet_05v0
x a_14636_34588# a_15472_35148# a_15620_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=35148 pfet_05v0
x a_52076_29276# a_53060_29836# a_53304_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=29291 nfet_05v0
x a_38460_21748# a_38320_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=21792 pfet_05v0
x a_n2756_40340# a_n2896_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=40384 pfet_05v0
x a_52076_15996# a_53060_16556# a_53304_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=16011 nfet_05v0
x a_37600_16014# a_38116_16556# a_38320_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=16556 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control BUS[4] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=54516 nfet_03v3
x a_20876_42556# a_21860_43116# a_22104_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=42571 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control BUS[3] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=6708 nfet_03v3
x a_25636_48428# vdd a_25980_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=48352 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=44467 nfet_05v0
x a_13156_32492# vss a_13500_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=31947 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=51861 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=9365 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=41237 pfet_03v3
x a_30892_50524# vdd a_31360_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=51081 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=14677 pfet_03v3
x a_25980_27060# a_25840_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=27104 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=35069 pfet_05v0
x a_38116_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=15973 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=41237 pfet_03v3
x a_46820_27180# vdd a_47164_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=27104 pfet_05v0
x a_34340_24524# vss a_34684_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=23979 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=-2035 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=54517 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] vss a_31728_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=26635 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=21789 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=17333 pfet_03v3
x a_37132_47868# a_37968_48428# a_38116_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=48428 pfet_05v0
x a_44356_5932# vdd a_44700_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=5856 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=14677 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control BUS[5] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=6708 nfet_03v3
x a_n6080_29294# a_n5564_29836# a_n5360_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=29836 pfet_05v0
x a_n308_29276# vss a_160_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=29294 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=6709 pfet_03v3
x a_27584_78# a_28100_620# a_28304_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=620 pfet_05v0
x a_n308_15996# vss a_160_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=16014 nfet_05v0
x a_37132_58492# a_38116_59052# a_38360_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=58507 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=41237 pfet_03v3
x a_6916_8588# vdd a_7260_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=8512 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control BUS[8] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=38580 nfet_03v3
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=5853 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=33269 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control BUS[8] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=25300 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=10699 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=47868 nfet_05v0
x a_50596_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=24445 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control PIN[14] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=22644 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=4053 pfet_03v3
x a_47164_58932# a_47064_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=58507 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=51861 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=22645 pfet_03v3
x a_50596_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=37 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control BUS[5] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=-1259 nfet_03v3
x En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0.ZN a_n2569_61293# vdd vdd s=8528,268 d=14432,504 l=100 w=164 x=-2096 y=60731 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=58973 pfet_05v0
x a_40924_42996# a_40784_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=43040 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=41237 pfet_03v3
x a_3140_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=34565 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=47883 nfet_05v0
x a_n3100_3276# vdd a_n2756_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=3200 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=33269 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in vdd a_n5712_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=29836 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control PIN[9] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=35924 nfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=34603 nfet_05v0
x a_43372_2716# a_44208_3276# a_44356_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=3276 pfet_05v0
x a_676_13900# vdd a_1020_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=13824 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] vdd a_19248_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=32492 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=35925 pfet_03v3
x a_28444_29716# a_28344_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=29291 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=-3914 pfet_03v3
x a_n3100_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=56317 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=49205 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=-2595 nfet_05v0
x a_28444_16436# a_28344_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=16011 nfet_05v0
x a_22204_11124# a_22064_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=11168 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=13355 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=541 pfet_05v0
x a_25980_3156# a_25840_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=3200 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=35925 pfet_03v3
x a_40580_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=37221 nfet_05v0
x a_40924_24404# a_40824_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=23979 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control BUS[1] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=12020 nfet_03v3
x a_18880_31950# a_19396_32492# a_19600_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=32492 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control PIN[7] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=41236 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control BUS[1] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=38580 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=12021 pfet_03v3
x a_3140_48428# vss a_3484_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=47883 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=35925 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control BUS[1] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=25300 nfet_03v3
x a_25636_21868# vss a_25980_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=21323 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in vss a_54525_37# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=37 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=9365 pfet_03v3
x a_50080_55854# a_50448_55851# a_50596_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=55851 nfet_05v0
x a_3140_35148# vss a_3484_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=34603 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=38581 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=18667 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=37804 pfet_05v0
x a_13500_500# a_13400_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=75 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=19989 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=25301 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control PIN[2] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=54516 nfet_03v3
x a_53060_53740# swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=53157 nfet_05v0
x a_15620_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=43037 pfet_05v0
x a_43840_37262# a_44208_37259# a_44356_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=37259 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=5853 pfet_05v0
x a_50596_45772# vdd a_50940_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=45696 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=34588 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=54517 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=21308 nfet_05v0
x a_46820_13900# vss a_47164_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=13355 nfet_05v0
x a_50596_32492# vdd a_50940_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=32416 pfet_05v0
x a_3484_29716# a_3344_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=29760 pfet_05v0
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=58973 pfet_05v0
x a_n5564_27180# vdd a_n5220_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=27104 pfet_05v0
x a_28100_43116# vdd a_28444_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=43040 pfet_05v0
x a_49612_39900# a_50596_40460# a_50840_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=39915 nfet_05v0
x a_n4084_26620# a_n3248_27180# a_n3100_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=27180 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=-1258 pfet_03v3
x a_2156_31932# vss a_2624_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=31950 nfet_05v0
x a_50940_24404# a_50800_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=24448 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=39155 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] vss a_n1635_37# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=37 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=9365 pfet_03v3
x a_2156_n2596# a_3140_n2036# a_3384_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=-2580 nfet_05v0
x a_8864_n2578# a_9380_n2036# a_9584_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=-2035 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=43893 pfet_03v3
x a_5932_10684# a_6916_11244# a_7160_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=10699 nfet_05v0
x a_37132_47868# vss a_37600_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=47886 nfet_05v0
x a_15964_5812# a_15864_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=5387 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=57173 pfet_03v3
x a_37132_34588# vss a_37600_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=34606 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=30613 pfet_03v3
x a_15964_21748# a_15824_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=21792 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=19989 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=37244 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control PIN[22] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=1396 nfet_03v3
x a_15104_16014# a_15620_16556# a_15824_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=16556 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=43861 pfet_05v0
x a_12172_37244# vss a_12640_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=37262 nfet_05v0
x a_21860_19212# vss a_22204_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=18667 nfet_05v0
x a_31876_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=40381 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=35069 pfet_05v0
x a_n4084_n2596# a_n3100_n2036# a_n2856_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=-2580 nfet_05v0
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=3197 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=46549 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=25269 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=19989 pfet_03v3
x a_50596_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=18629 nfet_05v0
x a_33356_29276# vss a_33824_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=29294 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=57173 pfet_03v3
x a_33356_15996# vss a_33824_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=16014 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control PIN[3] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=51860 nfet_03v3
x a_45836_23964# vdd a_46304_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=24521 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=22645 pfet_03v3
x a_6916_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=-2114 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=13900 pfet_05v0
x a_43372_13340# a_44356_13900# a_44600_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=13355 nfet_05v0
x a_40064_2734# a_40580_3276# a_40784_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=3276 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=15996 nfet_05v0
x a_15620_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=15973 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control PIN[1] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=57172 nfet_03v3
x a_24652_53180# vss a_25120_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=53198 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control PIN[10] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=33268 nfet_03v3
x a_32220_21748# a_32120_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=21323 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=6709 pfet_03v3
x a_24652_60# a_25636_620# a_25880_75# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=75 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=-2114 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_20.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=5349 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=35925 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=-3914 pfet_03v3
x a_15620_51084# vdd a_15964_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=51008 pfet_05v0
x a_46820_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=50501 nfet_05v0
x a_52076_50524# vss a_52544_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=50542 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=49205 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control PIN[5] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=46548 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=46549 pfet_03v3
x a_53404_13780# a_53304_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=13355 nfet_05v0
x a_14636_58492# a_15620_59052# a_15864_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=58507 nfet_05v0
x a_45836_8028# vss a_46304_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=8046 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=59052 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] vss a_13008_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=5387 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=37725 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=1397 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=35925 pfet_03v3
x a_38116_24524# vdd a_38460_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=24448 pfet_05v0
x a_6400_n2578# a_6768_n2581# a_6916_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=-2580 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=27957 pfet_03v3
x a_49612_55836# a_50448_56396# a_50596_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=56396 pfet_05v0
x a_20876_29276# vdd a_21344_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=29833 pfet_05v0
x a_52544_8046# a_52912_8043# a_53060_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=8043 nfet_05v0
x a_49612_42556# a_50448_43116# a_50596_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=43116 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=1397 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=6709 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] vdd a_31728_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=35148 pfet_05v0
x a_6916_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=27101 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=9365 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=16477 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] vss a_35805_26597# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=26597 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=27957 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control BUS[5] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=19988 nfet_03v3
x a_45836_58492# vdd a_46304_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=59049 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=48428 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=27101 pfet_05v0
x a_15620_5932# vdd a_15964_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=5856 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] vss a_35805_13317# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=13317 nfet_05v0
x a_15104_18670# a_15472_18667# a_15620_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=18667 nfet_05v0
x a_25120_53198# a_25488_53195# a_25636_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=53195 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=41237 pfet_03v3
x a_8864_37262# a_9380_37804# a_9584_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=37804 pfet_05v0
x a_5932_58492# vss a_6400_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=58510 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=1397 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control BUS[3] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=35924 nfet_03v3
x a_n308_26620# a_528_27180# a_676_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=27180 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control PIN[23] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=-1259 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control BUS[10] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=54516 nfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_10.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=31909 nfet_05v0
x a_28100_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=5349 nfet_05v0
x a_50596_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=8509 pfet_05v0
x a_2156_2716# vdd a_2624_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=3273 pfet_05v0
x a_39596_8028# vss a_40064_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=8046 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=12021 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=49173 pfet_05v0
x a_38116_620# vss a_38460_500# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=75 nfet_05v0
x a_38116_3276# vdd a_38460_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=3200 pfet_05v0
x a_53060_40460# vdd a_53404_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=40384 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control BUS[5] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=4052 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=56396 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=43037 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=13821 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control BUS[7] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=12020 nfet_03v3
x a_18412_50524# vss a_18880_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=50542 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] vss a_25488_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=47883 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=43116 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=33269 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=4053 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=12021 pfet_03v3
x a_19740_13780# a_19640_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=13355 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=53180 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=49205 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] vss a_25488_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=34603 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] vdd a_528_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=40460 pfet_05v0
x a_22204_58932# a_22064_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=58976 pfet_05v0
x a_43372_n2596# a_44208_n2036# a_44356_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=-2035 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_4.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=47845 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=38581 pfet_03v3
x a_21344_58510# a_21712_58507# a_21860_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=58507 nfet_05v0
x a_39596_42556# vss a_40064_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=42574 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=25301 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=4053 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control BUS[6] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=17332 nfet_03v3
x a_31876_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=34565 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=8588 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=12021 pfet_03v3
x a_3140_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=11165 pfet_05v0
x a_45836_31932# a_46672_32492# a_46820_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=32492 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=41237 pfet_03v3
x a_6916_48428# vdd a_7260_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=48352 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=38581 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=22645 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=-1258 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=6709 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control BUS[9] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=51860 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=25301 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=-1290 pfet_05v0
x a_33824_58510# a_34340_59052# a_34544_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=59052 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=51861 pfet_03v3
x a_n3616_23982# a_n3248_23979# a_n3100_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=23979 nfet_05v0
x a_40580_3276# vdd a_40924_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=3200 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control BUS[7] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=57172 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=54517 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=41237 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control BUS[8] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=33268 nfet_03v3
x a_34340_n2036# vss a_34684_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=-2580 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=48349 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_2.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=53157 nfet_05v0
x a_14636_47868# vss a_15104_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=47886 nfet_05v0
x a_8864_39918# a_9232_39915# a_9380_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=39915 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=33269 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=4053 pfet_03v3
x a_38116_11244# vss a_38460_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=10699 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] vss a_4605_37221# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=37221 nfet_05v0
x a_14636_34588# vss a_15104_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=34606 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=40381 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=37244 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=-1258 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=51861 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control BUS[8] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=46548 nfet_03v3
x a_19396_40460# vdd a_19740_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=40384 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=54517 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control BUS[10] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=4052 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control BUS[6] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=9364 nfet_03v3
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=35069 pfet_05v0
x a_20876_23964# a_21712_24524# a_21860_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=24524 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=35925 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] vdd a_13008_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=51084 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=33269 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=27957 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=57173 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] vdd a_6768_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=620 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=5372 nfet_05v0
x a_n2756_11124# a_n2896_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=11168 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=1397 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=51861 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_18.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=10661 nfet_05v0
x a_20876_13340# a_21860_13900# a_22104_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=13355 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=46549 pfet_03v3
x Enable a_n1635_37# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=37 nfet_05v0
x a_25636_19212# vdd a_25980_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=19136 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=18652 nfet_05v0
x a_44356_51084# vss a_44700_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=50539 nfet_05v0
x a_25636_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=56317 pfet_05v0
x a_43372_37244# a_44208_37804# a_44356_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=37804 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control PIN[2] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=54516 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=49205 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=35925 pfet_03v3
x a_9724_29716# a_9624_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=29291 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=12021 pfet_03v3
x a_37132_21308# vdd a_37600_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=21865 pfet_05v0
x a_9724_3156# a_9584_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=3200 pfet_05v0
x a_9724_16436# a_9624_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=16011 nfet_05v0
x a_32220_8468# a_32080_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=8512 pfet_05v0
x a_40924_n2156# a_40824_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=-2580 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control PIN[7] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=41236 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=12021 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_3.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=50501 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] vss a_50448_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=31947 nfet_05v0
x a_44700_11124# a_44600_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=10699 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_5.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=45189 nfet_05v0
x a_40580_35148# vdd a_40924_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=35072 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control BUS[3] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=57172 nfet_03v3
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=37725 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=38581 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=25301 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control PIN[16] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=17332 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=12021 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=29757 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=22645 pfet_03v3
x a_6916_21868# vss a_7260_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=21323 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=17333 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=9365 pfet_03v3
x a_160_23982# a_528_23979# a_676_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=23979 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=18667 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control PIN[15] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=19988 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=20563 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control BUS[3] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=-1259 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=19989 pfet_03v3
x a_27116_37244# vss a_27584_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=37262 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=17907 nfet_05v0
x a_19396_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=29253 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=-1258 pfet_03v3
x a_46820_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=40381 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control PIN[22] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=1396 nfet_03v3
x a_43840_8046# a_44356_8588# a_44560_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=8588 pfet_05v0
x a_7260_16436# a_7120_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=16480 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=21868 pfet_05v0
x a_53404_5812# a_53304_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=5387 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=51861 pfet_03v3
x a_9380_43116# vdd a_9724_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=43040 pfet_05v0
x a_33356_26620# a_34192_27180# a_34340_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=27180 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control PIN[1] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=57172 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=41237 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=19989 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=-2114 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=6709 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=13340 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=57173 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=-1258 pfet_03v3
x a_50940_50964# a_50840_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=50539 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] vss a_528_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=5387 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=51861 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=54517 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=43893 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=46549 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=30613 pfet_03v3
x Enable a_54525_29253# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=29253 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=57173 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=19989 pfet_03v3
x a_3140_19212# vss a_3484_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=18667 nfet_05v0
x a_50080_26638# a_50448_26635# a_50596_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=26635 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] vdd a_25488_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=56396 pfet_05v0
x a_2156_53180# a_3140_53740# a_3384_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=53195 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=43893 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=46549 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] vdd a_25488_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=43116 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=-3914 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_20.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=5349 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=30613 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control BUS[2] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=-3915 nfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] vss a_528_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=37259 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=37259 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control PIN[16] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=17332 nfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] vss a_37968_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=23979 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_21.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=2693 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=11989 pfet_05v0
x a_24652_53180# a_25488_53740# a_25636_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=53740 pfet_05v0
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=29757 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=27101 pfet_05v0
x a_38116_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=2693 nfet_05v0
x a_3140_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=58973 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=59052 pfet_05v0
x a_n4084_53180# a_n3100_53740# a_n2856_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=53195 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=49205 pfet_03v3
x a_49612_5372# vss a_50080_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=5390 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=1397 pfet_03v3
x a_676_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=5349 nfet_05v0
x a_9724_8468# a_9624_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=8043 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=13821 pfet_05v0
x a_5932_8028# vdd a_6400_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=8585 pfet_05v0
x a_25120_55854# a_25636_56396# a_25840_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=56396 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=14677 pfet_03v3
x a_18412_45212# a_19396_45772# a_19640_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=45227 nfet_05v0
x a_25120_42574# a_25636_43116# a_25840_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=43116 pfet_05v0
x a_15620_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=8509 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=47868 nfet_05v0
x a_31876_45772# vss a_32220_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=45227 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=4053 pfet_03v3
x a_45836_55836# a_46820_56396# a_47064_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=55851 nfet_05v0
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=541 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=1397 pfet_03v3
x a_n6548_60# vdd a_n6080_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=617 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=-1258 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=14645 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=57747 nfet_05v0
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=53661 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=27957 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_75# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=75 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=12021 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control BUS[5] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=12020 nfet_03v3
x a_24652_15996# vdd a_25120_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=16553 pfet_05v0
x a_2156_29276# vdd a_2624_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=29833 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=541 pfet_05v0
x a_31876_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=11165 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=19133 pfet_05v0
x a_46304_34606# a_46820_35148# a_47024_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=35148 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=4053 pfet_03v3
x a_53060_37804# vss a_53404_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=37259 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=57173 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control BUS[5] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=38580 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=38581 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] vdd a_19248_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=-2035 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=6709 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control BUS[5] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=25300 nfet_03v3
x a_27116_23964# a_28100_24524# a_28344_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=23979 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=25301 pfet_03v3
x a_33824_21326# a_34340_21868# a_34544_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=21868 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=53180 nfet_05v0
x a_30892_42556# vss a_31360_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=42574 nfet_05v0
x a_40580_24524# vss a_40924_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=23979 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control PIN[14] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=22644 nfet_03v3
x a_n2756_58932# a_n2896_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=58976 pfet_05v0
x a_6400_53198# a_6768_53195# a_6916_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=53195 nfet_05v0
x a_15964_32372# a_15864_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=31947 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=4053 pfet_03v3
x a_52076_5372# vss a_52544_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=5390 nfet_05v0
x a_13500_29716# a_13360_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=29760 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=19989 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=48349 pfet_05v0
x a_46820_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=34565 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=-1258 pfet_03v3
x a_52076_21308# vss a_52544_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=21326 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=-3914 pfet_03v3
x a_n5564_8588# vss a_n5220_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=8043 nfet_05v0
x a_18880_n2578# a_19396_n2036# a_19600_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=-2035 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=19989 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control PIN[4] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=49204 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=33269 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=-1258 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] vss a_6768_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=47883 nfet_05v0
x a_9380_32492# vss a_9724_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=31947 nfet_05v0
x a_9380_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=10661 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] vss a_6768_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=34603 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=49205 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=46549 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=43893 pfet_03v3
x a_52076_47868# vdd a_52544_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=48425 pfet_05v0
x a_31360_42574# a_31728_42571# a_31876_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=42571 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=30613 pfet_03v3
x a_34340_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=2693 nfet_05v0
x a_52544_55854# a_52912_55851# a_53060_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=55851 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control PIN[7] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=41236 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=-3914 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=4053 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=49205 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=27957 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=46549 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control BUS[3] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=19988 nfet_03v3
x a_46304_37262# a_46672_37259# a_46820_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=37259 nfet_05v0
x a_12640_10702# a_13008_10699# a_13156_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=10699 nfet_05v0
x a_n3616_n2578# a_n3248_n2581# a_n3100_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=-2580 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=2716 nfet_05v0
x a_33824_23982# a_34192_23979# a_34340_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=23979 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=41237 pfet_03v3
x a_n6548_26620# a_n5712_27180# a_n5564_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=27180 pfet_05v0
x a_53060_11244# vdd a_53404_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=11168 pfet_05v0
x a_2624_45230# a_3140_45772# a_3344_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=45772 pfet_05v0
x a_18412_21308# vss a_18880_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=21326 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] vss a_25488_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=18667 nfet_05v0
x a_9380_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=45189 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] vdd a_19248_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=37804 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=1397 pfet_03v3
x a_1020_29716# a_920_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=29291 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] vdd a_528_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=11244 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control BUS[2] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=33268 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=30581 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=-2114 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] vss a_23325_2693# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=2693 nfet_05v0
x a_1020_16436# a_920_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=16011 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_15.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=18629 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=10684 nfet_05v0
x Enable a_23325_53157# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=53157 nfet_05v0
x a_34340_53740# vss a_34684_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=53195 nfet_05v0
x a_39596_13340# vss a_40064_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=13358 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control PIN[18] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=12020 nfet_03v3
x a_19740_3156# a_19640_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=2731 nfet_05v0
x a_18412_47868# vdd a_18880_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=48425 pfet_05v0
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=21789 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=4053 pfet_03v3
x a_n6080_58510# a_n5564_59052# a_n5360_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=59052 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control PIN[8] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=38580 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control PIN[22] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=1396 nfet_03v3
x a_21860_n2036# vdd a_22204_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=-2111 pfet_05v0
x a_6916_19212# vdd a_7260_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=19136 pfet_05v0
x a_18880_37262# a_19396_37804# a_19600_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=37804 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control PIN[13] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=25300 nfet_03v3
x a_25636_40460# vss a_25980_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=39915 nfet_05v0
x a_34684_35028# a_34544_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=35072 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control BUS[9] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=22644 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=55851 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=37725 pfet_05v0
x a_46304_2734# a_46672_2731# a_46820_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=2731 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=22645 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=27101 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control BUS[4] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=-3915 nfet_03v3
x a_n3100_13900# vdd a_n2756_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=13824 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control BUS[9] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=35924 nfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] vdd a_50448_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=27180 pfet_05v0
x Enable a_54525_37# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=37 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control PIN[16] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=17332 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=11165 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=22645 pfet_03v3
x a_19396_11244# vdd a_19740_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=11168 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.D_in vdd a_n5712_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=59052 pfet_05v0
x a_676_43116# vdd a_1020_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=43040 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=19989 pfet_03v3
x a_43372_5372# vdd a_43840_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=5929 pfet_05v0
x a_52076_55836# a_52912_56396# a_53060_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=56396 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=-2114 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=35925 pfet_03v3
x a_12640_5390# a_13156_5932# a_13360_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=5932 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=9365 pfet_03v3
x a_2624_47886# a_2992_47883# a_3140_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=47883 nfet_05v0
x a_52076_42556# a_52912_43116# a_53060_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=43116 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=-3914 pfet_03v3
x a_22204_3156# a_22104_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=2731 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=51861 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=43037 pfet_05v0
x a_2624_34606# a_2992_34603# a_3140_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=34603 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=22645 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control PIN[22] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=1396 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control PIN[18] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=12020 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=27957 pfet_03v3
x a_50080_26638# a_50596_27180# a_50800_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=27180 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=5853 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=1365 pfet_05v0
x a_37132_2716# vdd a_37600_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=3273 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=21868 pfet_05v0
x a_160_n2578# a_528_n2581# a_676_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=-2580 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control PIN[20] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=6708 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=12021 pfet_03v3
x a_31876_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=58973 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control PIN[8] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=38580 nfet_03v3
x a_14636_31932# vdd a_15104_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=32489 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=-3914 pfet_03v3
x a_40924_53620# a_40824_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=53195 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=49205 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control PIN[13] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=25300 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control PIN[5] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=46548 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=1397 pfet_03v3
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=8509 pfet_05v0
x a_n5564_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=21285 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=-2114 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=19989 pfet_03v3
x a_8396_37244# vss a_8864_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=37262 nfet_05v0
x a_676_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=29253 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control PIN[21] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=4052 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=27101 pfet_05v0
x a_32220_40340# a_32120_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=39915 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=19133 pfet_05v0
x a_30892_8028# a_31876_8588# a_32120_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=8043 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=47883 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=-1258 pfet_03v3
x a_38460_n2156# a_38320_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=-2111 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=13340 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_9.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=34565 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=34603 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=9365 pfet_03v3
x a_45836_n2596# a_46672_n2036# a_46820_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=-2035 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=49205 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=43893 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=60 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=30613 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=1397 pfet_03v3
x a_45836_2716# a_46672_3276# a_46820_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=3276 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=6709 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] vss a_23325_15973# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=15973 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=27101 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] vdd a_6768_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=56396 pfet_05v0
x a_n6548_5372# a_n5564_5932# a_n5320_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=5387 nfet_05v0
x a_6400_8046# a_6768_8043# a_6916_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=8043 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=46549 pfet_03v3
x a_43372_45212# vdd a_43840_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=45769 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] vdd a_6768_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=43116 pfet_05v0
x a_30892_37244# a_31876_37804# a_32120_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=37259 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=53661 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] vss a_37968_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=-2580 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=6709 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=18652 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in vss a_54525_50501# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=50501 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=43893 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=30613 pfet_03v3
x a_46820_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=11165 pfet_05v0
x a_5932_53180# a_6768_53740# a_6916_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=53740 pfet_05v0
x a_n6080_23982# a_n5712_23979# a_n5564_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=23979 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=22645 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=12021 pfet_03v3
x a_25120_58510# a_25488_58507# a_25636_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=58507 nfet_05v0
x Enable a_17085_47845# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=47845 nfet_05v0
x a_28100_48428# vss a_28444_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=47883 nfet_05v0
x a_28100_35148# vss a_28444_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=34603 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control PIN[24] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=-3915 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=6709 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=38581 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=13821 pfet_05v0
x a_45836_42556# vss a_46304_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=42574 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control BUS[7] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=17332 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=25301 pfet_03v3
x a_2156_34588# a_2992_35148# a_3140_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=35148 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=22645 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=-1258 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=17333 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=14677 pfet_03v3
x a_53060_59052# vdd a_53404_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=58976 pfet_05v0
x a_28444_29716# a_28304_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=29760 pfet_05v0
x a_n5564_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=-2618 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=4053 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=35925 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=-1258 pfet_03v3
x a_5932_15996# vdd a_6400_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=16553 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=19133 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=21789 pfet_05v0
x a_676_32492# vss a_1020_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=31947 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=27957 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=14677 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=51861 pfet_03v3
x a_27116_n2596# a_28100_n2036# a_28344_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=-2580 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=17333 pfet_03v3
x a_40580_n2036# vss a_40924_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=-2580 nfet_05v0
x a_34340_16556# vdd a_34684_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=16480 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=46549 pfet_03v3
x a_8396_23964# a_9380_24524# a_9624_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=23979 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=57173 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=46517 pfet_05v0
x a_6916_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=42533 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=-1258 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=27957 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=53661 pfet_05v0
x a_24652_23964# a_25488_24524# a_25636_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=24524 pfet_05v0
x a_21860_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=5853 pfet_05v0
x a_25636_40460# vdd a_25980_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=40384 pfet_05v0
x a_3140_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=29757 pfet_05v0
x a_3140_53740# vdd a_3484_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=53664 pfet_05v0
x a_n5220_50964# a_n5360_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=51008 pfet_05v0
x a_24652_47868# a_25636_48428# a_25880_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=47883 nfet_05v0
x a_31360_45230# a_31876_45772# a_32080_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=45772 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=57173 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=48349 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=46549 pfet_03v3
x a_45836_37244# a_46672_37804# a_46820_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=37804 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=1397 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=-684 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control BUS[9] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=-1259 nfet_03v3
x a_13500_56276# a_13400_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=55851 nfet_05v0
x a_24652_34588# a_25636_35148# a_25880_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=34603 nfet_05v0
x a_53060_13900# swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=13821 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=49205 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=5387 nfet_05v0
x a_18880_5390# a_19248_5387# a_19396_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=5387 nfet_05v0
x a_45836_26620# a_46820_27180# a_47064_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=26635 nfet_05v0
x a_34684_48308# a_34584_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=47883 nfet_05v0
x a_34684_35028# a_34584_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=34603 nfet_05v0
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=24445 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=58973 pfet_05v0
x a_19396_59052# vdd a_19740_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=58976 pfet_05v0
x a_n6080_21326# a_n5564_21868# a_n5360_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=21868 pfet_05v0
x a_37132_50524# a_38116_51084# a_38360_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=50539 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_11.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=29253 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=5853 pfet_05v0
x a_30892_13340# vss a_31360_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=13358 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=-3914 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=-2595 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=37725 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=27957 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] vss a_17085_47845# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=47845 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=6709 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=12021 pfet_03v3
x a_47164_50964# a_47064_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=50539 nfet_05v0
x a_53060_48428# swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=48349 pfet_05v0
x a_n308_34588# vdd a_160_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=35145 pfet_05v0
x a_33824_n2578# a_34192_n2581# a_34340_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=-2580 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in vdd a_n5712_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=21868 pfet_05v0
x a_30892_60# vdd a_31360_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=617 pfet_05v0
x a_44700_48308# a_44560_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=48352 pfet_05v0
x a_15964_n2156# a_15824_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=-2111 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control PIN[10] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=33268 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=41237 pfet_03v3
x a_6400_31950# a_6916_32492# a_7120_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=32492 pfet_05v0
x Enable a_42045_31909# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=31909 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control BUS[10] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=-3915 nfet_03v3
x a_34684_8468# a_34544_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=8512 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=9365 pfet_03v3
x a_n5564_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=55813 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=38581 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=33269 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control PIN[16] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=17332 nfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] vss a_6768_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=18667 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=25301 pfet_03v3
x a_n3616_53198# a_n3248_53195# a_n3100_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=53195 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=17333 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=27957 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=14677 pfet_03v3
x a_31360_13358# a_31728_13355# a_31876_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=13355 nfet_05v0
x a_52076_18652# vdd a_52544_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=19209 pfet_05v0
x Enable a_4605_53157# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=53157 nfet_05v0
x a_37132_26620# a_37968_27180# a_38116_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=27180 pfet_05v0
x a_53404_13780# a_53264_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=13824 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=56396 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=54517 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=33269 pfet_03v3
x a_52544_26638# a_52912_26635# a_53060_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=26635 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=17333 pfet_03v3
x NO_ClkGen_0.clk NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.I vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-3972 y=61061 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=27957 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=43116 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=52435 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=1397 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=57173 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=10699 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=46549 pfet_03v3
x a_6916_40460# vss a_7260_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=39915 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control BUS[1] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=43892 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control BUS[1] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=30612 nfet_03v3
x a_n5564_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=37 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=9365 pfet_03v3
x a_3484_21748# a_3344_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=21792 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=13340 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=46549 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=53661 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control PIN[4] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=49204 nfet_03v3
x a_2624_16014# a_3140_16556# a_3344_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=16556 pfet_05v0
x a_49612_31932# a_50596_32492# a_50840_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=31947 nfet_05v0
x a_46820_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=58973 pfet_05v0
x a_12172_18652# a_13008_19212# a_13156_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=19212 pfet_05v0
x a_49612_53180# vss a_50080_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=53198 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control PIN[20] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=6708 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=31187 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=1397 pfet_03v3
x a_15104_78# a_15472_75# a_15620_620# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=75 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=35925 pfet_03v3
x a_n5564_29836# vss a_n5220_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=29291 nfet_05v0
x a_37132_50524# vdd a_37600_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=51081 pfet_05v0
x a_676_3276# vss a_1020_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=2731 nfet_05v0
x a_n5564_16556# vss a_n5220_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=16011 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] vss a_44208_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=23979 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control PIN[19] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=9364 nfet_03v3
x a_18412_18652# vdd a_18880_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=19209 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] vss a_29565_37221# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=37221 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control PIN[21] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=4052 nfet_03v3
x a_47164_8468# a_47064_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=8043 nfet_05v0
x a_21860_11244# vss a_22204_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=10699 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control PIN[10] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=33268 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=3276 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=53661 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=40381 pfet_05v0
x a_19740_13780# a_19600_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=13824 pfet_05v0
x a_40064_18670# a_40580_19212# a_40784_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=19212 pfet_05v0
x a_1020_5812# a_880_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=5856 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=26635 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control PIN[5] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=46548 nfet_03v3
x a_n2756_500# a_n2856_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=75 nfet_05v0
x a_2156_58492# a_3140_59052# a_3384_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=58507 nfet_05v0
x a_34340_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=51005 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control BUS[9] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=19988 nfet_03v3
x a_12172_55836# vdd a_12640_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=56393 pfet_05v0
x a_52076_55836# a_53060_56396# a_53304_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=55851 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] vss a_42045_31909# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=31909 nfet_05v0
x a_n2756_21748# a_n2856_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=21323 nfet_05v0
x a_12172_42556# vdd a_12640_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=43113 pfet_05v0
x a_8396_8028# vdd a_8864_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=8585 pfet_05v0
x a_160_53198# a_528_53195# a_676_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=53195 nfet_05v0
x a_52544_34606# a_53060_35148# a_53264_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=35148 pfet_05v0
x a_19396_48428# vss a_19740_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=47883 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=47123 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control BUS[10] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=33268 nfet_03v3
x a_n4084_58492# a_n3100_59052# a_n2856_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=58507 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=41237 pfet_03v3
x a_19396_35148# vss a_19740_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=34603 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=19989 pfet_03v3
x a_n4084_42556# vss a_n3616_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=42574 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=33269 pfet_03v3
x a_n5564_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=541 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=-2595 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=6709 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_19.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=8005 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=51084 pfet_05v0
x a_14636_50524# a_15620_51084# a_15864_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=50539 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=43893 pfet_03v3
x a_33356_34588# vdd a_33824_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=35145 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control PIN[24] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=-3915 nfet_03v3
x a_2624_18670# a_2992_18667# a_3140_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=18667 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=30613 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=17333 pfet_03v3
x a_9380_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=56317 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control BUS[10] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=46548 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=-3914 pfet_03v3
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=5853 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=49205 pfet_03v3
x a_n308_37244# a_676_37804# a_920_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=37259 nfet_05v0
x a_20876_21308# vdd a_21344_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=21865 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=43893 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=3197 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=30613 pfet_03v3
x a_21860_56396# vdd a_22204_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=56320 pfet_05v0
x a_31876_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=29757 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=1397 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=6709 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control PIN[12] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=27956 nfet_03v3
x a_n308_55836# vss a_160_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=55854 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=49205 pfet_03v3
x a_27116_60# vss a_27584_78# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=78 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=46549 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=43893 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=-3914 pfet_03v3
x a_15104_10702# a_15472_10699# a_15620_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=10699 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=30613 pfet_03v3
x a_44356_29836# vdd a_44700_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=29760 pfet_05v0
x a_n6080_n2578# a_n5712_n2581# a_n5564_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=-2580 nfet_05v0
x a_5932_50524# vss a_6400_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=50542 nfet_05v0
x a_18412_45212# a_19248_45772# a_19396_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=45772 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control BUS[2] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=17332 nfet_03v3
x a_34340_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=23941 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=12021 pfet_03v3
x a_46820_8588# vdd a_47164_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=8512 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=17301 pfet_05v0
x a_6400_58510# a_6768_58507# a_6916_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=58507 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=35925 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=4053 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=9365 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] vss a_37968_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=53195 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=18667 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=38549 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=57747 nfet_05v0
x a_52076_39900# vss a_52544_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=39918 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=3197 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=54517 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=14677 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_2.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=53157 nfet_05v0
x a_9724_29716# a_9584_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=29760 pfet_05v0
x a_18412_5372# a_19248_5932# a_19396_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=5932 pfet_05v0
x a_28444_56276# a_28344_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=55851 nfet_05v0
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=45693 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=41237 pfet_03v3
x a_n3100_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=29253 nfet_05v0
x a_37600_23982# a_37968_23979# a_38116_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=23979 nfet_05v0
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=32413 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=-1258 pfet_03v3
x a_21344_50542# a_21712_50539# a_21860_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=50539 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=39155 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=12021 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control PIN[18] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=12020 nfet_03v3
x a_8396_n2596# a_9380_n2036# a_9624_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=-2580 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=54517 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in vss a_54525_34565# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=34565 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=24445 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=14677 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control BUS[1] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=51860 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=33269 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=57173 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] vss a_13008_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=45227 nfet_05v0
x a_34340_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=58469 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=37244 nfet_05v0
x a_5932_23964# a_6768_24524# a_6916_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=24524 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=51861 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=43861 pfet_05v0
x a_6916_40460# vdd a_7260_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=40384 pfet_05v0
x a_28100_19212# vss a_28444_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=18667 nfet_05v0
x Enable a_17085_18629# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=18629 nfet_05v0
x a_31876_37804# vdd a_32220_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=37728 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=27180 pfet_05v0
x a_12640_78# a_13156_620# a_13360_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=620 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] vss a_48285_8005# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=8005 nfet_05v0
x a_27116_53180# a_28100_53740# a_28344_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=53195 nfet_05v0
x a_33824_50542# a_34340_51084# a_34544_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=51084 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=46549 pfet_03v3
x a_n5564_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=45693 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=23964 nfet_05v0
x a_40580_53740# vss a_40924_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=53195 nfet_05v0
x a_45836_13340# vss a_46304_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=13358 nfet_05v0
x a_n5564_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=32413 pfet_05v0
x a_38460_56276# a_38320_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=56320 pfet_05v0
x a_8864_31950# a_9232_31947# a_9380_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=31947 nfet_05v0
x a_18412_8028# vss a_18880_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=8046 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_18.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=10661 nfet_05v0
x a_18412_39900# vss a_18880_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=39918 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=19989 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=43893 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=33269 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control BUS[6] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=1396 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=-1258 pfet_03v3
x a_38460_21748# a_38360_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=21323 nfet_05v0
x a_44356_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=19133 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=35925 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=30613 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] vdd a_528_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=29836 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=6709 pfet_03v3
x a_n4084_53180# a_n3248_53740# a_n3100_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=53740 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=49205 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=38581 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=46549 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=33269 pfet_03v3
x a_6916_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=26597 nfet_05v0
x a_30892_13340# a_31728_13900# a_31876_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=13900 pfet_05v0
x a_n3616_45230# a_n3100_45772# a_n2896_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=45772 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=25301 pfet_03v3
x a_6916_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=13317 nfet_05v0
x a_34340_59052# vss a_34684_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=58507 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control BUS[9] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=27956 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=24445 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=9365 pfet_03v3
x a_25636_11244# vdd a_25980_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=11168 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=56317 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=49205 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=27957 pfet_03v3
x a_3140_24524# vdd a_3484_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=24448 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=10684 nfet_05v0
x a_31360_16014# a_31876_16556# a_32080_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=16556 pfet_05v0
x a_24652_18652# a_25636_19212# a_25880_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=18667 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=46549 pfet_03v3
x a_13500_27060# a_13400_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=26635 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=53661 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control PIN[20] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=6708 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=57173 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=51829 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=27957 pfet_03v3
x a_20876_8028# vss a_21344_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=8046 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_5.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=45189 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=41237 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=35148 pfet_05v0
x a_33356_55836# vss a_33824_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=55854 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=45227 nfet_05v0
x a_34684_19092# a_34584_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=18667 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=40381 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=29757 pfet_05v0
x a_33824_53198# a_34192_53195# a_34340_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=53195 nfet_05v0
x a_49612_60# a_50596_620# a_50840_75# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=75 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=13821 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=54517 pfet_03v3
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=43037 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control PIN[16] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=17332 nfet_03v3
x a_30892_47868# a_31728_48428# a_31876_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=48428 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] vdd a_50448_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=620 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=9333 pfet_05v0
x a_39596_2716# vdd a_40064_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=3273 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=17333 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=54517 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control BUS[8] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=12020 nfet_03v3
x En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0.ZN a_n2181_61337# a_n2569_61293# vss s=4224,196 d=11616,440 l=120 w=132 x=-2116 y=61337 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=7283 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] vss a_17085_18629# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=18629 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=4053 pfet_03v3
x a_39596_21308# a_40580_21868# a_40824_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=21323 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control PIN[20] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=6708 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=21789 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=1397 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=47883 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=10699 nfet_05v0
x a_13156_53740# vdd a_13500_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=53664 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_4.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=47845 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=34603 nfet_05v0
x a_13156_3276# vdd a_13500_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=3200 pfet_05v0
x a_44700_19092# a_44560_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=19136 pfet_05v0
x a_40924_58932# a_40824_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=58507 nfet_05v0
x a_19396_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=21285 nfet_05v0
x a_n5564_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=39877 nfet_05v0
x a_31876_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=37 nfet_05v0
x a_n308_n2596# vss a_160_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=-2577 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=6709 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=12021 pfet_03v3
x a_33356_8028# a_34340_8588# a_34584_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=8043 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=48349 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] vss a_10845_42533# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=42533 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control BUS[4] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=17332 nfet_03v3
x a_n308_53180# a_528_53740# a_676_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=53740 pfet_05v0
x a_n3100_43116# vdd a_n2756_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=43040 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=-1290 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] vss a_44208_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=-2580 nfet_05v0
x a_27116_55836# vdd a_27584_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=56393 pfet_05v0
x a_n6548_42556# a_n5564_43116# a_n5320_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=42571 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=37244 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=8028 nfet_05v0
x a_27116_42556# vdd a_27584_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=43113 pfet_05v0
x Enable a_54525_21285# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=21285 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=36499 nfet_05v0
x a_160_55854# a_676_56396# a_880_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=56396 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control BUS[7] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=51860 nfet_03v3
x a_27584_45230# a_28100_45772# a_28304_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=45772 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=-3914 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=23219 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=-1258 pfet_03v3
x a_3140_11244# vss a_3484_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=10699 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=51861 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control BUS[6] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=43892 nfet_03v3
x a_160_42574# a_676_43116# a_880_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=43116 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=40381 pfet_05v0
x a_25980_29716# a_25880_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=29291 nfet_05v0
x a_49612_15996# vdd a_50080_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=16553 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control BUS[6] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=33268 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=42556 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control BUS[6] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=30612 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=6709 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=9333 pfet_05v0
x a_25980_16436# a_25880_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=16011 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=35925 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control BUS[1] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=14676 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=23964 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=57173 pfet_03v3
x a_5932_45212# a_6916_45772# a_7160_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=45227 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] vdd a_528_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=8588 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=49205 pfet_03v3
x a_15964_56276# a_15824_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=56320 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] vss a_n1635_47845# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=47845 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=24445 pfet_05v0
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=21789 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=51861 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=51084 pfet_05v0
x a_46820_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=29757 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=41237 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=35925 pfet_03v3
x a_32220_5812# a_32120_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=5387 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=19989 pfet_03v3
x a_21860_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=19133 pfet_05v0
x a_n3100_43116# vss a_n2756_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=42571 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=54517 pfet_03v3
x a_13156_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=43037 pfet_05v0
x Enable a_48285_2693# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=2693 nfet_05v0
x Enable a_10845_15973# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=15973 nfet_05v0
x a_2156_21308# vdd a_2624_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=21865 pfet_05v0
x a_19396_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=-2618 nfet_05v0
x a_1020_29716# a_880_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=29760 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=24445 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=11165 pfet_05v0
x a_40580_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=53661 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=33269 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=32492 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=4053 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=54517 pfet_03v3
x a_34340_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=35069 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control PIN[12] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=27956 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=9365 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=12021 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] vss a_48285_42533# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=42533 nfet_05v0
x a_6400_n2578# a_6916_n2036# a_7120_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=-2035 pfet_05v0
x a_38116_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=-2114 pfet_05v0
x a_27584_47886# a_27952_47883# a_28100_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=47883 nfet_05v0
x a_12172_26620# vdd a_12640_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=27177 pfet_05v0
x a_52076_26620# a_53060_27180# a_53304_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=26635 nfet_05v0
x a_27584_34606# a_27952_34603# a_28100_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=34603 nfet_05v0
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=51005 pfet_05v0
x a_2624_2734# a_3140_3276# a_3344_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=3276 pfet_05v0
x a_13500_21748# a_13360_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=21792 pfet_05v0
x a_25636_59052# vdd a_25980_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=58976 pfet_05v0
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=43037 pfet_05v0
x Enable a_54525_n2619# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=-2618 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=12021 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=42571 nfet_05v0
x a_19396_19212# vss a_19740_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=18667 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=53661 pfet_05v0
x a_n4084_13340# vss a_n3616_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=13358 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=6709 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=14677 pfet_03v3
x a_n6080_53198# a_n5712_53195# a_n5564_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=53195 nfet_05v0
x a_25980_37684# a_25840_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=37728 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control PIN[7] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=41236 nfet_03v3
x a_25636_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=29253 nfet_05v0
x a_37600_n2578# a_37968_n2581# a_38116_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=-2580 nfet_05v0
x a_46820_37804# vdd a_47164_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=37728 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=17333 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=14677 pfet_03v3
x a_9724_56276# a_9624_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=55851 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=51861 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=27957 pfet_03v3
x a_33356_n2596# vss a_33824_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=-2577 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=41237 pfet_03v3
x a_21860_27180# vdd a_22204_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=27104 pfet_05v0
x a_13156_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=15973 nfet_05v0
x a_52076_39900# vdd a_52544_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=40457 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=33269 pfet_03v3
x a_38116_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=27101 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=-1258 pfet_03v3
x a_n308_26620# vss a_160_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=26638 nfet_05v0
x a_21344_78# a_21860_620# a_22064_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=620 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=13340 nfet_05v0
x a_n5220_29716# a_n5320_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=29291 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=8043 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=51861 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=14677 pfet_03v3
x a_n5220_16436# a_n5320_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=16011 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=17333 pfet_03v3
x a_44356_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=50501 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=41237 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=46549 pfet_03v3
x a_5932_21308# vss a_6400_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=21326 nfet_05v0
x a_18412_15996# a_19248_16556# a_19396_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=16556 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=57173 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control BUS[8] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=35924 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=33269 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=-1258 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=19989 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_6.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=42533 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=51861 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control BUS[4] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=38580 nfet_03v3
x a_n2756_5812# a_n2896_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=5856 pfet_05v0
x Enable a_48285_15973# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=15973 nfet_05v0
x a_8396_53180# a_9380_53740# a_9624_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=53195 nfet_05v0
x a_40924_53620# a_40784_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=53664 pfet_05v0
x a_n6548_37244# vss a_n6080_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=37262 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control BUS[4] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=25300 nfet_03v3
x a_30892_5372# vss a_31360_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=5390 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=46549 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=57173 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=33269 pfet_03v3
x a_3140_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=31909 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] vss a_44208_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=2731 nfet_05v0
x a_14636_18652# a_15472_19212# a_15620_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=19212 pfet_05v0
x a_40580_620# vdd a_40924_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=544 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=9365 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=56396 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=43116 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] vss a_25488_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=10699 nfet_05v0
x a_19396_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=55813 nfet_05v0
x a_12172_39900# a_13008_40460# a_13156_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=40460 pfet_05v0
x a_28444_27060# a_28344_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=26635 nfet_05v0
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=16477 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=28531 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=38581 pfet_03v3
x a_6400_37262# a_6916_37804# a_7120_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=37804 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=23979 nfet_05v0
x a_33356_53180# a_34192_53740# a_34340_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=53740 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=25301 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=3197 pfet_05v0
x a_n3616_58510# a_n3248_58507# a_n3100_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=58507 nfet_05v0
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=51005 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=19133 pfet_05v0
x a_40580_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=47845 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=38581 pfet_03v3
x a_27116_34588# a_27952_35148# a_28100_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=35148 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control BUS[1] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=22644 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=6677 pfet_05v0
x a_38116_45772# vss a_38460_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=45227 nfet_05v0
x a_18412_39900# vdd a_18880_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=40457 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=25301 pfet_03v3
x a_n6080_50542# a_n5564_51084# a_n5360_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=51084 pfet_05v0
x a_33356_42556# a_34340_43116# a_34584_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=42571 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=-1258 pfet_03v3
x a_13156_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=2693 nfet_05v0
x Enable a_54525_55813# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=55813 nfet_05v0
x a_40064_39918# a_40580_40460# a_40784_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=40460 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=22645 pfet_03v3
x a_6916_11244# vdd a_7260_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=11168 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=14645 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=44467 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=12021 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control BUS[1] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=35924 nfet_03v3
x a_25636_32492# vss a_25980_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=31947 nfet_05v0
x a_39596_31932# vdd a_40064_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=32489 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] vss a_37968_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=2731 nfet_05v0
x a_n5564_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=16477 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=6709 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=38581 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=57173 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=35925 pfet_03v3
x a_38460_27060# a_38320_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=27104 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=25301 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=12021 pfet_03v3
x a_46820_24524# vss a_47164_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=23979 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=17333 pfet_03v3
x a_n5564_37804# vdd a_n5220_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=37728 pfet_05v0
x a_28100_53740# vdd a_28444_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=53664 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in vdd a_n5712_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=51084 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=38581 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=14677 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=5387 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=19989 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=5372 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=19957 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=49779 nfet_05v0
x a_n4084_23964# a_n3248_24524# a_n3100_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=24524 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=17333 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=1397 pfet_03v3
x a_40580_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=5349 nfet_05v0
x a_28100_5932# vss a_28444_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=5387 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=6709 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=13821 pfet_05v0
x a_45836_8028# vdd a_46304_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=8585 pfet_05v0
x a_n3616_16014# a_n3100_16556# a_n2896_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=16556 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=19989 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=57173 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=-1258 pfet_03v3
x a_15620_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=-2114 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=54517 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=47868 nfet_05v0
x a_3484_5812# a_3344_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=5856 pfet_05v0
x a_12172_47868# vss a_12640_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=47886 nfet_05v0
x Enable a_n1635_23941# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=23941 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control BUS[5] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=51860 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=51861 pfet_03v3
x a_12172_34588# vss a_12640_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=34606 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_75# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=75 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=58973 pfet_05v0
x a_53404_42996# a_53264_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=43040 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=41237 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=19989 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=24445 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control BUS[2] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=9364 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=57173 pfet_03v3
x a_44700_45652# a_44600_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=45227 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=9365 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control PIN[8] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=38580 nfet_03v3
x a_676_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=21285 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=54517 pfet_03v3
x a_40064_42574# a_40432_42571# a_40580_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=42571 nfet_05v0
x a_33356_26620# vss a_33824_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=26638 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=-3914 pfet_03v3
x a_n2756_40340# a_n2856_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=39915 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control PIN[13] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=25300 nfet_03v3
x a_43372_23964# a_44356_24524# a_44600_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=23979 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=-2595 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=46549 pfet_03v3
x a_32220_32372# a_32120_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=31947 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=11165 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control PIN[2] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=54516 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=45693 pfet_05v0
x a_160_58510# a_528_58507# a_676_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=58507 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=48349 pfet_05v0
x a_15620_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=27101 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=53661 pfet_05v0
x a_53060_37804# swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=37221 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=32413 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=1397 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=18652 nfet_05v0
x a_8396_55836# vdd a_8864_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=56393 pfet_05v0
x a_50596_29836# vdd a_50940_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=29760 pfet_05v0
x a_8396_42556# vdd a_8864_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=43113 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=41237 pfet_03v3
x a_53404_24404# a_53304_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=23979 nfet_05v0
x a_21860_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=50501 nfet_05v0
x Enable a_n1635_58469# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=58469 nfet_05v0
x a_7260_29716# a_7160_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=29291 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control BUS[3] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=33268 nfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] vss a_44208_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=53195 nfet_05v0
x a_13156_24524# vdd a_13500_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=24448 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=8509 pfet_05v0
x a_7260_16436# a_7160_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=16011 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=18667 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=5853 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_15.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=18629 nfet_05v0
x a_6916_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=37725 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control BUS[8] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=-1259 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=10684 nfet_05v0
x Enable a_29565_53157# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=53157 nfet_05v0
x a_28100_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=43037 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=6709 pfet_03v3
x a_19740_42996# a_19600_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=43040 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=37725 pfet_05v0
x a_6400_8046# a_6916_8588# a_7120_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=8588 pfet_05v0
x a_25120_50542# a_25488_50539# a_25636_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=50539 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] vss a_10845_26597# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=26597 nfet_05v0
x a_19396_620# vss a_19740_500# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=75 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=4053 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] vss a_10845_13317# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=13317 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=19133 pfet_05v0
x a_n308_23964# a_528_24524# a_676_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=24524 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control PIN[18] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=12020 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=22645 pfet_03v3
x a_n6080_8046# a_n5564_8588# a_n5360_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=8588 pfet_05v0
x a_27116_26620# vdd a_27584_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=27177 pfet_05v0
x a_n6548_13340# a_n5564_13900# a_n5320_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=13355 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] vss a_37968_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=58507 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=46517 pfet_05v0
x a_28444_21748# a_28304_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=21792 pfet_05v0
x a_n6548_53180# a_n5712_53740# a_n5564_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=53740 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control BUS[7] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=22644 nfet_03v3
x a_27584_16014# a_28100_16556# a_28304_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=16556 pfet_05v0
x a_24652_37244# vss a_25120_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=37262 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control PIN[16] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=17332 nfet_03v3
x a_19740_24404# a_19640_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=23979 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=22645 pfet_03v3
x a_676_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=-2618 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=8509 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=11165 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control BUS[6] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=14676 nfet_03v3
x a_44356_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=40381 pfet_05v0
x a_15620_48428# vdd a_15964_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=48352 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=43037 pfet_05v0
x a_1020_56276# a_920_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=55851 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=50524 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=19989 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=49205 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control BUS[6] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=27956 nfet_03v3
x a_20876_50524# vdd a_21344_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=51081 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control PIN[3] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=51860 nfet_03v3
x a_15964_27060# a_15824_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=27104 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control BUS[1] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=-1259 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=42556 nfet_05v0
x a_31876_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=31909 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=22645 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] vss a_n1635_18629# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=18629 nfet_05v0
x a_3140_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=21789 pfet_05v0
x a_28100_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=15973 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=19989 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control PIN[1] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=57172 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=-2114 pfet_05v0
x a_6916_59052# vdd a_7260_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=58976 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=60 nfet_05v0
x a_43372_10684# vdd a_43840_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=11241 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=12021 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=1971 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] vdd a_31728_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=19212 pfet_05v0
x a_19396_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=45693 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=-3914 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=41237 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=35925 pfet_03v3
x a_19396_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=32413 pfet_05v0
x a_n3100_13900# vss a_n2756_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=13355 nfet_05v0
x a_27116_58492# a_28100_59052# a_28344_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=58507 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=38581 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in vdd a_n5712_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=3276 pfet_05v0
x a_40580_59052# vss a_40924_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=58507 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=13821 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control BUS[7] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=54516 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=51005 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=25301 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=8043 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] vdd a_50448_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=53740 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] vss a_4605_47845# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=47845 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=47868 nfet_05v0
x a_40580_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=24445 pfet_05v0
x a_38460_40340# a_38360_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=39915 nfet_05v0
x a_27116_2716# a_28100_3276# a_28344_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=2731 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] vdd a_44208_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=35148 pfet_05v0
x a_n4084_31932# vdd a_n3616_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=32489 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=43037 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=-1258 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control BUS[6] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=6708 nfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] vss a_48285_26597# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=26597 nfet_05v0
x a_3484_n2156# a_3344_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=-2111 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_14.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=21285 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=43861 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=27101 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=21323 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] vss a_48285_13317# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=13317 nfet_05v0
x a_27584_18670# a_27952_18667# a_28100_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=18667 nfet_05v0
x a_37600_53198# a_37968_53195# a_38116_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=53195 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=54517 pfet_03v3
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=35069 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=2716 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=17333 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control PIN[3] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=51860 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=33269 pfet_03v3
x a_20876_23964# a_21860_24524# a_22104_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=23979 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=541 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=13355 nfet_05v0
x a_50080_53198# a_50596_53740# a_50800_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=53740 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=24445 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=12021 pfet_03v3
x a_44700_40340# a_44560_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=40384 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=9365 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=46549 pfet_03v3
x a_30892_31932# vdd a_31360_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=32489 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=48349 pfet_05v0
x a_50596_37804# vss a_50940_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=37259 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=38581 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=1397 pfet_03v3
x a_9380_5932# vdd a_9724_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=5856 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=-2580 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] vss a_6768_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=10699 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=22645 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=3197 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=12021 pfet_03v3
x a_676_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=55813 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=53180 nfet_05v0
x a_9724_27060# a_9624_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=26635 nfet_05v0
x a_12640_45230# a_13008_45227# a_13156_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=45227 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=58973 pfet_05v0
x a_n6548_55836# vdd a_n6080_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=56393 pfet_05v0
x a_50596_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=2693 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control BUS[7] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=4052 nfet_03v3
x a_n6548_42556# vdd a_n6080_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=43113 pfet_05v0
x a_15620_21868# vss a_15964_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=21323 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=38581 pfet_03v3
x a_33824_58510# a_34192_58507# a_34340_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=58507 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=25301 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control BUS[8] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=17332 nfet_03v3
x a_44356_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=34565 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=22645 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=17333 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_8.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=37221 nfet_05v0
x a_40580_45772# vdd a_40924_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=45696 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=9365 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control BUS[8] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=19988 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] vdd a_528_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=59052 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=33269 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_12.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=26597 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control BUS[3] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=54516 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] vdd a_37968_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=45772 pfet_05v0
x a_40580_32492# vdd a_40924_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=32416 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control PIN[12] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=27956 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_17.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=13317 nfet_05v0
x a_39596_39900# a_40580_40460# a_40824_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=39915 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=35925 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=22645 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=58492 nfet_05v0
x a_6916_32492# vss a_7260_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=31947 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=27957 pfet_03v3
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=19133 pfet_05v0
x a_40924_24404# a_40784_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=24448 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=45212 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=1397 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=17333 pfet_03v3
x a_46820_n2036# vss a_47164_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=-2580 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=6709 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control BUS[9] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=57172 nfet_03v3
x a_27116_47868# vss a_27584_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=47886 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=57173 pfet_03v3
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=56317 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control PIN[7] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=41236 nfet_03v3
x a_19396_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=39877 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=-1258 pfet_03v3
x a_27116_34588# vss a_27584_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=34606 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=-2035 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_23.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=-2618 nfet_05v0
x a_12172_10684# a_13008_11244# a_13156_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=11244 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=53661 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=37244 nfet_05v0
x a_7260_13780# a_7120_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=13824 pfet_05v0
x a_9380_53740# vdd a_9724_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=53664 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=43893 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=46549 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control PIN[2] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=54516 nfet_03v3
x a_44356_48428# vss a_44700_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=47883 nfet_05v0
x a_21860_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=40381 pfet_05v0
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=35069 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=30613 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=23964 nfet_05v0
x a_33356_23964# a_34192_24524# a_34340_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=24524 pfet_05v0
x a_12172_21308# a_13156_21868# a_13400_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=21323 nfet_05v0
x a_28444_500# a_28344_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=75 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=57173 pfet_03v3
x Enable a_42045_10661# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=10661 nfet_05v0
x a_44356_35148# vss a_44700_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=34603 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=54517 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=4053 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=9365 pfet_03v3
x a_40580_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=18629 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control PIN[22] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=1396 nfet_03v3
x a_37600_2734# a_38116_3276# a_38320_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=3276 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=33843 nfet_05v0
x Enable a_54525_39877# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=39877 nfet_05v0
x a_33356_13340# a_34340_13900# a_34584_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=13355 nfet_05v0
x a_40064_10702# a_40580_11244# a_40784_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=11244 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control BUS[1] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=19988 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=54517 pfet_03v3
x a_22204_21748# a_22104_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=21323 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=58973 pfet_05v0
x a_24652_8028# a_25488_8588# a_25636_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=8588 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control PIN[8] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=38580 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=4053 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control PIN[13] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=25300 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=19989 pfet_03v3
x a_43372_31932# vss a_43840_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=31950 nfet_05v0
x a_2156_50524# a_3140_51084# a_3384_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=50539 nfet_05v0
x a_43372_n2596# a_44356_n2036# a_44600_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=-2580 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in vss a_n5712_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=42571 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_11.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=29253 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control PIN[12] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=27956 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=37725 pfet_05v0
x a_28100_24524# vdd a_28444_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=24448 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=12021 pfet_03v3
x a_n4084_50524# a_n3100_51084# a_n2856_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=50539 nfet_05v0
x Enable a_42045_45189# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=45189 nfet_05v0
x a_49612_2716# vss a_50080_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=2734 nfet_05v0
x Enable a_35805_37# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=37 nfet_05v0
x a_53404_n2156# a_53304_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=-2580 nfet_05v0
x a_5932_5372# vdd a_6400_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=5929 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=12021 pfet_03v3
x a_32220_35028# a_32080_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=35072 pfet_05v0
x a_2624_10702# a_2992_10699# a_3140_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=10699 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_3.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=50501 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=41237 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control PIN[10] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=33268 nfet_03v3
x a_n308_5372# a_676_5932# a_920_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=5387 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=38581 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=25301 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=4053 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control BUS[5] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=22644 nfet_03v3
x a_2156_5372# a_3140_5932# a_3384_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=5387 nfet_05v0
x a_50940_48308# a_50840_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=47883 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=29757 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=22645 pfet_03v3
x a_31876_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=21789 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=17333 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] vdd a_25488_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=620 pfet_05v0
x a_25980_8468# a_25880_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=8043 nfet_05v0
x a_50940_35028# a_50840_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=34603 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=41237 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=37804 pfet_05v0
x a_44356_21868# vdd a_44700_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=21792 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=54517 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control BUS[5] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=35924 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=35925 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=-1258 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=33269 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_21.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=2693 nfet_05v0
x a_40064_13358# a_40432_13355# a_40580_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=13355 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=17333 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_1.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=55813 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=50524 nfet_05v0
x a_6400_50542# a_6768_50539# a_6916_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=50539 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=53180 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=1397 pfet_03v3
x a_52076_2716# vss a_52544_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=2734 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=39155 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=-1258 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=10699 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control PIN[18] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=12020 nfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=16477 pfet_05v0
x a_53060_3276# swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=3197 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] vss a_42045_10661# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=10661 nfet_05v0
x a_14636_39900# a_15472_40460# a_15620_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=40460 pfet_05v0
x a_46820_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=31909 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=24445 pfet_05v0
x a_8396_26620# vdd a_8864_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=27177 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=46549 pfet_03v3
x a_21860_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=34565 nfet_05v0
x a_n3100_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=21285 nfet_05v0
x a_9724_21748# a_9584_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=21792 pfet_05v0
x a_19740_n2156# a_19640_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=-2580 nfet_05v0
x a_n6080_58510# a_n5712_58507# a_n5564_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=58507 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=-3914 pfet_03v3
x Enable a_35805_42533# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=42533 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=31187 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=4053 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=40381 pfet_05v0
x a_21344_8046# a_21860_8588# a_22064_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=8588 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control BUS[10] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=12020 nfet_03v3
x a_2156_50524# vdd a_2624_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=51081 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=49205 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=9939 nfet_05v0
x a_37132_53180# a_37968_53740# a_38116_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=53740 pfet_05v0
x a_5932_39900# vss a_6400_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=39918 nfet_05v0
x a_28100_11244# vss a_28444_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=10699 nfet_05v0
x a_12640_13358# a_13156_13900# a_13360_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=13900 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control PIN[1] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=57172 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=56317 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.I vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-4500 y=59873 nfet_05v0
x a_46304_18670# a_46820_19212# a_47024_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=19212 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=49205 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] vss a_42045_45189# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=45189 nfet_05v0
x a_676_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=45693 pfet_05v0
x a_25636_8588# vdd a_25980_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=8512 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=12021 pfet_03v3
x a_37600_55854# a_38116_56396# a_38320_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=56396 pfet_05v0
x a_37600_42574# a_38116_43116# a_38320_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=43116 pfet_05v0
x a_676_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=32413 pfet_05v0
x a_8396_58492# a_9380_59052# a_9624_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=58507 nfet_05v0
x a_38460_5812# a_38320_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=5856 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_19.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=8005 nfet_05v0
x a_n6548_23964# a_n5712_24524# a_n5564_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=24524 pfet_05v0
x a_38116_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=8005 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=34588 nfet_05v0
x a_14636_60# vdd a_15104_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=617 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=-3946 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=3197 pfet_05v0
x a_44356_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=11165 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] vdd a_528_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=21868 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=21308 nfet_05v0
x a_52076_18652# vss a_52544_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=18670 nfet_05v0
x a_15620_19212# vdd a_15964_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=19136 pfet_05v0
x a_1020_27060# a_920_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=26635 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=41237 pfet_03v3
x Enable a_17085_5349# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=5349 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=19989 pfet_03v3
x a_15620_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=2693 nfet_05v0
x a_n5564_56396# vss a_n5220_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=55851 nfet_05v0
x a_34340_51084# vss a_34684_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=50539 nfet_05v0
x a_38116_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=42533 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control PIN[14] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=22644 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=1397 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=8509 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=17333 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=57173 pfet_03v3
x a_20876_n2596# a_21860_n2036# a_22104_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=-2580 nfet_05v0
x a_12640_47886# a_13156_48428# a_13360_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=48428 pfet_05v0
x a_40580_3276# vss a_40924_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=2731 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=43893 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=41237 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=9333 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=33269 pfet_03v3
x a_19396_8588# vdd a_19740_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=8512 pfet_05v0
x a_24652_10684# a_25636_11244# a_25880_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=10699 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=30613 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=-1258 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=13821 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control PIN[9] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=35924 nfet_03v3
x a_n3100_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=-2618 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=19989 pfet_03v3
x a_34684_45652# a_34544_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=45696 pfet_05v0
x a_19396_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=16477 pfet_05v0
x a_n6548_8028# vdd a_n6080_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=8585 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control PIN[8] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=38580 nfet_03v3
x a_34684_32372# a_34544_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=32416 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=35069 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control PIN[13] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=25300 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=33269 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=37725 pfet_05v0
x a_31876_16556# vdd a_32220_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=16480 pfet_05v0
x a_50596_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=51005 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=9365 pfet_03v3
x a_34684_11124# a_34584_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=10699 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control PIN[12] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=27956 nfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] vdd a_50448_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=24524 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control BUS[1] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=9364 nfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] vss a_4605_18629# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=18629 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=21789 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=12021 pfet_03v3
x a_676_53740# vdd a_1020_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=53664 pfet_05v0
x a_43840_42574# a_44208_42571# a_44356_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=42571 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=38581 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=25301 pfet_03v3
x a_34340_3276# vss a_34684_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=2731 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=1365 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=14645 pfet_05v0
x a_18412_18652# vss a_18880_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=18670 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=53195 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=6709 pfet_03v3
x a_9380_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=29253 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control PIN[14] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=22644 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=48349 pfet_05v0
x a_21860_8588# vdd a_22204_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=8512 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control BUS[2] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=17332 nfet_03v3
x a_50080_23982# a_50596_24524# a_50800_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=24524 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] vss a_35805_37# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=37 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control BUS[5] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=-1259 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=49205 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=22645 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=-1258 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=-1290 pfet_05v0
x a_44700_11124# a_44560_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=11168 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=12021 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control BUS[2] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=43892 nfet_03v3
x Enable a_23325_37221# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=37221 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control PIN[9] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=35924 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=4053 pfet_03v3
x a_34340_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=8005 nfet_05v0
x a_40924_50964# a_40824_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=50539 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control BUS[2] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=30612 nfet_03v3
x a_52076_60# vss a_52544_78# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=78 nfet_05v0
x a_8396_47868# vss a_8864_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=47886 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=33269 pfet_03v3
x a_676_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=39877 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=9365 pfet_03v3
x a_8396_34588# vss a_8864_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=34606 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=12021 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=40381 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=30581 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=-2114 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=45227 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=37725 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=29757 pfet_05v0
x a_n6548_26620# vdd a_n6080_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=27177 pfet_05v0
x a_15620_620# vdd a_15964_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=544 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=13821 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=46549 pfet_03v3
x a_50596_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=23941 nfet_05v0
x a_46820_53740# vss a_47164_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=53195 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=23964 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_10.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=31909 nfet_05v0
x a_3484_56276# a_3344_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=56320 pfet_05v0
x a_13500_n2156# a_13360_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=-2111 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=6709 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=49173 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] vdd a_37968_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=16556 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=19989 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=43893 pfet_03v3
x a_30892_26620# a_31728_27180# a_31876_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=27180 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=1365 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=2731 nfet_05v0
x a_31360_5390# a_31728_5387# a_31876_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=5387 nfet_05v0
x a_50940_50964# a_50800_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=51008 pfet_05v0
x a_3484_21748# a_3384_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=21323 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=-1258 pfet_03v3
x a_18412_2716# vdd a_18880_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=3273 pfet_05v0
x clk vdd a_n1225_61293# vdd s=20216,514 d=8528,268 l=100 w=164 x=-956 y=60731 pfet_05v0
x a_n3100_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=55813 nfet_05v0
x a_47164_35028# a_47024_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=35072 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=30613 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=29276 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] vss a_23325_8005# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=8005 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=37725 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=35893 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control PIN[3] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=51860 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=51861 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=22613 pfet_05v0
x a_8864_8046# a_9380_8588# a_9584_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=8588 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] vss a_44208_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=58507 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=46549 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=41237 pfet_03v3
x a_15104_55854# a_15620_56396# a_15824_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=56396 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=33269 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=27101 pfet_05v0
x a_15104_42574# a_15620_43116# a_15824_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=43116 pfet_05v0
x a_21860_45772# vss a_22204_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=45227 nfet_05v0
x a_46820_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=21789 pfet_05v0
x a_39596_13340# a_40432_13900# a_40580_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=13900 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=24445 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=48349 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] vdd a_31728_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=40460 pfet_05v0
x a_9380_24524# vdd a_9724_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=24448 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=14677 pfet_03v3
x a_50596_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=58469 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=46549 pfet_03v3
x a_14636_15996# vdd a_15104_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=16553 pfet_05v0
x a_21860_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=11165 pfet_05v0
x a_44356_19212# vss a_44700_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=18667 nfet_05v0
x a_12172_8028# a_13156_8588# a_13400_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=8043 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=53740 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control BUS[7] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=27956 nfet_03v3
x a_43372_53180# a_44356_53740# a_44600_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=53195 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=27957 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=42556 nfet_05v0
x a_15620_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=42533 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] vss a_50448_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=5387 nfet_05v0
x a_20876_42556# vss a_21344_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=42574 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=8028 nfet_05v0
x a_1020_21748# a_880_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=21792 pfet_05v0
x a_20876_2716# vdd a_21344_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=3273 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=29757 pfet_05v0
x a_44356_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=58973 pfet_05v0
x a_53404_53620# a_53304_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=53195 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=1397 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=27957 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control PIN[23] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=-1259 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in vss a_n5712_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=5387 nfet_05v0
x a_34340_13900# vdd a_34684_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=13824 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in vss a_n5712_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=13355 nfet_05v0
x a_38116_51084# vdd a_38460_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=51008 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=54517 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=17333 pfet_03v3
x a_39596_47868# a_40432_48428# a_40580_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=48428 pfet_05v0
x a_19396_11244# vss a_19740_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=10699 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] vss a_19248_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=21323 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=43037 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=4053 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] vss a_35805_53157# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=53157 nfet_05v0
x a_43372_29276# vdd a_43840_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=29833 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=54517 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control BUS[5] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=46548 nfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_9.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=34565 nfet_05v0
x a_15104_45230# a_15472_45227# a_15620_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=45227 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=-3914 pfet_03v3
x a_25636_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=21285 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control PIN[24] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=-3915 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=-3914 pfet_03v3
x a_3140_620# vss a_3484_500# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=75 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] vss a_6768_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=8043 nfet_05v0
x a_50940_19092# a_50840_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=18667 nfet_05v0
x a_38460_500# a_38320_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=544 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=9365 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=53661 pfet_05v0
x a_2156_18652# a_2992_19212# a_3140_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=19212 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=19989 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control BUS[5] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=19988 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_7.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=39877 nfet_05v0
x a_19740_53620# a_19640_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=53195 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=49205 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=39915 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=34588 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control BUS[8] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=51860 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control PIN[23] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=-1259 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=-3914 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=21308 nfet_05v0
x a_37600_58510# a_37968_58507# a_38116_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=58507 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=22645 pfet_03v3
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=40381 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=4053 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control BUS[6] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=57172 nfet_03v3
x a_n308_45212# vdd a_160_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=45769 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=1397 pfet_03v3
x a_14636_10684# a_15472_11244# a_15620_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=11244 pfet_05v0
x a_44700_58932# a_44560_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=58976 pfet_05v0
x a_18880_29294# a_19248_29291# a_19396_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=29291 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=49205 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control BUS[4] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=43892 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control PIN[19] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=9364 nfet_03v3
x Enable a_54525_5349# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=5349 nfet_05v0
x a_18880_16014# a_19248_16011# a_19396_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=16011 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control BUS[4] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=30612 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=3197 pfet_05v0
x a_n5564_3276# vdd a_n5220_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=3200 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=51861 pfet_03v3
x a_n5220_48308# a_n5360_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=48352 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=20563 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control PIN[12] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=27956 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=35925 pfet_03v3
x Enable a_35805_26597# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=26597 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=6709 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=3197 pfet_05v0
x Enable a_35805_13317# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=13317 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=27957 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=8509 pfet_05v0
x a_25980_16436# a_25840_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=16480 pfet_05v0
x a_n3616_50542# a_n3248_50539# a_n3100_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=50539 nfet_05v0
x a_15620_40460# vss a_15964_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=39915 nfet_05v0
x a_31360_23982# a_31728_23979# a_31876_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=23979 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=11165 pfet_05v0
x a_46820_16556# vdd a_47164_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=16480 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=43893 pfet_03v3
x a_28444_3156# a_28304_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=3200 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=30613 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=27957 pfet_03v3
x a_37132_23964# a_37968_24524# a_38116_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=24524 pfet_05v0
x a_25636_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=-2618 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=4053 pfet_03v3
x a_37132_47868# a_38116_48428# a_38360_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=47883 nfet_05v0
x a_43840_45230# a_44356_45772# a_44560_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=45772 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=33269 pfet_03v3
x a_25980_56276# a_25880_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=55851 nfet_05v0
x a_37132_34588# a_38116_35148# a_38360_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=34603 nfet_05v0
x a_676_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=16477 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=54517 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=12021 pfet_03v3
x a_20876_53180# a_21860_53740# a_22104_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=53195 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=23964 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=6709 pfet_03v3
x a_37132_5372# a_38116_5932# a_38360_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=5387 nfet_05v0
x a_47164_48308# a_47064_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=47883 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=58492 nfet_05v0
x a_47164_35028# a_47064_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=34603 nfet_05v0
x a_12172_29276# a_13008_29836# a_13156_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=29836 pfet_05v0
x a_3140_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=10661 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=45212 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=12021 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=11989 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=4053 pfet_03v3
x a_8396_45212# a_9232_45772# a_9380_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=45772 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] vdd a_37968_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=5932 pfet_05v0
x a_21860_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=58973 pfet_05v0
x a_12172_39900# a_13156_40460# a_13400_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=39915 nfet_05v0
x a_38116_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=26597 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control BUS[7] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=-3915 nfet_03v3
x a_n3100_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=45693 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=38581 pfet_03v3
x a_n5564_27180# vss a_n5220_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=26635 nfet_05v0
x a_38116_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=13317 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] vss a_31728_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=37259 nfet_05v0
x a_n3100_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=32413 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control PIN[16] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=17332 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=25301 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=17333 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] vss a_29565_47845# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=47845 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control PIN[20] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=6708 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=14677 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control PIN[15] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=19988 nfet_03v3
x a_40064_29294# a_40580_29836# a_40784_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=29836 pfet_05v0
x a_30892_5372# a_31728_5932# a_31876_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=5932 pfet_05v0
x a_22204_40340# a_22104_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=39915 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control BUS[2] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=1396 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=-1258 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_3.I swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 vss vss s=23232,704 d=23232,704 l=120 w=264 x=-5988 y=61667 nfet_05v0
x Enable a_4605_37221# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=37221 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=1397 pfet_03v3
x a_28444_n2156# a_28304_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=-2111 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=51861 pfet_03v3
x a_50596_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=35069 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=17333 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control PIN[10] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=33268 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control PIN[1] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=57172 nfet_03v3
x a_n2756_32372# a_n2856_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=31947 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=57173 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=33269 pfet_03v3
x a_12172_53180# vdd a_12640_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=53737 pfet_05v0
x a_3140_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=45189 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=-1258 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=56317 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control PIN[6] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=43892 nfet_03v3
x a_8396_5372# vdd a_8864_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=5929 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=13900 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=51861 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control PIN[5] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=46548 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=45227 nfet_05v0
x a_676_24524# vdd a_1020_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=24448 pfet_05v0
x a_160_50542# a_528_50539# a_676_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=50539 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control PIN[11] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=30612 nfet_03v3
x a_43840_13358# a_44208_13355# a_44356_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=13355 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=57747 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=46549 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=43893 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=10684 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] vss a_528_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=42571 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=42571 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=30613 pfet_03v3
x a_50596_21868# vdd a_50940_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=21792 pfet_05v0
x a_33356_45212# vdd a_33824_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=45769 pfet_05v0
x a_13156_29836# vss a_13500_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=29291 nfet_05v0
x a_n5564_16556# vdd a_n5220_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=16480 pfet_05v0
x a_7260_42996# a_7120_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=43040 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=27957 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=-1258 pfet_03v3
x a_13156_16556# vss a_13500_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=16011 nfet_05v0
x a_19396_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=5349 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=53180 nfet_05v0
x a_49612_37244# vss a_50080_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=37262 nfet_05v0
x a_28444_8468# a_28344_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=8043 nfet_05v0
x a_25636_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=55813 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=46549 pfet_03v3
x a_24652_8028# vdd a_25120_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=8585 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=15251 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=10699 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control PIN[15] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=19988 nfet_03v3
x a_37132_23964# vss a_37600_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=23982 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control BUS[2] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=14676 nfet_03v3
x a_37132_10684# vss a_37600_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=10702 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=13340 nfet_05v0
x a_n5220_56276# a_n5320_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=55851 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control BUS[3] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=-3915 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=46549 pfet_03v3
x a_3140_45772# vss a_3484_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=45227 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control BUS[2] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=27956 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control PIN[16] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=17332 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=-3914 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=11165 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=48428 pfet_05v0
x a_46304_39918# a_46820_40460# a_47024_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=40460 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=27925 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=541 pfet_05v0
x a_53060_43116# vss a_53404_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=42571 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control PIN[1] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=57172 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control BUS[1] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=49204 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=6709 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] vss a_37968_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=50539 nfet_05v0
x a_3484_27060# a_3344_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=27104 pfet_05v0
x a_53060_8588# swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=8509 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=9365 pfet_03v3
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=56317 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=12021 pfet_03v3
x a_n4084_60# vss a_n3616_78# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=78 nfet_05v0
x a_49612_60# a_50448_620# a_50596_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=620 pfet_05v0
x a_2156_42556# vss a_2624_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=42574 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=53661 pfet_05v0
x a_n3100_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=39877 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control PIN[24] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=-3915 nfet_03v3
x a_33356_8028# a_34192_8588# a_34340_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=8588 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=14677 pfet_03v3
x a_52544_18670# a_53060_19212# a_53264_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=19212 pfet_05v0
x a_15620_40460# vdd a_15964_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=40384 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=38581 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control BUS[10] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=17332 nfet_03v3
x a_14636_47868# a_15620_48428# a_15864_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=47883 nfet_05v0
x a_21344_45230# a_21860_45772# a_22064_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=45772 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=25301 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=49779 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=41237 pfet_03v3
x a_14636_34588# a_15620_35148# a_15864_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=34603 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control PIN[14] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=22644 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=22645 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=17333 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control PIN[21] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=4052 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=4053 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=58973 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=54485 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=13821 pfet_05v0
x a_24652_55836# vdd a_25120_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=56393 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in vss a_54525_31909# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=31909 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=41205 pfet_05v0
x a_49612_31932# a_50448_32492# a_50596_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=32492 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=54517 pfet_03v3
x a_24652_42556# vdd a_25120_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=43113 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=47868 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=17333 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] vdd a_31728_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=11244 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=51861 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=-3914 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=19989 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=33269 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=24524 pfet_05v0
x a_27116_50524# a_28100_51084# a_28344_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=50539 nfet_05v0
x a_45836_34588# vdd a_46304_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=35145 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=-1258 pfet_03v3
x a_40580_51084# vss a_40924_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=50539 nfet_05v0
x a_15620_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=26597 nfet_05v0
x a_8864_13358# a_9380_13900# a_9584_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=13900 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=51861 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control BUS[10] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=43892 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=-3914 pfet_03v3
x a_15620_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=13317 nfet_05v0
x a_46304_42574# a_46672_42571# a_46820_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=42571 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control BUS[10] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=30612 nfet_03v3
x a_20876_13340# vss a_21344_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=13358 nfet_05v0
x a_13500_56276# a_13360_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=56320 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=46549 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=33269 pfet_03v3
x a_38460_32372# a_38360_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=31947 nfet_05v0
x a_44356_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=29757 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=8509 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=49205 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=48349 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=46549 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=32492 pfet_05v0
x a_27584_10702# a_27952_10699# a_28100_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=10699 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=38581 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_8.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=37221 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=35925 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=49205 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=25301 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=6709 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_13.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=23941 nfet_05v0
x a_21344_47886# a_21712_47883# a_21860_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=47883 nfet_05v0
x a_21344_34606# a_21712_34603# a_21860_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=34603 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=1397 pfet_03v3
x a_31876_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=10661 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=49205 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=4053 pfet_03v3
x a_8864_47886# a_9380_48428# a_9584_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=48428 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=17333 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=54517 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control BUS[3] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=46548 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=9365 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=43893 pfet_03v3
x a_31360_n2578# a_31728_n2581# a_31876_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=-2580 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=30613 pfet_03v3
x a_33824_50542# a_34192_50539# a_34340_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=50539 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=24445 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control PIN[12] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=27956 nfet_03v3
x a_14636_23964# vss a_15104_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=23982 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] vss a_25488_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=45227 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=1397 pfet_03v3
x a_14636_10684# vss a_15104_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=10702 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] vdd a_528_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=51084 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=43893 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=27957 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=13340 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=30613 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control BUS[8] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=22644 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=17333 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_0.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=58469 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=58507 nfet_05v0
x a_39596_31932# a_40580_32492# a_40824_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=31947 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=4627 nfet_05v0
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=11165 pfet_05v0
x a_39596_53180# vss a_40064_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=53198 nfet_05v0
x a_7260_56276# a_7160_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=55851 nfet_05v0
x a_31876_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=45189 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=17333 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=5853 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control BUS[4] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=14676 nfet_03v3
x a_n6548_60# a_n5564_620# a_n5320_75# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=75 nfet_05v0
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=-2114 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=22645 pfet_03v3
x a_n5220_19092# a_n5360_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=19136 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=33269 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=19989 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=58973 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control BUS[4] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=27956 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=12021 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control PIN[3] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=51860 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=-3914 pfet_03v3
x a_n3100_53740# vdd a_n2756_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=53664 pfet_05v0
x a_25636_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=45693 pfet_05v0
x a_44356_n2036# vdd a_44700_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=-2111 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control PIN[6] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=43892 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=38581 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=1397 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control PIN[1] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=57172 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=47868 nfet_05v0
x a_25636_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=32413 pfet_05v0
x a_43372_13340# a_44208_13900# a_44356_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=13900 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=14677 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=19212 pfet_05v0
x a_27116_53180# vdd a_27584_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=53737 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control PIN[11] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=30612 nfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_11.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=29253 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=25301 pfet_03v3
x a_46820_59052# vss a_47164_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=58507 nfet_05v0
x a_20876_34588# a_21712_35148# a_21860_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=35148 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=49205 pfet_03v3
x a_43840_16014# a_44356_16556# a_44560_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=16556 pfet_05v0
x a_37132_18652# a_38116_19212# a_38360_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=18667 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=46549 pfet_03v3
x a_25980_27060# a_25880_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=26635 nfet_05v0
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=27101 pfet_05v0
x a_3484_40340# a_3384_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=39915 nfet_05v0
x a_9724_n2156# a_9584_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=-2111 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=4053 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_14.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=21285 nfet_05v0
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=13821 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=54517 pfet_03v3
x a_47164_19092# a_47064_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=18667 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=29276 nfet_05v0
x a_25120_8046# a_25488_8043# a_25636_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=8043 nfet_05v0
x a_44356_5932# vss a_44700_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=5387 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.I vss s=23232,704 d=23232,704 l=120 w=264 x=-6740 y=62249 nfet_05v0
x a_30892_42556# a_31876_43116# a_32120_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=42571 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=5372 nfet_05v0
x a_8396_15996# a_9232_16556# a_9380_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=16556 pfet_05v0
x a_21860_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=29757 pfet_05v0
x a_43372_47868# a_44208_48428# a_44356_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=48428 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=46549 pfet_03v3
x a_37132_31932# vdd a_37600_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=32489 pfet_05v0
x a_3140_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=5349 nfet_05v0
x a_n3100_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=16477 pfet_05v0
x a_43372_58492# a_44356_59052# a_44600_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=58507 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=12021 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] vss a_29565_18629# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=18629 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=21789 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=53180 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=43893 pfet_03v3
x a_2156_39900# a_2992_40460# a_3140_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=40460 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=30613 pfet_03v3
x a_53404_58932# a_53304_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=58507 nfet_05v0
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=48349 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=-3340 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=6709 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=33269 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=3197 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] vss a_23325_42533# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=42533 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] vdd a_25488_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=32492 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control BUS[6] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=17332 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=26620 nfet_05v0
x a_13156_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=-2114 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control PIN[17] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=14676 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=31187 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=22645 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_9.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_14.I vdd s=32208,908 d=32208,908 l=100 w=366 x=-5376 y=62753 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=58492 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] vss a_19248_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=39915 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=51861 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=45772 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=45212 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=13355 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] vss a_528_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=13355 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=38581 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=-1258 pfet_03v3
x a_n6080_50542# a_n5712_50539# a_n5564_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=50539 nfet_05v0
x a_25636_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=39877 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=27957 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=25301 pfet_03v3
x a_40064_78# a_40432_75# a_40580_620# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=75 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_23.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=-2618 nfet_05v0
x a_40064_5390# a_40432_5387# a_40580_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=5387 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=53661 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control PIN[19] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=9364 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control BUS[7] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=57172 nfet_03v3
x a_21860_37804# vdd a_22204_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=37728 pfet_05v0
x a_25120_31950# a_25636_32492# a_25840_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=32492 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=57173 pfet_03v3
x a_38116_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=37725 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=23964 nfet_05v0
x a_18412_21308# a_19396_21868# a_19640_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=21323 nfet_05v0
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=-2114 pfet_05v0
x a_31876_21868# vss a_32220_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=21323 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=41237 pfet_03v3
x a_28444_56276# a_28304_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=56320 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=27957 pfet_03v3
x a_n5220_27060# a_n5320_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=26635 nfet_05v0
x a_13156_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=27101 pfet_05v0
x a_5932_55836# vdd a_6400_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=56393 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=33843 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control BUS[6] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=49204 nfet_03v3
x a_5932_42556# vdd a_6400_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=43113 pfet_05v0
x a_50080_37262# a_50448_37259# a_50596_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=37259 nfet_05v0
x a_19740_58932# a_19640_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=58507 nfet_05v0
x a_46304_10702# a_46820_11244# a_47024_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=11244 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=17333 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=57173 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=54517 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=41237 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] vss a_50448_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=29291 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=541 pfet_05v0
x a_33356_60# a_34192_620# a_34340_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=620 pfet_05v0
x a_53060_13900# vss a_53404_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=13355 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] vss a_50448_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=16011 nfet_05v0
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=58973 pfet_05v0
x a_34340_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=19133 pfet_05v0
x a_n6548_47868# vss a_n6080_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=47886 nfet_05v0
x a_34340_43116# vdd a_34684_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=43040 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control BUS[4] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=35924 nfet_03v3
x a_3140_8588# vss a_3484_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=8043 nfet_05v0
x a_8396_50524# a_9380_51084# a_9624_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=50539 nfet_05v0
x a_n6548_34588# vss a_n6080_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=34606 nfet_05v0
x a_14636_29276# a_15472_29836# a_15620_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=29836 pfet_05v0
x a_30892_2716# vss a_31360_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=2734 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=54517 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=6709 pfet_03v3
x a_3140_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=56317 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=-3914 pfet_03v3
x a_2156_13340# vss a_2624_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=13358 nfet_05v0
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=27101 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=24445 pfet_05v0
x a_53060_53740# swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=53661 pfet_05v0
x a_1020_500# a_920_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=75 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=8509 pfet_05v0
x a_46820_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=10661 nfet_05v0
x a_15620_11244# vdd a_15964_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=11168 pfet_05v0
x a_21344_16014# a_21860_16556# a_22064_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=16556 pfet_05v0
x a_14636_18652# a_15620_19212# a_15864_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=18667 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=35925 pfet_03v3
x a_53404_500# a_53304_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=75 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control PIN[8] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=38580 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=8509 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control PIN[13] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=25300 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=4053 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=12021 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=29757 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=25269 pfet_05v0
x a_24652_26620# vdd a_25120_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=27177 pfet_05v0
x Enable a_48285_8005# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=8005 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=35925 pfet_03v3
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=51005 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=38581 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=1365 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=9365 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=25301 pfet_03v3
x a_52076_23964# vdd a_52544_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=24521 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=22645 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=17333 pfet_03v3
x a_30892_53180# vss a_31360_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=53198 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control PIN[10] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=33268 nfet_03v3
x a_25636_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=3197 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=4053 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=38581 pfet_03v3
x a_38460_37684# a_38320_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=37728 pfet_05v0
x a_5932_18652# vss a_6400_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=18670 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=35925 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=25301 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=54517 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=22645 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control BUS[1] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=1396 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=1397 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control BUS[10] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=14676 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=27957 pfet_03v3
x a_46304_13358# a_46672_13355# a_46820_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=13355 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=17333 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_1.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=55813 nfet_05v0
x a_43372_2716# a_44356_3276# a_44600_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=2731 nfet_05v0
x a_20876_58492# a_21860_59052# a_22104_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=58507 nfet_05v0
x a_46820_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=45189 nfet_05v0
x a_13500_27060# a_13360_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=27104 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=51861 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=35925 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=-1258 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=27957 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=2716 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=17333 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=19989 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=51861 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control PIN[1] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=57172 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] vss a_6768_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=45227 nfet_05v0
x a_9380_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=21285 nfet_05v0
x a_45836_5372# vdd a_46304_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=5929 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] vdd a_19248_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=13900 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=57173 pfet_03v3
x a_52076_58492# vdd a_52544_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=59049 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=54517 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=9939 nfet_05v0
x a_21344_18670# a_21712_18667# a_21860_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=18667 nfet_05v0
x a_31360_53198# a_31728_53195# a_31876_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=53195 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=41237 pfet_03v3
x a_53404_53620# a_53264_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=53664 pfet_05v0
x a_12640_26638# a_13156_27180# a_13360_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=27180 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=57173 pfet_03v3
x a_27116_18652# a_27952_19212# a_28100_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=19212 pfet_05v0
x a_18412_23964# vdd a_18880_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=24521 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control BUS[2] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=6708 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=54517 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=1397 pfet_03v3
x a_1020_n2156# a_880_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=-2111 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=6709 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control PIN[9] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=35924 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=28531 nfet_05v0
x a_18880_13358# a_19396_13900# a_19600_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=13900 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=21789 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=13821 pfet_05v0
x a_15964_29716# a_15864_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=29291 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=14677 pfet_03v3
x a_39596_15996# vdd a_40064_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=16553 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control PIN[3] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=51860 nfet_03v3
x a_15964_16436# a_15864_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=16011 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=53180 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=4053 pfet_03v3
x a_53060_48428# swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=47845 nfet_05v0
x a_15620_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=37725 pfet_05v0
x a_2624_55854# a_3140_56396# a_3344_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=56396 pfet_05v0
x a_46820_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=37 nfet_05v0
x a_49612_n2596# a_50448_n2036# a_50596_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=-2035 pfet_05v0
x a_27116_8028# vdd a_27584_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=8585 pfet_05v0
x a_8396_53180# vdd a_8864_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=53737 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] vdd a_19248_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=48428 pfet_05v0
x a_2624_42574# a_3140_43116# a_3344_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=43116 pfet_05v0
x a_28100_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=5853 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=14677 pfet_03v3
x a_12172_58492# a_13008_59052# a_13156_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=59052 pfet_05v0
x a_52544_39918# a_53060_40460# a_53264_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=40460 pfet_05v0
x a_13156_3276# vss a_13500_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=2731 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_22.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=37 nfet_05v0
x a_52076_31932# a_52912_32492# a_53060_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=32492 pfet_05v0
x a_7260_27060# a_7160_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=26635 nfet_05v0
x a_9380_29836# vss a_9724_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=29291 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=4021 pfet_05v0
x a_18412_58492# vdd a_18880_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=59049 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] vss a_44208_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=50539 nfet_05v0
x a_39596_2716# a_40580_3276# a_40824_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=2731 nfet_05v0
x a_9380_16556# vss a_9724_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=16011 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control BUS[10] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=51860 nfet_03v3
x a_n308_42556# a_676_43116# a_920_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=42571 nfet_05v0
x a_13500_5812# a_13360_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=5856 pfet_05v0
x a_19740_53620# a_19600_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=53664 pfet_05v0
x a_40064_58510# a_40580_59052# a_40784_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=59052 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control BUS[4] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=-1259 nfet_03v3
x a_n3616_5390# a_n3248_5387# a_n3100_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=5387 nfet_05v0
x a_18880_47886# a_19396_48428# a_19600_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=48428 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control BUS[9] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=33268 nfet_03v3
x a_13156_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=8005 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=48349 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=38581 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control PIN[19] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=9364 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=29757 pfet_05v0
x a_9380_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=-2618 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=33269 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=25301 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=5932 pfet_05v0
x a_44356_11244# vss a_44700_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=10699 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=19957 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control PIN[14] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=22644 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=-2035 pfet_05v0
x a_n3100_24524# vdd a_n2756_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=24448 pfet_05v0
x a_25636_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=16477 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=51861 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control PIN[17] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=14676 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control BUS[9] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=46548 nfet_03v3
x a_n6548_23964# a_n5564_24524# a_n5320_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=23979 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=33269 pfet_03v3
x a_28100_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=-2114 pfet_05v0
x a_24652_47868# vss a_25120_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=47886 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control PIN[12] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=27956 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=12021 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=21789 pfet_05v0
x a_39596_5372# a_40432_5932# a_40580_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=5932 pfet_05v0
x a_24652_34588# vss a_25120_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=34606 nfet_05v0
x a_15620_59052# vdd a_15964_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=58976 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_18.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=10661 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=46549 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=43861 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=57173 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=38581 pfet_03v3
x a_2624_45230# a_2992_45227# a_3140_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=45227 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=33269 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=25301 pfet_03v3
x a_15964_37684# a_15824_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=37728 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=5372 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] vdd a_50448_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=8588 pfet_05v0
x a_31876_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=56317 pfet_05v0
x a_49612_37244# a_50448_37804# a_50596_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=37804 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] vdd a_6768_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=32492 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control BUS[3] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=17332 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control PIN[2] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=54516 nfet_03v3
x a_30892_13340# a_31876_13900# a_32120_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=13355 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] vdd a_31728_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=29836 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=22645 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=12021 pfet_03v3
x a_43372_21308# vdd a_43840_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=21865 pfet_05v0
x a_28100_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=27101 pfet_05v0
x Enable a_29565_37221# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=37221 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=-2114 pfet_05v0
x a_1020_3156# a_920_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=2731 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control BUS[2] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=57172 nfet_03v3
x a_44356_56396# vdd a_44700_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=56320 pfet_05v0
x a_n3100_24524# vss a_n2756_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=23979 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=57141 pfet_05v0
x a_25120_47886# a_25488_47883# a_25636_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=47883 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=35925 pfet_03v3
x a_25120_34606# a_25488_34603# a_25636_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=34603 nfet_05v0
x Enable a_17085_23941# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=23941 nfet_05v0
x a_34340_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=50501 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=12021 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=51861 pfet_03v3
x a_44356_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=541 pfet_05v0
x a_50940_11124# a_50840_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=10699 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_5.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=45189 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=9365 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=45227 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=1397 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=14677 pfet_03v3
x a_2156_10684# a_2992_11244# a_3140_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=11244 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=41237 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=37725 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=31947 nfet_05v0
x a_9724_56276# a_9584_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=56320 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=37804 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=27957 pfet_03v3
x a_37600_50542# a_37968_50539# a_38116_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=50539 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] vss a_23325_26597# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=26597 nfet_05v0
x a_50080_2734# a_50596_3276# a_50800_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=3276 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] vss a_23325_13317# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=13317 nfet_05v0
x a_9380_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=55813 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=27101 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=29276 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=23979 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=51861 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=51005 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=35893 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=22645 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=16556 pfet_05v0
x a_39596_26620# a_40432_27180# a_40580_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=27180 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control PIN[23] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=-1259 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=41237 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=22613 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control PIN[22] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=1396 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=3276 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=-2114 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=6709 pfet_03v3
x Enable a_17085_58469# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=58469 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=26620 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=541 pfet_05v0
x a_n5220_40340# a_n5360_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=40384 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=4053 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=9365 pfet_03v3
x a_28100_45772# vss a_28444_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=45227 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=51861 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=35925 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=-3914 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=24445 pfet_05v0
x a_45836_13340# a_46672_13900# a_46820_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=13900 pfet_05v0
x a_45836_53180# vss a_46304_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=53198 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=38581 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=50524 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control BUS[5] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=12020 nfet_03v3
x a_n6548_53180# vdd a_n6080_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=53737 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=33269 pfet_03v3
x a_15620_32492# vss a_15964_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=31947 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=25301 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=40460 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control BUS[8] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=27956 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_4.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=47845 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=27957 pfet_03v3
x a_28444_27060# a_28304_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=27104 pfet_05v0
x a_44356_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=31909 nfet_05v0
x a_5932_26620# vdd a_6400_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=27177 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=46549 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=6709 pfet_03v3
x a_n4084_15996# vdd a_n3616_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=16553 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] vdd a_44208_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=19212 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control BUS[4] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=19988 nfet_03v3
x a_30892_53180# a_31728_53740# a_31876_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=53740 pfet_05v0
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=29757 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=27101 pfet_05v0
x a_50596_n2036# vdd a_50940_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=-2111 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=55836 nfet_05v0
x a_6916_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=53157 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] vdd a_13008_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=45772 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=27957 pfet_03v3
x a_24652_34588# a_25488_35148# a_25636_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=35148 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=13821 pfet_05v0
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=19133 pfet_05v0
x a_n2569_61293# swmatrix_row_10_0.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=20216,514 l=100 w=366 x=-2548 y=60731 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control BUS[9] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=54516 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=51005 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] vss a_17085_23941# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=23941 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control BUS[1] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=4052 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=17333 pfet_03v3
x a_31360_55854# a_31876_56396# a_32080_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=56396 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=54517 pfet_03v3
x a_3140_51084# vdd a_3484_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=51008 pfet_05v0
x a_45836_47868# a_46672_48428# a_46820_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=48428 pfet_05v0
x a_24652_45212# a_25636_45772# a_25880_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=45227 nfet_05v0
x a_31360_42574# a_31876_43116# a_32080_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=43116 pfet_05v0
x a_12172_21308# a_13008_21868# a_13156_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=21868 pfet_05v0
x a_n308_10684# vdd a_160_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=11241 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=47868 nfet_05v0
x a_53060_24524# swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=24445 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=9365 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=19989 pfet_03v3
x a_52544_5390# a_53060_5932# a_53264_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=5932 pfet_05v0
x a_12172_31932# a_13156_32492# a_13400_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=31947 nfet_05v0
x a_30892_15996# vdd a_31360_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=16553 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=54517 pfet_03v3
x a_6400_78# a_6916_620# a_7120_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=620 pfet_05v0
x a_45836_37244# a_46820_37804# a_47064_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=37259 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=19989 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control BUS[2] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=4052 nfet_03v3
x a_676_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=5853 pfet_05v0
x a_34684_45652# a_34584_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=45227 nfet_05v0
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=35069 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=6709 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=53661 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] vdd a_25488_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=-2035 pfet_05v0
x a_33356_23964# a_34340_24524# a_34584_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=23979 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=56317 pfet_05v0
x a_40064_21326# a_40580_21868# a_40784_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=21868 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control PIN[1] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=57172 nfet_03v3
x a_22204_32372# a_22104_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=31947 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=43893 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control PIN[9] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=35924 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=30613 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=19989 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_11.I a_n4934_61667# vss s=23232,704 d=8448,328 l=120 w=264 x=-5053 y=61667 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=57173 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=48349 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=32492 pfet_05v0
x a_676_29836# vss a_1020_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=29291 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control BUS[3] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=9364 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] vss a_17085_58469# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=58469 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_7.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=39877 nfet_05v0
x a_40580_29836# vdd a_40924_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=29760 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=4053 pfet_03v3
x a_676_16556# vss a_1020_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=16011 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=17333 pfet_03v3
x a_46304_5390# a_46820_5932# a_47024_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=5932 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=5372 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=22645 pfet_03v3
x a_25120_n2578# a_25636_n2036# a_25840_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=-2035 pfet_05v0
x a_n4084_5372# a_n3248_5932# a_n3100_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=5932 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=19989 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control PIN[8] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=38580 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=22645 pfet_03v3
x a_32220_45652# a_32080_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=45696 pfet_05v0
x a_44356_620# vss a_44700_500# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=75 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=-3914 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control PIN[13] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=25300 nfet_03v3
x a_32220_32372# a_32080_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=32416 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control BUS[4] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=57172 nfet_03v3
x a_50940_5812# a_50800_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=5856 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control PIN[19] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=9364 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=27957 pfet_03v3
x a_50596_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=8005 nfet_05v0
x a_38116_8588# vss a_38460_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=8043 nfet_05v0
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=19133 pfet_05v0
x a_53404_24404# a_53264_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=24448 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] vdd a_13008_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=620 pfet_05v0
x a_52544_37262# a_52912_37259# a_53060_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=37259 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] vss a_17085_37# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=37 nfet_05v0
x a_49612_55836# vdd a_50080_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=56393 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=27957 pfet_03v3
x a_40064_23982# a_40432_23979# a_40580_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=23979 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control PIN[15] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=19988 nfet_03v3
x a_49612_42556# vdd a_50080_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=43113 pfet_05v0
x a_33356_60# vss a_33824_78# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=78 nfet_05v0
x a_2156_47868# a_3140_48428# a_3384_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=47883 nfet_05v0
x a_34340_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=40381 pfet_05v0
x a_n6548_n2596# a_n5564_n2036# a_n5320_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=-2580 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=8509 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=50524 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=49779 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control BUS[1] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=41236 nfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] vdd a_25488_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=37804 pfet_05v0
x a_2156_34588# a_3140_35148# a_3384_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=34603 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control PIN[14] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=22644 nfet_03v3
x a_53060_19212# swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=18629 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=1397 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=51005 pfet_05v0
x a_18880_55854# a_19248_55851# a_19396_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=55851 nfet_05v0
x a_46820_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=56317 pfet_05v0
x a_21860_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=31909 nfet_05v0
x a_52544_10702# a_53060_11244# a_53264_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=11244 pfet_05v0
x a_n4084_47868# a_n3100_48428# a_n2856_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=47883 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control PIN[18] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=12020 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=49205 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=2731 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=9365 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=46549 pfet_03v3
x a_n4084_34588# a_n3100_35148# a_n2856_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=34603 nfet_05v0
x Enable a_42045_29253# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=29253 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=-3914 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=12021 pfet_03v3
x a_3484_500# a_3344_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=544 pfet_05v0
x Enable a_n1635_5349# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=5349 nfet_05v0
x a_33356_10684# vdd a_33824_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=11241 pfet_05v0
x a_9380_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=45693 pfet_05v0
x a_18412_39900# a_19396_40460# a_19640_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=39915 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=38581 pfet_03v3
x a_25120_37262# a_25636_37804# a_25840_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=37804 pfet_05v0
x Enable a_10845_42533# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=42533 nfet_05v0
x a_31876_40460# vss a_32220_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=39915 nfet_05v0
x a_9380_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=32413 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control BUS[10] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=22644 nfet_03v3
x a_n308_13340# a_676_13900# a_920_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=13355 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=25301 pfet_03v3
x a_19740_24404# a_19600_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=24448 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control PIN[16] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=17332 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=12021 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=51005 pfet_05v0
x a_33824_8046# a_34192_8043# a_34340_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=8043 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=9365 pfet_03v3
x a_1020_56276# a_880_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=56320 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=37259 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=9365 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=38581 pfet_03v3
x a_46304_29294# a_46820_29836# a_47024_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=29836 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control PIN[2] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=54516 nfet_03v3
x a_n308_31932# vss a_160_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=31950 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=25301 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=-1258 pfet_03v3
x a_n3100_n2036# vss a_n2756_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=-2580 nfet_05v0
x a_15104_2734# a_15620_3276# a_15824_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=3276 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] vdd a_13008_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=5932 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=22645 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=12021 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=17333 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=51861 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=27180 pfet_05v0
x a_6400_47886# a_6768_47883# a_6916_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=47883 nfet_05v0
x a_6400_34606# a_6768_34603# a_6916_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=34603 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=-1258 pfet_03v3
x a_19396_45772# vss a_19740_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=45227 nfet_05v0
x a_44356_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=21789 pfet_05v0
x a_n4084_53180# vss a_n3616_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=53198 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=51861 pfet_03v3
x a_49612_29276# a_50596_29836# a_50840_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=29291 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=14645 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=43893 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=41237 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=33843 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=33269 pfet_03v3
x a_49612_15996# a_50596_16556# a_50840_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=16011 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=57173 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=30613 pfet_03v3
x a_20876_31932# vdd a_21344_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=32489 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=27957 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=41237 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=-1258 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=54517 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control PIN[23] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=-1259 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=-2580 nfet_05v0
x a_13156_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=42533 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=9365 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=53180 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=43893 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=15251 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=30613 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in vss a_54525_10661# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=10661 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=57173 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=41237 pfet_03v3
x a_27116_39900# a_27952_40460# a_28100_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=40460 pfet_05v0
x a_18412_55836# a_19248_56396# a_19396_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=56396 pfet_05v0
x a_44356_27180# vdd a_44700_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=27104 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control PIN[9] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=35924 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] vss a_13008_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=21323 nfet_05v0
x a_n6548_5372# vdd a_n6080_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=5929 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=19989 pfet_03v3
x a_18412_42556# a_19248_43116# a_19396_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=43116 pfet_05v0
x a_34340_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=34565 nfet_05v0
x a_25636_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=8509 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_19.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=8005 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=13340 nfet_05v0
x a_25120_18670# a_25488_18667# a_25636_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=18667 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=1397 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=46549 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=-3914 pfet_03v3
x a_31876_13900# vdd a_32220_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=13824 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=22645 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=6709 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control BUS[1] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=6708 nfet_03v3
x Enable a_48285_42533# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=42533 nfet_05v0
x a_52076_n2596# a_52912_n2036# a_53060_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=-2035 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] vss a_42045_29253# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=29253 nfet_05v0
x a_14636_58492# a_15472_59052# a_15620_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=59052 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=35925 pfet_03v3
x a_9724_27060# a_9584_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=27104 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=3197 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=12021 pfet_03v3
x a_13156_56396# vss a_13500_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=55851 nfet_05v0
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=43037 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=9365 pfet_03v3
x a_9380_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=39877 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=50539 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=18652 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control BUS[2] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=27956 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=9365 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=38581 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=35069 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in vss a_54525_45189# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=45189 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=25301 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=41811 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=22645 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=12021 pfet_03v3
x a_31360_58510# a_31728_58507# a_31876_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=58507 nfet_05v0
x Enable a_23325_47845# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=47845 nfet_05v0
x a_34340_48428# vss a_34684_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=47883 nfet_05v0
x a_34340_35148# vss a_34684_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=34603 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=54485 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=45693 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=38581 pfet_03v3
x a_5932_34588# a_6768_35148# a_6916_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=35148 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=60 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=32413 pfet_05v0
x a_n5220_11124# a_n5360_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=11168 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=19989 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=41205 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=25301 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=22645 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=-1258 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=6709 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=17333 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=34588 nfet_05v0
x a_n5564_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=43037 pfet_05v0
x a_34684_29716# a_34544_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=29760 pfet_05v0
x a_8864_26638# a_9380_27180# a_9584_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=27180 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=21308 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=19989 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=11244 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control BUS[3] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=12020 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=19133 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=57173 pfet_03v3
x a_33356_31932# vss a_33824_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=31950 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_14.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=21285 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=-1258 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=17333 pfet_03v3
x a_46820_51084# vss a_47164_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=50539 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=21323 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_15.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=18629 nfet_05v0
x a_33356_n2596# a_34340_n2036# a_34584_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=-2580 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=51861 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=43893 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=41237 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] vdd a_6768_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=-2035 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=46549 pfet_03v3
x a_37132_10684# a_38116_11244# a_38360_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=10699 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=57173 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=46517 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=30613 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=-1258 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_75# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=75 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=53661 pfet_05v0
x a_47164_45652# a_47024_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=45696 pfet_05v0
x a_3484_32372# a_3384_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=31947 nfet_05v0
x a_30892_23964# a_31728_24524# a_31876_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=24524 pfet_05v0
x a_15964_5812# a_15824_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=5856 pfet_05v0
x a_n3616_55854# a_n3100_56396# a_n2896_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=56396 pfet_05v0
x a_47164_32372# a_47024_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=32416 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] vdd a_13008_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=16556 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=43893 pfet_03v3
x a_n3616_42574# a_n3100_43116# a_n2896_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=43116 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=4053 pfet_03v3
x a_15620_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=8005 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=46549 pfet_03v3
x a_52076_37244# a_52912_37804# a_53060_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=37804 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=35069 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] vss a_4605_2693# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=2693 nfet_05v0
x a_22204_35028# a_22064_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=35072 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=30613 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=37725 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control BUS[4] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=9364 nfet_03v3
x a_47164_11124# a_47064_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=10699 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=49205 pfet_03v3
x Enable a_n1635_50501# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=50501 nfet_05v0
x a_13500_37684# a_13400_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=37259 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_13.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=23941 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=-3914 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=51005 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=46549 pfet_03v3
x a_40924_48308# a_40824_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=47883 nfet_05v0
x a_21860_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=21789 pfet_05v0
x a_40924_35028# a_40824_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=34603 nfet_05v0
x a_n5564_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=15973 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=17333 pfet_03v3
x a_43372_50524# a_44356_51084# a_44600_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=50539 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=24445 pfet_05v0
x a_8864_29294# a_9232_29291# a_9380_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=29291 nfet_05v0
x a_8864_16014# a_9232_16011# a_9380_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=16011 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=58492 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control PIN[15] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=19988 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=13340 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=45212 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=4053 pfet_03v3
x a_50596_56396# vdd a_50940_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=56320 pfet_05v0
x a_53404_50964# a_53304_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=50539 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=12595 nfet_05v0
x a_160_31950# a_676_32492# a_880_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=32492 pfet_05v0
x a_40064_n2578# a_40432_n2581# a_40580_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=-2580 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in vss a_n5712_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=23979 nfet_05v0
x a_50940_48308# a_50800_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=48352 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=27957 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_23.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=-2618 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=12021 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_0.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=58469 nfet_05v0
x a_40924_3156# a_40784_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=3200 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=45227 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control PIN[23] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=-1259 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=9365 pfet_03v3
x a_13156_51084# vdd a_13500_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=51008 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] vss a_19248_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=31947 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_20.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=5349 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=38581 pfet_03v3
x a_18880_8046# a_19396_8588# a_19600_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=8588 pfet_05v0
x a_37132_58492# vss a_37600_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=58510 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control BUS[2] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=49204 nfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] vdd a_6768_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=37804 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=25301 pfet_03v3
x a_5932_21308# a_6916_21868# a_7160_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=21323 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=17333 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_10.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=31909 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] vss a_n1635_23941# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=23941 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] vss a_10845_53157# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=53157 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=49173 pfet_05v0
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=3197 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=19989 pfet_03v3
x a_43372_26620# a_44208_27180# a_44356_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=27180 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control PIN[22] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=1396 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=-1258 pfet_03v3
x a_49612_5372# a_50596_5932# a_50840_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=5387 nfet_05v0
x a_n6548_53180# a_n5564_53740# a_n5320_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=53195 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=12021 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=-3914 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=43893 pfet_03v3
x a_2156_29276# a_2992_29836# a_3140_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=29836 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=-2114 pfet_05v0
x a_27584_55854# a_28100_56396# a_28304_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=56396 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=30613 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=26620 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=6709 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control PIN[1] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=57172 nfet_03v3
x a_27584_42574# a_28100_43116# a_28304_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=43116 pfet_05v0
x a_49612_26620# vdd a_50080_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=27177 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control BUS[6] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=41236 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=-3914 pfet_03v3
x a_19740_50964# a_19640_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=50539 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=49205 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=43893 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] vdd a_44208_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=40460 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=46549 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=34588 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=30613 pfet_03v3
x a_34340_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=11165 pfet_05v0
x a_2156_18652# a_3140_19212# a_3384_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=18667 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=21308 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control BUS[6] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=54516 nfet_03v3
x a_38116_48428# vdd a_38460_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=48352 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=35069 pfet_05v0
x a_14636_21308# a_15472_21868# a_15620_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=21868 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] vss a_n1635_58469# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=58469 nfet_05v0
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=40381 pfet_05v0
x a_n5220_5812# a_n5360_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=5856 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=46549 pfet_03v3
x a_28100_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=42533 nfet_05v0
x a_18880_26638# a_19248_26635# a_19396_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=26635 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control PIN[20] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=6708 nfet_03v3
x a_n5220_58932# a_n5360_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=58976 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] vdd a_31728_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=59052 pfet_05v0
x a_43372_50524# vdd a_43840_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=51081 pfet_05v0
x a_n4084_18652# a_n3100_19212# a_n2856_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=18667 nfet_05v0
x a_14636_10684# a_15620_11244# a_15864_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=10699 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=27101 pfet_05v0
x a_n3100_53740# vss a_n2756_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=53195 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] vss a_35805_37221# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=37221 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=-2035 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=53661 pfet_05v0
x a_50596_43116# vss a_50940_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=42571 nfet_05v0
x Enable a_10845_26597# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=26597 nfet_05v0
x a_28100_5932# vdd a_28444_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=5856 pfet_05v0
x a_n6080_5390# a_n5712_5387# a_n5564_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=5387 nfet_05v0
x a_25980_13780# a_25840_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=13824 pfet_05v0
x a_9380_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=16477 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=21789 pfet_05v0
x a_46820_13900# vdd a_47164_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=13824 pfet_05v0
x Enable a_10845_13317# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=13317 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=35069 pfet_05v0
x a_2156_31932# vdd a_2624_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=32489 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=1397 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_1.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=55813 nfet_05v0
x a_21860_16556# vdd a_22204_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=16480 pfet_05v0
x a_40580_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=51005 pfet_05v0
x a_1020_27060# a_880_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=27104 pfet_05v0
x a_2624_78# a_2992_75# a_3140_620# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=75 nfet_05v0
x Enable En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_1.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-324 y=61337 nfet_05v0
x a_40924_8468# a_40824_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=8043 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] vss a_48285_53157# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=53157 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=57173 pfet_03v3
x a_52076_37244# a_53060_37804# a_53304_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=37259 nfet_05v0
x a_27584_45230# a_27952_45227# a_28100_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=45227 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=18652 nfet_05v0
x a_6400_18670# a_6768_18667# a_6916_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=18667 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6.I vdd s=32208,908 d=32208,908 l=100 w=366 x=-5376 y=60377 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=-3340 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=4053 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=9365 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=53195 nfet_05v0
x a_20876_50524# a_21860_51084# a_22104_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=50539 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control PIN[24] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=-3915 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=55836 nfet_05v0
x a_n308_29276# vdd a_160_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=29833 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=51005 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=22645 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control BUS[9] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=9364 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=8588 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=14677 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=32492 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control PIN[12] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=27956 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] vss a_29565_5349# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=5349 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=27957 pfet_03v3
x a_13156_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=26597 nfet_05v0
x a_21344_10702# a_21712_10699# a_21860_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=10699 nfet_05v0
x a_6400_13358# a_6916_13900# a_7120_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=13900 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=51861 pfet_03v3
x a_n3616_47886# a_n3248_47883# a_n3100_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=47883 nfet_05v0
x a_13156_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=13317 nfet_05v0
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=40381 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control BUS[8] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=57172 nfet_03v3
x a_n3616_34606# a_n3248_34603# a_n3100_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=34603 nfet_05v0
x a_53060_3276# vdd a_53404_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=3200 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=57173 pfet_03v3
x a_40580_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=23941 nfet_05v0
x a_27116_10684# a_27952_11244# a_28100_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=11244 pfet_05v0
x a_14636_58492# vss a_15104_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=58510 nfet_05v0
x Enable a_4605_47845# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=47845 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=-3914 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control PIN[15] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=19988 nfet_03v3
x a_38116_21868# vss a_38460_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=21323 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control BUS[8] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=46548 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=27957 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_2.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=53157 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=37804 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=9365 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=20563 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control PIN[2] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=54516 nfet_03v3
x Enable a_48285_26597# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=26597 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=17333 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=57173 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=54517 pfet_03v3
x a_27584_2734# a_27952_2731# a_28100_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=2731 nfet_05v0
x Enable a_48285_13317# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=13317 nfet_05v0
x a_38460_16436# a_38320_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=16480 pfet_05v0
x a_40924_50964# a_40784_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=51008 pfet_05v0
x a_n2756_35028# a_n2896_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=35072 pfet_05v0
x a_43840_23982# a_44208_23979# a_44356_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=23979 nfet_05v0
x a_32220_500# a_32080_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=544 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=19989 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control BUS[4] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=49204 nfet_03v3
x a_7260_53620# a_7120_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=53664 pfet_05v0
x a_12172_50524# a_13008_51084# a_13156_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=51084 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=39155 nfet_05v0
x a_28444_37684# a_28344_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=37259 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=4053 pfet_03v3
x a_13156_27180# vss a_13500_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=26635 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=-3914 pfet_03v3
x a_160_5390# a_528_5387# a_676_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=5387 nfet_05v0
x a_n5564_13900# vdd a_n5220_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=13824 pfet_05v0
x a_6400_47886# a_6916_48428# a_7120_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=48428 pfet_05v0
x a_49612_47868# vss a_50080_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=47886 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=50524 nfet_05v0
x a_49612_34588# vss a_50080_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=34606 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=25875 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=-1258 pfet_03v3
x a_40580_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=58469 nfet_05v0
x a_24652_5372# vdd a_25120_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=5929 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=9365 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control BUS[1] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=33268 nfet_03v3
x a_34340_19212# vss a_34684_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=18667 nfet_05v0
x Enable a_23325_18629# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=18629 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=49205 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=43893 pfet_03v3
x a_33356_53180# a_34340_53740# a_34584_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=53195 nfet_05v0
x a_40064_50542# a_40580_51084# a_40784_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=51084 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=33269 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=25269 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=23964 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=16477 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=30613 pfet_03v3
x a_12172_23964# vss a_12640_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=23982 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control BUS[1] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=46548 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control PIN[12] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=27956 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control PIN[22] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=1396 nfet_03v3
x a_n6548_5372# vss a_n6080_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=5390 nfet_05v0
x a_44700_8468# a_44560_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=8512 pfet_05v0
x a_12172_10684# vss a_12640_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=10702 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=21789 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=11989 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=46549 pfet_03v3
x a_34340_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=58973 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] vss a_50448_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=55851 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=43893 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control BUS[9] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=-3915 nfet_03v3
x a_44700_21748# a_44600_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=21323 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control PIN[2] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=54516 nfet_03v3
x a_50596_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=19133 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=30613 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control PIN[16] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=17332 nfet_03v3
x a_3484_37684# a_3344_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=37728 pfet_05v0
x a_n6080_78# a_n5564_620# a_n5360_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=620 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=22645 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=17333 pfet_03v3
x a_28100_51084# vdd a_28444_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=51008 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control PIN[6] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=43892 nfet_03v3
x a_12172_37244# vdd a_12640_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=37801 pfet_05v0
x a_3140_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=29253 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=6709 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=14677 pfet_03v3
x a_n4084_34588# a_n3248_35148# a_n3100_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=35148 pfet_05v0
x a_160_47886# a_528_47883# a_676_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=47883 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control PIN[11] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=30612 nfet_03v3
x a_52544_29294# a_53060_29836# a_53264_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=29836 pfet_05v0
x a_160_34606# a_528_34603# a_676_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=34603 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control BUS[10] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=27956 nfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] vdd a_19248_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=27180 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=24445 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=27957 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=17333 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=45772 pfet_05v0
x a_33356_29276# vdd a_33824_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=29833 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in vss a_n5712_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=-2580 nfet_05v0
x a_14636_5372# a_15620_5932# a_15864_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=5387 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=14677 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=51861 pfet_03v3
x Enable a_n1635_34565# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=34565 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=57173 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=51829 pfet_05v0
x a_24652_53180# vdd a_25120_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=53737 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=-1258 pfet_03v3
x a_27116_2716# a_27952_3276# a_28100_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=3276 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=35069 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=27957 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=56317 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] vdd a_31728_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=21868 pfet_05v0
x a_6916_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=13821 pfet_05v0
x a_6916_5932# vss a_7260_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=5387 nfet_05v0
x a_40924_19092# a_40824_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=18667 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=57173 pfet_03v3
x a_40064_53198# a_40432_53195# a_40580_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=53195 nfet_05v0
x a_45836_45212# vdd a_46304_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=45769 pfet_05v0
x a_25636_29836# vss a_25980_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=29291 nfet_05v0
x a_18880_26638# a_19396_27180# a_19600_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=27180 pfet_05v0
x a_8396_60# vdd a_8864_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=617 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=13821 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=-3914 pfet_03v3
x a_25636_16556# vss a_25980_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=16011 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=1397 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control PIN[4] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=49204 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=43037 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=29276 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control BUS[9] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=12020 nfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=51005 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=49205 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] vss a_37968_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=47883 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=35893 pfet_05v0
x a_50596_27180# vdd a_50940_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=27104 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] vss a_37968_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=34603 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=22613 pfet_05v0
x a_n6548_5372# a_n5712_5932# a_n5564_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=5932 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_4.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=47845 nfet_05v0
x a_50940_19092# a_50800_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=19136 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=35925 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control PIN[21] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=4052 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] vdd a_6768_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=3276 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=12021 pfet_03v3
x a_6916_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=48349 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=38581 pfet_03v3
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=541 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=9365 pfet_03v3
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=5853 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=25301 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=4053 pfet_03v3
x a_15964_16436# a_15824_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=16480 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=48349 pfet_05v0
x a_n2756_5812# a_n2856_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=5387 nfet_05v0
x a_12640_53198# a_13156_53740# a_13360_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=53740 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=27957 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] vss a_13008_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=39915 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=1397 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=-1290 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control PIN[19] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=9364 nfet_03v3
x a_46304_58510# a_46820_59052# a_47024_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=59052 pfet_05v0
x a_n308_34588# a_528_35148# a_676_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=35148 pfet_05v0
x a_2624_5390# a_2992_5387# a_3140_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=5387 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=6709 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=33269 pfet_03v3
x a_27116_47868# a_28100_48428# a_28344_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=47883 nfet_05v0
x a_33824_45230# a_34340_45772# a_34544_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=45772 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=541 pfet_05v0
x a_40580_48428# vss a_40924_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=47883 nfet_05v0
x a_27116_34588# a_28100_35148# a_28344_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=34603 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=17333 pfet_03v3
x a_15964_56276# a_15864_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=55851 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control BUS[7] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=43892 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=40381 pfet_05v0
x a_32220_29716# a_32120_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=29291 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=14677 pfet_03v3
x a_40580_35148# vss a_40924_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=34603 nfet_05v0
x a_21344_78# a_21712_75# a_21860_620# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=75 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control BUS[7] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=33268 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control BUS[7] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=30612 nfet_03v3
x a_53060_3276# swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=2693 nfet_05v0
x a_32220_16436# a_32120_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=16011 nfet_05v0
x NO_ClkGen_0.clk NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.I vss vss s=23232,704 d=23232,704 l=120 w=264 x=-3972 y=61667 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=33269 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] vss a_4605_23941# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=23941 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=4053 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=23964 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=27957 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=17333 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=-1258 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=8509 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] vdd a_44208_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=11244 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=14677 pfet_03v3
x a_52076_45212# vss a_52544_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=45230 nfet_05v0
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=21789 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=5932 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=46549 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control BUS[8] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=9364 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=57173 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=43893 pfet_03v3
x a_38116_19212# vdd a_38460_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=19136 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_11.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-4849 y=61098 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=30613 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=27957 pfet_03v3
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=11165 pfet_05v0
x a_9380_56396# vss a_9724_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=55851 nfet_05v0
x a_28100_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=26597 nfet_05v0
x a_28100_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=13317 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=53661 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=1397 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control PIN[24] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=-3915 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=46549 pfet_03v3
x a_19396_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=43037 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=22645 pfet_03v3
x a_50596_13900# vss a_50940_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=13355 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=24445 pfet_05v0
x a_160_n2578# a_676_n2036# a_880_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=-2035 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] vss a_4605_58469# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=58469 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control BUS[10] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=49204 nfet_03v3
x a_31876_43116# vdd a_32220_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=43040 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_7.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=39877 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=35925 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=29836 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control PIN[2] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=54516 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=39915 nfet_05v0
x a_40580_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=35069 pfet_05v0
x a_12640_21326# a_13008_21323# a_13156_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=21323 nfet_05v0
x a_34684_500# a_34584_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=75 nfet_05v0
x a_n308_5372# a_528_5932# a_676_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=5932 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=51861 pfet_03v3
x a_33824_47886# a_34192_47883# a_34340_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=47883 nfet_05v0
x a_33824_34606# a_34192_34603# a_34340_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=34603 nfet_05v0
x a_53060_35148# vdd a_53404_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=35072 pfet_05v0
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=37725 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=54485 pfet_05v0
x a_44356_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=10661 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=41205 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control BUS[3] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=1396 nfet_03v3
x a_40924_500# a_40784_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=544 pfet_05v0
x a_18412_45212# vss a_18880_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=45230 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=5853 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=12021 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control BUS[3] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=43892 nfet_03v3
x a_40580_21868# vdd a_40924_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=21792 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control BUS[2] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=57172 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control BUS[3] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=30612 nfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_11.I swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6436 y=61061 pfet_05v0
x a_5932_2716# a_6916_3276# a_7160_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=2731 nfet_05v0
x a_39596_37244# vss a_40064_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=37262 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=35069 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=9365 pfet_03v3
x a_31876_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=29253 nfet_05v0
x a_43840_n2578# a_44208_n2581# a_44356_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=-2580 nfet_05v0
x En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_1.ZN a_n837_61337# a_n1225_61293# vss s=4224,196 d=11616,440 l=120 w=132 x=-772 y=61337 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=9365 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=51861 pfet_03v3
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=45693 pfet_05v0
x a_45836_26620# a_46672_27180# a_46820_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=27180 pfet_05v0
x a_27116_23964# vss a_27584_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=23982 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=2716 nfet_05v0
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=32413 pfet_05v0
x a_19396_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=15973 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=19989 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=33269 pfet_03v3
x a_27116_10684# vss a_27584_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=10702 nfet_05v0
x a_9724_37684# a_9624_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=37259 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=13340 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control PIN[22] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=1396 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=17333 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=53661 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control PIN[6] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=43892 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=56317 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=51861 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=-3914 pfet_03v3
x a_n3616_18670# a_n3248_18667# a_n3100_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=18667 nfet_05v0
x a_50596_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=50501 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=49205 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control PIN[11] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=30612 nfet_03v3
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=11165 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=43893 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=50524 nfet_05v0
x a_44356_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=45189 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=30613 pfet_03v3
x Enable a_4605_18629# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=18629 nfet_05v0
x a_27116_37244# vdd a_27584_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=37801 pfet_05v0
x a_45836_60# a_46820_620# a_47064_75# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=75 nfet_05v0
x a_19396_35148# vdd a_19740_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=35072 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=-3914 pfet_03v3
x Enable a_54525_15973# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=15973 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] vdd a_37968_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=56396 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=49205 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=43893 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=46549 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] vdd a_37968_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=43116 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=17907 nfet_05v0
x a_160_37262# a_676_37804# a_880_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=37804 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=30613 pfet_03v3
x a_20876_18652# a_21712_19212# a_21860_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=19212 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control PIN[21] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=4052 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control BUS[6] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=27956 nfet_03v3
x a_25120_5390# a_25636_5932# a_25840_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=5932 pfet_05v0
x a_34684_3156# a_34584_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=2731 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=55836 nfet_05v0
x a_5932_39900# a_6916_40460# a_7160_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=39915 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] vss a_528_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=23979 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=23979 nfet_05v0
x a_39596_53180# a_40432_53740# a_40580_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=53740 pfet_05v0
x a_7260_24404# a_7120_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=24448 pfet_05v0
x a_n308_8028# vss a_160_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=8046 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=13821 pfet_05v0
x a_14636_55836# vdd a_15104_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=56393 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=51005 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=45772 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=17333 pfet_03v3
x a_9380_51084# vdd a_9724_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=51008 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=41237 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=35925 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=34588 nfet_05v0
x a_14636_42556# vdd a_15104_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=43113 pfet_05v0
x a_33356_34588# a_34192_35148# a_34340_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=35148 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=1397 pfet_03v3
x a_44356_45772# vss a_44700_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=45227 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=21308 nfet_05v0
x Enable a_42045_21285# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=21285 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control BUS[7] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=54516 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control BUS[5] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=51860 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control PIN[20] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=6708 nfet_03v3
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=8509 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control PIN[4] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=49204 nfet_03v3
x a_n6548_58492# a_n5564_59052# a_n5320_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=58507 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=44467 nfet_05v0
x a_18412_31932# a_19396_32492# a_19640_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=31947 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=4021 pfet_05v0
x a_37132_15996# vdd a_37600_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=16553 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=54517 pfet_03v3
x a_31876_32492# vss a_32220_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=31947 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_22.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=37 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=14677 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control PIN[21] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=4052 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=4053 pfet_03v3
x a_13156_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=37725 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=1397 pfet_03v3
x a_6916_620# vss a_7260_500# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=75 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] vss a_25488_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=8043 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=-1258 pfet_03v3
x a_5932_53180# vdd a_6400_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=53737 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=1397 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=56317 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=27957 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=9365 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control PIN[19] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=9364 nfet_03v3
x a_46304_21326# a_46820_21868# a_47024_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=21868 pfet_05v0
x a_43372_42556# vss a_43840_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=42574 nfet_05v0
x a_53060_24524# vss a_53404_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=23979 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] vss a_50448_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=26635 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=-2035 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=5932 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=13900 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=54517 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=43893 pfet_03v3
x a_34340_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=29757 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=9365 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in vss a_n5712_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=53195 nfet_05v0
x a_34340_53740# vdd a_34684_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=53664 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=57173 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=30613 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=48349 pfet_05v0
x a_6916_29836# vss a_7260_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=29291 nfet_05v0
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=58973 pfet_05v0
x a_6916_16556# vss a_7260_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=16011 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=17333 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control PIN[17] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=14676 nfet_03v3
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=37725 pfet_05v0
x a_160_18670# a_528_18667# a_676_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=18667 nfet_05v0
x a_2156_5372# a_2992_5932# a_3140_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=5932 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=15251 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=19989 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=3197 pfet_05v0
x a_19396_8588# vss a_19740_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=8043 nfet_05v0
x a_21860_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=10661 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=16556 pfet_05v0
x a_n3100_59052# vss a_n2756_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=58507 nfet_05v0
x a_n6080_47886# a_n5712_47883# a_n5564_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=47883 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control PIN[9] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=35924 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=-3914 pfet_03v3
x a_n6080_34606# a_n5712_34603# a_n5564_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=34603 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control BUS[5] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=33268 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=33269 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=1397 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=12021 pfet_03v3
x a_50940_45652# a_50840_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=45227 nfet_05v0
x a_40580_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=5853 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=6709 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=35925 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=48428 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=-3914 pfet_03v3
x a_2156_58492# a_2992_59052# a_3140_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=59052 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=49205 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=27957 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_22.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=37 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control BUS[5] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=46548 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=46549 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=38581 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=25301 pfet_03v3
x Enable a_42045_n2619# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=-2618 nfet_05v0
x a_25120_10702# a_25488_10699# a_25636_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=10699 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=45693 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=35925 pfet_03v3
x a_676_56396# vss a_1020_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=55851 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=4053 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control PIN[21] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=4052 nfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=32413 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=27957 pfet_03v3
x a_46304_23982# a_46672_23979# a_46820_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=23979 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=38581 pfet_03v3
x a_13500_37684# a_13360_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=37728 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=25301 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control PIN[19] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=9364 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] vss a_42045_21285# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=21285 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=35069 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=58507 nfet_05v0
x a_14636_50524# a_15472_51084# a_15620_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=51084 pfet_05v0
x a_37600_31950# a_38116_32492# a_38320_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=32492 pfet_05v0
x a_8396_47868# a_9380_48428# a_9624_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=47883 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] vss a_37968_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=18667 nfet_05v0
x a_21860_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=45189 nfet_05v0
x a_8396_34588# a_9380_35148# a_9624_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=34603 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=27957 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=9939 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=37804 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=1397 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_15.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=18629 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=19989 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=10684 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control PIN[2] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=54516 nfet_03v3
x Enable a_35805_53157# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=53157 nfet_05v0
x a_n4084_8028# vss a_n3616_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=8046 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=1397 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=-684 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=54517 pfet_03v3
x a_25980_42996# a_25840_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=43040 pfet_05v0
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=58973 pfet_05v0
x a_31360_50542# a_31728_50539# a_31876_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=50539 nfet_05v0
x a_46820_43116# vdd a_47164_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=43040 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] vss a_31728_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=42571 nfet_05v0
x a_27116_29276# a_27952_29836# a_28100_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=29836 pfet_05v0
x a_12640_23982# a_13156_24524# a_13360_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=24524 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=54517 pfet_03v3
x a_38116_40460# vss a_38460_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=39915 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=4053 pfet_03v3
x a_n6080_45230# a_n5564_45772# a_n5360_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=45772 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] vss a_42045_37# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=37 nfet_05v0
x a_34684_21748# a_34544_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=21792 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control BUS[6] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=-3915 nfet_03v3
x a_676_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=43037 pfet_05v0
x a_33824_16014# a_34340_16556# a_34544_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=16556 pfet_05v0
x a_27116_18652# a_28100_19212# a_28344_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=18667 nfet_05v0
x a_30892_37244# vss a_31360_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=37262 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control PIN[16] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=17332 nfet_03v3
x a_40580_19212# vss a_40924_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=18667 nfet_05v0
x a_15964_27060# a_15864_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=26635 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=11165 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control BUS[7] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=14676 nfet_03v3
x a_50596_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=40381 pfet_05v0
x a_n6548_34588# a_n5712_35148# a_n5564_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=35148 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=12021 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=13821 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=50524 nfet_05v0
x a_27116_5372# vdd a_27584_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=5929 pfet_05v0
x a_1020_37684# a_920_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=37259 nfet_05v0
x a_46820_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=29253 nfet_05v0
x a_52076_29276# vss a_52544_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=29294 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in vdd a_n5712_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=45772 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=9939 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control PIN[3] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=51860 nfet_03v3
x a_52076_15996# vss a_52544_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=16014 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=51861 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control PIN[1] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=57172 nfet_03v3
x a_38116_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=53157 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control PIN[10] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=33268 nfet_03v3
x a_9380_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=3197 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=14677 pfet_03v3
x Enable a_42045_55813# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=55813 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] vss a_42045_n2619# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=-2618 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=57173 pfet_03v3
x a_9380_27180# vss a_9724_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=26635 nfet_05v0
x a_37132_60# vdd a_37600_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=617 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control BUS[4] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=1396 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=-3914 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=41237 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=24445 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=-1258 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=51861 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control PIN[5] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=46548 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=38581 pfet_03v3
x a_33356_58492# a_34340_59052# a_34584_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=58507 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=25301 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=35925 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control PIN[20] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=6708 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=9365 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=57173 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=48349 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=19989 pfet_03v3
x a_44700_40340# a_44600_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=39915 nfet_05v0
x a_8396_23964# vss a_8864_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=23982 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=51861 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] vdd a_50448_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=35148 pfet_05v0
x a_676_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=15973 nfet_05v0
x a_8396_10684# vss a_8864_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=10702 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=53740 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control PIN[21] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=4052 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=13821 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=22645 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=21323 nfet_05v0
x a_43840_53198# a_44208_53195# a_44356_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=53195 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control PIN[23] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=-1259 nfet_03v3
x a_33824_18670# a_34192_18667# a_34340_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=18667 nfet_05v0
x a_676_51084# vdd a_1020_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=51008 pfet_05v0
x a_18412_29276# vss a_18880_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=29294 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=25269 pfet_05v0
x a_n5564_43116# vdd a_n5220_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=43040 pfet_05v0
x a_18412_15996# vss a_18880_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=16014 nfet_05v0
x a_49612_55836# a_50596_56396# a_50840_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=55851 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=60 nfet_05v0
x a_20876_2716# a_21860_3276# a_22104_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=2731 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=54517 pfet_03v3
x a_8396_37244# vdd a_8864_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=37801 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=35925 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control PIN[10] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=33268 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control BUS[3] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=14676 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=12021 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=55091 nfet_05v0
x a_50940_40340# a_50800_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=40384 pfet_05v0
x a_50080_34606# a_50596_35148# a_50800_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=35148 pfet_05v0
x a_9380_5932# vss a_9724_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=5387 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=33269 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=1397 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=2716 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control PIN[5] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=46548 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control BUS[3] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=27956 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=13821 pfet_05v0
x a_37132_50524# vss a_37600_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=50542 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] vss a_44208_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=47883 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control BUS[2] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=41236 nfet_03v3
x a_30892_23964# a_31876_24524# a_32120_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=23979 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] vss a_528_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=-2580 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=-2580 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=12021 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=53180 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=41811 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] vss a_44208_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=34603 nfet_05v0
x a_15104_31950# a_15620_32492# a_15824_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=32492 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=22645 pfet_03v3
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=16477 pfet_05v0
x Enable a_29565_47845# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=47845 nfet_05v0
x a_28100_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=37725 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control PIN[1] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=57172 nfet_03v3
x a_21860_21868# vss a_22204_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=21323 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control PIN[24] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=-3915 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] vdd a_44208_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=3276 pfet_05v0
x a_676_8588# vdd a_1020_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=8512 pfet_05v0
x a_40064_58510# a_40432_58507# a_40580_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=58507 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control BUS[2] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=54516 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=48349 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control BUS[9] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=17332 nfet_03v3
x a_50596_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=34565 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=24445 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=22645 pfet_03v3
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=5853 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=12021 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control PIN[17] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=14676 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=4053 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=17333 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=9365 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=34588 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=21308 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=6709 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] vss a_42045_55813# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=55813 nfet_05v0
x a_2156_21308# a_2992_21868# a_3140_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=21868 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=-1258 pfet_03v3
x a_38116_620# vdd a_38460_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=544 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=17333 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=14677 pfet_03v3
x a_52544_58510# a_53060_59052# a_53264_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=59052 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=51861 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=4053 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control BUS[10] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=57172 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=41237 pfet_03v3
x a_12172_n2596# vdd a_12640_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=-2038 pfet_05v0
x a_53060_n2036# vss a_53404_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=-2580 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=48349 pfet_05v0
x a_2156_10684# a_3140_11244# a_3384_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=10699 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=57173 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=37725 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=33237 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=53661 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=51861 pfet_03v3
x a_38116_40460# vdd a_38460_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=40384 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=43893 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=17333 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=35069 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=30613 pfet_03v3
x a_39596_23964# a_40432_24524# a_40580_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=24524 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=57173 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=33269 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=19989 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] vdd a_31728_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=51084 pfet_05v0
x a_14636_26620# vdd a_15104_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=27177 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=16556 pfet_05v0
x a_n4084_10684# a_n3100_11244# a_n2856_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=10699 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=6709 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=43893 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=8028 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_18.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=10661 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=46549 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=30613 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control BUS[5] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=22644 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control PIN[24] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=-3915 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=35925 pfet_03v3
x a_15104_21326# a_15472_21323# a_15620_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=21323 nfet_05v0
x a_15620_620# vss a_15964_500# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=75 nfet_05v0
x a_8864_53198# a_9380_53740# a_9584_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=53740 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=58973 pfet_05v0
x a_15620_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=53157 nfet_05v0
x a_20876_53180# vss a_21344_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=53198 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control BUS[3] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=51860 nfet_03v3
x a_28444_37684# a_28304_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=37728 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=-3340 nfet_05v0
x a_31360_2734# a_31876_3276# a_32080_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=3276 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=4053 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_11.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=29253 nfet_05v0
x a_44356_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=56317 pfet_05v0
x a_43372_13340# vss a_43840_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=13358 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] vdd a_44208_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=29836 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=37725 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=14677 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=38581 pfet_03v3
x a_34340_24524# vdd a_34684_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=24448 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=25301 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_16.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=15973 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=10684 nfet_05v0
x a_6400_10702# a_6768_10699# a_6916_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=10699 nfet_05v0
x a_37600_47886# a_37968_47883# a_38116_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=47883 nfet_05v0
x a_46304_n2578# a_46672_n2581# a_46820_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=-2580 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=5853 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_14.I vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.I vdd s=32208,908 d=32208,908 l=100 w=366 x=-4928 y=62753 pfet_05v0
x a_37600_34606# a_37968_34603# a_38116_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=34603 nfet_05v0
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=29757 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=1397 pfet_03v3
x a_37132_8028# vss a_37600_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=8046 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=27957 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=12021 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_3.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=50501 nfet_05v0
x a_n308_21308# vdd a_160_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=21865 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_5.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=45189 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control BUS[9] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=1396 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=38581 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=6709 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=57173 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=25301 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=12021 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control PIN[15] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=19988 nfet_03v3
x a_n6080_18670# a_n5712_18667# a_n5564_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=18667 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=17333 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=19989 pfet_03v3
x a_45836_37244# vss a_46304_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=37262 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=4053 pfet_03v3
x a_12640_39918# a_13008_39915# a_13156_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=39915 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=-1258 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=17333 pfet_03v3
x a_8864_55854# a_9232_55851# a_9380_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=55851 nfet_05v0
x a_n6548_37244# vdd a_n6080_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=37801 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=51005 pfet_05v0
x a_18880_78# a_19396_620# a_19600_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=620 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control PIN[2] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=54516 nfet_03v3
x a_14636_50524# vss a_15104_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=50542 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=19989 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=53180 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=57173 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=-1258 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=16477 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=54517 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=33269 pfet_03v3
x a_676_27180# vss a_1020_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=26635 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control BUS[3] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=6708 nfet_03v3
x a_20876_39900# a_21712_40460# a_21860_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=40460 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=27957 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=1397 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=51861 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] vss a_19248_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=2731 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=43893 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=2716 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=30613 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=57173 pfet_03v3
x a_8396_18652# a_9380_19212# a_9624_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=18667 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=39900 nfet_05v0
x a_6916_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=37221 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=9365 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control BUS[4] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=41236 nfet_03v3
x a_24652_18652# a_25488_19212# a_25636_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=19212 pfet_05v0
x a_25636_35148# vdd a_25980_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=35072 pfet_05v0
x a_3140_48428# vdd a_3484_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=48352 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=31187 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control PIN[9] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=35924 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=46549 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control BUS[4] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=54516 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=7283 nfet_05v0
x a_43372_53180# a_44208_53740# a_44356_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=53740 pfet_05v0
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=29757 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=1397 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control PIN[20] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=6708 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=59052 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=51861 pfet_03v3
x a_34340_11244# vss a_34684_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=10699 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=41237 pfet_03v3
x a_33356_8028# vss a_33824_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=8046 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] vss a_31728_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=13355 nfet_05v0
x a_37132_34588# a_37968_35148# a_38116_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=35148 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=541 pfet_05v0
x a_31876_3276# vdd a_32220_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=3200 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control BUS[4] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=4052 nfet_03v3
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=19133 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] vss a_29565_23941# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=23941 nfet_05v0
x a_n6080_16014# a_n5564_16556# a_n5360_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=16556 pfet_05v0
x a_43840_55854# a_44356_56396# a_44560_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=56396 pfet_05v0
x a_37132_45212# a_38116_45772# a_38360_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=45227 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=3197 pfet_05v0
x a_49612_53180# vdd a_50080_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=53737 pfet_05v0
x a_43840_42574# a_44356_43116# a_44560_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=43116 pfet_05v0
x a_52076_8028# a_53060_8588# a_53304_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=8043 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=60 nfet_05v0
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=53661 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=9365 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control BUS[8] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=12020 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=34588 nfet_05v0
x a_7260_3156# a_7120_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=3200 pfet_05v0
x a_50596_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=11165 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=21308 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=4053 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=8028 nfet_05v0
x a_47164_45652# a_47064_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=45227 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=5372 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=45693 pfet_05v0
x a_3140_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=21285 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=32413 pfet_05v0
x a_8396_55836# a_9232_56396# a_9380_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=56396 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in vdd a_n5712_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=16556 pfet_05v0
x a_52544_21326# a_53060_21868# a_53264_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=21868 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control PIN[14] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=22644 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=21323 nfet_05v0
x a_8396_42556# a_9232_43116# a_9380_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=43116 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=33843 nfet_05v0
x a_21860_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=56317 pfet_05v0
x Enable a_42045_39877# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=39877 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=22645 pfet_03v3
x a_n5564_37804# vss a_n5220_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=37259 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=6709 pfet_03v3
x a_n3100_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=43037 pfet_05v0
x a_33356_21308# vdd a_33824_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=21865 pfet_05v0
x a_32220_29716# a_32080_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=29760 pfet_05v0
x a_6400_26638# a_6916_27180# a_7120_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=27180 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control PIN[24] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=-3915 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=-3914 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] vss a_29565_58469# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=58469 nfet_05v0
x a_n308_23964# a_676_24524# a_920_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=23979 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control PIN[12] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=27956 nfet_03v3
x a_45836_8028# a_46820_8588# a_47064_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=8043 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=22645 pfet_03v3
x a_30892_n2596# a_31876_n2036# a_32120_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=-2580 nfet_05v0
x a_37600_n2578# a_38116_n2036# a_38320_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=-2035 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=6709 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=19989 pfet_03v3
x a_15964_500# a_15824_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=544 pfet_05v0
x a_40924_11124# a_40824_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=10699 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=49205 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=6709 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=8028 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=35925 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=47123 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=22645 pfet_03v3
x a_27116_n2596# vdd a_27584_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=-2038 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control BUS[1] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=12020 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.D_in vss a_n5712_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=58507 nfet_05v0
x a_50080_42574# a_50448_42571# a_50596_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=42571 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=27957 pfet_03v3
x a_3140_21868# vss a_3484_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=21323 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control BUS[6] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=57172 nfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=24524 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=9333 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=12021 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control PIN[7] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=41236 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control BUS[1] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=38580 nfet_03v3
x a_21860_8588# vss a_22204_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=8043 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] vss a_528_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=53195 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=53195 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control BUS[1] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=25300 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=41237 pfet_03v3
x a_3484_16436# a_3344_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=16480 pfet_05v0
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=45693 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=19989 pfet_03v3
x a_49612_26620# a_50596_27180# a_50840_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=26635 nfet_05v0
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=32413 pfet_05v0
x a_50940_11124# a_50800_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=11168 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=54517 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=8509 pfet_05v0
x a_n3100_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=15973 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=1397 pfet_03v3
x a_44700_5812# a_44600_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=5387 nfet_05v0
x a_3140_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=-2618 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=25875 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=-1258 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=6709 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] vss a_44208_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=18667 nfet_05v0
x a_37132_21308# vss a_37600_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=21326 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=50524 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=30581 pfet_05v0
x Enable a_29565_18629# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=18629 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=54517 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=43893 pfet_03v3
x a_52076_60# vdd a_52544_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=617 pfet_05v0
x a_44356_37804# vdd a_44700_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=37728 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] vss a_13008_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=31947 nfet_05v0
x a_46304_50542# a_46820_51084# a_47024_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=51084 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=38549 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=30613 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=23964 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control PIN[22] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=1396 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=57173 pfet_03v3
x a_53060_53740# vss a_53404_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=53195 nfet_05v0
x a_34340_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=31909 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] vss a_42045_39877# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=39877 nfet_05v0
x a_n2756_29716# a_n2856_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=29291 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control PIN[23] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=-1259 nfet_03v3
x a_45836_10684# vdd a_46304_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=11241 pfet_05v0
x a_n2756_16436# a_n2856_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=16011 nfet_05v0
x a_40580_n2036# vdd a_40924_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=-2111 pfet_05v0
x a_37600_37262# a_38116_37804# a_38320_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=37804 pfet_05v0
x a_2156_53180# vss a_2624_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=53198 nfet_05v0
x a_12640_78# a_13008_75# a_13156_620# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=75 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=8043 nfet_05v0
x a_9724_37684# a_9584_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=37728 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=51005 pfet_05v0
x a_21344_55854# a_21860_56396# a_22064_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=56396 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control PIN[10] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=33268 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control BUS[7] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=-3915 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=6709 pfet_03v3
x a_14636_45212# a_15620_45772# a_15864_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=45227 nfet_05v0
x a_21344_42574# a_21860_43116# a_22064_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=43116 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=38581 pfet_03v3
x a_n4084_37244# vss a_n3616_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=37262 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=33269 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control BUS[8] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=1396 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=35925 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=24445 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=-1258 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=6709 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=22645 pfet_03v3
x a_38116_11244# vdd a_38460_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=11168 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=17333 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=56317 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=14677 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=38581 pfet_03v3
x a_20876_15996# vdd a_21344_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=16553 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=9365 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=-2595 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=4053 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=57173 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=51829 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=35925 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=-1258 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=27957 pfet_03v3
x a_n3100_8588# vss a_n2756_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=8043 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=14677 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=38581 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=35148 pfet_05v0
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=-2114 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=19989 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=43893 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=25301 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=8043 nfet_05v0
x a_8864_23982# a_9380_24524# a_9584_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=24524 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=57173 pfet_03v3
x a_5932_45212# vss a_6400_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=45230 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=30613 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=29757 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control BUS[3] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=22644 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=21868 pfet_05v0
x a_50596_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=58973 pfet_05v0
x a_46304_53198# a_46672_53195# a_46820_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=53195 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control BUS[10] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=41236 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=27957 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=54517 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=31947 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=57173 pfet_03v3
x a_3140_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=55813 nfet_05v0
x a_43372_5372# vss a_43840_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=5390 nfet_05v0
x a_15104_n2578# a_15620_n2036# a_15824_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=-2035 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=49205 pfet_03v3
x a_3484_8468# a_3384_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=8043 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=46549 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=9365 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] vdd a_19248_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=53740 pfet_05v0
x a_n5564_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=-2114 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] vss a_25488_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=21323 nfet_05v0
x a_9380_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=8509 pfet_05v0
x a_37600_18670# a_37968_18667# a_38116_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=18667 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=47883 nfet_05v0
x a_22204_45652# a_22064_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=45696 pfet_05v0
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=27101 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_9.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=34565 nfet_05v0
x a_22204_32372# a_22064_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=32416 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=34603 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=4053 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control BUS[4] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=6708 nfet_03v3
x a_21344_45230# a_21712_45227# a_21860_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=45227 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=1397 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=12021 pfet_03v3
x a_31876_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=21285 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=19133 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=49205 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in vss a_54525_29253# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=29253 nfet_05v0
x a_27116_58492# a_27952_59052# a_28100_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=59052 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=1397 pfet_03v3
x a_n3100_620# vdd a_n2756_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=544 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=6677 pfet_05v0
x a_5932_18652# a_6768_19212# a_6916_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=19212 pfet_05v0
x a_6916_35148# vdd a_7260_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=35072 pfet_05v0
x a_46820_5932# vss a_47164_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=5387 nfet_05v0
x a_18880_53198# a_19396_53740# a_19600_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=53740 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=27957 pfet_03v3
x a_25636_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=2693 nfet_05v0
x a_25636_56396# vss a_25980_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=55851 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=53661 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=12021 pfet_03v3
x a_39596_55836# vdd a_40064_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=56393 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control BUS[10] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=4052 nfet_03v3
x a_n3616_10702# a_n3248_10699# a_n3100_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=10699 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=18652 nfet_05v0
x a_39596_42556# vdd a_40064_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=43113 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=41237 pfet_03v3
x a_n5564_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=27101 pfet_05v0
x a_50596_3276# vss a_50940_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=2731 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=39915 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=35069 pfet_05v0
x a_8864_26638# a_9232_26635# a_9380_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=26635 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control BUS[9] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=51860 nfet_03v3
x a_43840_58510# a_44208_58507# a_44356_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=58507 nfet_05v0
x a_46820_48428# vss a_47164_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=47883 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=23964 nfet_05v0
x a_14636_21308# vss a_15104_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=21326 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=55836 nfet_05v0
x a_38460_29716# a_38360_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=29291 nfet_05v0
x a_46820_35148# vss a_47164_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=34603 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control PIN[24] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=-3915 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=41237 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=38581 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control BUS[8] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=33268 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=9365 pfet_03v3
x a_38460_16436# a_38360_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=16011 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=25301 pfet_03v3
x a_20876_10684# a_21712_11244# a_21860_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=11244 pfet_05v0
x a_50940_58932# a_50800_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=58976 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=22645 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=17333 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=-1258 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=14677 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=51861 pfet_03v3
x a_47164_29716# a_47024_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=29760 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=6709 pfet_03v3
x a_3140_8588# vdd a_3484_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=8512 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=43893 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=35925 pfet_03v3
x a_5932_31932# a_6916_32492# a_7160_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=31947 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=19133 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=33269 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=-1258 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control PIN[15] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=19988 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=30613 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=27957 pfet_03v3
x a_3140_19212# vdd a_3484_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=19136 pfet_05v0
x a_15104_37262# a_15620_37804# a_15824_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=37804 pfet_05v0
x a_12172_58492# vss a_12640_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=58510 nfet_05v0
x a_21860_40460# vss a_22204_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=39915 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=56317 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=46517 pfet_05v0
x a_43372_23964# a_44208_24524# a_44356_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=24524 pfet_05v0
x a_n3100_51084# vdd a_n2756_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=51008 pfet_05v0
x a_25636_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=43037 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control PIN[7] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=41236 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=22645 pfet_03v3
x a_n6548_50524# a_n5564_51084# a_n5320_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=50539 nfet_05v0
x a_43372_47868# a_44356_48428# a_44600_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=47883 nfet_05v0
x a_n308_n2596# a_676_n2036# a_920_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=-2580 nfet_05v0
x a_31876_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=-2618 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=5853 pfet_05v0
x a_n5220_8468# a_n5320_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=8043 nfet_05v0
x a_32220_56276# a_32120_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=55851 nfet_05v0
x a_43372_34588# a_44356_35148# a_44600_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=34603 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control PIN[2] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=54516 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=49205 pfet_03v3
x a_25980_37684# a_25880_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=37259 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control PIN[22] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=1396 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=1397 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=620 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] vss a_42045_5349# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=5349 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=4053 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=9365 pfet_03v3
x a_53404_48308# a_53304_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=47883 nfet_05v0
x a_34340_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=21789 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=1397 pfet_03v3
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=24445 pfet_05v0
x a_33824_78# a_34340_620# a_34544_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=620 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=49205 pfet_03v3
x a_53404_35028# a_53304_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=34603 nfet_05v0
x a_39596_29276# a_40580_29836# a_40824_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=29291 nfet_05v0
x a_38116_59052# vdd a_38460_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=58976 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] vss a_4605_8005# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=8005 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=12021 pfet_03v3
x a_12172_13340# vdd a_12640_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=13897 pfet_05v0
x a_39596_15996# a_40580_16556# a_40824_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=16011 nfet_05v0
x a_8396_60# a_9380_620# a_9624_75# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=75 nfet_05v0
x a_8396_n2596# vdd a_8864_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=-2038 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] vss a_n1635_5349# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=5349 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=16477 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control BUS[3] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=57172 nfet_03v3
x a_13500_3156# a_13400_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=2731 nfet_05v0
x a_30892_53180# a_31876_53740# a_32120_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=53195 nfet_05v0
x a_13156_48428# vdd a_13500_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=48352 pfet_05v0
x a_160_10702# a_528_10699# a_676_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=10699 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=37725 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] vss a_35805_47845# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=47845 nfet_05v0
x a_n3100_51084# vss a_n2756_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=50539 nfet_05v0
x a_15104_39918# a_15472_39915# a_15620_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=39915 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=19989 pfet_03v3
x a_25636_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=15973 nfet_05v0
x Enable a_17085_50501# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=50501 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] vss a_10845_37221# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=37221 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=9939 nfet_05v0
x a_34684_n2156# a_34544_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=-2111 pfet_05v0
x a_1020_37684# a_880_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=37728 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=541 pfet_05v0
x a_38116_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=13821 pfet_05v0
x a_21860_13900# vdd a_22204_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=13824 pfet_05v0
x a_2156_50524# a_2992_51084# a_3140_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=51084 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=41237 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=9365 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=19989 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=33269 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=1971 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=-1258 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=51861 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control BUS[6] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=38580 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=54517 pfet_03v3
x a_19740_48308# a_19640_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=47883 nfet_05v0
x a_50080_13358# a_50448_13355# a_50596_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=13355 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] vss a_23325_53157# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=53157 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=43893 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=37244 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control BUS[6] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=25300 nfet_03v3
x a_19740_35028# a_19640_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=34603 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=30613 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control PIN[22] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=1396 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=6709 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=18652 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=56396 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=50539 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=43116 pfet_05v0
x a_n6548_23964# vss a_n6080_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=23982 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] vss a_37968_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=10699 nfet_05v0
x a_n6548_10684# vss a_n6080_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=10702 nfet_05v0
x a_31876_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=55813 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=43893 pfet_03v3
x a_24652_39900# a_25488_40460# a_25636_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=40460 pfet_05v0
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=16477 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=19133 pfet_05v0
x a_3140_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=45693 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=30613 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control BUS[2] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=-3915 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control BUS[9] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=6708 nfet_03v3
x a_3140_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=32413 pfet_05v0
x a_45836_53180# a_46672_53740# a_46820_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=53740 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=51005 pfet_05v0
x a_38116_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=48349 pfet_05v0
x a_n308_2716# vdd a_160_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=3273 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=4053 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=34588 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=21308 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=-3914 pfet_03v3
x a_n5220_37684# a_n5320_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=37259 nfet_05v0
x a_19396_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=5853 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control BUS[8] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=54516 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=49205 pfet_03v3
x a_45836_42556# a_46820_43116# a_47064_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=42571 nfet_05v0
x a_27116_21308# a_27952_21868# a_28100_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=21868 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=54517 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=44467 nfet_05v0
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=40381 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=14677 pfet_03v3
x a_38116_32492# vss a_38460_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=31947 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_20.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=5349 nfet_05v0
x a_2156_15996# vdd a_2624_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=16553 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=19133 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=27180 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] vdd a_44208_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=59052 pfet_05v0
x a_n4084_55836# vdd a_n3616_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=56393 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=-1258 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=49205 pfet_03v3
x a_n4084_42556# vdd a_n3616_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=43113 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=27957 pfet_03v3
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=56317 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control BUS[4] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=46548 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=6709 pfet_03v3
x a_27116_10684# a_28100_11244# a_28344_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=10699 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=12021 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control BUS[5] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=12020 nfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] vss a_48285_37221# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=37221 nfet_05v0
x a_40580_11244# vss a_40924_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=10699 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=54517 pfet_03v3
x a_n2756_45652# a_n2896_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=45696 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=53661 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=43893 pfet_03v3
x a_38460_13780# a_38320_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=13824 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=57173 pfet_03v3
x a_n2756_32372# a_n2896_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=32416 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=30613 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] vss a_17085_50501# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=50501 nfet_05v0
x a_20876_47868# a_21860_48428# a_22104_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=47883 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=35069 pfet_05v0
x a_13500_16436# a_13360_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=16480 pfet_05v0
x a_n308_50524# vdd a_160_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=51081 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=49779 nfet_05v0
x a_20876_34588# a_21860_35148# a_22104_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=34603 nfet_05v0
x a_46820_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=21285 nfet_05v0
x a_53060_51084# swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=51005 pfet_05v0
x a_676_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=37 nfet_05v0
x a_30892_55836# vdd a_31360_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=56393 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=46549 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=39900 nfet_05v0
x a_34340_3276# vdd a_34684_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=3200 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=19989 pfet_03v3
x a_30892_42556# vdd a_31360_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=43113 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=-1258 pfet_03v3
x a_15620_3276# vss a_15964_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=2731 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=46549 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=6709 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] vss a_6768_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=21323 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=43893 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=3197 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=19989 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=33269 pfet_03v3
x a_33356_50524# a_34340_51084# a_34584_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=50539 nfet_05v0
x a_52076_34588# vdd a_52544_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=35145 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=30613 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=-1258 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control BUS[9] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=4052 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=1397 pfet_03v3
x a_n6548_2716# vss a_n6080_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=2734 nfet_05v0
x a_52544_42574# a_52912_42571# a_53060_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=42571 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=8509 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=43893 pfet_03v3
x a_5932_29276# vss a_6400_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=29294 nfet_05v0
x a_n6548_n2596# vdd a_n6080_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=-2038 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=-2595 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=14677 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=46549 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=33269 pfet_03v3
x a_5932_15996# vss a_6400_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=16014 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=57173 pfet_03v3
x a_44700_32372# a_44600_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=31947 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=30613 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] vss a_37968_75# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=75 nfet_05v0
x a_40580_56396# vdd a_40924_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=56320 pfet_05v0
x a_50596_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=29757 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_8.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=37221 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control PIN[12] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=27956 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=9365 pfet_03v3
x a_6916_56396# vss a_7260_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=55851 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=27957 pfet_03v3
x a_3140_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=39877 nfet_05v0
x a_33824_10702# a_34192_10699# a_34340_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=10699 nfet_05v0
x a_40924_48308# a_40784_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=48352 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=46549 pfet_03v3
x a_n3100_8588# vdd a_n2756_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=8512 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=39915 nfet_05v0
x Enable a_4605_2693# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=2693 nfet_05v0
x a_43372_8028# a_44208_8588# a_44356_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=8588 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=-684 nfet_05v0
x a_15620_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=13821 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=41811 nfet_05v0
x a_2624_31950# a_3140_32492# a_3344_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=32492 pfet_05v0
x a_53060_24524# swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=23941 nfet_05v0
x a_27116_58492# vss a_27584_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=58510 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=27957 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] vdd a_19248_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=24524 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=4053 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=18667 nfet_05v0
x a_12640_5390# a_13008_5387# a_13156_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=5387 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=51861 pfet_03v3
x Enable a_n1635_31909# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=31909 nfet_05v0
x a_25980_8468# a_25840_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=8512 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=54517 pfet_03v3
x a_14636_60# vss a_15104_78# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=78 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control PIN[24] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=-3915 nfet_03v3
x a_46820_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=-2618 nfet_05v0
x a_53404_50964# a_53264_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=51008 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control BUS[1] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=17332 nfet_03v3
x a_18412_34588# vdd a_18880_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=35145 pfet_05v0
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=3197 pfet_05v0
x a_13156_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=541 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=17333 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=54517 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control PIN[5] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=46548 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=39155 nfet_05v0
x a_18880_23982# a_19396_24524# a_19600_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=24524 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control PIN[18] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=12020 nfet_03v3
x a_40064_50542# a_40432_50539# a_40580_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=50539 nfet_05v0
x a_25636_27180# vss a_25980_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=26635 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=42571 nfet_05v0
x a_3140_40460# vss a_3484_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=39915 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=24445 pfet_05v0
x a_39596_26620# vdd a_40064_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=27177 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=1397 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=4053 pfet_03v3
x a_15620_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=48349 pfet_05v0
x a_53060_59052# swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=58469 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control BUS[9] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=22644 nfet_03v3
x a_27116_13340# vdd a_27584_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=13897 pfet_05v0
x a_46820_19212# vss a_47164_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=18667 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] vss a_528_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=58507 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=58507 nfet_05v0
x a_50596_37804# vdd a_50940_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=37728 pfet_05v0
x a_n6548_60# a_n5712_620# a_n5564_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=620 pfet_05v0
x a_52544_50542# a_53060_51084# a_53264_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=51084 pfet_05v0
x a_28100_48428# vdd a_28444_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=48352 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control BUS[4] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=-3915 nfet_03v3
x a_24652_23964# vss a_25120_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=23982 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=-3914 pfet_03v3
x a_24652_10684# vss a_25120_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=10702 nfet_05v0
x a_n4084_18652# a_n3248_19212# a_n3100_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=19212 pfet_05v0
x a_33356_50524# vdd a_33824_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=51081 pfet_05v0
x a_7260_37684# a_7160_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=37259 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=22645 pfet_03v3
x a_50940_3156# a_50840_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=2731 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=35925 pfet_03v3
x a_2624_21326# a_2992_21323# a_3140_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=21323 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=6709 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=19989 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control PIN[1] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=57172 nfet_03v3
x a_n308_53180# a_676_53740# a_920_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=53195 nfet_05v0
x a_37132_39900# vss a_37600_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=39918 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=14677 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=49205 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=-2114 pfet_05v0
x a_15964_13780# a_15824_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=13824 pfet_05v0
x a_19740_50964# a_19600_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=51008 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=-3914 pfet_03v3
x a_31876_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=45693 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control PIN[6] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=43892 nfet_03v3
x a_24652_37244# vdd a_25120_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=37801 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control PIN[10] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=33268 nfet_03v3
x a_31876_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=32413 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control PIN[18] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=12020 nfet_03v3
x a_49612_13340# a_50448_13900# a_50596_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=13900 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=19133 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control PIN[11] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=30612 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control PIN[20] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=6708 nfet_03v3
x a_38460_8468# a_38360_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=8043 nfet_05v0
x a_53060_59052# vss a_53404_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=58507 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=60 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=57173 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=27957 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=49205 pfet_03v3
x a_45836_29276# vdd a_46304_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=29833 pfet_05v0
x a_40064_8046# a_40580_8588# a_40784_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=8588 pfet_05v0
x a_43372_18652# a_44356_19212# a_44600_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=18667 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_21.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=2693 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=51861 pfet_03v3
x a_32220_27060# a_32120_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=26635 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control PIN[4] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=49204 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=27957 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_14.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=21285 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=54485 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=27101 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=21323 nfet_05v0
x a_46820_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=55813 nfet_05v0
x a_52076_55836# vss a_52544_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=55854 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] vdd a_44208_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=21868 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=41205 pfet_05v0
x a_53404_19092# a_53304_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=18667 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control BUS[8] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=6708 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=13821 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=54517 pfet_03v3
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=21789 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.ZN vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6.I vss s=23232,704 d=23232,704 l=120 w=264 x=-5396 y=59873 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=13900 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=55091 nfet_05v0
x a_49612_47868# a_50448_48428# a_50596_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=48428 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=33269 pfet_03v3
x a_43372_31932# vdd a_43840_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=32489 pfet_05v0
x a_13156_19212# vdd a_13500_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=19136 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=40381 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=3197 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] vss a_35805_18629# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=18629 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=53180 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=46549 pfet_03v3
x a_5932_39900# a_6768_40460# a_6916_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=40460 pfet_05v0
x a_50596_24524# vss a_50940_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=23979 nfet_05v0
x a_n6080_10702# a_n5712_10699# a_n5564_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=10699 nfet_05v0
x a_25120_45230# a_25488_45227# a_25636_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=45227 nfet_05v0
x Enable a_17085_34565# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=34565 nfet_05v0
x a_31876_53740# vdd a_32220_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=53664 pfet_05v0
x a_28100_21868# vss a_28444_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=21323 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=3197 pfet_05v0
x a_46304_58510# a_46672_58507# a_46820_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=58507 nfet_05v0
x a_12640_31950# a_13008_31947# a_13156_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=31947 nfet_05v0
x a_n308_18652# a_528_19212# a_676_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=19212 pfet_05v0
x a_2156_8028# vdd a_2624_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=8585 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=12021 pfet_03v3
x a_3140_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=5853 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=17333 pfet_03v3
x a_38116_8588# vdd a_38460_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=8512 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control BUS[5] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=9364 nfet_03v3
x a_53060_45772# vdd a_53404_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=45696 pfet_05v0
x a_28444_16436# a_28304_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=16480 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=48349 pfet_05v0
x a_53060_32492# vdd a_53404_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=32416 pfet_05v0
x a_2156_60# vdd a_2624_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=617 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control BUS[7] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=17332 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=51829 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_13.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=23941 nfet_05v0
x a_19396_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=-2114 pfet_05v0
x a_18412_55836# vss a_18880_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=55854 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=48428 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=22645 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=-1258 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=9365 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=17333 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=58492 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] vss a_25488_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=39915 nfet_05v0
x a_19740_19092# a_19640_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=18667 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=51861 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] vdd a_528_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=45772 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=-1290 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=45212 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control BUS[2] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=54516 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=33269 pfet_03v3
x a_39596_47868# vss a_40064_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=47886 nfet_05v0
x a_31876_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=39877 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=33237 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=31932 nfet_05v0
x a_27116_60# vdd a_27584_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=617 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=-1258 pfet_03v3
x Enable a_29565_5349# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=5349 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=9365 pfet_03v3
x a_8396_10684# a_9380_11244# a_9624_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=10699 nfet_05v0
x a_39596_34588# vss a_40064_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=34606 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=1397 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_23.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=-2618 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=6709 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=14677 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=51861 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control BUS[9] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=43892 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=40381 pfet_05v0
x a_24652_10684# a_25488_11244# a_25636_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=11244 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=37244 nfet_05v0
x a_3140_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=16477 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=17333 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=43893 pfet_03v3
x a_3140_40460# vdd a_3484_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=40384 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control BUS[9] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=30612 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=6709 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=46549 pfet_03v3
x a_31360_31950# a_31876_32492# a_32080_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=32492 pfet_05v0
x a_53060_3276# vss a_53404_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=2731 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=57173 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=35069 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=30613 pfet_03v3
x a_45836_23964# a_46672_24524# a_46820_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=24524 pfet_05v0
x a_13500_42996# a_13400_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=42571 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=23964 nfet_05v0
x a_24652_21308# a_25636_21868# a_25880_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=21323 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=27957 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=51861 pfet_03v3
x a_34684_56276# a_34544_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=56320 pfet_05v0
x a_19396_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=27101 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] vdd a_19248_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=5932 pfet_05v0
x a_40580_8588# vdd a_40924_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=8512 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=43893 pfet_03v3
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=21789 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=51084 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=46549 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=57173 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=30613 pfet_03v3
x a_n3100_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=3197 pfet_05v0
x a_53404_5812# a_53264_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=5856 pfet_05v0
x a_45836_13340# a_46820_13900# a_47064_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=13355 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_0.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=58469 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control BUS[7] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=49204 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=9365 pfet_03v3
x a_14636_39900# vss a_15104_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=39918 nfet_05v0
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=11165 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=45693 pfet_05v0
x a_53060_8588# swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=8005 nfet_05v0
x a_34684_21748# a_34584_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=21323 nfet_05v0
x a_19396_45772# vdd a_19740_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=45696 pfet_05v0
x a_40580_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=19133 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=32413 pfet_05v0
x a_19396_32492# vdd a_19740_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=32416 pfet_05v0
x a_n4084_26620# vdd a_n3616_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=27177 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control BUS[10] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=9364 nfet_03v3
x a_20876_29276# a_21712_29836# a_21860_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=29836 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=29291 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] vss a_17085_2693# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=2693 nfet_05v0
x a_12172_5372# a_13008_5932# a_13156_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=5932 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] vdd a_13008_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=56396 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=16011 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] vdd a_13008_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=43116 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=1397 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6.I vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.I vdd s=32208,908 d=32208,908 l=100 w=366 x=-4928 y=60377 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=49205 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=24445 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=14677 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] vss a_17085_34565# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=34565 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_16.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=15973 nfet_05v0
x a_9380_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=37 nfet_05v0
x a_20876_18652# a_21860_19212# a_22104_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=18667 nfet_05v0
x a_53060_35148# swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=35069 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=27957 pfet_03v3
x a_44700_35028# a_44560_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=35072 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=19133 pfet_05v0
x a_14636_53180# vdd a_15104_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=53737 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_3.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=50501 nfet_05v0
x a_30892_26620# vdd a_31360_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=27177 pfet_05v0
x a_50080_5390# a_50448_5387# a_50596_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=5387 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=57173 pfet_03v3
x a_32220_21748# a_32080_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=21792 pfet_05v0
x a_n5564_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=42533 nfet_05v0
x a_8396_58492# vss a_8864_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=58510 nfet_05v0
x a_3140_620# vdd a_3484_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=544 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=12021 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=17333 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=51005 pfet_05v0
x a_15620_29836# vss a_15964_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=29291 nfet_05v0
x a_9724_8468# a_9584_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=8512 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=14677 pfet_03v3
x a_21860_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=541 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=4053 pfet_03v3
x a_12172_8028# vss a_12640_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=8046 nfet_05v0
x a_15620_16556# vss a_15964_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=16011 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=53180 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control PIN[5] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=46548 nfet_03v3
x a_44356_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=29253 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=41237 pfet_03v3
x a_52544_13358# a_52912_13355# a_53060_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=13355 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=17333 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_1.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=55813 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=6709 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control PIN[20] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=6708 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=14677 pfet_03v3
x a_52076_n2596# vss a_52544_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=-2577 nfet_05v0
x a_40580_27180# vdd a_40924_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=27104 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=6709 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in vss a_n5712_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=50539 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control BUS[3] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=49204 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=54517 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=-1258 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=33269 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=27957 pfet_03v3
x a_6916_27180# vss a_7260_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=26635 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=1365 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=17333 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=51861 pfet_03v3
x a_40924_19092# a_40784_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=19136 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=25875 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] vdd a_25488_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=13900 pfet_05v0
x a_30892_58492# a_31876_59052# a_32120_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=58507 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=57173 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=40381 pfet_05v0
x a_8396_13340# vdd a_8864_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=13897 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=39900 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] vss a_n1635_50501# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=50501 nfet_05v0
x a_46820_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=45693 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=51861 pfet_03v3
x a_46820_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=32413 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=-3914 pfet_03v3
x a_9380_48428# vdd a_9724_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=48352 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=46549 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=38581 pfet_03v3
x a_12172_29276# a_13156_29836# a_13400_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=29291 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=25301 pfet_03v3
x a_33356_18652# a_34192_19212# a_34340_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=19212 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=18652 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control PIN[4] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=49204 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=-3914 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=4053 pfet_03v3
x a_12172_15996# a_13156_16556# a_13400_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=16011 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=49205 pfet_03v3
x a_24652_8028# a_25636_8588# a_25880_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=8043 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] vss a_44208_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=10699 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=4053 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=28531 nfet_05v0
x a_25120_13358# a_25636_13900# a_25840_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=13900 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=40381 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=35925 pfet_03v3
x a_22204_29716# a_22104_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=29291 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=-3914 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=8028 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=49205 pfet_03v3
x a_22204_16436# a_22104_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=16011 nfet_05v0
x a_18412_n2596# vss a_18880_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=-2577 nfet_05v0
x a_33356_2716# vdd a_33824_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=3273 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=13355 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control PIN[6] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=43892 nfet_03v3
x a_5932_37244# vdd a_6400_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=37801 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control PIN[10] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=33268 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] vdd a_25488_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=48428 pfet_05v0
x a_2156_45212# a_3140_45772# a_3384_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=45227 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=35925 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control PIN[11] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=30612 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control PIN[20] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=6708 nfet_03v3
x a_52076_42556# a_53060_43116# a_53304_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=42571 nfet_05v0
x a_n4084_2716# a_n3100_3276# a_n2856_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=2731 nfet_05v0
x a_28100_19212# vdd a_28444_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=19136 pfet_05v0
x a_n4084_45212# a_n3100_45772# a_n2856_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=45227 nfet_05v0
x a_19396_21868# vss a_19740_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=21323 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4420 y=61061 pfet_05v0
x a_25980_53620# a_25840_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=53664 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=19989 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control PIN[21] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=4052 nfet_03v3
x a_25120_47886# a_25636_48428# a_25840_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=48428 pfet_05v0
x a_9380_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=43037 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control BUS[10] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=33268 nfet_03v3
x Enable a_10845_53157# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=53157 nfet_05v0
x a_46820_53740# vdd a_47164_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=53664 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=9365 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=43893 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=1397 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control PIN[24] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=-3915 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=19957 pfet_05v0
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=58973 pfet_05v0
x a_21860_43116# vdd a_22204_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=43040 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=30613 pfet_03v3
x a_31876_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=16477 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=17333 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control BUS[5] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=17332 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control PIN[17] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=14676 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=9365 pfet_03v3
x a_n308_42556# vss a_160_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=42574 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=33269 pfet_03v3
x a_2624_n2578# a_3140_n2036# a_3344_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=-2035 pfet_05v0
x a_50596_n2036# vss a_50940_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=-2580 nfet_05v0
x a_44356_16556# vdd a_44700_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=16480 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=49205 pfet_03v3
x a_30892_47868# vss a_31360_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=47886 nfet_05v0
x a_18412_31932# a_19248_32492# a_19396_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=32492 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control PIN[12] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=27956 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=58492 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=21789 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control BUS[8] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=51860 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=45212 nfet_05v0
x a_30892_34588# vss a_31360_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=34606 nfet_05v0
x a_34340_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=10661 nfet_05v0
x a_6400_45230# a_6768_45227# a_6916_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=45227 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=22645 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=9365 pfet_03v3
x a_47164_3156# a_47024_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=3200 pfet_05v0
x a_46820_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=39877 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=25269 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=19133 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=44467 nfet_05v0
x a_52076_26620# vss a_52544_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=26638 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=-3914 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=41237 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=1397 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=-2595 nfet_05v0
x a_21860_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=29253 nfet_05v0
x a_9724_16436# a_9584_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=16480 pfet_05v0
x a_28444_42996# a_28344_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=42571 nfet_05v0
x a_37600_10702# a_37968_10699# a_38116_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=10699 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control PIN[2] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=54516 nfet_03v3
x a_676_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=-2114 pfet_05v0
x a_6400_53198# a_6916_53740# a_7120_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=53740 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=54517 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] vss a_6768_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=39915 nfet_05v0
x a_9380_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=15973 nfet_05v0
x a_13156_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=53157 nfet_05v0
x Enable a_35805_37221# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=37221 nfet_05v0
x Enable a_42045_2693# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=2693 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=41237 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=8509 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=11165 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in vss a_54525_21285# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=21285 nfet_05v0
x a_31360_47886# a_31728_47883# a_31876_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=47883 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=35925 pfet_03v3
x a_27116_50524# a_27952_51084# a_28100_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=51084 pfet_05v0
x a_31360_34606# a_31728_34603# a_31876_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=34603 nfet_05v0
x Enable a_23325_23941# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=23941 nfet_05v0
x a_40580_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=50501 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=-1258 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control PIN[5] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=46548 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=4053 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=6709 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=9365 pfet_03v3
x a_34340_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=45189 nfet_05v0
x a_5932_10684# a_6768_11244# a_6916_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=11244 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=30581 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=54517 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control BUS[1] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=51860 nfet_03v3
x a_31876_24524# vdd a_32220_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=24448 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=57173 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=33269 pfet_03v3
x a_6916_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=3197 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=10684 nfet_05v0
x Enable a_48285_53157# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=53157 nfet_05v0
x a_n6548_13340# vdd a_n6080_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=13897 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=51861 pfet_03v3
x a_38460_42996# a_38320_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=43040 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=31947 nfet_05v0
x a_676_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=27101 pfet_05v0
x a_43840_50542# a_44208_50539# a_44356_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=50539 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=46549 pfet_03v3
x a_49612_5372# a_50448_5932# a_50596_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=5932 pfet_05v0
x a_n6548_18652# a_n5712_19212# a_n5564_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=19212 pfet_05v0
x a_n5564_53740# vdd a_n5220_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=53664 pfet_05v0
x a_18412_26620# vss a_18880_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=26638 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=1397 pfet_03v3
x Enable a_4605_37# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=37 nfet_05v0
x a_2624_37262# a_3140_37804# a_3344_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=37804 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=29276 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=35893 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=22645 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] vdd a_528_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=16556 pfet_05v0
x a_n4084_39900# a_n3248_40460# a_n3100_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=40460 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=22613 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=52435 nfet_05v0
x Enable a_23325_58469# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=58469 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=33269 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control BUS[8] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=-3915 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=15996 nfet_05v0
x a_47164_21748# a_47024_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=21792 pfet_05v0
x a_n3616_31950# a_n3100_32492# a_n2896_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=32492 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=12021 pfet_03v3
x a_34340_45772# vss a_34684_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=45227 nfet_05v0
x a_38116_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=37221 nfet_05v0
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=541 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control PIN[16] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=17332 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=11165 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control BUS[9] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=14676 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=9365 pfet_03v3
x a_52076_13340# a_52912_13900# a_53060_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=13900 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=43037 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=38581 pfet_03v3
x a_3140_11244# vdd a_3484_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=11168 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=13821 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=50524 nfet_05v0
x a_12172_50524# vss a_12640_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=50542 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=33269 pfet_03v3
x a_21860_32492# vss a_22204_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=31947 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=25301 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control PIN[2] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=54516 nfet_03v3
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=8509 pfet_05v0
x a_13500_13780# a_13400_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=13355 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=40381 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control BUS[9] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=27956 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=22645 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=-1258 pfet_03v3
x a_25636_5932# vss a_25980_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=5387 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=27957 pfet_03v3
x a_34684_27060# a_34544_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=27104 pfet_05v0
x a_50596_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=31909 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=7283 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=14677 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=4053 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control PIN[1] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=57172 nfet_03v3
x a_33356_42556# vss a_33824_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=42574 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=6709 pfet_03v3
x a_n2756_56276# a_n2856_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=55851 nfet_05v0
x D_out vss a_54525_n2619# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=-2618 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=57173 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=16477 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] vdd a_50448_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=19212 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=27957 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=41237 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=4053 pfet_03v3
x a_676_48428# vdd a_1020_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=48352 pfet_05v0
x a_30892_34588# a_31728_35148# a_31876_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=35148 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=1397 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=57173 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control BUS[10] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=54516 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=51005 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=4053 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=54517 pfet_03v3
x a_52076_47868# a_52912_48428# a_53060_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=48428 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=41237 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=48349 pfet_05v0
x a_2624_39918# a_2992_39915# a_3140_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=39915 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=27957 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control PIN[16] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=17332 nfet_03v3
x a_31876_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=5349 nfet_05v0
x a_n308_58492# a_676_59052# a_920_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=58507 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=6677 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=60 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] vdd a_25488_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=3276 pfet_05v0
x a_37132_8028# vdd a_37600_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=8585 pfet_05v0
x a_50080_18670# a_50596_19212# a_50800_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=19212 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=54517 pfet_03v3
x a_13156_40460# vdd a_13500_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=40384 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_9.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=34565 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=17333 pfet_03v3
x a_6916_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=53661 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=21323 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control BUS[2] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=38580 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=4053 pfet_03v3
x a_40924_45652# a_40824_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=45227 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control BUS[2] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=25300 nfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=53661 pfet_05v0
x a_n5564_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=26597 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] vdd a_6768_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=13900 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] vss a_31728_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=2731 nfet_05v0
x a_15104_31950# a_15472_31947# a_15620_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=31947 nfet_05v0
x a_n5564_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=13317 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control PIN[21] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=4052 nfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=35069 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control PIN[19] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=9364 nfet_03v3
x a_n308_39900# a_528_40460# a_676_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=40460 pfet_05v0
x a_8396_8028# a_9380_8588# a_9624_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=8043 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=18652 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_7.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=39877 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=1397 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=39915 nfet_05v0
x a_27584_31950# a_28100_32492# a_28304_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=32492 pfet_05v0
x a_31360_n2578# a_31876_n2036# a_32080_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=-2035 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=35925 pfet_03v3
x a_3484_29716# a_3384_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=29291 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=38581 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=25301 pfet_03v3
x a_45836_8028# a_46672_8588# a_46820_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=8588 pfet_05v0
x a_3484_16436# a_3384_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=16011 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=10684 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control BUS[6] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=43892 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=17301 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=58973 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=51861 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] vdd a_6768_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=48428 pfet_05v0
x a_15964_42996# a_15824_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=43040 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control BUS[6] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=30612 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control PIN[21] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=4052 nfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] vss a_n1635_34565# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=34565 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=11165 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in vss a_54525_55813# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=55813 nfet_05v0
x a_15104_5390# a_15472_5387# a_15620_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=5387 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=8509 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=35925 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=22645 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=-1258 pfet_03v3
x a_46820_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=16477 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=54517 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=17333 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=19133 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=27957 pfet_03v3
x a_9380_19212# vdd a_9724_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=19136 pfet_05v0
x a_28100_40460# vss a_28444_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=39915 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=51861 pfet_03v3
x a_24652_n2596# vdd a_25120_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=-2038 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=57173 pfet_03v3
x a_45836_47868# vss a_46304_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=47886 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_22.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=37 nfet_05v0
x a_7260_5812# a_7160_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=5387 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=8509 pfet_05v0
x a_45836_34588# vss a_46304_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=34606 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=27957 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=41237 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=37244 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=19989 pfet_03v3
x a_15620_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=37221 nfet_05v0
x a_20876_37244# vss a_21344_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=37262 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=11165 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] vss a_4605_50501# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=50501 nfet_05v0
x a_40580_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=40381 pfet_05v0
x a_38460_500# a_38360_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=75 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=9365 pfet_03v3
x a_1020_16436# a_880_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=16480 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=57173 pfet_03v3
x a_38460_56276# a_38360_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=55851 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=50524 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] vdd a_44208_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=51084 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=54517 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=41237 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=4053 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control PIN[17] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=14676 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=19989 pfet_03v3
x a_37132_60# vss a_37600_78# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=78 nfet_05v0
x a_52076_13340# a_53060_13900# a_53304_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=13355 nfet_05v0
x a_27584_21326# a_27952_21323# a_28100_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=21323 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] vss a_4605_37# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=37 nfet_05v0
x a_6916_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=47845 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=54517 pfet_03v3
x a_28100_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=53157 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=49205 pfet_03v3
x a_18880_37262# a_19248_37259# a_19396_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=37259 nfet_05v0
x a_31876_620# vdd a_32220_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=544 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=58973 pfet_05v0
x a_25636_45772# vdd a_25980_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=45696 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] vss a_19248_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=29291 nfet_05v0
x a_24652_29276# a_25488_29836# a_25636_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=29836 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=6709 pfet_03v3
x a_3140_59052# vdd a_3484_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=58976 pfet_05v0
x a_25636_32492# vdd a_25980_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=32416 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] vss a_19248_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=16011 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=40381 pfet_05v0
x a_24652_39900# a_25636_40460# a_25880_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=39915 nfet_05v0
x a_31360_37262# a_31876_37804# a_32080_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=37804 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=31932 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_11.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=29253 nfet_05v0
x a_n5564_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=3197 pfet_05v0
x a_50596_53740# vss a_50940_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=53195 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=49205 pfet_03v3
x a_25980_24404# a_25840_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=24448 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=51005 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=4627 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=4053 pfet_03v3
x a_46820_24524# vdd a_47164_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=24448 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=2731 nfet_05v0
x a_9724_42996# a_9624_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=42571 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] vss a_31728_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=23979 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=14677 pfet_03v3
x a_n3100_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=8509 pfet_05v0
x a_34684_40340# a_34584_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=39915 nfet_05v0
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=29757 pfet_05v0
x a_n308_13340# vss a_160_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=13358 nfet_05v0
x Enable a_4605_23941# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=23941 nfet_05v0
x a_6916_5932# vdd a_7260_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=5856 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=29276 nfet_05v0
x a_18412_2716# a_19396_3276# a_19640_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=2731 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control BUS[8] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=22644 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=1397 pfet_03v3
x a_50596_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=21789 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=6709 pfet_03v3
x a_39596_55836# a_40580_56396# a_40824_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=55851 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=51861 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control PIN[6] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=43892 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=13900 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=17333 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=43893 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control PIN[11] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=30612 nfet_03v3
x a_40924_40340# a_40784_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=40384 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control BUS[4] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=12020 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=30613 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=2716 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=541 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=31947 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control BUS[4] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=38580 nfet_03v3
x a_27116_50524# vss a_27584_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=50542 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control BUS[4] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=25300 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=46549 pfet_03v3
x a_19396_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=42533 nfet_05v0
x a_14636_8028# vss a_15104_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=8046 nfet_05v0
x a_28444_13780# a_28344_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=13355 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=57173 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=53180 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=4053 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=15251 nfet_05v0
x a_6400_23982# a_6916_24524# a_7120_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=24524 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=10699 nfet_05v0
x a_33356_39900# a_34192_40460# a_34340_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=40460 pfet_05v0
x a_49612_23964# vss a_50080_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=23982 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=12021 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=19989 pfet_03v3
x a_n3616_45230# a_n3248_45227# a_n3100_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=45227 nfet_05v0
x a_49612_10684# vss a_50080_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=10702 nfet_05v0
x a_40580_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=34565 nfet_05v0
x a_31360_18670# a_31728_18667# a_31876_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=18667 nfet_05v0
x Enable a_4605_58469# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=58469 nfet_05v0
x a_43840_8046# a_44208_8043# a_44356_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=8043 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=38581 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=12021 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=25301 pfet_03v3
x a_37132_18652# a_37968_19212# a_38116_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=19212 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=57747 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=48428 pfet_05v0
x Enable a_54525_42533# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=42533 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=31187 nfet_05v0
x a_20876_58492# a_21712_59052# a_21860_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=59052 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control BUS[1] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=22644 nfet_03v3
x a_n3100_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=-2114 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control BUS[2] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=-3915 nfet_03v3
x a_3140_32492# vss a_3484_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=31947 nfet_05v0
x a_49612_37244# vdd a_50080_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=37801 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control BUS[6] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=54516 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=49205 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=22645 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=-1258 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=12021 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control PIN[6] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=43892 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control BUS[1] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=35924 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=4053 pfet_03v3
x a_46820_11244# vss a_47164_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=10699 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] vss a_528_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=50539 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=50539 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control PIN[11] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=30612 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=18652 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=58973 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=53661 pfet_05v0
x a_n5564_24524# vdd a_n5220_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=24448 pfet_05v0
x a_28100_40460# vdd a_28444_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=40384 pfet_05v0
x a_13156_37804# vss a_13500_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=37259 nfet_05v0
x a_3484_13780# a_3344_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=13824 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=57173 pfet_03v3
x a_7260_50964# a_7120_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=51008 pfet_05v0
x clk vss a_n837_61337# vss s=15576,412 d=4224,196 l=120 w=132 x=-956 y=61337 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=12021 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=36499 nfet_05v0
x a_n4084_10684# a_n3248_11244# a_n3100_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=11244 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=4021 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=23219 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=3197 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=4053 pfet_03v3
x a_18412_n2596# a_19248_n2036# a_19396_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=-2035 pfet_05v0
x a_37132_55836# vdd a_37600_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=56393 pfet_05v0
x a_37132_42556# vdd a_37600_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=43113 pfet_05v0
x a_n3100_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=27101 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=-1258 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=41237 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=34588 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control PIN[19] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=9364 nfet_03v3
x Enable a_n1635_10661# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=10661 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=21308 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=58973 pfet_05v0
x a_12172_21308# vss a_12640_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=21326 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=8588 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=45693 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=32413 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=11165 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=54517 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=53740 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=-1258 pfet_03v3
x a_53060_51084# vss a_53404_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=50539 nfet_05v0
x a_34340_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=56317 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control BUS[5] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=51860 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=51861 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=41237 pfet_03v3
x a_33356_13340# vss a_33824_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=13358 nfet_05v0
x a_n2756_27060# a_n2856_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=26635 nfet_05v0
x a_43372_10684# a_44356_11244# a_44600_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=10699 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control PIN[18] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=12020 nfet_03v3
x a_45836_21308# vdd a_46304_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=21865 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=33269 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=57173 pfet_03v3
x a_12172_47868# vdd a_12640_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=48425 pfet_05v0
x a_14636_5372# a_15472_5932# a_15620_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=5932 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control PIN[7] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=41236 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=55091 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control PIN[8] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=38580 nfet_03v3
x a_160_2734# a_676_3276# a_880_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=3276 pfet_05v0
x a_160_45230# a_528_45227# a_676_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=45227 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control PIN[13] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=25300 nfet_03v3
x a_676_19212# vdd a_1020_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=19136 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=40381 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=38581 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=35069 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=46549 pfet_03v3
x a_19396_40460# vss a_19740_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=39915 nfet_05v0
x a_50596_16556# vdd a_50940_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=16480 pfet_05v0
x a_n4084_47868# vss a_n3616_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=47886 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=25301 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=4053 pfet_03v3
x a_53404_11124# a_53304_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=10699 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=56396 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=43116 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=35925 pfet_03v3
x a_n4084_34588# vss a_n3616_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=34606 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=27957 pfet_03v3
x Enable a_n1635_45189# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=45189 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_13.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=23941 nfet_05v0
x a_52544_5390# a_52912_5387# a_53060_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=5387 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=35925 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=6709 pfet_03v3
x a_13156_11244# vdd a_13500_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=11168 pfet_05v0
x a_6916_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=24445 pfet_05v0
x a_37132_18652# vss a_37600_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=18670 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=54517 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=24445 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=35925 pfet_03v3
x a_5932_55836# vss a_6400_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=55854 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=17333 pfet_03v3
x a_18412_37244# a_19248_37804# a_19396_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=37804 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=54517 pfet_03v3
x a_n308_10684# a_528_11244# a_676_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=11244 pfet_05v0
x a_46304_50542# a_46672_50539# a_46820_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=50539 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=9365 pfet_03v3
x a_n3616_n2578# a_n3100_n2036# a_n2896_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=-2035 pfet_05v0
x a_5932_n2596# vdd a_6400_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=-2038 pfet_05v0
x a_n6548_58492# vss a_n6080_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=58510 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] vss a_37968_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=45227 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=33237 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control BUS[5] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=1396 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=54517 pfet_03v3
x a_n6548_39900# a_n5712_40460# a_n5564_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=40460 pfet_05v0
x a_43372_2716# vss a_43840_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=2734 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_0.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=58469 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=1397 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=19989 pfet_03v3
x a_2156_37244# vss a_2624_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=37262 nfet_05v0
x a_44356_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=3197 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=6709 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] vss a_25488_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=31947 nfet_05v0
x a_19740_11124# a_19640_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=10699 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=46549 pfet_03v3
x a_15620_35148# vdd a_15964_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=35072 pfet_05v0
x a_1020_42996# a_920_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=42571 nfet_05v0
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=37725 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=17333 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control PIN[16] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=17332 nfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_10.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=31909 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=22645 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=4053 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control BUS[6] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=14676 nfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=29757 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=1397 pfet_03v3
x a_32220_n2156# a_32080_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=-2111 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in vss a_54525_39877# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=39877 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=49173 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=19989 pfet_03v3
x a_49612_26620# a_50448_27180# a_50596_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=27180 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=49205 pfet_03v3
x a_5932_29276# a_6768_29836# a_6916_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=29836 pfet_05v0
x a_6916_45772# vdd a_7260_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=45696 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control PIN[3] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=51860 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control BUS[1] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=-1259 nfet_03v3
x a_6916_32492# vdd a_7260_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=32416 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=22645 pfet_03v3
x a_40580_620# vss a_40924_500# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=75 nfet_05v0
x a_33824_55854# a_34340_56396# a_34544_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=56396 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control PIN[1] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=57172 nfet_03v3
x a_27116_45212# a_28100_45772# a_28344_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=45227 nfet_05v0
x a_33824_42574# a_34340_43116# a_34544_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=43116 pfet_05v0
x a_n5564_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=37725 pfet_05v0
x a_6916_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=8509 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=19212 pfet_05v0
x a_39596_53180# vdd a_40064_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=53737 pfet_05v0
x a_40580_45772# vss a_40924_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=45227 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control BUS[7] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=41236 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=1397 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] vss a_31728_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=-2580 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=12021 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=53661 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control BUS[10] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=38580 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control PIN[6] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=43892 nfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] vss a_4605_34565# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=34565 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] vdd a_50448_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=40460 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control BUS[10] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=25300 nfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_16.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=15973 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=34588 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control PIN[11] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=30612 nfet_03v3
x a_40580_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=11165 pfet_05v0
x a_38460_27060# a_38360_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=26635 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=21308 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control BUS[10] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=1396 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=35925 pfet_03v3
x a_20876_21308# a_21712_21868# a_21860_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=21868 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=6709 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=27957 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=30581 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=27180 pfet_05v0
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=13821 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=41237 pfet_03v3
x a_6916_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=18629 nfet_05v0
x a_n3616_37262# a_n3100_37804# a_n2896_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=37804 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=29757 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=4053 pfet_03v3
x a_20876_10684# a_21860_11244# a_22104_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=10699 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=51005 pfet_05v0
x a_22204_29716# a_22064_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=29760 pfet_05v0
x a_50080_39918# a_50596_40460# a_50800_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=40460 pfet_05v0
x a_27584_5390# a_28100_5932# a_28304_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=5932 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=11165 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=15996 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=58973 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control PIN[3] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=51860 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=33269 pfet_03v3
x a_31876_3276# vss a_32220_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=2731 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=35069 pfet_05v0
x a_27584_n2578# a_28100_n2036# a_28304_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=-2035 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=49205 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=12021 pfet_03v3
x a_8396_50524# vss a_8864_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=50542 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=46549 pfet_03v3
x a_676_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=42533 nfet_05v0
x a_9724_13780# a_9624_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=13355 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=53661 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=45693 pfet_05v0
x a_32220_5812# a_32080_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=5856 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=38581 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=32413 pfet_05v0
x a_33824_45230# a_34192_45227# a_34340_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=45227 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=25301 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=12021 pfet_03v3
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=48349 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control BUS[3] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=4052 nfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=19133 pfet_05v0
x a_44356_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=21285 nfet_05v0
x a_14636_18652# vss a_15104_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=18670 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=-3340 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control PIN[24] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=-3915 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=6709 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=39900 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=38581 pfet_03v3
x a_39596_8028# vdd a_40064_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=8585 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] vdd a_37968_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=32492 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control BUS[8] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=17332 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control BUS[3] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=41236 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=25301 pfet_03v3
x a_25636_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=-2114 pfet_05v0
x a_39596_26620# a_40580_27180# a_40824_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=26635 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=22645 pfet_03v3
x a_9380_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=2693 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control PIN[17] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=14676 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=9365 pfet_03v3
x a_160_13358# a_676_13900# a_880_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=13900 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=14677 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=53661 pfet_05v0
x a_40924_11124# a_40784_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=11168 pfet_05v0
x a_13156_59052# vdd a_13500_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=58976 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control BUS[3] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=54516 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=39915 nfet_05v0
x a_30892_50524# a_31876_51084# a_32120_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=50539 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=-1258 pfet_03v3
x a_13156_8588# vdd a_13500_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=8512 pfet_05v0
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=43037 pfet_05v0
x a_19396_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=26597 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=31932 nfet_05v0
x a_27116_21308# vss a_27584_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=21326 nfet_05v0
x a_19396_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=13317 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=17333 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=40381 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control BUS[9] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=57172 nfet_03v3
x a_9380_40460# vdd a_9724_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=40384 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=33269 pfet_03v3
x a_25636_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=8005 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=57173 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=51005 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] vss a_10845_47845# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=47845 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=-1258 pfet_03v3
x a_5932_n2596# vss a_6400_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=-2577 nfet_05v0
x a_33356_10684# a_34192_11244# a_34340_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=11244 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=10684 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control PIN[7] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=41236 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control BUS[7] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=43892 nfet_03v3
x a_44356_21868# vss a_44700_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=21323 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=51861 pfet_03v3
x a_n3100_48428# vdd a_n2756_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=48352 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=41237 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control PIN[8] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=38580 nfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=541 pfet_05v0
x a_n6548_47868# a_n5564_48428# a_n5320_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=47883 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control BUS[7] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=30612 nfet_03v3
x a_25636_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=27101 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=43893 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control PIN[13] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=25300 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=5853 pfet_05v0
x a_27116_47868# vdd a_27584_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=48425 pfet_05v0
x a_n6548_34588# a_n5564_35148# a_n5320_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=34603 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=30613 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=20563 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=57173 pfet_03v3
x Enable a_54525_26597# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=26597 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=6709 pfet_03v3
x Enable a_54525_13317# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=13317 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=-1258 pfet_03v3
x a_13156_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=13821 pfet_05v0
x a_160_47886# a_676_48428# a_880_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=48428 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=41237 pfet_03v3
x a_27584_37262# a_28100_37804# a_28304_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=37804 pfet_05v0
x a_24652_58492# vss a_25120_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=58510 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=45693 pfet_05v0
x a_50080_23982# a_50448_23979# a_50596_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=23979 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=47868 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control BUS[6] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=35924 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=32413 pfet_05v0
x a_52076_5372# a_52912_5932# a_53060_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=5932 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control PIN[18] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=12020 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=43893 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control BUS[1] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=19988 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=57173 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=30613 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control PIN[17] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=14676 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=49205 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=29757 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=24445 pfet_05v0
x a_44356_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=-2618 nfet_05v0
x a_21344_2734# a_21712_2731# a_21860_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=2731 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=56396 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control PIN[24] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=-3915 nfet_03v3
x a_28100_11244# vdd a_28444_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=11168 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=46549 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=43116 pfet_05v0
x a_9724_5812# a_9624_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=5387 nfet_05v0
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=13821 pfet_05v0
x a_37132_26620# vdd a_37600_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=27177 pfet_05v0
x a_n3100_48428# vss a_n2756_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=47883 nfet_05v0
x a_n3100_35148# vss a_n2756_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=34603 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=1397 pfet_03v3
x a_13156_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=48349 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=11989 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=3276 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=12021 pfet_03v3
x a_24652_13340# vdd a_25120_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=13897 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=29757 pfet_05v0
x a_n3616_5390# a_n3100_5932# a_n2896_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=5932 pfet_05v0
x a_40580_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=58973 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=16477 pfet_05v0
x a_43372_53180# vss a_43840_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=53198 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=1397 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control BUS[10] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=-3915 nfet_03v3
x a_50940_21748# a_50840_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=21323 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=38581 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=24524 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=9365 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.I vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-4500 y=62249 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] vss a_50448_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=37259 nfet_05v0
x a_n4084_53180# vdd a_n3616_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=53737 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=5853 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=41237 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control BUS[5] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=22644 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=22645 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=2731 nfet_05v0
x a_12172_2716# vdd a_12640_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=3273 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=17333 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=55851 nfet_05v0
x a_34340_51084# vdd a_34684_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=51008 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] vss a_48285_47845# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=47845 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_6.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=42533 nfet_05v0
x a_37600_2734# a_37968_2731# a_38116_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=2731 nfet_05v0
x a_27584_39918# a_27952_39915# a_28100_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=39915 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=1397 pfet_03v3
x a_2624_8046# a_3140_8588# a_3344_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=8588 pfet_05v0
x a_12172_18652# vdd a_12640_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=19209 pfet_05v0
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=56317 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] vdd a_25488_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=27180 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=54517 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] vss a_23325_37221# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=37221 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=-1258 pfet_03v3
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=48349 pfet_05v0
x a_13500_13780# a_13360_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=13824 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=17333 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=47883 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=620 pfet_05v0
x a_47164_n2156# a_47024_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=-2111 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=11165 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=58973 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=34603 nfet_05v0
x a_n5564_5932# vss a_n5220_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=5387 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=19989 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=33269 pfet_03v3
x a_21860_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=21285 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control BUS[5] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=4052 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=57173 pfet_03v3
x a_30892_53180# vdd a_31360_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=53737 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control PIN[5] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=46548 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=-1258 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=3276 pfet_05v0
x a_n5564_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=8509 pfet_05v0
x a_50596_59052# vss a_50940_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=58507 nfet_05v0
x a_n6080_45230# a_n5712_45227# a_n5564_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=45227 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control PIN[6] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=43892 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=13900 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=19989 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=51861 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] vss a_6768_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=31947 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control PIN[11] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=30612 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=46549 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=43893 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=30613 pfet_03v3
x a_18412_29276# a_19396_29836# a_19640_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=29291 nfet_05v0
x a_5932_60# a_6768_620# a_6916_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=620 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=57173 pfet_03v3
x a_15620_56396# vss a_15964_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=55851 nfet_05v0
x a_52076_45212# vdd a_52544_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=45769 pfet_05v0
x a_25120_26638# a_25636_27180# a_25840_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=27180 pfet_05v0
x a_31876_29836# vss a_32220_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=29291 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=-3914 pfet_03v3
x a_18412_15996# a_19396_16556# a_19640_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=16011 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=4053 pfet_03v3
x a_31876_16556# vss a_32220_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=16011 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=18652 nfet_05v0
x a_20876_2716# a_21712_3276# a_21860_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=3276 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=3197 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=19989 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=1397 pfet_03v3
x a_44356_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=55813 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=46549 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=43893 pfet_03v3
x a_37132_39900# a_37968_40460# a_38116_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=40460 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=30613 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=28531 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=43037 pfet_05v0
x a_5932_26620# vss a_6400_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=26638 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=49205 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_4.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=47845 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=-684 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=6709 pfet_03v3
x a_8396_5372# vss a_8864_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=5390 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=60 nfet_05v0
x a_40924_58932# a_40784_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=58976 pfet_05v0
x a_8396_45212# a_9380_45772# a_9624_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=45227 nfet_05v0
x a_24652_58492# a_25488_59052# a_25636_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=59052 pfet_05v0
x a_n2756_29716# a_n2896_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=29760 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=49205 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=4053 pfet_03v3
x a_n6548_10684# a_n5712_11244# a_n5564_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=11244 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=48428 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=19133 pfet_05v0
x a_12172_45212# a_13008_45772# a_13156_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=45772 pfet_05v0
x a_1020_13780# a_920_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=13355 nfet_05v0
x a_12172_55836# a_13156_56396# a_13400_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=55851 nfet_05v0
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=56317 pfet_05v0
x a_37132_2716# a_37968_3276# a_38116_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=3276 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] vss a_31728_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=53195 nfet_05v0
x a_n5564_43116# vss a_n5220_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=42571 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control BUS[1] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=27956 nfet_03v3
x a_18412_45212# vdd a_18880_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=45769 pfet_05v0
x a_12640_34606# a_13156_35148# a_13360_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=35148 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=1397 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control BUS[6] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=-1259 nfet_03v3
x a_n6080_55854# a_n5564_56396# a_n5360_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=56396 pfet_05v0
x a_21860_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=-2618 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] vss a_29565_50501# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=50501 nfet_05v0
x a_33356_47868# a_34340_48428# a_34584_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=47883 nfet_05v0
x a_40064_45230# a_40580_45772# a_40784_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=45772 pfet_05v0
x a_n6080_42574# a_n5564_43116# a_n5360_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=43116 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=27957 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=19957 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=49779 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control PIN[14] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=22644 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=17333 pfet_03v3
x a_22204_56276# a_22104_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=55851 nfet_05v0
x a_33356_34588# a_34340_35148# a_34584_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=34603 nfet_05v0
x a_19740_3156# a_19600_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=3200 pfet_05v0
x a_15964_37684# a_15864_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=37259 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control PIN[18] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=12020 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=49205 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=24445 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=-684 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=17333 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] vdd a_50448_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=11244 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control PIN[17] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=14676 nfet_03v3
x a_8864_2734# a_9232_2731# a_9380_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=2731 nfet_05v0
x a_28100_59052# vdd a_28444_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=58976 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in vdd a_n5712_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=56396 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=19989 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in vdd a_n5712_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=43116 pfet_05v0
x a_676_40460# vdd a_1020_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=40384 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=-1258 pfet_03v3
x a_n4084_29276# a_n3248_29836# a_n3100_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=29836 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=12021 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=-3914 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=43893 pfet_03v3
x a_9380_37804# vss a_9724_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=37259 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=8509 pfet_05v0
x a_32220_56276# a_32080_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=56320 pfet_05v0
x a_2624_31950# a_2992_31947# a_3140_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=31947 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=30613 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=35069 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control PIN[2] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=54516 nfet_03v3
x a_n308_50524# a_676_51084# a_920_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=50539 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=49205 pfet_03v3
x a_50080_10702# a_50596_11244# a_50800_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=11244 pfet_05v0
x a_12172_39900# vss a_12640_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=39918 nfet_05v0
x a_22204_3156# a_22064_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=3200 pfet_05v0
x a_53404_48308# a_53264_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=48352 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=46549 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=29757 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control PIN[14] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=22644 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=49205 pfet_03v3
x Enable a_29565_23941# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=23941 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=-1258 pfet_03v3
x a_28100_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=13821 pfet_05v0
x a_676_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=26597 nfet_05v0
x a_8396_21308# vss a_8864_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=21326 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control PIN[22] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=1396 nfet_03v3
x a_40064_47886# a_40432_47883# a_40580_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=47883 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control BUS[2] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=43892 nfet_03v3
x a_676_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=13317 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=54517 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=43861 pfet_05v0
x a_40064_34606# a_40432_34603# a_40580_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=34603 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control BUS[2] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=30612 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=8028 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=24445 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=541 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=16477 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=33269 pfet_03v3
x a_50596_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=10661 nfet_05v0
x a_49612_n2596# vdd a_50080_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=-2038 pfet_05v0
x a_30892_5372# a_31876_5932# a_32120_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=5387 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=10684 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=58973 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=37725 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=31947 nfet_05v0
x Enable a_4605_8005# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=8005 nfet_05v0
x a_3484_42996# a_3344_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=43040 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=51829 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=46549 pfet_03v3
x a_8396_47868# vdd a_8864_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=48425 pfet_05v0
x a_33824_2734# a_34340_3276# a_34544_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=3276 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] vdd a_31728_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=5932 pfet_05v0
x a_21860_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=55813 nfet_05v0
x a_50080_n2578# a_50448_n2581# a_50596_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=-2580 nfet_05v0
x a_n1225_61293# NO_ClkGen_0.clk vss vss s=23232,704 d=15576,412 l=120 w=264 x=-1224 y=61337 nfet_05v0
x a_n3100_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=42533 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=24445 pfet_05v0
x a_52076_26620# a_52912_27180# a_53060_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=27180 pfet_05v0
x a_6400_5390# a_6768_5387# a_6916_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=5387 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=13821 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=52435 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] vss a_44208_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=45227 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=33269 pfet_03v3
x a_19740_8468# a_19640_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=8043 nfet_05v0
x Enable a_29565_58469# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=58469 nfet_05v0
x a_28100_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=48349 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=15996 nfet_05v0
x a_8396_2716# a_9232_3276# a_9380_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=3276 pfet_05v0
x a_19740_48308# a_19600_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=48352 pfet_05v0
x a_9724_500# a_9584_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=544 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=11165 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=35069 pfet_05v0
x a_9380_11244# vdd a_9724_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=11168 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=50524 nfet_05v0
x a_50596_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=45189 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=33269 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control BUS[6] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=-3915 nfet_03v3
x a_46304_8046# a_46672_8043# a_46820_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=8043 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=9365 pfet_03v3
x Enable a_17085_31909# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=31909 nfet_05v0
x a_28100_32492# vss a_28444_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=31947 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] vss a_10845_18629# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=18629 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control PIN[16] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=17332 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=40460 pfet_05v0
x a_n308_29276# a_528_29836# a_676_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=29836 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control BUS[7] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=14676 nfet_03v3
x a_45836_50524# vdd a_46304_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=51081 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=22645 pfet_03v3
x a_n3100_19212# vdd a_n2756_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=19136 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=27957 pfet_03v3
x a_46820_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=3197 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=14677 pfet_03v3
x a_n6548_18652# a_n5564_19212# a_n5320_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=18667 nfet_05v0
x a_2156_5372# vdd a_2624_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=5929 pfet_05v0
x a_27116_18652# vdd a_27584_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=19209 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control BUS[7] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=27956 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control BUS[5] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=6708 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=1397 pfet_03v3
x a_28444_13780# a_28304_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=13824 pfet_05v0
x a_5932_13340# vdd a_6400_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=13897 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=16477 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control BUS[6] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=19988 nfet_03v3
x a_44356_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=45693 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=27957 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=6709 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=48349 pfet_05v0
x a_44356_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=8509 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=55836 nfet_05v0
x a_44356_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=32413 pfet_05v0
x a_22204_8468# a_22104_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=8043 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=57173 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=51005 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=13821 pfet_05v0
x a_20876_55836# vdd a_21344_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=56393 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=51861 pfet_03v3
x a_20876_42556# vdd a_21344_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=43113 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=41237 pfet_03v3
x a_39596_34588# a_40432_35148# a_40580_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=35148 pfet_05v0
x a_24652_21308# a_25488_21868# a_25636_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=21868 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=6709 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=47868 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=27957 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] vdd a_6768_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=27180 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control PIN[4] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=49204 nfet_03v3
x a_24652_31932# a_25636_32492# a_25880_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=31947 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=3197 pfet_05v0
x a_43372_15996# vdd a_43840_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=16553 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=17333 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=54517 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=41237 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control BUS[5] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=33268 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_14.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=21285 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=46549 pfet_03v3
x a_19396_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=37725 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=-3946 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in vdd a_n5712_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=8588 pfet_05v0
x a_n3100_19212# vss a_n2756_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=18667 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] vdd a_37968_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=-2035 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=56317 pfet_05v0
x a_45836_23964# a_46820_24524# a_47064_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=23979 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_19.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=8005 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=54517 pfet_03v3
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=21789 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=6709 pfet_03v3
x a_34684_32372# a_34584_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=31947 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=-3914 pfet_03v3
x a_40580_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=29757 pfet_05v0
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=541 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=40381 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control BUS[10] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=6708 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=48349 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control PIN[6] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=43892 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control PIN[11] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=30612 nfet_03v3
x a_53060_29836# vdd a_53404_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=29760 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_12.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=26597 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=26635 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_22.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=37 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=4053 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] vss a_48285_18629# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=18629 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_17.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=13317 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=43893 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=3197 pfet_05v0
x a_37600_45230# a_37968_45227# a_38116_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=45227 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=30613 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=5932 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] vss a_17085_31909# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=31909 nfet_05v0
x a_n308_31932# vdd a_160_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=32489 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=18667 nfet_05v0
x a_44700_45652# a_44560_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=45696 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=29757 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=17333 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=17301 pfet_05v0
x a_44700_32372# a_44560_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=32416 pfet_05v0
x a_5932_58492# a_6768_59052# a_6916_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=59052 pfet_05v0
x a_n5220_35028# a_n5360_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=35072 pfet_05v0
x a_34684_5812# a_34544_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=5856 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=54517 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=22645 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control PIN[17] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=14676 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=58492 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=27957 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=17333 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=19133 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control BUS[4] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=43892 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=3197 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=45212 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control BUS[4] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=30612 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control BUS[7] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=9364 nfet_03v3
x a_15620_27180# vss a_15964_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=26635 nfet_05v0
x a_31360_10702# a_31728_10699# a_31876_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=10699 nfet_05v0
x a_n6548_47868# vdd a_n6080_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=48425 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=50524 nfet_05v0
x a_44356_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=39877 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=27957 pfet_03v3
x a_52544_23982# a_52912_23979# a_53060_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=23979 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_23.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=-2618 nfet_05v0
x a_37132_10684# a_37968_11244# a_38116_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=11244 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=14677 pfet_03v3
x a_676_37804# vss a_1020_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=37259 nfet_05v0
x a_20876_50524# a_21712_51084# a_21860_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=51084 pfet_05v0
x a_43840_31950# a_44356_32492# a_44560_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=32492 pfet_05v0
x a_19396_29836# vdd a_19740_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=29760 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=57173 pfet_03v3
x a_40580_37804# vdd a_40924_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=37728 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_15.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=18629 nfet_05v0
x a_25980_42996# a_25880_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=42571 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] vdd a_37968_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=37804 pfet_05v0
x a_37132_21308# a_38116_21868# a_38360_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=21323 nfet_05v0
x a_3484_56276# a_3384_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=55851 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=27957 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=41237 pfet_03v3
x a_47164_56276# a_47024_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=56320 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=10684 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control BUS[9] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=49204 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=54517 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control PIN[5] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=46548 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=49205 pfet_03v3
x a_27116_39900# vss a_27584_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=39918 nfet_05v0
x a_47164_21748# a_47064_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=21323 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=58973 pfet_05v0
x a_12172_15996# a_13008_16556# a_13156_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=16556 pfet_05v0
x a_53060_19212# swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=19133 pfet_05v0
x a_9380_59052# vdd a_9724_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=58976 pfet_05v0
x a_8396_31932# a_9232_32492# a_9380_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=32492 pfet_05v0
x a_21860_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=45693 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=35925 pfet_03v3
x a_33356_29276# a_34192_29836# a_34340_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=29836 pfet_05v0
x a_14636_37244# vdd a_15104_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=37801 pfet_05v0
x a_12172_26620# a_13156_27180# a_13400_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=26635 nfet_05v0
x a_44356_40460# vss a_44700_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=39915 nfet_05v0
x a_21860_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=32413 pfet_05v0
x a_20876_60# vdd a_21344_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=617 pfet_05v0
x a_n5564_13900# vss a_n5220_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=13355 nfet_05v0
x Enable a_42045_15973# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=15973 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=49205 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=9365 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=12021 pfet_03v3
x a_37600_8046# a_38116_8588# a_38320_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=8588 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] vss a_29565_34565# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=34565 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control PIN[22] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=1396 nfet_03v3
x a_47164_5812# a_47064_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=5387 nfet_05v0
x a_40064_16014# a_40580_16556# a_40784_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=16556 pfet_05v0
x a_33356_18652# a_34340_19212# a_34584_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=18667 nfet_05v0
x a_22204_27060# a_22104_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=26635 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=38581 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=23979 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=9365 pfet_03v3
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=3197 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] vss a_17085_8005# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=8005 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=27180 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=25301 pfet_03v3
x a_5932_5372# a_6768_5932# a_6916_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=5932 pfet_05v0
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=51005 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in vss a_n5712_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=47883 nfet_05v0
x a_12172_39900# vdd a_12640_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=40457 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in vss a_n5712_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=34603 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=43037 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=17333 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control PIN[10] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=33268 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] vss a_19248_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=55851 nfet_05v0
x a_676_11244# vdd a_1020_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=11168 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=44467 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=33269 pfet_03v3
x a_19396_32492# vss a_19740_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=31947 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=-1258 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_20.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=5349 nfet_05v0
x a_33356_31932# vdd a_33824_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=32489 pfet_05v0
x a_40924_500# a_40824_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=75 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=17333 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_1.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=55813 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=14677 pfet_03v3
x a_32220_27060# a_32080_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=27104 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=43893 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=46549 pfet_03v3
x a_25636_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=42533 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=30613 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=9365 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=6709 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control BUS[5] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=27956 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=27957 pfet_03v3
x a_21860_53740# vdd a_22204_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=53664 pfet_05v0
x a_38116_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=53661 pfet_05v0
x a_50940_40340# a_50840_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=39915 nfet_05v0
x a_53404_19092# a_53264_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=19136 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=46549 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=6709 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=43893 pfet_03v3
x a_n5220_42996# a_n5320_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=42571 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=30613 pfet_03v3
x a_44356_13900# vdd a_44700_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=13824 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control BUS[2] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=14676 nfet_03v3
x a_50080_53198# a_50448_53195# a_50596_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=53195 nfet_05v0
x a_40064_18670# a_40432_18667# a_40580_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=18667 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=55836 nfet_05v0
x a_46820_5932# vdd a_47164_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=5856 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=14645 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=35148 pfet_05v0
x a_9380_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=-2114 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control BUS[3] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=-3915 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=58492 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=1397 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=3197 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=6709 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control BUS[4] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=51860 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control PIN[16] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=17332 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=45212 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] vss a_42045_15973# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=15973 nfet_05v0
x a_n6548_50524# vss a_n6080_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=50542 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=29757 pfet_05v0
x a_14636_45212# a_15472_45772# a_15620_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=45772 pfet_05v0
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=43037 pfet_05v0
x a_49612_37244# a_50596_37804# a_50840_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=37259 nfet_05v0
x a_21860_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=39877 nfet_05v0
x a_37600_13358# a_38116_13900# a_38320_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=13900 pfet_05v0
x a_8396_18652# vdd a_8864_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=19209 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=40381 pfet_05v0
x a_n3100_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=26597 nfet_05v0
x a_9724_13780# a_9584_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=13824 pfet_05v0
x a_n3100_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=13317 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_11.I swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6436 y=61667 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=41811 nfet_05v0
x a_21344_31950# a_21860_32492# a_22064_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=32492 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=12021 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=51861 pfet_03v3
x Enable a_35805_47845# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=47845 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=36499 nfet_05v0
x a_676_8588# vss a_1020_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=8043 nfet_05v0
x a_14636_21308# a_15620_21868# a_15864_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=21323 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=9365 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=23219 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=21789 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=45693 pfet_05v0
x Enable a_10845_37221# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=37221 nfet_05v0
x a_9380_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=27101 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control BUS[10] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=17332 nfet_03v3
x a_2156_55836# vdd a_2624_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=56393 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=51861 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=32413 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=41237 pfet_03v3
x a_19740_19092# a_19600_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=19136 pfet_05v0
x a_2156_42556# vdd a_2624_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=43113 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=34588 nfet_05v0
x a_5932_21308# a_6768_21868# a_6916_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=21868 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=8509 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=6709 pfet_03v3
x a_n2756_500# a_n2896_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=544 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=21308 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] vss a_48285_5349# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=5349 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control PIN[4] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=49204 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=11244 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=54517 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=17333 pfet_03v3
x a_38460_53620# a_38320_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=53664 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=51861 pfet_03v3
x a_676_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=37725 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=-3914 pfet_03v3
x a_45836_n2596# a_46820_n2036# a_47064_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=-2580 nfet_05v0
x a_37600_47886# a_38116_48428# a_38320_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=48428 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=43893 pfet_03v3
x a_n6548_29276# a_n5712_29836# a_n5564_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=29836 pfet_05v0
x a_13500_42996# a_13360_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=43040 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=30613 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=-1258 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=4053 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_22.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=37 nfet_05v0
x a_44356_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=16477 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=51861 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=-3914 pfet_03v3
x Enable a_23325_2693# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=2693 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=38581 pfet_03v3
x a_6916_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=541 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=46549 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=35069 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=28531 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6.I vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.I vss s=23232,704 d=23232,704 l=120 w=264 x=-4948 y=59873 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=25301 pfet_03v3
x a_20876_26620# vdd a_21344_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=27177 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=22645 pfet_03v3
x a_38116_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=47845 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control PIN[12] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=27956 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=12021 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=21789 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] vss a_31728_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=58507 nfet_05v0
x a_22204_21748# a_22064_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=21792 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=49205 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_18.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=10661 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=46549 pfet_03v3
x a_13156_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=37221 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=6709 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=35925 pfet_03v3
x a_21344_21326# a_21712_21323# a_21860_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=21323 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=38581 pfet_03v3
x a_13500_24404# a_13400_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=23979 nfet_05v0
x a_n6080_78# a_n5712_75# a_n5564_620# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=75 nfet_05v0
x a_18412_60# vss a_18880_78# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=78 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=25301 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] vss a_13008_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=29291 nfet_05v0
x a_34684_37684# a_34544_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=37728 pfet_05v0
x a_8864_34606# a_9380_35148# a_9584_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=35148 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=41237 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] vss a_13008_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=16011 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control BUS[3] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=33268 nfet_03v3
x a_34340_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=29253 nfet_05v0
x a_2156_60# vss a_2624_78# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=78 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=4627 nfet_05v0
x a_50596_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=56317 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control PIN[2] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=54516 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control PIN[3] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=51860 nfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=620 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] vdd a_50448_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=29836 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=54517 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=17333 pfet_03v3
x Enable a_48285_37221# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=37221 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=-2114 pfet_05v0
x a_676_59052# vdd a_1020_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=58976 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=11165 pfet_05v0
x a_15620_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=53661 pfet_05v0
x a_43840_47886# a_44208_47883# a_44356_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=47883 nfet_05v0
x a_52544_n2578# a_52912_n2581# a_53060_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=-2580 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control PIN[17] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=14676 nfet_03v3
x a_43840_34606# a_44208_34603# a_44356_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=34603 nfet_05v0
x a_53060_51084# swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=50501 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=6677 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=19957 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=54517 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=31932 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=14677 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_5.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=45189 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=45227 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control PIN[12] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=27956 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=1397 pfet_03v3
x a_49612_58492# vss a_50080_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=58510 nfet_05v0
x a_7260_42996# a_7160_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=42571 nfet_05v0
x a_50080_29294# a_50596_29836# a_50800_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=29836 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=541 pfet_05v0
x Enable a_42045_8005# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=8005 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=27957 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control BUS[1] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=57172 nfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=31947 nfet_05v0
x a_37132_5372# vdd a_37600_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=5929 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=17333 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_10.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=31909 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control BUS[2] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=35924 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=9365 pfet_03v3
x a_15964_3156# a_15864_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=2731 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=57173 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=49173 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=27101 pfet_05v0
x a_33356_5372# a_34340_5932# a_34584_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=5387 nfet_05v0
x a_15104_13358# a_15620_13900# a_15824_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=13900 pfet_05v0
x a_8396_39900# vss a_8864_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=39918 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=29276 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control BUS[4] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=14676 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=17333 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=51005 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=45693 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=35893 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control PIN[20] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=6708 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=32413 pfet_05v0
x a_n3100_40460# vdd a_n2756_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=40384 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=22613 pfet_05v0
x a_8864_37262# a_9232_37259# a_9380_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=37259 nfet_05v0
x a_n6548_18652# vdd a_n6080_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=19209 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=34588 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=29291 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=12021 pfet_03v3
x a_46820_45772# vss a_47164_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=45227 nfet_05v0
x a_27116_39900# vdd a_27584_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=40457 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=21308 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=16011 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=-3914 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control PIN[21] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=4052 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control PIN[6] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=43892 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=38581 pfet_03v3
x a_49612_13340# vdd a_50080_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=13897 pfet_05v0
x a_n4084_58492# a_n3248_59052# a_n3100_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=59052 pfet_05v0
x a_24652_50524# vss a_25120_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=50542 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control PIN[11] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=30612 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=-2580 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=6677 pfet_05v0
x a_18412_8028# vdd a_18880_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=8585 pfet_05v0
x a_25980_13780# a_25880_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=13355 nfet_05v0
x a_3484_27060# a_3384_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=26635 nfet_05v0
x a_30892_18652# a_31728_19212# a_31876_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=19212 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=35925 pfet_03v3
x a_47164_27060# a_47024_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=27104 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=38581 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=27925 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=46549 pfet_03v3
x a_15964_53620# a_15824_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=53664 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=41237 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=21789 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] vss a_13008_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=2731 nfet_05v0
x a_15104_47886# a_15620_48428# a_15824_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=48428 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] vss a_n1635_31909# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=31909 nfet_05v0
x a_49612_53180# a_50448_53740# a_50596_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=53740 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=29757 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=27957 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] vdd a_31728_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=45772 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=19989 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=-1258 pfet_03v3
x a_21860_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=16477 pfet_05v0
x a_43372_34588# a_44208_35148# a_44356_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=35148 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=13821 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] vss a_35805_23941# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=23941 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=54517 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=51861 pfet_03v3
x a_43372_45212# a_44356_45772# a_44600_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=45227 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=47868 nfet_05v0
x a_46820_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=8509 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=19133 pfet_05v0
x a_15620_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=47845 nfet_05v0
x a_20876_47868# vss a_21344_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=47886 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=21789 pfet_05v0
x a_20876_34588# vss a_21344_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=34606 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=1397 pfet_03v3
x a_20876_8028# vdd a_21344_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=8585 pfet_05v0
x a_1020_13780# a_880_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=13824 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=6709 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=54517 pfet_03v3
x a_53404_45652# a_53304_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=45227 nfet_05v0
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=35069 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=53661 pfet_05v0
x a_160_26638# a_676_27180# a_880_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=27180 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=53740 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=43893 pfet_03v3
x a_27584_31950# a_27952_31947# a_28100_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=31947 nfet_05v0
x a_52076_23964# a_53060_24524# a_53304_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=23979 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control PIN[24] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=-3915 nfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in vss a_n5712_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=18667 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=30613 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=13340 nfet_05v0
x a_5932_29276# a_6916_29836# a_7160_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=29291 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] vss a_19248_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=26635 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=32492 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=4053 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=9365 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=48349 pfet_05v0
x a_5932_15996# a_6916_16556# a_7160_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=16011 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] vss a_35805_58469# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=58469 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_7.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=39877 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=-684 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=8509 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=5932 pfet_05v0
x a_50596_51084# vss a_50940_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=50539 nfet_05v0
x a_25636_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=26597 nfet_05v0
x a_43840_n2578# a_44356_n2036# a_44560_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=-2035 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=12021 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=14677 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=51861 pfet_03v3
x a_25636_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=13317 nfet_05v0
x a_n308_58492# a_528_59052# a_676_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=59052 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=40381 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=57173 pfet_03v3
x a_30892_60# a_31876_620# a_32120_75# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=75 nfet_05v0
x a_21860_24524# vdd a_22204_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=24448 pfet_05v0
x a_38116_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=24445 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=10684 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control BUS[8] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=43892 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=51861 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=38581 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=5387 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=58973 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control BUS[7] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=57172 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=43893 pfet_03v3
x a_28444_42996# a_28304_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=43040 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control BUS[8] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=30612 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=25301 pfet_03v3
x a_n5220_13780# a_n5320_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=13355 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=14677 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=30613 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=57173 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_3.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=50501 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=20563 nfet_05v0
x a_19740_45652# a_19640_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=45227 nfet_05v0
x a_8396_n2596# a_9232_n2036# a_9380_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=-2035 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=41237 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=-1258 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=38581 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=27957 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control BUS[2] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=-1259 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=8509 pfet_05v0
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=45693 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=29276 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=25301 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control BUS[4] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=22644 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=9365 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=43893 pfet_03v3
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=32413 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control BUS[6] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=49204 nfet_03v3
x a_n6548_21308# vss a_n6080_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=21326 nfet_05v0
x a_14636_15996# a_15472_16556# a_15620_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=16556 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=57173 pfet_03v3
x a_24652_50524# a_25488_51084# a_25636_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=51084 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=30613 pfet_03v3
x a_n2756_21748# a_n2896_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=21792 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=41237 pfet_03v3
x a_3140_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=43037 pfet_05v0
x a_13156_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=37 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=4053 pfet_03v3
x a_28100_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=37221 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control BUS[4] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=35924 nfet_03v3
x a_n5564_8588# vdd a_n5220_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=8512 pfet_05v0
x a_25636_29836# vdd a_25980_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=29760 pfet_05v0
x a_28444_24404# a_28344_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=23979 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=11165 pfet_05v0
x a_53060_40460# swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=40381 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=25875 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=54517 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=50524 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=22645 pfet_03v3
x Enable a_35805_18629# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=18629 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=8509 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control PIN[18] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=12020 nfet_03v3
x a_45836_53180# a_46820_53740# a_47064_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=53195 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in vss a_54525_2693# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=2693 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=16477 pfet_05v0
x a_40580_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=31909 nfet_05v0
x a_2156_26620# vdd a_2624_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=27177 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=22645 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=35925 pfet_03v3
x a_28444_8468# a_28304_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=8512 pfet_05v0
x a_37132_29276# a_37968_29836# a_38116_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=29836 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=11989 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=12021 pfet_03v3
x a_13500_n2156# a_13400_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=-2580 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=9365 pfet_03v3
x a_52076_10684# vdd a_52544_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=11241 pfet_05v0
x a_37132_39900# a_38116_40460# a_38360_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=39915 nfet_05v0
x a_43840_37262# a_44356_37804# a_44560_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=37804 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control PIN[3] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=51860 nfet_03v3
x a_n3100_620# vss a_n2756_500# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=75 nfet_05v0
x a_38460_24404# a_38320_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=24448 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=22645 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=12021 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=51005 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=41237 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=17333 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=14677 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_6.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=42533 nfet_05v0
x a_20876_45212# a_21860_45772# a_22104_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=45227 nfet_05v0
x a_21860_620# vss a_22204_500# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=75 nfet_05v0
x a_47164_40340# a_47064_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=39915 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=54517 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=22645 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=-1258 pfet_03v3
x a_3140_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=15973 nfet_05v0
x a_n4084_21308# a_n3248_21868# a_n3100_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=21868 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=17333 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=9365 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=14677 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=27180 pfet_05v0
x a_8396_37244# a_9232_37804# a_9380_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=37804 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=57173 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=-1258 pfet_03v3
x a_38116_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=18629 nfet_05v0
x a_37132_53180# vdd a_37600_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=53737 pfet_05v0
x a_n3100_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=37725 pfet_05v0
x a_43840_5390# a_44356_5932# a_44560_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=5932 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=41237 pfet_03v3
x a_53404_3156# a_53304_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=2731 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=19989 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=51861 pfet_03v3
x a_n3100_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=2693 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=43893 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control PIN[20] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=6708 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=57173 pfet_03v3
x a_53404_40340# a_53264_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=40384 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=30613 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=21789 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=-1258 pfet_03v3
x a_52544_53198# a_52912_53195# a_53060_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=53195 nfet_05v0
x a_38116_29836# vss a_38460_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=29291 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] vss a_528_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=2731 nfet_05v0
x a_18412_10684# vdd a_18880_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=11241 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=41237 pfet_03v3
x a_38116_16556# vss a_38460_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=16011 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=43893 pfet_03v3
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=8509 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control PIN[14] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=22644 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=57173 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=30613 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=15251 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control PIN[4] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=49204 nfet_03v3
x a_21344_n2578# a_21860_n2036# a_22064_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=-2035 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=49205 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] vdd a_25488_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=53740 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] vss a_44208_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=8043 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=52435 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control PIN[9] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=35924 nfet_03v3
x a_53060_35148# swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=34565 nfet_05v0
x a_15620_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=24445 pfet_05v0
x a_43840_18670# a_44208_18667# a_44356_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=18667 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] vss a_528_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=47883 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=47883 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=15996 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=35925 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] vdd a_19248_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=35148 pfet_05v0
x a_8396_39900# vdd a_8864_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=40457 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] vss a_528_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=34603 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=34603 nfet_05v0
x a_50596_13900# vdd a_50940_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=13824 pfet_05v0
x a_7260_48308# a_7120_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=48352 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=58492 nfet_05v0
x a_33356_58492# a_34192_59052# a_34340_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=59052 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=45212 nfet_05v0
x a_7260_13780# a_7160_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=13355 nfet_05v0
x a_18412_55836# a_19396_56396# a_19640_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=55851 nfet_05v0
x a_25120_53198# a_25636_53740# a_25840_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=53740 pfet_05v0
x a_14636_n2596# vdd a_15104_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=-2038 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control BUS[2] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=19988 nfet_03v3
x a_31876_56396# vss a_32220_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=55851 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=38581 pfet_03v3
x a_19740_40340# a_19600_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=40384 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=18652 nfet_05v0
x a_18880_34606# a_19396_35148# a_19600_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=35148 pfet_05v0
x a_12172_18652# vss a_12640_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=18670 nfet_05v0
x a_25636_37804# vss a_25980_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=37259 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=1397 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] vss a_37968_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=8043 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=53195 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=35069 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=16477 pfet_05v0
x a_46304_45230# a_46820_45772# a_47024_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=45772 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=27957 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=12021 pfet_03v3
x a_50080_58510# a_50448_58507# a_50596_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=58507 nfet_05v0
x a_53060_48428# vss a_53404_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=47883 nfet_05v0
x a_44700_29716# a_44600_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=29291 nfet_05v0
x a_n308_21308# a_528_21868# a_676_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=21868 pfet_05v0
x a_n3100_11244# vdd a_n2756_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=11168 pfet_05v0
x a_53060_35148# vss a_53404_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=34603 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control BUS[4] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=-1259 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control BUS[9] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=33268 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=5372 nfet_05v0
x a_n6548_10684# a_n5564_11244# a_n5320_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=10699 nfet_05v0
x a_44700_16436# a_44600_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=16011 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=38581 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=6709 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=8509 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control PIN[4] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=49204 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=25301 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=17333 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control PIN[8] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=38580 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control PIN[17] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=14676 nfet_03v3
x a_2156_47868# vss a_2624_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=47886 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=58973 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control PIN[13] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=25300 nfet_03v3
x a_24652_21308# vss a_25120_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=21326 nfet_05v0
x a_15620_45772# vdd a_15964_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=45696 pfet_05v0
x a_2156_34588# vss a_2624_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=34606 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=19989 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=33269 pfet_03v3
x a_12640_2734# a_13156_3276# a_13360_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=3276 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=4053 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=19133 pfet_05v0
x a_15620_32492# vdd a_15964_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=32416 pfet_05v0
x a_52076_31932# vss a_52544_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=31950 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=30581 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=-1258 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control PIN[12] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=27956 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=27957 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=46549 pfet_03v3
x a_14636_39900# a_15620_40460# a_15864_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=39915 nfet_05v0
x a_21344_37262# a_21860_37804# a_22064_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=37804 pfet_05v0
x a_52076_n2596# a_53060_n2036# a_53304_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=-2580 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control PIN[19] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=9364 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=12021 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in vss a_n5712_75# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=75 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=9365 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=43893 pfet_03v3
x a_15964_24404# a_15824_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=24448 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=3197 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control BUS[5] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=57172 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=46517 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=30613 pfet_03v3
x Enable a_n1635_29253# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=29253 nfet_05v0
x a_53404_500# a_53264_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=544 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=57173 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=-1258 pfet_03v3
x a_24652_47868# vdd a_25120_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=48425 pfet_05v0
x a_49612_23964# a_50448_24524# a_50596_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=24524 pfet_05v0
x a_31876_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=43037 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control PIN[7] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=41236 nfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] vdd a_31728_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=16556 pfet_05v0
x a_44356_43116# vdd a_44700_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=43040 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=29836 pfet_05v0
x a_n3100_11244# vss a_n2756_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=10699 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control PIN[2] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=54516 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control PIN[3] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=51860 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=22645 pfet_03v3
x a_25120_21326# a_25488_21323# a_25636_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=21323 nfet_05v0
x Enable a_17085_10661# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=10661 nfet_05v0
x a_32220_37684# a_32120_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=37259 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=5387 nfet_05v0
x a_15620_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=18629 nfet_05v0
x a_46304_47886# a_46672_47883# a_46820_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=47883 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control BUS[10] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=35924 nfet_03v3
x a_46304_34606# a_46672_34603# a_46820_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=34603 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] vss a_4605_31909# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=31909 nfet_05v0
x a_40580_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=21789 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=17301 pfet_05v0
x a_53060_21868# vdd a_53404_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=21792 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=51861 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=24445 pfet_05v0
x a_9724_42996# a_9584_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=43040 pfet_05v0
x a_18412_31932# vss a_18880_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=31950 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=24524 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=14677 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=5853 pfet_05v0
x a_9380_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=42533 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control BUS[2] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=43892 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control BUS[2] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=30612 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=10699 nfet_05v0
x a_21344_39918# a_21712_39915# a_21860_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=39915 nfet_05v0
x a_39596_23964# vss a_40064_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=23982 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=21789 pfet_05v0
x a_31876_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=15973 nfet_05v0
x Enable a_23325_50501# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=50501 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=9365 pfet_03v3
x a_39596_10684# vss a_40064_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=10702 nfet_05v0
x a_5932_50524# a_6768_51084# a_6916_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=51084 pfet_05v0
x Enable a_17085_45189# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=45189 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=13340 nfet_05v0
x a_28444_n2156# a_28344_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=-2580 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=5853 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=22645 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control PIN[23] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=-1259 nfet_03v3
x a_31876_51084# vdd a_32220_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=51008 pfet_05v0
x a_6916_29836# vdd a_7260_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=29760 pfet_05v0
x a_9724_24404# a_9624_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=23979 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=11165 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control BUS[7] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=1396 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=12021 pfet_03v3
x a_n6548_39900# vdd a_n6080_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=40457 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control BUS[7] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=38580 nfet_03v3
x a_39596_37244# vdd a_40064_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=37801 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=35925 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control BUS[8] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=14676 nfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=29757 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=22645 pfet_03v3
x a_n6548_58492# a_n5712_59052# a_n5564_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=59052 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control BUS[7] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=25300 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=14677 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_9.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=34565 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=33269 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=-3914 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] vdd a_528_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=56396 pfet_05v0
x a_19396_21868# vdd a_19740_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=21792 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=18652 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] vdd a_528_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=43116 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control BUS[8] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=27956 nfet_03v3
x a_39596_5372# vdd a_40064_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=5929 pfet_05v0
x a_30892_39900# a_31728_40460# a_31876_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=40460 pfet_05v0
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=16477 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=6709 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=9939 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=42556 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] vdd a_13008_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=32492 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control PIN[1] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=57172 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=38581 pfet_03v3
x a_39596_60# a_40432_620# a_40580_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=620 pfet_05v0
x a_52076_53180# a_52912_53740# a_53060_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=53740 pfet_05v0
x a_21860_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=3197 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control BUS[9] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=41236 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=25301 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=53661 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] vss a_17085_10661# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=10661 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control BUS[4] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=19988 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=41237 pfet_03v3
x a_45836_34588# a_46672_35148# a_46820_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=35148 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=27957 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=60 nfet_05v0
x a_13500_53620# a_13400_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=53195 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=34588 nfet_05v0
x a_49612_60# vdd a_50080_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=617 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=7283 nfet_05v0
x a_53060_11244# swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=11165 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=21308 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control BUS[9] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=54516 nfet_03v3
x a_33356_21308# a_34192_21868# a_34340_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=21868 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=17333 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=54517 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=41237 pfet_03v3
x a_44356_32492# vss a_44700_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=31947 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=19133 pfet_05v0
x a_n3100_59052# vdd a_n2756_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=58976 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=1397 pfet_03v3
x a_6916_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=2693 nfet_05v0
x a_25636_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=37725 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] vdd a_50448_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=59052 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control PIN[9] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=35924 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=-3946 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=19989 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=40381 pfet_05v0
x a_12640_29294# a_13008_29291# a_13156_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=29291 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control PIN[4] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=49204 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=43037 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control BUS[7] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=4052 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=4053 pfet_03v3
x a_27116_8028# a_28100_8588# a_28344_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=8043 nfet_05v0
x a_33356_10684# a_34340_11244# a_34584_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=10699 nfet_05v0
x a_12640_16014# a_13008_16011# a_13156_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=16011 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=54517 pfet_03v3
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=-2114 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=-2035 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=1397 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=3197 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=49173 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control PIN[14] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=22644 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=8028 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=35069 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=9365 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control PIN[1] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=57172 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] vss a_17085_45189# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=45189 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_12.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=26597 nfet_05v0
x a_40580_16556# vdd a_40924_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=16480 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control BUS[3] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=38580 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=54517 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=43893 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control BUS[3] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=25300 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_17.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=13317 nfet_05v0
x a_50080_58510# a_50596_59052# a_50800_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=59052 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.I vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-6272 y=62753 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=57173 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=30613 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] vdd a_6768_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=53740 pfet_05v0
x a_30892_47868# a_31876_48428# a_32120_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=47883 nfet_05v0
x a_n6548_2716# a_n5564_3276# a_n5320_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=2731 nfet_05v0
x a_30892_34588# a_31876_35148# a_32120_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=34603 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control BUS[10] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=-1259 nfet_03v3
x a_n5564_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=53157 nfet_05v0
x a_27116_18652# vss a_27584_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=18670 nfet_05v0
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=27101 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=-3340 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control PIN[18] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=12020 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control PIN[24] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=-3915 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=4053 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=1397 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control PIN[8] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=38580 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=22645 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=17333 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control PIN[13] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=25300 nfet_03v3
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=5853 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=58492 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=38581 pfet_03v3
x a_53404_11124# a_53264_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=11168 pfet_05v0
x a_50940_32372# a_50840_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=31947 nfet_05v0
x a_25980_5812# a_25880_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=5387 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=45212 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=25301 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=6709 pfet_03v3
x a_2156_45212# a_2992_45772# a_3140_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=45772 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=27957 pfet_03v3
x a_40064_10702# a_40432_10699# a_40580_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=10699 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=14677 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=38581 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=25301 pfet_03v3
x a_6916_37804# vss a_7260_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=37259 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=4053 pfet_03v3
x a_9380_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=8005 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] vss a_23325_47845# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=47845 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=57141 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=36499 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=27957 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] vdd a_25488_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=24524 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control PIN[15] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=19988 nfet_03v3
x a_2156_21308# a_3140_21868# a_3384_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=21323 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=23219 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=21789 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=19989 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=18667 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] vss a_528_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=18667 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=37804 pfet_05v0
x a_18880_42574# a_19248_42571# a_19396_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=42571 nfet_05v0
x a_22204_n2156# a_22064_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=-2111 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=57173 pfet_03v3
x a_46820_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=43037 pfet_05v0
x a_7260_19092# a_7120_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=19136 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=54517 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=29276 nfet_05v0
x a_19740_500# a_19640_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=75 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=58973 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=33269 pfet_03v3
x a_n4084_21308# a_n3100_21868# a_n2856_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=21323 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=1397 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control BUS[7] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=49204 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=39155 nfet_05v0
x a_18412_26620# a_19396_27180# a_19640_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=26635 nfet_05v0
x a_25120_23982# a_25636_24524# a_25840_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=24524 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=49205 pfet_03v3
x a_31876_27180# vss a_32220_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=26635 nfet_05v0
x a_3484_500# a_3384_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=75 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=2731 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=46549 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=-3914 pfet_03v3
x a_19740_11124# a_19600_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=11168 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=12021 pfet_03v3
x a_18880_2734# a_19248_2731# a_19396_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=2731 nfet_05v0
x a_1020_42996# a_880_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=43040 pfet_05v0
x a_5932_47868# vdd a_6400_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=48425 pfet_05v0
x a_46304_16014# a_46820_16556# a_47024_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=16556 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control PIN[7] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=41236 nfet_03v3
x a_43372_37244# vss a_43840_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=37262 nfet_05v0
x a_53060_19212# vss a_53404_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=18667 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=46549 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=12021 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=49205 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=38581 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=541 pfet_05v0
x a_25636_5932# vdd a_25980_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=5856 pfet_05v0
x a_52076_53180# a_53060_53740# a_53304_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=53195 nfet_05v0
x a_34340_48428# vdd a_34684_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=48352 pfet_05v0
x a_n4084_37244# vdd a_n3616_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=37801 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=25301 pfet_03v3
x a_8396_2716# vss a_8864_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=2734 nfet_05v0
x a_n6548_39900# vss a_n6080_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=39918 nfet_05v0
x a_30892_23964# vss a_31360_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=23982 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_20.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=5349 nfet_05v0
x a_30892_10684# vss a_31360_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=10702 nfet_05v0
x a_n6548_21308# a_n5712_21868# a_n5564_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=21868 pfet_05v0
x a_6400_21326# a_6768_21323# a_6916_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=21323 nfet_05v0
x a_38116_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=5349 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=29757 pfet_05v0
x a_49612_8028# vss a_50080_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=8046 nfet_05v0
x a_53060_59052# swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=58973 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control PIN[23] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=-1259 nfet_03v3
x a_46820_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=15973 nfet_05v0
x a_1020_24404# a_920_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=23979 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=-2114 pfet_05v0
x a_24652_5372# vss a_25120_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=5390 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=20563 nfet_05v0
x a_25980_50964# a_25840_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=51008 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=-1258 pfet_03v3
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=3197 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=9365 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=17333 pfet_03v3
x a_46820_51084# vdd a_47164_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=51008 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control PIN[6] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=43892 nfet_03v3
x a_30892_37244# vdd a_31360_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=37801 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=14677 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=51861 pfet_03v3
x a_45836_58492# a_46820_59052# a_47064_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=58507 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] vss a_31728_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=50539 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=43893 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=41237 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control PIN[11] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=30612 nfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=541 pfet_05v0
x a_24652_18652# vdd a_25120_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=19209 pfet_05v0
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=56317 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=30613 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=6677 pfet_05v0
x a_n308_53180# vss a_160_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=53198 nfet_05v0
x a_19396_5932# vdd a_19740_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=5856 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=27957 pfet_03v3
x a_52076_29276# vdd a_52544_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=29833 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=-1258 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=9365 pfet_03v3
x Enable a_4605_50501# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=50501 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control PIN[14] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=22644 nfet_03v3
x a_34340_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=21285 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=43893 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=53740 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=30613 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=27957 pfet_03v3
x a_9724_n2156# a_9624_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=-2580 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control BUS[10] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=19988 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=57173 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=27101 pfet_05v0
x a_52076_8028# vss a_52544_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=8046 nfet_05v0
x a_46304_18670# a_46672_18667# a_46820_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=18667 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] vdd a_50448_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=21868 pfet_05v0
x a_50596_3276# vdd a_50940_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=3200 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control BUS[7] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=4052 nfet_03v3
x a_37600_26638# a_38116_27180# a_38320_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=27180 pfet_05v0
x Enable a_17085_37# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=37 nfet_05v0
x a_50596_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=541 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=-3914 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=22645 pfet_03v3
x a_18412_2716# a_19248_3276# a_19396_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=3276 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=11989 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=55091 nfet_05v0
x a_28444_53620# a_28344_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=53195 nfet_05v0
x a_13156_43116# vss a_13500_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=42571 nfet_05v0
x a_n5564_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=2693 nfet_05v0
x a_9380_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=26597 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control PIN[4] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=49204 nfet_03v3
x a_2624_13358# a_3140_13900# a_3344_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=13900 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=-3914 pfet_03v3
x a_21860_5932# vdd a_22204_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=5856 pfet_05v0
x a_9380_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=13317 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control BUS[2] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=14676 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=49205 pfet_03v3
x a_49612_50524# vss a_50080_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=50542 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=46549 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=12021 pfet_03v3
x a_50080_21326# a_50596_21868# a_50800_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=21868 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=5372 nfet_05v0
x a_31360_45230# a_31728_45227# a_31876_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=45227 nfet_05v0
x Enable a_23325_34565# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=34565 nfet_05v0
x a_53404_58932# a_53264_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=58976 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=1397 pfet_03v3
x a_34340_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=5349 nfet_05v0
x a_34340_21868# vss a_34684_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=21323 nfet_05v0
x a_37132_58492# a_37968_59052# a_38116_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=59052 pfet_05v0
x a_52544_58510# a_52912_58507# a_53060_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=58507 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=49205 pfet_03v3
x a_18412_29276# vdd a_18880_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=29833 pfet_05v0
x a_12640_18670# a_13156_19212# a_13360_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=19212 pfet_05v0
x a_44356_3276# vdd a_44700_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=3200 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=12021 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control PIN[6] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=43892 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control BUS[6] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=4052 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control PIN[11] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=30612 nfet_03v3
x a_34684_16436# a_34544_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=16480 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=19989 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=58492 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=4053 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=-1290 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=9365 pfet_03v3
x a_3484_53620# a_3344_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=53664 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=45212 nfet_05v0
x a_n5564_51084# vdd a_n5220_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=51008 pfet_05v0
x a_2624_47886# a_3140_48428# a_3344_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=48428 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=19989 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=33269 pfet_03v3
x a_24652_60# a_25488_620# a_25636_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=620 pfet_05v0
x a_n4084_50524# a_n3248_51084# a_n3100_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=51084 pfet_05v0
x a_52544_45230# a_53060_45772# a_53264_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=45772 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=33237 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=-1258 pfet_03v3
x a_34340_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=-2618 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control BUS[10] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=43892 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=40381 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] vss a_23325_5349# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=5349 nfet_05v0
x a_30892_10684# a_31728_11244# a_31876_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=11244 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=51861 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=43893 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control BUS[10] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=30612 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=9333 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=30613 pfet_03v3
x a_52076_23964# a_52912_24524# a_53060_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=24524 pfet_05v0
x a_40580_8588# vss a_40924_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=8043 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=24445 pfet_05v0
x a_n308_47868# a_676_48428# a_920_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=47883 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=19133 pfet_05v0
x a_19740_58932# a_19600_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=58976 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=43893 pfet_03v3
x a_n308_34588# a_676_35148# a_920_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=34603 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=21789 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.ZN a_n4934_61667# vss vss s=8448,328 d=23232,704 l=120 w=264 x=-4869 y=61667 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_18.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=10661 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=30613 pfet_03v3
x a_14636_13340# vdd a_15104_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=13897 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=6709 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=58507 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control PIN[12] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=27956 nfet_03v3
x a_12172_5372# a_13156_5932# a_13400_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=5387 nfet_05v0
x a_33356_53180# vss a_33824_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=53198 nfet_05v0
x a_40924_21748# a_40824_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=21323 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control PIN[15] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=19988 nfet_03v3
x a_8396_18652# vss a_8864_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=18670 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=11165 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=29291 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=-3914 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=4053 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=16011 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=17333 pfet_03v3
x a_24652_39900# vss a_25120_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=39918 nfet_05v0
x a_34340_8588# vss a_34684_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=8043 nfet_05v0
x a_n2756_n2156# a_n2896_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=-2111 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_16.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=15973 nfet_05v0
x a_50596_43116# vdd a_50940_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=43040 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=49205 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in vss a_n5712_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=10699 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=54517 pfet_03v3
x a_50940_35028# a_50800_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=35072 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=14677 pfet_03v3
x a_20876_53180# vdd a_21344_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=53737 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=51861 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_3.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=50501 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_5.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=45189 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=8509 pfet_05v0
x a_6916_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=51005 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=1397 pfet_03v3
x a_37132_45212# vss a_37600_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=45230 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=27957 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] vdd a_6768_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=24524 pfet_05v0
x a_43372_60# vss a_43840_78# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=78 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=12021 pfet_03v3
x a_30892_18652# a_31876_19212# a_32120_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=18667 nfet_05v0
x a_15104_26638# a_15620_27180# a_15824_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=27180 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=17333 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=51005 pfet_05v0
x a_21860_29836# vss a_22204_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=29291 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] vss a_n1635_10661# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=10661 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] vss a_13008_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=55851 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=43893 pfet_03v3
x a_21860_16556# vss a_22204_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=16011 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=57173 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=30613 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control BUS[2] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=49204 nfet_03v3
x a_34340_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=55813 nfet_05v0
x a_n308_50524# a_528_51084# a_676_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=51084 pfet_05v0
x a_25120_39918# a_25488_39915# a_25636_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=39915 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=19133 pfet_05v0
x a_50596_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=29253 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] vss a_6768_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=5387 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=17333 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] vdd a_13008_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=-2035 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=29276 nfet_05v0
x a_45836_23964# vss a_46304_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=23982 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=4053 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=19989 pfet_03v3
x a_45836_10684# vss a_46304_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=10702 nfet_05v0
x a_2156_15996# a_2992_16556# a_3140_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=16556 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=13340 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=46549 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=8043 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=43893 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] vss a_528_75# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=75 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=541 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=30613 pfet_03v3
x a_50080_8046# a_50596_8588# a_50800_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=8588 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control PIN[1] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=57172 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=57173 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=1397 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] vss a_23325_18629# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=18629 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=39900 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control BUS[6] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=41236 nfet_03v3
x a_38116_35148# vdd a_38460_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=35072 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=56317 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] vss a_n1635_45189# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=45189 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=27957 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=46549 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=38581 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=27925 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=8588 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=25301 pfet_03v3
x a_6916_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=23941 nfet_05v0
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=541 pfet_05v0
x a_18880_13358# a_19248_13355# a_19396_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=13355 nfet_05v0
x a_39596_18652# a_40432_19212# a_40580_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=19212 pfet_05v0
x a_n5220_45652# a_n5360_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=45696 pfet_05v0
x a_25636_21868# vdd a_25980_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=21792 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=9365 pfet_03v3
x a_n5220_32372# a_n5360_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=32416 pfet_05v0
x a_1020_n2156# a_920_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=-2580 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=29757 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=27957 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=59052 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=38581 pfet_03v3
x a_31360_13358# a_31876_13900# a_32080_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=13900 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=55836 nfet_05v0
x a_15104_29294# a_15472_29291# a_15620_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=29291 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=25301 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control BUS[5] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=17332 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=40381 pfet_05v0
x a_15620_3276# vdd a_15964_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=3200 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control BUS[7] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=6708 nfet_03v3
x a_15104_16014# a_15472_16011# a_15620_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=16011 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=51861 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=45772 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=55851 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_6.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=42533 nfet_05v0
x a_37132_21308# a_37968_21868# a_38116_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=21868 pfet_05v0
x a_5932_18652# vdd a_6400_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=19209 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=1397 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control BUS[6] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=4052 nfet_03v3
x a_37132_31932# a_38116_32492# a_38360_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=31947 nfet_05v0
x a_44356_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=2693 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=54517 pfet_03v3
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=53661 pfet_05v0
x a_34340_19212# vdd a_34684_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=19136 pfet_05v0
x a_28444_500# a_28304_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=544 pfet_05v0
x a_6916_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=58469 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] vdd a_13008_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=37804 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=56317 pfet_05v0
x a_21860_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=8509 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control BUS[1] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=9364 nfet_03v3
x a_22204_56276# a_22064_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=56320 pfet_05v0
x a_47164_32372# a_47064_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=31947 nfet_05v0
x a_31360_47886# a_31876_48428# a_32080_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=48428 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=42556 nfet_05v0
x a_53060_29836# swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=29757 pfet_05v0
x a_n308_15996# vdd a_160_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=16553 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=1397 pfet_03v3
x a_13500_58932# a_13400_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=58507 nfet_05v0
x a_44700_29716# a_44560_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=29760 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control PIN[24] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=-3915 nfet_03v3
x a_n5564_24524# vss a_n5220_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=23979 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control PIN[17] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=14676 nfet_03v3
x a_9724_53620# a_9624_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=53195 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=22645 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=6709 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control BUS[2] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=9364 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=14677 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=58973 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] vss a_29565_31909# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=31909 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=-3914 pfet_03v3
x a_n3616_21326# a_n3248_21323# a_n3100_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=21323 nfet_05v0
x a_40580_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=10661 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control PIN[4] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=49204 nfet_03v3
x Enable a_4605_34565# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=34565 nfet_05v0
x a_14636_45212# vss a_15104_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=45230 nfet_05v0
x a_39596_n2596# vdd a_40064_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=-2038 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=6709 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=35925 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control BUS[8] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=33268 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=8509 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control BUS[8] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=57172 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=49205 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=24524 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=9365 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=33843 nfet_05v0
x a_160_53198# a_676_53740# a_880_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=53740 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control PIN[7] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=41236 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=-3914 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=41237 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control BUS[6] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=43892 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=38581 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control BUS[6] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=30612 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=27957 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=25301 pfet_03v3
x a_43840_10702# a_44208_10699# a_44356_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=10699 nfet_05v0
x a_5932_55836# a_6916_56396# a_7160_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=55851 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=57173 pfet_03v3
x a_19396_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=53157 nfet_05v0
x a_7260_40340# a_7120_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=40384 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=27957 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] vdd a_528_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=5932 pfet_05v0
x a_13156_13900# vss a_13500_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=13355 nfet_05v0
x a_32220_37684# a_32080_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=37728 pfet_05v0
x a_6400_34606# a_6916_35148# a_7120_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=35148 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=51861 pfet_03v3
x a_28444_5812# a_28344_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=5387 nfet_05v0
x a_33356_50524# a_34192_51084# a_34340_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=51084 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control BUS[4] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=49204 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=12595 nfet_05v0
x a_49612_21308# vss a_50080_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=21326 nfet_05v0
x a_40580_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=45189 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=6709 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=-2114 pfet_05v0
x a_32220_3156# a_32120_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=2731 nfet_05v0
x Enable a_54525_53157# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=53157 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=5853 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=10684 nfet_05v0
x a_13156_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=53661 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control BUS[1] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=33268 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control PIN[17] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=14676 nfet_03v3
x a_49612_47868# vdd a_50080_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=48425 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=43893 pfet_03v3
x a_50080_50542# a_50448_50539# a_50596_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=50539 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=30613 pfet_03v3
x a_34340_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=45693 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] vss a_50448_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=42571 nfet_05v0
x a_53060_n2036# vdd a_53404_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=-2111 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control BUS[1] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=46548 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control PIN[12] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=27956 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=55836 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control PIN[7] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=41236 nfet_03v3
x a_2156_39900# a_3140_40460# a_3384_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=39915 nfet_05v0
x a_34340_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=32413 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=29276 nfet_05v0
x a_3484_24404# a_3344_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=24448 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=51005 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=56317 pfet_05v0
x a_12172_23964# vdd a_12640_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=24521 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=29291 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control BUS[9] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=-3915 nfet_03v3
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=53661 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=27101 pfet_05v0
x a_52544_16014# a_53060_16556# a_53264_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=16556 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=16011 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control PIN[16] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=17332 nfet_03v3
x a_160_21326# a_528_21323# a_676_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=21323 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=11165 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control BUS[10] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=14676 nfet_03v3
x a_n4084_39900# a_n3100_40460# a_n2856_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=39915 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=28531 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=22645 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=17333 pfet_03v3
x a_n4084_23964# vss a_n3616_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=23982 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=14677 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=32492 pfet_05v0
x a_14636_31932# a_15620_32492# a_15864_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=31947 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=1397 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control PIN[22] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=1396 nfet_03v3
x a_33356_15996# vdd a_33824_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=16553 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=6709 pfet_03v3
x a_n4084_10684# vss a_n3616_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=10702 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control PIN[3] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=51860 nfet_03v3
x Enable a_10845_47845# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=47845 nfet_05v0
x a_9380_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=37725 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control BUS[10] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=27956 nfet_03v3
x Enable a_n1635_21285# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=21285 nfet_05v0
x a_n308_18652# a_676_19212# a_920_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=18667 nfet_05v0
x a_24652_39900# vdd a_25120_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=40457 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=17333 pfet_03v3
x a_2156_53180# vdd a_2624_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=53737 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=56317 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=51861 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=43037 pfet_05v0
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=-2114 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=43893 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=4053 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=57173 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=30613 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=-1258 pfet_03v3
x a_15104_8046# a_15620_8588# a_15824_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=8588 pfet_05v0
x a_45836_31932# vdd a_46304_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=32489 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=27957 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=1971 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=21868 pfet_05v0
x a_n2756_37684# a_n2856_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=37259 nfet_05v0
x a_3140_29836# vss a_3484_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=29291 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=51861 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=17333 pfet_03v3
x a_12172_58492# vdd a_12640_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=59049 pfet_05v0
x a_52076_58492# a_53060_59052# a_53304_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=58507 nfet_05v0
x a_5932_31932# vss a_6400_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=31950 nfet_05v0
x a_19396_n2036# vdd a_19740_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=-2111 pfet_05v0
x a_3140_16556# vss a_3484_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=16011 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=43893 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=39900 nfet_05v0
x a_18412_13340# a_19248_13900# a_19396_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=13900 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=19212 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=57173 pfet_03v3
x a_13500_53620# a_13360_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=53664 pfet_05v0
x a_6400_39918# a_6768_39915# a_6916_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=39915 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=30613 pfet_03v3
x a_27116_5372# vss a_27584_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=5390 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=43893 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=19957 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] vss a_37968_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=21323 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=46549 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=35925 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=30613 pfet_03v3
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=27101 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=53740 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_9.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=34565 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=49205 pfet_03v3
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=8509 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=46549 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=-3914 pfet_03v3
x a_6916_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=35069 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=3197 pfet_05v0
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=13821 pfet_05v0
x a_37132_29276# vss a_37600_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=29294 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=58492 nfet_05v0
x a_13156_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=47845 nfet_05v0
x a_21344_31950# a_21712_31947# a_21860_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=31947 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=12021 pfet_03v3
x a_37132_15996# vss a_37600_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=16014 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=45212 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=35925 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=35069 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in vss a_54525_15973# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=15973 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=46549 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=1397 pfet_03v3
x a_27116_45212# a_27952_45772# a_28100_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=45772 pfet_05v0
x a_12640_39918# a_13156_40460# a_13360_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=40460 pfet_05v0
x a_31876_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=5853 pfet_05v0
x a_38116_56396# vss a_38460_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=55851 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=49205 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=38581 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] vss a_13008_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=26635 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=14677 pfet_03v3
x a_34340_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=39877 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=25301 pfet_03v3
x a_18412_47868# a_19248_48428# a_19396_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=48428 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=18652 nfet_05v0
x a_6916_21868# vdd a_7260_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=21792 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=60 nfet_05v0
x Enable a_n1635_n2619# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=-2618 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=41811 nfet_05v0
x a_33824_31950# a_34340_32492# a_34544_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=32492 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=27957 pfet_03v3
x Enable a_48285_47845# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=47845 nfet_05v0
x a_15964_42996# a_15864_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=42571 nfet_05v0
x a_27116_21308# a_28100_21868# a_28344_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=21323 nfet_05v0
x a_n5564_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=13821 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=21789 pfet_05v0
x a_40580_21868# vss a_40924_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=21323 nfet_05v0
x a_n2756_56276# a_n2896_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=56320 pfet_05v0
x a_n6548_50524# a_n5712_51084# a_n5564_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=51084 pfet_05v0
x a_n4084_n2596# vdd a_n3616_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=-2038 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] vss a_4605_10661# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=10661 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=10684 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=17333 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=5372 nfet_05v0
x a_28444_58932# a_28344_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=58507 nfet_05v0
x a_1020_53620# a_920_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=53195 nfet_05v0
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=48349 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=14677 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=33269 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=2731 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=19133 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=17333 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=27957 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=14677 pfet_03v3
x a_9380_43116# vss a_9724_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=42571 nfet_05v0
x a_28100_3276# vss a_28444_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=2731 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control BUS[1] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=54516 nfet_03v3
x a_34340_40460# vss a_34684_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=39915 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=-3946 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=40381 pfet_05v0
x a_30892_n2596# vdd a_31360_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=-2038 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=6709 pfet_03v3
x a_n3616_13358# a_n3100_13900# a_n2896_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=13900 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=57173 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=37725 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=54517 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=46517 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=33269 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=541 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=-1258 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=27957 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=51861 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=5853 pfet_05v0
x a_n5564_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=48349 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=38581 pfet_03v3
x a_n5564_n2036# vss a_n5220_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=-2580 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=11165 pfet_05v0
x a_8864_18670# a_9380_19212# a_9584_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=19212 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=57173 pfet_03v3
x a_44700_56276# a_44600_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=55851 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=25301 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=51005 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] vdd a_50448_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=51084 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] vss a_4605_45189# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=45189 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_12.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=26597 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=-3914 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=16556 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control BUS[3] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=17332 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control PIN[7] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=41236 nfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=26635 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=49205 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_17.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=13317 nfet_05v0
x a_38460_37684# a_38360_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=37259 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=46549 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=35925 pfet_03v3
x a_33824_21326# a_34192_21323# a_34340_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=21323 nfet_05v0
x a_25980_24404# a_25880_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=23979 nfet_05v0
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=24445 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=-3914 pfet_03v3
x Enable a_23325_8005# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=8005 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=58973 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=49205 pfet_03v3
x a_30892_29276# a_31728_29836# a_31876_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=29836 pfet_05v0
x a_18412_5372# vdd a_18880_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=5929 pfet_05v0
x a_47164_37684# a_47024_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=37728 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] vss a_25488_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=29291 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=1397 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=541 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=51861 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=4053 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=9365 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] vss a_25488_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=16011 nfet_05v0
x a_n3616_47886# a_n3100_48428# a_n2896_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=48428 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=35925 pfet_03v3
x a_50080_50542# a_50596_51084# a_50800_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=51084 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_11.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=29253 nfet_05v0
x a_22204_27060# a_22064_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=27104 pfet_05v0
x a_25120_5390# a_25488_5387# a_25636_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=5387 nfet_05v0
x Enable a_n1635_55813# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=55813 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control BUS[3] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=43892 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control BUS[3] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=30612 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=56317 pfet_05v0
x a_676_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=541 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4420 y=61667 nfet_05v0
x a_28100_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=53661 pfet_05v0
x a_40924_40340# a_40824_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=39915 nfet_05v0
x Enable a_29565_50501# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=50501 nfet_05v0
x a_676_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=53157 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=40381 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=51005 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=43037 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=29757 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] vss a_10845_23941# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=23941 nfet_05v0
x a_6400_5390# a_6916_5932# a_7120_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=5932 pfet_05v0
x a_14636_29276# vss a_15104_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=29294 nfet_05v0
x a_20876_5372# vdd a_21344_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=5929 pfet_05v0
x a_14636_15996# vss a_15104_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=16014 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=18652 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=19989 pfet_03v3
x a_27116_23964# vdd a_27584_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=24521 pfet_05v0
x a_n6080_5390# a_n5564_5932# a_n5360_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=5932 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=9365 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=33269 pfet_03v3
x a_39596_37244# a_40580_37804# a_40824_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=37259 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=-3914 pfet_03v3
x a_160_23982# a_676_24524# a_880_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=24524 pfet_05v0
x a_27584_13358# a_28100_13900# a_28304_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=13900 pfet_05v0
x a_14636_2716# vdd a_15104_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=3273 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=17333 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=53661 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=51005 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=23964 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_21.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=2693 nfet_05v0
x a_40924_8468# a_40784_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=8512 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control BUS[6] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=14676 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=42556 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=38581 pfet_03v3
x a_5932_26620# a_6916_27180# a_7160_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=26635 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=10699 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] vss a_528_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=10699 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=6709 pfet_03v3
x a_39596_39900# a_40432_40460# a_40580_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=40460 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=25301 pfet_03v3
x a_7260_11124# a_7120_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=11168 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=32492 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] vss a_10845_58469# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=58469 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=22645 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control PIN[1] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=57172 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=51861 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control BUS[7] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=41236 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=17333 pfet_03v3
x a_43372_18652# a_44208_19212# a_44356_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=19212 pfet_05v0
x a_27116_58492# vdd a_27584_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=59049 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=54517 pfet_03v3
x a_n6548_45212# a_n5564_45772# a_n5320_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=45227 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=31187 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control PIN[21] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=4052 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=41237 pfet_03v3
x a_28444_53620# a_28304_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=53664 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=35925 pfet_03v3
x a_n5220_24404# a_n5320_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=23979 nfet_05v0
x a_13156_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=24445 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control BUS[7] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=54516 nfet_03v3
x a_27584_47886# a_28100_48428# a_28304_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=48428 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control PIN[4] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=49204 nfet_03v3
x a_5932_39900# vdd a_6400_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=40457 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=54517 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control BUS[6] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=46548 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=43037 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=14677 pfet_03v3
x a_49612_18652# vdd a_50080_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=19209 pfet_05v0
x a_53060_11244# vss a_53404_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=10699 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] vdd a_44208_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=45772 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=53661 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=41237 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=35925 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] vss a_50448_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=13355 nfet_05v0
x a_34340_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=16477 pfet_05v0
x a_34340_40460# vdd a_34684_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=40384 pfet_05v0
x a_3140_5932# vss a_3484_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=5387 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=6709 pfet_03v3
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=19133 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] vss a_48285_23941# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=23941 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.I vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-6272 y=60377 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=35069 pfet_05v0
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=45693 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=54517 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=43893 pfet_03v3
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=32413 pfet_05v0
x a_28100_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=47845 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=30613 pfet_03v3
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=24445 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=21789 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=57173 pfet_03v3
x a_43372_55836# vdd a_43840_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=56393 pfet_05v0
x a_43372_42556# vdd a_43840_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=43113 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=58973 pfet_05v0
x a_50596_48428# vss a_50940_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=47883 nfet_05v0
x a_n3100_45772# vss a_n2756_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=45227 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=1397 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control PIN[14] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=22644 nfet_03v3
x a_50596_35148# vss a_50940_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=34603 nfet_05v0
x a_n6080_21326# a_n5712_21323# a_n5564_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=21323 nfet_05v0
x Enable a_10845_18629# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=18629 nfet_05v0
x a_45836_50524# a_46820_51084# a_47064_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=50539 nfet_05v0
x Enable a_48285_5349# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=5349 nfet_05v0
x a_46820_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=2693 nfet_05v0
x a_12640_55854# a_13008_55851# a_13156_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=55851 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=22645 pfet_03v3
x a_40580_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=56317 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=35148 pfet_05v0
x a_3140_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=-2114 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=14677 pfet_03v3
x a_52076_21308# vdd a_52544_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=21865 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control BUS[5] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=33268 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=33269 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=1397 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=60 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=6709 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=12021 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] vss a_48285_58469# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=58469 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_2.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=53157 nfet_05v0
x a_53060_56396# vdd a_53404_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=56320 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=22645 pfet_03v3
x a_676_43116# vss a_1020_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=42571 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=27957 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=49205 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=38581 pfet_03v3
x a_46304_10702# a_46672_10699# a_46820_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=10699 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=14677 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=9365 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=25301 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_13.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=23941 nfet_05v0
x a_13500_24404# a_13360_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=24448 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=12021 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=57173 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=45227 nfet_05v0
x a_n6548_18652# vss a_n6080_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=18670 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=57141 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=56317 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=27957 pfet_03v3
x a_39596_58492# vss a_40064_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=58510 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=38581 pfet_03v3
x a_8396_21308# a_9380_21868# a_9624_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=21323 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=14677 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=19989 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=6709 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=25301 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=-1258 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] vss a_35805_2693# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=2693 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control PIN[3] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=51860 nfet_03v3
x a_3140_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=27101 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=24524 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=57173 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control PIN[7] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=41236 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=54517 pfet_03v3
x a_9724_58932# a_9624_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=58507 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=41237 pfet_03v3
x a_50080_78# a_50596_620# a_50800_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=620 pfet_05v0
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=45693 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=29276 nfet_05v0
x a_13156_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=18629 nfet_05v0
x a_53060_8588# vdd a_53404_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=8512 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=19989 pfet_03v3
x a_n3616_39918# a_n3248_39915# a_n3100_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=39915 nfet_05v0
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=32413 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control BUS[8] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=49204 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=54517 pfet_03v3
x a_37132_50524# a_37968_51084# a_38116_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=51084 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=49205 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=39155 nfet_05v0
x a_12640_10702# a_13156_11244# a_13360_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=11244 pfet_05v0
x a_27116_15996# a_27952_16556# a_28100_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=16556 pfet_05v0
x a_52544_50542# a_52912_50539# a_53060_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=50539 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=41237 pfet_03v3
x a_38116_27180# vss a_38460_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=26635 nfet_05v0
x a_18412_21308# vdd a_18880_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=21865 pfet_05v0
x a_n6080_31950# a_n5564_32492# a_n5360_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=32492 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_0.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=58469 nfet_05v0
x a_19396_56396# vdd a_19740_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=56320 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=25875 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=54517 pfet_03v3
x a_39596_13340# vdd a_40064_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=13897 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=-2035 pfet_05v0
x a_24652_5372# a_25488_5932# a_25636_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=5932 pfet_05v0
x Enable a_48285_18629# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=18629 nfet_05v0
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=541 pfet_05v0
x a_30892_8028# vss a_31360_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=8046 nfet_05v0
x a_15964_13780# a_15864_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=13355 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=49205 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=38581 pfet_03v3
x a_n2756_27060# a_n2896_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=27104 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=1397 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=25301 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_11.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-5053 y=61098 pfet_05v0
x a_53060_32492# swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=31909 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=541 pfet_05v0
x a_12172_55836# a_13008_56396# a_13156_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=56396 pfet_05v0
x a_7260_58932# a_7120_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=58976 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=9365 pfet_03v3
x a_12172_42556# a_13008_43116# a_13156_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=43116 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in vdd a_n5712_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=32492 pfet_05v0
x a_25980_n2156# a_25880_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=-2580 nfet_05v0
x a_44700_500# a_44600_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=75 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=55836 nfet_05v0
x a_n5564_53740# vss a_n5220_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=53195 nfet_05v0
x a_49612_39900# vss a_50080_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=39918 nfet_05v0
x a_7260_24404# a_7160_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=23979 nfet_05v0
x Enable a_42045_42533# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=42533 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=1365 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=17907 nfet_05v0
x a_49612_2716# vdd a_50080_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=3273 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in vss a_54525_8005# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=8005 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] vss a_6768_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=29291 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=4053 pfet_03v3
x a_9380_13900# vss a_9724_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=13355 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] vss a_6768_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=16011 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=51861 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control PIN[6] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=43892 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=38581 pfet_03v3
x a_37132_37244# vdd a_37600_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=37801 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=11165 pfet_05v0
x a_40064_55854# a_40580_56396# a_40784_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=56396 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=35925 pfet_03v3
x a_33356_45212# a_34340_45772# a_34584_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=45227 nfet_05v0
x a_40064_42574# a_40580_43116# a_40784_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=43116 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control PIN[10] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=33268 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control PIN[11] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=30612 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=25301 pfet_03v3
x a_n308_2716# a_676_3276# a_920_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=2731 nfet_05v0
x a_13156_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=5349 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=12021 pfet_03v3
x a_9380_620# vdd a_9724_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=544 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=22645 pfet_03v3
x a_2156_2716# a_3140_3276# a_3384_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=2731 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=50539 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=51861 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=38581 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=35069 pfet_05v0
x a_44700_27060# a_44600_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=26635 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=25301 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=43893 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=35925 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=2716 nfet_05v0
x a_43372_8028# a_44356_8588# a_44600_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=8043 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=30613 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=57173 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=40460 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=27957 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=19989 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control PIN[9] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=35924 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=8028 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=57173 pfet_03v3
x a_160_39918# a_528_39915# a_676_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=39915 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=29757 pfet_05v0
x a_2624_26638# a_3140_27180# a_3344_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=27180 pfet_05v0
x a_52076_2716# vdd a_52544_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=3273 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=13821 pfet_05v0
x a_49612_42556# a_50596_43116# a_50840_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=42571 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=41237 pfet_03v3
x a_8396_23964# vdd a_8864_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=24521 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=22645 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] vdd a_19248_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=19212 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=19989 pfet_03v3
x a_25636_n2036# vdd a_25980_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=-2111 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=5372 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=37804 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control PIN[20] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=6708 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=6709 pfet_03v3
x Enable a_n1635_39877# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=39877 nfet_05v0
x a_33824_n2578# a_34340_n2036# a_34544_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=-2035 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=-3914 pfet_03v3
x a_27116_8028# a_27952_8588# a_28100_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=8588 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control BUS[5] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=54516 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=49205 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control PIN[10] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=33268 nfet_03v3
x a_n3100_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=8005 nfet_05v0
x a_n4084_2716# vdd a_n3616_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=3273 pfet_05v0
x a_30892_10684# a_31876_11244# a_32120_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=10699 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control BUS[3] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=14676 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] vss a_44208_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=21323 nfet_05v0
x Enable a_29565_34565# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=34565 nfet_05v0
x a_28100_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=24445 pfet_05v0
x a_21344_5390# a_21860_5932# a_22064_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=5932 pfet_05v0
x a_44356_53740# vdd a_44700_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=53664 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=49205 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=54485 pfet_05v0
x a_40064_45230# a_40432_45227# a_40580_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=45227 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control BUS[2] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=41236 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=35069 pfet_05v0
x a_18880_18670# a_19396_19212# a_19600_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=19212 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=41205 pfet_05v0
x a_25120_31950# a_25488_31947# a_25636_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=31947 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=11165 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=19133 pfet_05v0
x a_50596_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=21285 nfet_05v0
x a_1020_3156# a_880_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=3200 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control PIN[1] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=57172 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=48349 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control BUS[9] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=17332 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] vss a_42045_42533# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=42533 nfet_05v0
x a_31876_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=-2114 pfet_05v0
x a_8396_58492# vdd a_8864_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=59049 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=56317 pfet_05v0
x Enable a_42045_37# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=37 nfet_05v0
x a_n5220_n2156# a_n5320_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=-2580 nfet_05v0
x a_37600_53198# a_38116_53740# a_38320_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=53740 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] vss a_37968_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=39915 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=27925 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=-1290 pfet_05v0
x a_9724_53620# a_9584_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=53664 pfet_05v0
x a_13156_8588# vss a_13500_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=8043 nfet_05v0
x a_n3100_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=53157 nfet_05v0
x a_24652_18652# vss a_25120_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=18670 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=35069 pfet_05v0
x a_15620_29836# vdd a_15964_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=29760 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=24445 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control PIN[19] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=9364 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=31932 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] vdd a_6768_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=8588 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=17333 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=40381 pfet_05v0
x a_2624_29294# a_2992_29291# a_3140_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=29291 nfet_05v0
x a_39596_8028# a_40580_8588# a_40824_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=8043 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=8509 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control BUS[10] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=57172 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=9365 pfet_03v3
x a_2624_16014# a_2992_16011# a_3140_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=16011 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=541 pfet_05v0
x a_39596_10684# a_40432_11244# a_40580_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=11244 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=23964 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=1397 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=6709 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=51861 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control PIN[8] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=38580 nfet_03v3
x a_31876_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=27101 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=43893 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control PIN[13] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=25300 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=21789 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=51084 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=30613 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] vss a_6768_75# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=75 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=57173 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=33269 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=22645 pfet_03v3
x a_8864_39918# a_9380_40460# a_9584_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=40460 pfet_05v0
x a_19396_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=13821 pfet_05v0
x a_27116_39900# a_28100_40460# a_28344_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=39915 nfet_05v0
x a_33824_37262# a_34340_37804# a_34544_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=37804 pfet_05v0
x a_30892_58492# vss a_31360_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=58510 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=45693 pfet_05v0
x a_40580_40460# vss a_40924_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=39915 nfet_05v0
x a_28100_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=37 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=19989 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=43893 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control BUS[7] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=35924 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=32413 pfet_05v0
x a_28444_24404# a_28304_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=24448 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=30613 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_10.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=31909 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=9365 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=29291 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=49173 pfet_05v0
x a_44356_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=43037 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=16011 nfet_05v0
x a_34340_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=541 pfet_05v0
x a_n4084_13340# vdd a_n3616_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=13897 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] vdd a_44208_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=16556 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=19989 pfet_03v3
x a_1020_58932# a_920_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=58507 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=24445 pfet_05v0
x a_50596_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=-2618 nfet_05v0
x a_34340_11244# vdd a_34684_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=11168 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=12021 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control PIN[2] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=54516 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=49205 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=35925 pfet_03v3
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=16477 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control BUS[1] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=1396 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=14677 pfet_03v3
x a_37600_21326# a_37968_21323# a_38116_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=21323 nfet_05v0
x a_28100_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=18629 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=58973 pfet_05v0
x a_43372_26620# vdd a_43840_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=27177 pfet_05v0
x a_53060_21868# swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=21789 pfet_05v0
x a_13500_50964# a_13400_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=50539 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=4627 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=-1258 pfet_03v3
x a_1020_8468# a_920_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=8043 nfet_05v0
x a_19396_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=48349 pfet_05v0
x a_44700_21748# a_44560_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=21792 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=27957 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=12021 pfet_03v3
x a_30892_13340# vdd a_31360_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=13897 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=29757 pfet_05v0
x a_50596_19212# vss a_50940_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=18667 nfet_05v0
x Enable a_17085_29253# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=29253 nfet_05v0
x a_28100_29836# vss a_28444_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=29291 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control PIN[23] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=-1259 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=4053 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=43893 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control BUS[2] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=1396 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=-1258 pfet_03v3
x a_31876_48428# vdd a_32220_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=48352 pfet_05v0
x a_28100_16556# vss a_28444_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=16011 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=57173 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=30613 pfet_03v3
x a_12640_26638# a_13008_26635# a_13156_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=26635 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=55851 nfet_05v0
x a_8864_42574# a_9232_42571# a_9380_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=42571 nfet_05v0
x a_n6548_23964# vdd a_n6080_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=24521 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control PIN[7] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=41236 nfet_03v3
x a_33824_39918# a_34192_39915# a_34340_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=39915 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=37259 nfet_05v0
x a_44356_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=15973 nfet_05v0
x a_53060_27180# vdd a_53404_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=27104 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=-2035 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=46517 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=41237 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=1397 pfet_03v3
x a_676_13900# vss a_1020_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=13355 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=17333 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=6709 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=14677 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control PIN[2] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=54516 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control BUS[3] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=35924 nfet_03v3
x a_40580_13900# vdd a_40924_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=13824 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control BUS[2] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=49204 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] vdd a_37968_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=13900 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=57173 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=-1258 pfet_03v3
x a_31360_2734# a_31728_2731# a_31876_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=2731 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=54517 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=-2114 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=26620 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=51861 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control BUS[9] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=38580 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=43893 pfet_03v3
x a_3140_35148# vdd a_3484_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=35072 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control BUS[9] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=25300 nfet_03v3
x a_8864_5390# a_9380_5932# a_9584_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=5932 pfet_05v0
x a_15104_53198# a_15620_53740# a_15824_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=53740 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=38581 pfet_03v3
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=37725 pfet_05v0
x a_24652_29276# a_25636_29836# a_25880_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=29291 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control PIN[14] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=22644 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=57173 pfet_03v3
x a_21860_56396# vss a_22204_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=55851 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=30613 pfet_03v3
x a_31360_26638# a_31876_27180# a_32080_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=27180 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=25301 pfet_03v3
x a_45836_18652# a_46672_19212# a_46820_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=19212 pfet_05v0
x a_24652_15996# a_25636_16556# a_25880_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=16011 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=18652 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=58973 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control BUS[4] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=41236 nfet_03v3
x a_n6548_58492# vdd a_n6080_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=59049 pfet_05v0
x a_15620_37804# vss a_15964_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=37259 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=27957 pfet_03v3
x a_7260_n2156# a_7160_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=-2580 nfet_05v0
x a_50596_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=55813 nfet_05v0
x a_43372_39900# a_44208_40460# a_44356_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=40460 pfet_05v0
x a_50596_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=5349 nfet_05v0
x a_38116_5932# vss a_38460_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=5387 nfet_05v0
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=16477 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=38581 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control PIN[9] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=35924 nfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=620 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=55836 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=35925 pfet_03v3
x a_34684_29716# a_34584_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=29291 nfet_05v0
x a_34684_16436# a_34584_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=16011 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] vss a_29565_10661# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=10661 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=27101 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] vss a_50448_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=2731 nfet_05v0
x a_19396_27180# vdd a_19740_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=27104 pfet_05v0
x a_25980_53620# a_25880_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=53195 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] vdd a_37968_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=48428 pfet_05v0
x a_49612_39900# vdd a_50080_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=40457 pfet_05v0
x a_30892_58492# a_31728_59052# a_31876_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=59052 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=35925 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control PIN[19] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=9364 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control BUS[1] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=-3915 nfet_03v3
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=40381 pfet_05v0
x a_2156_31932# a_3140_32492# a_3384_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=31947 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=19133 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] vss a_17085_29253# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=29253 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in vss a_n5712_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=2731 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=56317 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=54517 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] vdd a_37968_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=3276 pfet_05v0
x a_14636_47868# vdd a_15104_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=48425 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=46549 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=37804 pfet_05v0
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=5853 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=20563 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=53661 pfet_05v0
x a_12172_37244# a_13156_37804# a_13400_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=37259 nfet_05v0
x a_n4084_31932# a_n3100_32492# a_n2856_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=31947 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control BUS[7] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=-1259 nfet_03v3
x a_21860_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=43037 pfet_05v0
x Enable a_42045_26597# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=26597 nfet_05v0
x Enable a_42045_13317# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=13317 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] vss a_35805_50501# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=50501 nfet_05v0
x a_n5564_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=37221 nfet_05v0
x a_32220_16436# a_32080_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=16480 pfet_05v0
x a_15104_55854# a_15472_55851# a_15620_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=55851 nfet_05v0
x a_6916_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=8005 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=9333 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=49779 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] vss a_29565_45189# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=45189 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=19989 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=22645 pfet_03v3
x a_6916_n2036# vdd a_7260_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=-2111 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=9365 pfet_03v3
x a_n308_10684# a_676_11244# a_920_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=10699 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control PIN[17] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=14676 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control PIN[19] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=9364 nfet_03v3
x a_30892_2716# a_31728_3276# a_31876_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=3276 pfet_05v0
x a_33824_5390# a_34192_5387# a_34340_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=5387 nfet_05v0
x a_1020_53620# a_880_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=53664 pfet_05v0
x a_22204_37684# a_22104_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=37259 nfet_05v0
x a_43372_60# vdd a_43840_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=617 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=-3914 pfet_03v3
x a_46820_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=-2114 pfet_05v0
x a_43372_47868# vss a_43840_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=47886 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=22645 pfet_03v3
x a_43372_34588# vss a_43840_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=34606 nfet_05v0
x a_34340_59052# vdd a_34684_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=58976 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=35925 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=19989 pfet_03v3
x a_52076_50524# a_53060_51084# a_53304_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=50539 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in vss a_n5712_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=45227 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=14677 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=49205 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=53180 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=31932 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_75# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=75 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=11244 pfet_05v0
x a_6400_31950# a_6768_31947# a_6916_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=31947 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control PIN[15] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=19988 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control BUS[1] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=12020 nfet_03v3
x a_12172_60# a_13156_620# a_13400_75# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=75 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=11989 pfet_05v0
x a_49612_13340# a_50596_13900# a_50840_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=13355 nfet_05v0
x a_n6080_n2578# a_n5564_n2036# a_n5360_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=-2035 pfet_05v0
x a_24652_2716# vss a_25120_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=2734 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=27957 pfet_03v3
x a_21860_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=15973 nfet_05v0
x a_25636_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=53157 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=41237 pfet_03v3
x a_46820_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=27101 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=6709 pfet_03v3
x a_n6080_39918# a_n5712_39915# a_n5564_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=39915 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=5853 pfet_05v0
x Enable a_35805_23941# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=23941 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=17333 pfet_03v3
x a_21860_51084# vdd a_22204_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=51008 pfet_05v0
x a_38116_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=51005 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=12595 nfet_05v0
x a_45836_58492# vss a_46304_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=58510 nfet_05v0
x a_n5220_53620# a_n5320_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=53195 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control BUS[3] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=-1259 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=41237 pfet_03v3
x a_44356_24524# vdd a_44700_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=24448 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=25269 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=-1258 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=6709 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in vdd a_n5712_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=-2035 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_20.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=5349 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=10684 nfet_05v0
x En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_1.ZN a_n1225_61293# vdd vdd s=8528,268 d=14432,504 l=100 w=164 x=-752 y=60731 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=-3914 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=4053 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=9365 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control PIN[8] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=38580 nfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=37725 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control PIN[19] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=9364 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=54517 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=43893 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control PIN[13] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=25300 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=30613 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] vss a_42045_26597# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=26597 nfet_05v0
x a_14636_55836# a_15472_56396# a_15620_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=56396 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] vss a_42045_13317# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=13317 nfet_05v0
x a_14636_42556# a_15472_43116# a_15620_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=43116 pfet_05v0
x a_37600_23982# a_38116_24524# a_38320_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=24524 pfet_05v0
x a_676_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=13821 pfet_05v0
x a_8396_39900# a_9380_40460# a_9624_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=39915 nfet_05v0
x a_25636_620# vss a_25980_500# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=75 nfet_05v0
x a_9724_24404# a_9584_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=24448 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control PIN[23] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=-1259 nfet_03v3
x a_19396_29836# vss a_19740_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=29291 nfet_05v0
x a_25636_56396# vdd a_25980_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=56320 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=52435 nfet_05v0
x a_28444_50964# a_28344_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=50539 nfet_05v0
x a_37132_2716# a_38116_3276# a_38360_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=2731 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=8043 nfet_05v0
x Enable a_35805_58469# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=58469 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=15996 nfet_05v0
x a_19396_16556# vss a_19740_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=16011 nfet_05v0
x a_25980_48308# a_25840_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=48352 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=11165 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=12021 pfet_03v3
x a_46820_48428# vdd a_47164_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=48352 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=43037 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=2716 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] vss a_31728_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=47883 nfet_05v0
x Enable a_23325_31909# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=31909 nfet_05v0
x a_34340_32492# vss a_34684_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=31947 nfet_05v0
x a_38116_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=23941 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control BUS[7] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=-3915 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=38581 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=12021 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] vss a_31728_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=34603 nfet_05v0
x a_12640_29294# a_13156_29836# a_13360_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=29836 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=25301 pfet_03v3
x a_52076_50524# vdd a_52544_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=51081 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=22645 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=1971 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=-1258 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=9365 pfet_03v3
x a_n6080_37262# a_n5564_37804# a_n5360_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=37804 pfet_05v0
x a_n308_37244# vss a_160_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=37262 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=14677 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=12021 pfet_03v3
x a_676_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=48349 pfet_05v0
x a_18412_26620# a_19248_27180# a_19396_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=27180 pfet_05v0
x a_8864_10702# a_9380_11244# a_9584_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=11244 pfet_05v0
x a_34684_13780# a_34544_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=13824 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=57173 pfet_03v3
x a_38460_50964# a_38320_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=51008 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=-1258 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=16477 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control BUS[7] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=19988 nfet_03v3
x a_50596_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=45693 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control PIN[6] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=43892 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=41237 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=55836 nfet_05v0
x a_50596_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=32413 pfet_05v0
x a_160_78# a_528_75# a_676_620# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=75 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control BUS[2] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=4052 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=17333 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=43893 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control PIN[11] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=30612 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=6709 pfet_03v3
x a_n2756_3156# a_n2896_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=3200 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=30613 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=57173 pfet_03v3
x a_3140_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=42533 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=55851 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=41237 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=39155 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in vdd a_n5712_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=37804 pfet_05v0
x a_30892_21308# a_31728_21868# a_31876_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=21868 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=43893 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] vdd a_19248_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=40460 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=33269 pfet_03v3
x a_38116_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=58469 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=1397 pfet_03v3
x a_15620_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=5349 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=19989 pfet_03v3
x a_n5564_59052# vss a_n5220_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=58507 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control PIN[4] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=49204 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=30613 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_14.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=21285 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=49205 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=21323 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=46549 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=29757 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=-3914 pfet_03v3
x a_18412_50524# vdd a_18880_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=51081 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=4021 pfet_05v0
x a_40924_32372# a_40824_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=31947 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=4053 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=49205 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=14677 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=55091 nfet_05v0
x a_25636_43116# vss a_25980_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=42571 nfet_05v0
x a_18880_39918# a_19396_40460# a_19600_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=40460 pfet_05v0
x a_31876_19212# vdd a_32220_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=19136 pfet_05v0
x a_3140_56396# vss a_3484_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=55851 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=40381 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=21789 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=26635 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control PIN[19] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=9364 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=27957 pfet_03v3
x a_8864_13358# a_9232_13355# a_9380_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=13355 nfet_05v0
x a_15620_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=51005 pfet_05v0
x a_43840_45230# a_44208_45227# a_44356_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=45227 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=10684 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=42556 nfet_05v0
x a_50596_53740# vdd a_50940_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=53664 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=1397 pfet_03v3
x a_46820_21868# vss a_47164_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=21323 nfet_05v0
x a_n5564_48428# vdd a_n5220_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=48352 pfet_05v0
x a_25120_78# a_25636_620# a_25840_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=620 pfet_05v0
x a_n5564_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=8005 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=12021 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control BUS[3] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=19988 nfet_03v3
x a_50940_45652# a_50800_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=45696 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=17333 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=17301 pfet_05v0
x a_7260_53620# a_7160_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=53195 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=47123 nfet_05v0
x a_50940_32372# a_50800_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=32416 pfet_05v0
x a_33356_5372# a_34192_5932# a_34340_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=5932 pfet_05v0
x a_47164_16436# a_47024_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=16480 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=51861 pfet_03v3
x a_n3616_26638# a_n3100_27180# a_n2896_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=27180 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=3197 pfet_05v0
x a_37132_55836# vss a_37600_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=55854 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control BUS[2] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=46548 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=58492 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] vss a_44208_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=39915 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=27957 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=22645 pfet_03v3
x a_6400_78# a_6768_75# a_6916_620# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=75 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=60 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=17333 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=45212 nfet_05v0
x a_15104_23982# a_15620_24524# a_15824_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=24524 pfet_05v0
x a_3484_3156# a_3344_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=3200 pfet_05v0
x a_12172_45212# vss a_12640_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=45230 nfet_05v0
x a_21860_27180# vss a_22204_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=26635 nfet_05v0
x a_37132_n2596# vdd a_37600_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=-2038 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control PIN[4] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=49204 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=5372 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] vdd a_44208_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=8588 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=54517 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=43037 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=29757 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=-1258 pfet_03v3
x a_50596_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=39877 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=33237 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=27957 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_23.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=-2618 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=17333 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control PIN[15] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=19988 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=9365 pfet_03v3
x a_43372_10684# a_44208_11244# a_44356_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=11244 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=19989 pfet_03v3
x a_33356_37244# vss a_33824_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=37262 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=43893 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=30613 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=57173 pfet_03v3
x a_32220_42996# a_32120_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=42571 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=23964 nfet_05v0
x a_43372_21308# a_44356_21868# a_44600_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=21323 nfet_05v0
x a_15620_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=23941 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control PIN[7] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=41236 nfet_03v3
x a_20876_23964# vss a_21344_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=23982 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=9365 pfet_03v3
x a_20876_10684# vss a_21344_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=10702 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=19989 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=43893 pfet_03v3
x a_3484_37684# a_3384_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=37259 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=46549 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=30613 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control BUS[10] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=49204 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=-3914 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=38549 pfet_05v0
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=11165 pfet_05v0
x a_n4084_58492# vss a_n3616_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=58510 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control PIN[2] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=54516 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=49205 pfet_03v3
x a_53404_21748# a_53304_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=21323 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=58973 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_9.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-5824 y=62753 pfet_05v0
x a_38116_45772# vdd a_38460_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=45696 pfet_05v0
x a_15964_50964# a_15824_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=51008 pfet_05v0
x a_38116_32492# vdd a_38460_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=32416 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=35925 pfet_03v3
x a_18880_23982# a_19248_23979# a_19396_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=23979 nfet_05v0
x a_20876_37244# vdd a_21344_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=37801 pfet_05v0
x a_39596_29276# a_40432_29836# a_40580_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=29836 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=-3914 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] vdd a_31728_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=56396 pfet_05v0
x a_13156_35148# vdd a_13500_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=35072 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=29291 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_11.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=29253 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=49205 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=16011 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] vdd a_31728_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=43116 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=6709 pfet_03v3
x a_14636_18652# vdd a_15104_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=19209 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=24445 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] vss a_35805_34565# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=34565 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=-1290 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control BUS[5] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=27956 nfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_16.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=15973 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=541 pfet_05v0
x a_15104_26638# a_15472_26635# a_15620_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=26635 nfet_05v0
x a_15620_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=58469 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=4053 pfet_03v3
x a_1020_24404# a_880_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=24448 pfet_05v0
x a_31360_8046# a_31876_8588# a_32080_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=8588 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=9365 pfet_03v3
x a_40924_5812# a_40824_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=5387 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=57141 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=19989 pfet_03v3
x a_27584_26638# a_28100_27180# a_28304_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=27180 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=51005 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] vss a_25488_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=55851 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=41237 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=15996 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control BUS[6] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=12020 nfet_03v3
x a_19740_21748# a_19640_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=21323 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=1397 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control BUS[5] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=-3915 nfet_03v3
x a_37600_39918# a_37968_39915# a_38116_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=39915 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=-3914 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] vss a_19248_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=37259 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=17333 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_1.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=55813 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control BUS[1] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=6708 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control BUS[6] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=38580 nfet_03v3
x a_39596_50524# vss a_40064_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=50542 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control BUS[6] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=25300 nfet_03v3
x a_31876_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=42533 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] vss a_n1635_29253# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=29253 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=53180 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=49205 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=17333 pfet_03v3
x a_45836_39900# a_46672_40460# a_46820_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=40460 pfet_05v0
x a_n5220_29716# a_n5360_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=29760 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=43893 pfet_03v3
x a_6916_56396# vdd a_7260_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=56320 pfet_05v0
x a_9724_50964# a_9624_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=50539 nfet_05v0
x a_38116_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=35069 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control BUS[2] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=6708 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=30613 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=9365 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=39900 nfet_05v0
x a_n3616_31950# a_n3248_31947# a_n3100_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=31947 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=-3914 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control BUS[8] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=41236 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=541 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=56317 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=41237 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=31187 nfet_05v0
x a_14636_55836# vss a_15104_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=55854 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=58492 nfet_05v0
x Enable a_4605_31909# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=31909 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=45212 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control BUS[8] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=54516 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=49205 pfet_03v3
x a_20876_45212# a_21712_45772# a_21860_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=45772 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=6709 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=14677 pfet_03v3
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=43037 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control BUS[4] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=33268 nfet_03v3
x a_43840_13358# a_44356_13900# a_44560_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=13900 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=41237 pfet_03v3
x a_27584_29294# a_27952_29291# a_28100_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=29291 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=40381 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=35925 pfet_03v3
x a_27584_16014# a_27952_16011# a_28100_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=16011 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=49205 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=-1258 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control BUS[4] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=46548 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=1397 pfet_03v3
x a_37132_n2596# vss a_37600_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=-2577 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=36499 nfet_05v0
x a_25636_27180# vdd a_25980_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=27104 pfet_05v0
x a_13156_24524# vss a_13500_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=23979 nfet_05v0
x a_20876_21308# a_21860_21868# a_22104_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=21323 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=54517 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=43893 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=23219 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=30613 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=26620 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=57173 pfet_03v3
x a_44356_3276# vss a_44700_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=2731 nfet_05v0
x a_25980_19092# a_25840_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=19136 pfet_05v0
x a_8396_13340# a_9232_13900# a_9380_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=13900 pfet_05v0
x a_46820_19212# vdd a_47164_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=19136 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=33269 pfet_03v3
x a_9380_3276# vdd a_9724_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=3200 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=46549 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=4053 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control BUS[1] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=4052 nfet_03v3
x a_n3100_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=13821 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] vss a_31728_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=18667 nfet_05v0
x a_31876_8588# vdd a_32220_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=8512 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control BUS[4] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=9364 nfet_03v3
x a_44700_5812# a_44560_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=5856 pfet_05v0
x a_43840_47886# a_44356_48428# a_44560_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=48428 pfet_05v0
x a_46304_78# a_46672_75# a_46820_620# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=75 nfet_05v0
x a_44356_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=8005 nfet_05v0
x a_25980_58932# a_25880_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=58507 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=33269 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control PIN[24] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=-3915 nfet_03v3
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=58973 pfet_05v0
x a_7260_8468# a_7120_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=8512 pfet_05v0
x a_50596_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=16477 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control BUS[8] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=17332 nfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_2.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=53157 nfet_05v0
x a_40580_43116# vdd a_40924_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=43040 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control PIN[17] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=14676 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control PIN[8] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=38580 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=5853 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=9365 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=43893 pfet_03v3
x a_6916_43116# vss a_7260_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=42571 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=38581 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=14677 pfet_03v3
x a_3140_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=26597 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control PIN[13] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=25300 nfet_03v3
x a_21860_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=2693 nfet_05v0
x a_40924_35028# a_40784_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=35072 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=25301 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=37725 pfet_05v0
x a_3140_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=13317 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control PIN[12] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=27956 nfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=26635 nfet_05v0
x a_160_31950# a_528_31947# a_676_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=31947 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=21789 pfet_05v0
x a_8396_47868# a_9232_48428# a_9380_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=48428 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=27957 pfet_03v3
x a_53060_11244# swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=10661 nfet_05v0
x a_22204_500# a_22064_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=544 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] vdd a_19248_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=11244 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=14677 pfet_03v3
x a_n3100_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=48349 pfet_05v0
x a_27116_45212# vss a_27584_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=45230 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=4053 pfet_03v3
x a_19396_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=37221 nfet_05v0
x a_6400_18670# a_6916_19212# a_7120_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=19212 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=57173 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=27957 pfet_03v3
x a_40064_2734# a_40432_2731# a_40580_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=2731 nfet_05v0
x a_49612_18652# vss a_50080_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=18670 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=41237 pfet_03v3
x a_40580_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=29253 nfet_05v0
x a_53060_620# vdd a_53404_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=544 pfet_05v0
x a_7260_500# a_7160_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=75 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=54517 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=51861 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] vss a_10845_2693# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=2693 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=41237 pfet_03v3
x Enable a_54525_37221# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=37221 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control PIN[10] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=33268 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control PIN[24] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=-3915 nfet_03v3
x a_18880_10702# a_19396_11244# a_19600_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=11244 pfet_05v0
x a_25636_13900# vss a_25980_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=13355 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=27957 pfet_03v3
x a_3140_27180# vss a_3484_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=26635 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=11165 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control BUS[1] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=17332 nfet_03v3
x a_50080_47886# a_50448_47883# a_50596_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=47883 nfet_05v0
x a_5932_60# vss a_6400_78# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=78 nfet_05v0
x a_27584_8046# a_27952_8043# a_28100_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=8043 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control BUS[6] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=49204 nfet_03v3
x a_50080_34606# a_50448_34603# a_50596_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=34603 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=29836 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=54517 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=51861 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control PIN[5] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=46548 nfet_03v3
x a_15620_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=35069 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=17333 pfet_03v3
x a_53060_45772# swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=45189 nfet_05v0
x a_27116_2716# vss a_27584_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=2734 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=46549 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control PIN[8] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=38580 nfet_03v3
x D_out vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=-2114 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] vss a_528_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=45227 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=39900 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control PIN[13] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=25300 nfet_03v3
x a_28100_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=3197 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=45227 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] vss a_37968_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=31947 nfet_05v0
x a_50596_24524# vdd a_50940_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=24448 pfet_05v0
x a_28100_35148# vdd a_28444_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=35072 pfet_05v0
x a_n5564_19212# vdd a_n5220_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=19136 pfet_05v0
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=37725 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=5853 pfet_05v0
x a_30892_2716# vdd a_31360_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=3273 pfet_05v0
x a_2156_23964# vss a_2624_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=23982 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_10.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=31909 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control PIN[22] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=1396 nfet_03v3
x a_2156_10684# vss a_2624_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=10702 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_9.ZN vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_14.I vss s=23232,704 d=23232,704 l=120 w=264 x=-5396 y=62249 nfet_05v0
x a_15620_21868# vdd a_15964_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=21792 pfet_05v0
x a_44700_n2156# a_44560_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=-2111 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_21.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=2693 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=22645 pfet_03v3
x a_37132_26620# vss a_37600_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=26638 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=1397 pfet_03v3
x a_21344_13358# a_21860_13900# a_22064_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=13900 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=55836 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=29276 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=17907 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=35893 pfet_05v0
x a_18880_n2578# a_19248_n2581# a_19396_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=-2580 nfet_05v0
x a_n5220_58932# a_n5320_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=58507 nfet_05v0
x a_12172_29276# vss a_12640_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=29294 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=22613 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control BUS[8] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=4052 nfet_03v3
x a_12172_15996# vss a_12640_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=16014 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=35925 pfet_03v3
x a_24652_23964# vdd a_25120_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=24521 pfet_05v0
x a_14636_n2596# vss a_15104_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=-2577 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=3276 pfet_05v0
x a_46304_55854# a_46820_56396# a_47024_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=56396 pfet_05v0
x a_2156_37244# vdd a_2624_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=37801 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=27101 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=49205 pfet_03v3
x a_53060_45772# vss a_53404_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=45227 nfet_05v0
x a_46304_42574# a_46820_43116# a_47024_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=43116 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control PIN[6] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=43892 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=14677 pfet_03v3
x a_27116_31932# a_28100_32492# a_28344_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=31947 nfet_05v0
x a_45836_15996# vdd a_46304_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=16553 pfet_05v0
x a_30892_50524# vss a_31360_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=50542 nfet_05v0
x a_40580_32492# vss a_40924_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=31947 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control PIN[11] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=30612 nfet_03v3
x a_32220_13780# a_32120_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=13355 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=1397 pfet_03v3
x a_39596_2716# a_40432_3276# a_40580_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=3276 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=27957 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=56317 pfet_05v0
x a_1020_50964# a_920_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=50539 nfet_05v0
x a_46820_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=42533 nfet_05v0
x a_52076_42556# vss a_52544_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=42574 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=2716 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control PIN[21] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=4052 nfet_03v3
x a_21344_47886# a_21860_48428# a_22064_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=48428 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=57173 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=29757 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=27957 pfet_03v3
x a_18412_60# vdd a_18880_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=617 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=41237 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=19989 pfet_03v3
x a_24652_58492# vdd a_25120_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=59049 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] vss a_6768_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=55851 nfet_05v0
x a_40064_78# a_40580_620# a_40784_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=620 pfet_05v0
x a_49612_34588# a_50448_35148# a_50596_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=35148 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=4053 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=9365 pfet_03v3
x a_6916_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=19133 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=51861 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=49205 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=19989 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=19133 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=21789 pfet_05v0
x a_50596_11244# vss a_50940_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=10699 nfet_05v0
x a_8864_29294# a_9380_29836# a_9584_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=29836 pfet_05v0
x Enable a_17085_21285# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=21285 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_3.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-5409 y=61098 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=35925 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control BUS[10] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=46548 nfet_03v3
x a_31876_40460# vdd a_32220_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=40384 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control BUS[3] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=27956 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=49205 pfet_03v3
x a_46304_45230# a_46672_45227# a_46820_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=45227 nfet_05v0
x a_33824_31950# a_34192_31947# a_34340_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=31947 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=49205 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=35069 pfet_05v0
x a_38460_3156# a_38320_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=3200 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_18.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=10661 nfet_05v0
x a_18412_42556# vss a_18880_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=42574 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=35148 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=4053 pfet_03v3
x a_2624_53198# a_3140_53740# a_3344_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=53740 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] vss a_25488_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=26635 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] vdd a_528_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=32492 pfet_05v0
x a_9380_620# vss a_9724_500# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=75 nfet_05v0
x a_9380_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=53157 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=6709 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_7.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=39877 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control BUS[2] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=41236 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=39915 nfet_05v0
x a_22204_37684# a_22064_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=37728 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=9365 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=17333 pfet_03v3
x a_31876_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=26597 nfet_05v0
x a_39596_21308# vss a_40064_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=21326 nfet_05v0
x a_31876_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=13317 nfet_05v0
x a_12640_58510# a_13156_59052# a_13360_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=59052 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=33269 pfet_03v3
x a_13156_n2036# vss a_13500_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=-2580 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=-1258 pfet_03v3
x a_45836_10684# a_46672_11244# a_46820_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=11244 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=10684 nfet_05v0
x a_6916_27180# vdd a_7260_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=27104 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=14677 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control BUS[9] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=43892 nfet_03v3
x a_n3616_2734# a_n3248_2731# a_n3100_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=2731 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=17333 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=58973 pfet_05v0
x a_34684_42996# a_34544_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=43040 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control BUS[9] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=30612 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=46549 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=43893 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control BUS[10] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=9364 nfet_03v3
x a_39596_47868# vdd a_40064_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=48425 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=30613 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_5.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=45189 nfet_05v0
x a_25636_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=13821 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control PIN[8] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=38580 nfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] vss a_4605_29253# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=29253 nfet_05v0
x a_14636_26620# vss a_15104_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=26638 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=-684 nfet_05v0
x a_46820_40460# vss a_47164_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=39915 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=29276 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control PIN[13] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=25300 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=46549 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=43893 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=30613 pfet_03v3
x Enable a_17085_n2619# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=-2618 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=6709 pfet_03v3
x a_30892_50524# a_31728_51084# a_31876_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=51084 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control PIN[22] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=1396 nfet_03v3
x a_20876_15996# a_21712_16556# a_21860_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=16556 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=27957 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=19989 pfet_03v3
x a_7260_58932# a_7160_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=58507 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=-2114 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=11165 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] vss a_17085_21285# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=21285 nfet_05v0
x a_2624_55854# a_2992_55851# a_3140_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=55851 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=43893 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=51005 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=8509 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=35925 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=30613 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=14677 pfet_03v3
x a_52544_2734# a_53060_3276# a_53264_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=3276 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] vdd a_50448_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=5932 pfet_05v0
x a_14636_39900# vdd a_15104_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=40457 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control PIN[2] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=54516 nfet_03v3
x a_25636_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=48349 pfet_05v0
x a_43372_29276# a_44208_29836# a_44356_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=29836 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=27957 pfet_03v3
x a_676_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=3197 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control PIN[5] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=46548 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=1365 pfet_05v0
x a_37132_13340# vdd a_37600_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=13897 pfet_05v0
x a_8396_45212# vss a_8864_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=45230 nfet_05v0
x a_676_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=37221 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=1397 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control PIN[22] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=1396 nfet_03v3
x a_43372_39900# a_44356_40460# a_44600_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=39915 nfet_05v0
x a_53060_620# swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=37 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=57173 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] vss a_25488_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=5387 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=27101 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=541 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control PIN[10] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=33268 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=55851 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=9365 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_6.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=42533 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] vss a_50448_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=23979 nfet_05v0
x a_53404_40340# a_53304_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=39915 nfet_05v0
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=29757 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=51861 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] vdd a_37968_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=27180 pfet_05v0
x a_46304_2734# a_46820_3276# a_47024_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=3276 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=41237 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=17333 pfet_03v3
x a_n4084_2716# a_n3248_3276# a_n3100_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=3276 pfet_05v0
x a_5932_8028# a_6916_8588# a_7160_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=8043 nfet_05v0
x a_6916_13900# vss a_7260_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=13355 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=14677 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] vss a_23325_23941# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=23941 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control BUS[3] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=49204 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=12595 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=57173 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=54517 pfet_03v3
x a_43372_53180# vdd a_43840_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=53737 pfet_05v0
x a_30892_45212# a_31876_45772# a_32120_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=45227 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=-1258 pfet_03v3
x a_27116_29276# vss a_27584_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=29294 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=-2114 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=8028 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=26620 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=541 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=51861 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control PIN[21] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=4052 nfet_03v3
x a_19396_5932# vss a_19740_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=5387 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=13900 pfet_05v0
x a_27116_15996# vss a_27584_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=16014 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=43893 pfet_03v3
x a_9380_35148# vdd a_9724_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=35072 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=57173 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=33269 pfet_03v3
x a_n6080_31950# a_n5712_31947# a_n5564_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=31947 nfet_05v0
x Enable a_17085_55813# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=55813 nfet_05v0
x a_28100_56396# vss a_28444_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=55851 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=30613 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] vss a_17085_n2619# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=-2618 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=12021 pfet_03v3
x a_44356_29836# vss a_44700_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=29291 nfet_05v0
x a_15964_500# a_15864_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=75 nfet_05v0
x a_44356_16556# vss a_44700_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=16011 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control BUS[7] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=38580 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=-3914 pfet_03v3
x a_45836_50524# vss a_46304_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=50542 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control BUS[7] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=25300 nfet_03v3
x a_2156_55836# a_2992_56396# a_3140_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=56396 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=38581 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_53180# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=53180 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=46549 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=30613 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=15251 nfet_05v0
x a_2156_42556# a_2992_43116# a_3140_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=43116 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=25301 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=4053 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=22645 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=1397 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control PIN[22] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=1396 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] vss a_23325_58469# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=58469 nfet_05v0
x a_5932_23964# vdd a_6400_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=24521 pfet_05v0
x a_50080_18670# a_50448_18667# a_50596_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=18667 nfet_05v0
x a_19740_40340# a_19640_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=39915 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=27101 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=38581 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=35925 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] vdd a_25488_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=35148 pfet_05v0
x a_19396_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=541 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_19.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=8005 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=22645 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=6709 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=25301 pfet_03v3
x a_34684_8468# a_34584_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=8043 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=54517 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=48428 pfet_05v0
x a_39596_58492# a_40432_59052# a_40580_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=59052 pfet_05v0
x a_18880_53198# a_19248_53195# a_19396_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=53195 nfet_05v0
x a_8396_31932# a_9380_32492# a_9624_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=31947 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=19133 pfet_05v0
x a_6916_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=50501 nfet_05v0
x a_24652_45212# a_25488_45772# a_25636_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=45772 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=35925 pfet_03v3
x a_3140_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=37725 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=-1258 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=4053 pfet_03v3
x a_24652_55836# a_25636_56396# a_25880_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=55851 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_75# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=75 nfet_05v0
x a_20876_n2596# vdd a_21344_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=-2038 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=54517 pfet_03v3
x a_31360_53198# a_31876_53740# a_32080_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=53740 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control BUS[5] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=57172 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=56317 pfet_05v0
x a_25980_40340# a_25840_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=40384 pfet_05v0
x a_n308_8028# vdd a_160_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=8585 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=9365 pfet_03v3
x a_18412_37244# a_19396_37804# a_19640_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=37259 nfet_05v0
x a_25120_34606# a_25636_35148# a_25840_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=35148 pfet_05v0
x a_46820_40460# vdd a_47164_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=40384 pfet_05v0
x a_31876_37804# vss a_32220_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=37259 nfet_05v0
x a_45836_47868# a_46820_48428# a_47064_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=47883 nfet_05v0
x a_27116_60# a_28100_620# a_28344_75# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=75 nfet_05v0
x a_34684_56276# a_34584_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=55851 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=49779 nfet_05v0
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=45693 pfet_05v0
x a_45836_34588# a_46820_35148# a_47064_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=34603 nfet_05v0
x a_50940_29716# a_50840_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=29291 nfet_05v0
x a_12640_21326# a_13156_21868# a_13360_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=21868 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=1397 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=19989 pfet_03v3
x a_5932_58492# vdd a_6400_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=59049 pfet_05v0
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=32413 pfet_05v0
x a_50940_16436# a_50840_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=16011 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=19212 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control PIN[24] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=-3915 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] vdd a_13008_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=3276 pfet_05v0
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=5853 pfet_05v0
x a_n4084_47868# vdd a_n3616_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=48425 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=17333 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control BUS[5] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=17332 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control PIN[17] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=14676 nfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_8.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=37221 nfet_05v0
x a_15964_24404# a_15864_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=23979 nfet_05v0
x a_30892_21308# vss a_31360_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=21326 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=58973 pfet_05v0
x a_n2756_37684# a_n2896_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=37728 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=35925 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] vss a_17085_55813# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=55813 nfet_05v0
x a_n308_55836# vdd a_160_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=56393 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=49205 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] vdd a_37968_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=620 pfet_05v0
x a_20876_39900# a_21860_40460# a_22104_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=39915 nfet_05v0
x a_46820_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=26597 nfet_05v0
x a_n308_42556# vdd a_160_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=43113 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=6709 pfet_03v3
x a_53060_56396# swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=56317 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=31187 nfet_05v0
x a_52076_13340# vss a_52544_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=13358 nfet_05v0
x a_46820_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=13317 nfet_05v0
x a_44700_56276# a_44560_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=56320 pfet_05v0
x a_34340_8588# vdd a_34684_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=8512 pfet_05v0
x a_30892_47868# vdd a_31360_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=48425 pfet_05v0
x a_n5564_51084# vss a_n5220_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=50539 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control PIN[7] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=41236 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control PIN[8] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=38580 nfet_03v3
x a_9380_24524# vss a_9724_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=23979 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=41237 pfet_03v3
x a_6400_39918# a_6916_40460# a_7120_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=40460 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] vss a_6768_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=26635 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=38581 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control PIN[13] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=25300 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=21789 pfet_05v0
x a_46820_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=8005 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=35925 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=25301 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=22645 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control BUS[9] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=9364 nfet_03v3
x Enable a_23325_10661# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=10661 nfet_05v0
x a_31360_21326# a_31728_21323# a_31876_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=21323 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control PIN[10] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=33268 nfet_03v3
x a_52544_47886# a_52912_47883# a_53060_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=47883 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=38581 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=19989 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=41237 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=35925 pfet_03v3
x a_52544_34606# a_52912_34603# a_53060_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=34603 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=25301 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=-1258 pfet_03v3
x a_31876_11244# vdd a_32220_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=11168 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=49205 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control PIN[22] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=1396 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=54517 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control BUS[1] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=51860 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=33269 pfet_03v3
x a_n5564_40460# vdd a_n5220_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=40384 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=54517 pfet_03v3
x a_13156_53740# vss a_13500_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=53195 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=4053 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] vss a_35805_8005# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=8005 nfet_05v0
x a_18412_13340# vss a_18880_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=13358 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] vdd a_19248_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=29836 pfet_05v0
x a_2624_23982# a_3140_24524# a_3344_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=24524 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=9365 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=2716 nfet_05v0
x Enable a_23325_45189# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=45189 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=39900 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] vss a_44208_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=31947 nfet_05v0
x Enable a_29565_31909# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=31909 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control BUS[8] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=-3915 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=12021 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control PIN[7] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=41236 nfet_03v3
x a_676_5932# vdd a_1020_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=5856 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control PIN[16] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=17332 nfet_03v3
x a_18880_29294# a_19396_29836# a_19600_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=29836 pfet_05v0
x a_19396_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=37 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control BUS[9] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=14676 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=51829 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=21789 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=47883 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=29757 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=1397 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=14677 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=34603 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=9365 pfet_03v3
x a_39596_18652# vdd a_40064_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=19209 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control PIN[2] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=54516 nfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=19133 pfet_05v0
x a_n2756_42996# a_n2856_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=42571 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control BUS[9] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=27956 nfet_03v3
x a_3484_50964# a_3344_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=51008 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=14677 pfet_03v3
x a_28100_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=8509 pfet_05v0
x a_52544_55854# a_53060_56396# a_53264_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=56396 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=1397 pfet_03v3
x a_50596_620# vss a_50940_500# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=75 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control PIN[1] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=57172 nfet_03v3
x a_676_35148# vdd a_1020_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=35072 pfet_05v0
x a_52544_42574# a_53060_43116# a_53264_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=43116 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=57173 pfet_03v3
x a_19396_56396# vss a_19740_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=55851 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] vss a_50448_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=-2580 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control BUS[10] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=41236 nfet_03v3
x a_33356_55836# vdd a_33824_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=56393 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=27957 pfet_03v3
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=541 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control PIN[20] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=6708 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=51861 pfet_03v3
x a_n4084_50524# vss a_n3616_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=50542 nfet_05v0
x a_33356_42556# vdd a_33824_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=43113 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=41237 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=38581 pfet_03v3
x a_52076_34588# a_52912_35148# a_53060_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=35148 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.I vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-6292 y=59873 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=43893 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=35069 pfet_05v0
x a_2624_26638# a_2992_26635# a_3140_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=26635 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=25301 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=14677 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=19989 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=30613 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=57173 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control BUS[10] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=54516 nfet_03v3
x a_n308_45212# a_676_45772# a_920_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=45227 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=6709 pfet_03v3
x a_39596_21308# a_40432_21868# a_40580_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=21868 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=51861 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control PIN[4] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=49204 nfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] vss a_23325_37# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=37 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=-1258 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_14.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=21285 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=41237 pfet_03v3
x a_6916_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=40381 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control PIN[16] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=17332 nfet_03v3
x a_31876_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=37725 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control PIN[9] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=35924 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=-3946 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control BUS[2] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=12020 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=40381 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=51861 pfet_03v3
x a_8396_29276# vss a_8864_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=29294 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=57173 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=54517 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control BUS[2] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=38580 nfet_03v3
x a_8396_60# a_9232_620# a_9380_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=620 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] vdd a_528_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=-2035 pfet_05v0
x a_8396_15996# vss a_8864_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=16014 nfet_05v0
x a_18412_53180# a_19248_53740# a_19396_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=53740 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=49205 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=60 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=59052 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control BUS[2] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=25300 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=19133 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=1397 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_12.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=26597 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=6709 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=26635 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_17.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=13317 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=46517 pfet_05v0
x a_20876_8028# a_21860_8588# a_22104_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=8043 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=22645 pfet_03v3
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=53661 pfet_05v0
x a_n3100_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=37221 nfet_05v0
x a_28100_620# vdd a_28444_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=544 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=4053 pfet_03v3
x a_37600_31950# a_37968_31947# a_38116_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=31947 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control PIN[21] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=4052 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=8028 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=12021 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=19133 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=-3340 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] vdd a_6768_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=35148 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=47123 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=45693 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=32413 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] vss a_n1635_21285# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=21285 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in vss a_54525_42533# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=42533 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_75# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=75 nfet_05v0
x a_44356_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=-2114 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=58492 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=41237 pfet_03v3
x a_5932_45212# a_6768_45772# a_6916_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=45772 pfet_05v0
x Enable a_17085_39877# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=39877 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=45212 nfet_05v0
x a_n5220_21748# a_n5360_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=21792 pfet_05v0
x a_31876_59052# vdd a_32220_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=58976 pfet_05v0
x a_28100_27180# vss a_28444_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=26635 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=-1258 pfet_03v3
x a_2156_n2596# vdd a_2624_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=-2038 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=54517 pfet_03v3
x a_n5564_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=53661 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=1397 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=31932 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_23.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=-2618 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=17333 pfet_03v3
x a_45836_21308# vss a_46304_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=21326 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=57173 pfet_03v3
x a_53060_37804# vdd a_53404_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=37728 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=-1258 pfet_03v3
x a_38460_42996# a_38360_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=42571 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=27957 pfet_03v3
x a_676_24524# vss a_1020_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=23979 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=41237 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=19989 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=51861 pfet_03v3
x a_44356_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=27101 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=43893 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] vdd a_528_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=37804 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=30613 pfet_03v3
x Enable a_35805_2693# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=2693 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-5824 y=60377 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=57173 pfet_03v3
x a_15964_n2156# a_15864_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=-2580 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=54517 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=38549 pfet_05v0
x a_6916_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=34565 nfet_05v0
x a_n3616_53198# a_n3100_53740# a_n2896_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=53740 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=41237 pfet_03v3
x a_39596_39900# vss a_40064_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=39918 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] vdd a_13008_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=13900 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=19989 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=45693 pfet_05v0
x a_24652_15996# a_25488_16556# a_25636_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=16556 pfet_05v0
x a_3140_45772# vdd a_3484_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=45696 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control BUS[9] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=35924 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=32413 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=5853 pfet_05v0
x a_n308_60# vdd a_160_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=617 pfet_05v0
x a_3140_32492# vdd a_3484_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=32416 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=35925 pfet_03v3
x a_45836_29276# a_46672_29836# a_46820_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=29836 pfet_05v0
x a_24652_26620# a_25636_27180# a_25880_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=26635 nfet_05v0
x a_31360_23982# a_31876_24524# a_32080_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=24524 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=49205 pfet_03v3
x a_13500_48308# a_13400_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=47883 nfet_05v0
x a_13500_35028# a_13400_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=34603 nfet_05v0
x a_25980_11124# a_25840_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=11168 pfet_05v0
x a_8864_58510# a_9380_59052# a_9584_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=59052 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=620 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control BUS[3] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=57172 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=56396 pfet_05v0
x a_9380_n2036# vss a_9724_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=-2580 nfet_05v0
x a_46820_11244# vdd a_47164_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=11168 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=35925 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=43116 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] vss a_31728_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=10699 nfet_05v0
x a_45836_18652# a_46820_19212# a_47064_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=18667 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_2.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=53157 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=49205 pfet_03v3
x a_34684_27060# a_34584_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=26635 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control BUS[4] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=1396 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] vss a_n1635_n2619# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=-2618 nfet_05v0
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=16477 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=37725 pfet_05v0
x a_19396_37804# vdd a_19740_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=37728 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control PIN[8] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=38580 nfet_03v3
x a_52076_5372# a_53060_5932# a_53304_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=5387 nfet_05v0
x a_25980_50964# a_25880_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=50539 nfet_05v0
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=51005 pfet_05v0
x Enable a_4605_10661# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=10661 nfet_05v0
x a_n4084_18652# vdd a_n3616_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=19209 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control PIN[13] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=25300 nfet_03v3
x a_37600_78# a_37968_75# a_38116_620# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=75 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control PIN[20] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=6708 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] vdd a_13008_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=48428 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=38581 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=29757 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=19989 pfet_03v3
x a_39596_42556# a_40580_43116# a_40824_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=42571 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] vss a_17085_39877# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=39877 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=25301 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=1397 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control PIN[23] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=-1259 nfet_03v3
x a_n308_26620# vdd a_160_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=27177 pfet_05v0
x a_15620_n2036# vdd a_15964_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=-2111 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=55851 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_1.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=55813 nfet_05v0
x a_44700_27060# a_44560_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=27104 pfet_05v0
x a_18880_5390# a_19396_5932# a_19600_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=5932 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control BUS[4] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=12020 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=33269 pfet_03v3
x a_38116_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=5853 pfet_05v0
x a_30892_18652# vdd a_31360_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=19209 pfet_05v0
x a_n5564_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=47845 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=49205 pfet_03v3
x a_6400_10702# a_6916_11244# a_7120_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=11244 pfet_05v0
x a_676_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=8509 pfet_05v0
x a_32220_13780# a_32080_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=13824 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=17333 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control BUS[4] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=38580 nfet_03v3
x a_45836_5372# a_46820_5932# a_47064_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=5387 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=19989 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=56317 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] vss a_10845_50501# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=50501 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control BUS[4] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=25300 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control PIN[20] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=6708 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=6709 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=9365 pfet_03v3
x a_40580_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=21285 nfet_05v0
x Enable a_4605_45189# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=45189 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=58492 nfet_05v0
x a_49612_2716# a_50596_3276# a_50840_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=2731 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=46549 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=45212 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=12021 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=39900 nfet_05v0
x a_52544_18670# a_52912_18667# a_53060_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=18667 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=19989 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=44467 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=35148 pfet_05v0
x a_21860_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=-2114 pfet_05v0
x a_27584_53198# a_28100_53740# a_28304_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=53740 pfet_05v0
x a_37132_29276# a_38116_29836# a_38360_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=29291 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=57173 pfet_03v3
x a_43840_26638# a_44356_27180# a_44560_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=27180 pfet_05v0
x a_n3100_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=541 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control BUS[6] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=51860 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] vss a_19248_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=8043 nfet_05v0
x a_37132_15996# a_38116_16556# a_38360_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=16011 nfet_05v0
x a_49612_23964# vdd a_50080_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=24521 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=21868 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=8028 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=50524 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control BUS[6] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=41236 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=6677 pfet_05v0
x a_21860_5932# vss a_22204_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=5387 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=31932 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control BUS[1] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=22644 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=40381 pfet_05v0
x a_47164_29716# a_47064_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=29291 nfet_05v0
x a_n5564_11244# vdd a_n5220_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=11168 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=17907 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=49205 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=45693 pfet_05v0
x a_49612_23964# a_50596_24524# a_50840_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=23979 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=-1258 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] vss a_n1635_55813# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=55813 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=32413 pfet_05v0
x a_47164_16436# a_47064_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=16011 nfet_05v0
x a_46820_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=37725 pfet_05v0
x a_8396_26620# a_9232_27180# a_9380_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=27180 pfet_05v0
x a_43372_58492# a_44208_59052# a_44356_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=59052 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=57173 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=27957 pfet_03v3
x a_21860_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=27101 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=9365 pfet_03v3
x a_n4084_60# a_n3248_620# a_n3100_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=620 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=9365 pfet_03v3
x a_n5220_50964# a_n5320_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=50539 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] vss a_29565_29253# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=29253 nfet_05v0
x Enable a_10845_23941# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=23941 nfet_05v0
x a_n6080_2734# a_n5712_2731# a_n5564_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=2731 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=5372 nfet_05v0
x a_9380_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=13821 pfet_05v0
x a_13156_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=51005 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=45693 pfet_05v0
x a_20876_58492# vss a_21344_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=58510 nfet_05v0
x a_49612_58492# vdd a_50080_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=59049 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=32413 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=40460 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] vss a_50448_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=53195 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=41237 pfet_03v3
x a_34340_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=5853 pfet_05v0
x a_33356_8028# vdd a_33824_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=8585 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=18667 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=60 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=6709 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control PIN[20] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=6708 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control PIN[9] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=35924 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control BUS[9] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=-1259 nfet_03v3
x a_34340_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=43037 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] vss a_48285_50501# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=50501 nfet_05v0
x a_52076_47868# a_53060_48428# a_53304_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=47883 nfet_05v0
x a_40580_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=-2618 nfet_05v0
x a_n2756_13780# a_n2856_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=13355 nfet_05v0
x a_27584_55854# a_27952_55851# a_28100_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=55851 nfet_05v0
x a_12172_34588# vdd a_12640_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=35145 pfet_05v0
x a_52076_34588# a_53060_35148# a_53304_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=34603 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=5387 nfet_05v0
x a_18880_58510# a_19248_58507# a_19396_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=58507 nfet_05v0
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=51005 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=39155 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control PIN[24] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=-3915 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control PIN[18] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=12020 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=33269 pfet_03v3
x a_19396_27180# vss a_19740_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=26635 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=5853 pfet_05v0
x a_33356_26620# vdd a_33824_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=27177 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=12021 pfet_03v3
x a_25980_58932# a_25840_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=58976 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=22645 pfet_03v3
x a_n4084_21308# vss a_n3616_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=21326 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=1971 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=21789 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control PIN[19] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=9364 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=14677 pfet_03v3
x Enable a_10845_58469# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=58469 nfet_05v0
x a_9380_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=48349 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=38581 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=5932 pfet_05v0
x a_46820_59052# vdd a_47164_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=58976 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_18.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=10661 nfet_05v0
x a_20876_13340# vdd a_21344_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=13897 pfet_05v0
x a_25636_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=37221 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=25301 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=22645 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=5853 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=35925 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=1397 pfet_03v3
x a_21860_48428# vdd a_22204_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=48352 pfet_05v0
x a_6916_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=11165 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control PIN[15] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=19988 nfet_03v3
x a_13156_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=23941 nfet_05v0
x a_n3100_5932# vss a_n2756_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=5387 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=6709 pfet_03v3
x a_n308_47868# vss a_160_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=47886 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=41237 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=11165 pfet_05v0
x a_n308_34588# vss a_160_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=34606 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=-1258 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=38581 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=22645 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=5387 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=25301 pfet_03v3
x a_8864_21326# a_9380_21868# a_9584_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=21868 pfet_05v0
x a_5932_42556# vss a_6400_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=42574 nfet_05v0
x a_30892_39900# vss a_31360_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=39918 nfet_05v0
x a_18412_23964# a_19248_24524# a_19396_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=24524 pfet_05v0
x a_34340_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=15973 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=54517 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=41237 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=27957 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=-2114 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_3.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=50501 nfet_05v0
x a_13500_50964# a_13360_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=51008 pfet_05v0
x a_47164_8468# a_47024_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=8512 pfet_05v0
x a_n6548_45212# vss a_n6080_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=45230 nfet_05v0
x Enable a_48285_23941# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=23941 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=49779 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=41237 pfet_03v3
x a_n6548_2716# a_n5712_3276# a_n5564_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=3276 pfet_05v0
x a_3484_5812# a_3384_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=5387 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=46549 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_5.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=45189 nfet_05v0
x a_676_n2036# vss a_1020_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=-2580 nfet_05v0
x a_28444_48308# a_28344_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=47883 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=33269 pfet_03v3
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=24445 pfet_05v0
x a_5932_5372# vss a_6400_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=5390 nfet_05v0
x a_28444_35028# a_28344_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=34603 nfet_05v0
x a_14636_29276# a_15620_29836# a_15864_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=29291 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=1971 nfet_05v0
x a_13156_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=58469 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=31947 nfet_05v0
x a_21344_26638# a_21860_27180# a_22064_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=27180 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=1397 pfet_03v3
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=3197 pfet_05v0
x a_160_2734# a_528_2731# a_676_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=2731 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=5853 pfet_05v0
x a_14636_15996# a_15620_16556# a_15864_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=16011 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=16477 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=46549 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in vss a_54525_26597# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=26597 nfet_05v0
x a_27116_55836# a_27952_56396# a_28100_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=56396 pfet_05v0
x a_40580_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=55813 nfet_05v0
x a_12640_50542# a_13156_51084# a_13360_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=51084 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control BUS[1] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=43892 nfet_03v3
x a_31360_39918# a_31728_39915# a_31876_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=39915 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=27101 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in vss a_54525_13317# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=13317 nfet_05v0
x a_27116_42556# a_27952_43116# a_28100_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=43116 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] vss a_13008_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=37259 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control BUS[1] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=30612 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=9365 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=29276 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=35893 pfet_05v0
x a_5932_15996# a_6768_16556# a_6916_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=16556 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=43893 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=13821 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=30613 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=22613 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=52435 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=15996 nfet_05v0
x Enable a_48285_58469# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=58469 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=49205 pfet_03v3
x a_n5564_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=24445 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control BUS[10] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=1396 nfet_03v3
x a_15964_53620# a_15864_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=53195 nfet_05v0
x a_39596_39900# vdd a_40064_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=40457 pfet_05v0
x a_38460_48308# a_38320_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=48352 pfet_05v0
x a_8864_23982# a_9232_23979# a_9380_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=23979 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control PIN[20] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=6708 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=40381 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] vss a_4605_21285# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=21285 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=38581 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control BUS[10] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=12020 nfet_03v3
x a_46820_32492# vss a_47164_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=31947 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=25301 pfet_03v3
x a_n5564_59052# vdd a_n5220_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=58976 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=39900 nfet_05v0
x a_38460_13780# a_38360_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=13355 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control BUS[4] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=4052 nfet_03v3
x a_13156_59052# vss a_13500_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=58507 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=22645 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=3276 pfet_05v0
x a_n4084_45212# a_n3248_45772# a_n3100_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=45772 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=27957 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=38581 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=27925 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=57747 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=25301 pfet_03v3
x a_9380_53740# vss a_9724_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=53195 nfet_05v0
x a_7260_50964# a_7160_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=50539 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=17333 pfet_03v3
x a_47164_13780# a_47024_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=13824 pfet_05v0
x a_n3616_23982# a_n3100_24524# a_n2896_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=24524 pfet_05v0
x a_3140_5932# vdd a_3484_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=5856 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=27957 pfet_03v3
x a_14636_2716# a_15620_3276# a_15864_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=2731 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=16477 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control BUS[9] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=19988 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=48349 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control PIN[23] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=-1259 nfet_03v3
x a_22204_16436# a_22064_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=16480 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=55836 nfet_05v0
x a_21344_29294# a_21712_29291# a_21860_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=29291 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=19989 pfet_03v3
x a_12172_55836# vss a_12640_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=55854 nfet_05v0
x a_21344_16014# a_21712_16011# a_21860_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=16011 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=-1290 pfet_05v0
x a_13500_19092# a_13400_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=18667 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=45693 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=32413 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=27957 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=2716 nfet_05v0
x a_43372_21308# a_44208_21868# a_44356_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=21868 pfet_05v0
x a_6916_3276# vss a_7260_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=2731 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=19989 pfet_03v3
x a_33356_47868# vss a_33824_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=47886 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=33269 pfet_03v3
x a_2156_5372# vss a_2624_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=5390 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=6709 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=9365 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=37259 nfet_05v0
x a_n5220_5812# a_n5320_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=5387 nfet_05v0
x a_33356_34588# vss a_33824_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=34606 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control PIN[4] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=49204 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=40381 pfet_05v0
x a_43372_31932# a_44356_32492# a_44600_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=31947 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=-3914 pfet_03v3
x a_n308_2716# a_528_3276# a_676_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=3276 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=49205 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=46549 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=12021 pfet_03v3
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=35069 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=9365 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=53661 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=1397 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=6709 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] vdd a_19248_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=59052 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=56317 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=-2114 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=3197 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=26620 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=49205 pfet_03v3
x a_53404_32372# a_53304_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=31947 nfet_05v0
x a_n3616_78# a_n3248_75# a_n3100_620# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=75 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=9365 pfet_03v3
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=21789 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=46549 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=-3914 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=12021 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] vss a_4605_5349# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=5349 nfet_05v0
x a_39596_13340# a_40580_13900# a_40824_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=13355 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=40381 pfet_05v0
x a_50940_29716# a_50800_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=29760 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] vss a_4605_n2619# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=-2618 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] vdd a_25488_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=8588 pfet_05v0
x a_13156_45772# vdd a_13500_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=45696 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_7.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=39877 nfet_05v0
x a_6916_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=58973 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control BUS[3] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=41236 nfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=26635 nfet_05v0
x a_13156_32492# vdd a_13500_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=32416 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=9365 pfet_03v3
x a_28100_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=51005 pfet_05v0
x a_49612_n2596# a_50596_n2036# a_50840_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=-2580 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=58973 pfet_05v0
x a_13500_3156# a_13360_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=3200 pfet_05v0
x a_18880_58510# a_19396_59052# a_19600_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=59052 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] vss a_35805_31909# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=31909 nfet_05v0
x Enable a_23325_37# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=37 nfet_05v0
x a_n5564_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=18629 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=-1258 pfet_03v3
x a_n2756_3156# a_n2856_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=2731 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control PIN[19] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=9364 nfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] vss a_10845_34565# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=34565 nfet_05v0
x a_50596_8588# vss a_50940_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=8043 nfet_05v0
x a_n308_45212# a_528_45772# a_676_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=45772 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=27101 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=17301 pfet_05v0
x a_n3100_35148# vdd a_n2756_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=35072 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control BUS[9] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=57172 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=43893 pfet_03v3
x a_2624_2734# a_2992_2731# a_3140_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=2731 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=29276 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control PIN[18] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=12020 nfet_03v3
x a_27116_34588# vdd a_27584_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=35145 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=30613 pfet_03v3
x a_n6548_21308# a_n5564_21868# a_n5320_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=21323 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=-1258 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=6709 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control BUS[7] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=43892 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control PIN[8] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=38580 nfet_03v3
x a_160_34606# a_676_35148# a_880_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=35148 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control BUS[7] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=30612 nfet_03v3
x a_27584_23982# a_28100_24524# a_28304_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=24524 pfet_05v0
x a_24652_45212# vss a_25120_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=45230 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=43893 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control PIN[13] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=25300 nfet_03v3
x a_2156_58492# vss a_2624_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=58510 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control BUS[6] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=22644 nfet_03v3
x a_50080_10702# a_50448_10699# a_50596_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=10699 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=57173 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=34588 nfet_05v0
x a_19740_32372# a_19640_31947# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=31947 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=30613 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=4053 pfet_03v3
x a_15620_56396# vdd a_15964_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=56320 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=51005 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=21308 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=27957 pfet_03v3
x a_25120_2734# a_25636_3276# a_25840_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=3276 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=15996 nfet_05v0
x a_5932_37244# a_6916_37804# a_7160_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=37259 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control PIN[19] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=9364 nfet_03v3
x a_39596_50524# a_40432_51084# a_40580_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=51084 pfet_05v0
x a_15964_48308# a_15824_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=48352 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control BUS[6] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=35924 nfet_03v3
x a_38116_29836# vdd a_38460_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=29760 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=11165 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=43893 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] vss a_n1635_39877# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=39877 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=16477 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=50524 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=30613 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=27957 pfet_03v3
x a_28100_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=23941 nfet_05v0
x a_39596_60# vss a_40064_78# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=78 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=4053 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control PIN[24] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=-3915 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=1397 pfet_03v3
x a_19396_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=53661 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=49205 pfet_03v3
x a_45836_39900# vss a_46304_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=39918 nfet_05v0
x a_n3100_21868# vss a_n2756_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=21323 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=6709 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=46549 pfet_03v3
x a_13156_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=35069 pfet_05v0
x a_28444_50964# a_28304_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=51008 pfet_05v0
x a_2156_13340# vdd a_2624_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=13897 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=16477 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] vss a_4605_55813# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=55813 nfet_05v0
x a_40580_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=45693 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=-3914 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=55836 nfet_05v0
x a_40580_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=32413 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=3276 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=11244 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] vdd a_44208_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=56396 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=49205 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=9365 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control PIN[15] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=19988 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=46549 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] vdd a_44208_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=43116 pfet_05v0
x a_n4084_39900# vdd a_n3616_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=40457 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=12021 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=51005 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=42571 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] vss a_48285_34565# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=34565 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=541 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control BUS[10] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=-3915 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=38581 pfet_03v3
x a_52076_18652# a_53060_19212# a_53304_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=18667 nfet_05v0
x a_27584_26638# a_27952_26635# a_28100_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=26635 nfet_05v0
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=43037 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=25301 pfet_03v3
x a_13500_8468# a_13400_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=8043 nfet_05v0
x a_28100_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=58469 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=41237 pfet_03v3
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=35069 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=4053 pfet_03v3
x a_20876_31932# a_21860_32492# a_22104_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=31947 nfet_05v0
x a_2156_2716# a_2992_3276# a_3140_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=3276 pfet_05v0
x a_25636_37804# vdd a_25980_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=37728 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=45693 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=27180 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=21323 nfet_05v0
x a_12172_n2596# vss a_12640_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=-2577 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=32413 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=54517 pfet_03v3
x a_30892_39900# vdd a_31360_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=40457 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control PIN[10] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=33268 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=-1258 pfet_03v3
x a_50596_45772# vss a_50940_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=45227 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=9939 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=56317 pfet_05v0
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=-2114 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=9365 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=43893 pfet_03v3
x a_9724_48308# a_9624_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=47883 nfet_05v0
x a_40580_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=3197 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=19989 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=30613 pfet_03v3
x a_15620_43116# vss a_15964_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=42571 nfet_05v0
x a_9724_35028# a_9624_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=34603 nfet_05v0
x a_52076_31932# vdd a_52544_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=32489 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=-1258 pfet_03v3
x a_38116_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=19133 pfet_05v0
x a_21860_19212# vdd a_22204_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=19136 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control BUS[9] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=1396 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control BUS[4] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=6708 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=7283 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control BUS[8] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=38580 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=38581 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control BUS[8] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=25300 nfet_03v3
x a_44356_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=42533 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=57173 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=25301 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=15251 nfet_05v0
x a_676_53740# vss a_1020_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=53195 nfet_05v0
x a_5932_13340# vss a_6400_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=13358 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control BUS[8] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=27956 nfet_03v3
x a_40580_53740# vdd a_40924_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=53664 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=41237 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_9.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=34565 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] vdd a_37968_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=53740 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=43893 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=4053 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control PIN[9] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=35924 nfet_03v3
x a_n6548_29276# vss a_n6080_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=29294 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=6709 pfet_03v3
x a_40924_45652# a_40784_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=45696 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=38581 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=35925 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=30613 pfet_03v3
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=27101 pfet_05v0
x a_8864_n2578# a_9232_n2581# a_9380_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=-2580 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control BUS[10] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=4052 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control BUS[4] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=17332 nfet_03v3
x a_n3100_5932# vdd a_n2756_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=5856 pfet_05v0
x a_n6548_15996# vss a_n6080_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=16014 nfet_05v0
x a_40924_32372# a_40784_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=32416 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=25301 pfet_03v3
x a_n2756_16436# a_n2896_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=16480 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=35148 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] vdd a_19248_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=21868 pfet_05v0
x a_45836_58492# a_46672_59052# a_46820_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=59052 pfet_05v0
x a_27116_55836# vss a_27584_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=55854 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=58492 nfet_05v0
x a_19396_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=47845 nfet_05v0
x a_12172_31932# a_13008_32492# a_13156_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=32492 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=1397 pfet_03v3
x a_45836_60# a_46672_620# a_46820_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=620 pfet_05v0
x a_28444_19092# a_28344_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=18667 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=9365 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=49205 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=45212 nfet_05v0
x a_6400_29294# a_6916_29836# a_7120_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=29836 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=-3914 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=17333 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=54517 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=51861 pfet_03v3
x a_33356_45212# a_34192_45772# a_34340_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=45772 pfet_05v0
x a_12172_42556# a_13156_43116# a_13400_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=42571 nfet_05v0
x a_25980_5812# a_25840_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=5856 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=31932 nfet_05v0
x a_44356_56396# vss a_44700_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=55851 nfet_05v0
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=43037 pfet_05v0
x a_40580_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=39877 nfet_05v0
x a_18412_31932# vdd a_18880_31950# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=32489 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control BUS[1] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=14676 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=17333 pfet_03v3
x a_38116_37804# vss a_38460_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=37259 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=41811 nfet_05v0
x a_40064_31950# a_40580_32492# a_40784_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=32492 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=14677 pfet_03v3
x Enable a_54525_47845# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=47845 nfet_05v0
x a_22204_42996# a_22104_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=42571 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=36499 nfet_05v0
x a_18880_21326# a_19396_21868# a_19600_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=21868 pfet_05v0
x a_33356_21308# a_34340_21868# a_34584_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=21323 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control BUS[1] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=27956 nfet_03v3
x a_25636_24524# vss a_25980_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=23979 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=23219 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=21789 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control BUS[6] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=-1259 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=1397 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=27957 pfet_03v3
x a_38460_19092# a_38320_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=19136 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=11165 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=17333 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_8.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=37221 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control PIN[9] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=35924 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=9365 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=58973 pfet_05v0
x a_28100_45772# vdd a_28444_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=45696 pfet_05v0
x a_28100_32492# vdd a_28444_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=32416 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=17333 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=49205 pfet_03v3
x a_n4084_15996# a_n3248_16556# a_n3100_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=16556 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=9333 pfet_05v0
x Enable a_42045_53157# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=53157 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=4053 pfet_03v3
x a_15620_8588# vss a_15964_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=8043 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=9365 pfet_03v3
x a_32220_42996# a_32080_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=43040 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=-1258 pfet_03v3
x a_37132_47868# vdd a_37600_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=48425 pfet_05v0
x a_n5220_n2156# a_n5360_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=-2111 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=46549 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control PIN[7] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=41236 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=13900 pfet_05v0
x a_50940_3156# a_50800_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=3200 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control BUS[5] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=43892 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=38581 pfet_03v3
x a_12172_26620# vss a_12640_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=26638 nfet_05v0
x Enable a_n1635_15973# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=15973 nfet_05v0
x a_n6548_8028# vss a_n6080_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=8046 nfet_05v0
x a_50940_56276# a_50840_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=55851 nfet_05v0
x a_53404_35028# a_53264_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=35072 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control BUS[5] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=30612 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=-2595 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=16477 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=37725 pfet_05v0
x a_38460_5812# a_38360_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=5387 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] vss a_50448_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=58507 nfet_05v0
x a_44700_37684# a_44600_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=37259 nfet_05v0
x Enable a_29565_10661# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=10661 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=38581 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=46549 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=41237 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=30581 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=25301 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control PIN[16] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=17332 nfet_03v3
x a_40064_21326# a_40432_21323# a_40580_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=21323 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=51084 pfet_05v0
x a_32220_24404# a_32120_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=23979 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=11165 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=49205 pfet_03v3
x a_21860_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=8005 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control PIN[5] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=46548 nfet_03v3
x a_160_8046# a_676_8588# a_880_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=8588 pfet_05v0
x a_53060_29836# swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=29253 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=24445 pfet_05v0
x a_15620_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=19133 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=47123 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=45693 pfet_05v0
x a_49612_53180# a_50596_53740# a_50840_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=53195 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=33269 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=32413 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=9365 pfet_03v3
x a_8396_34588# vdd a_8864_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=35145 pfet_05v0
x a_34340_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=37 nfet_05v0
x a_n4084_39900# vss a_n3616_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=39918 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=48428 pfet_05v0
x a_21860_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=42533 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=54517 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=57173 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=11165 pfet_05v0
x Enable a_35805_50501# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=50501 nfet_05v0
x a_6916_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=29757 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=4053 pfet_03v3
x a_28100_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=35069 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=6709 pfet_03v3
x Enable a_29565_45189# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=45189 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=39900 nfet_05v0
x a_19740_35028# a_19600_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=35072 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=29757 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control PIN[23] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=-1259 nfet_03v3
x a_44356_51084# vdd a_44700_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=51008 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] vss a_19248_75# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=75 nfet_05v0
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=3197 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] vss a_10845_8005# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=8005 nfet_05v0
x a_n308_15996# a_528_16556# a_676_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=16556 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_3.I a_n5494_61667# vss s=23232,704 d=8448,328 l=120 w=264 x=-5613 y=61667 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] vss a_42045_53157# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=53157 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=14677 pfet_03v3
x a_38116_5932# vdd a_38460_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=5856 pfet_05v0
x a_676_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=53661 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=38549 pfet_05v0
x a_33824_13358# a_34340_13900# a_34544_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=13900 pfet_05v0
x a_n6548_45212# a_n5712_45772# a_n5564_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=45772 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=541 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control BUS[7] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=14676 nfet_03v3
x a_24652_29276# vss a_25120_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=29294 nfet_05v0
x a_9724_50964# a_9584_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=51008 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=14677 pfet_03v3
x a_24652_15996# vss a_25120_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=16014 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=35069 pfet_05v0
x a_27116_n2596# vss a_27584_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=-2577 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=42556 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=-3914 pfet_03v3
x a_1020_48308# a_920_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=47883 nfet_05v0
x a_15620_27180# vdd a_15964_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=27104 pfet_05v0
x a_50940_8468# a_50840_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=8043 nfet_05v0
x a_1020_35028# a_920_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=34603 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_19.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=8005 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=27957 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=6709 pfet_03v3
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=8509 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=9365 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control BUS[6] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=19988 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control PIN[6] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=43892 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=38581 pfet_03v3
x a_15964_19092# a_15824_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=19136 pfet_05v0
x a_38116_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=50501 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=34588 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control PIN[11] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=30612 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=25301 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=21308 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=51861 pfet_03v3
x a_49612_18652# a_50448_19212# a_50596_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=19212 pfet_05v0
x a_45836_21308# a_46672_21868# a_46820_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=21868 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=41237 pfet_03v3
x a_6916_37804# vdd a_7260_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=37728 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=27957 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control PIN[23] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=-1259 nfet_03v3
x a_34684_53620# a_34544_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=53664 pfet_05v0
x a_8864_50542# a_9380_51084# a_9584_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=51084 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=33269 pfet_03v3
x a_40580_5932# vdd a_40924_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=5856 pfet_05v0
x a_19396_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=24445 pfet_05v0
x a_33824_47886# a_34340_48428# a_34544_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=48428 pfet_05v0
x a_25120_29294# a_25488_29291# a_25636_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=29291 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control PIN[4] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=49204 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control BUS[10] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=6708 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=17333 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=58973 pfet_05v0
x a_15964_58932# a_15864_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=58507 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=57173 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control BUS[7] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=46548 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=43037 pfet_05v0
x a_45836_10684# a_46820_11244# a_47064_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=10699 nfet_05v0
x a_25120_16014# a_25488_16011# a_25636_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=16011 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=41237 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] vdd a_50448_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=45772 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] vss a_4605_39877# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=39877 nfet_05v0
x a_53060_5932# swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=5349 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control PIN[9] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=35924 nfet_03v3
x a_7260_500# a_7120_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=544 pfet_05v0
x a_40580_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=16477 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_75# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=75 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=35069 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control BUS[9] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=4052 nfet_03v3
x a_53060_16556# vdd a_53404_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=16480 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=13355 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=35893 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=19133 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=46549 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=22613 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=21789 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=3197 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=19212 pfet_05v0
x a_9380_59052# vss a_9724_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=58507 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control PIN[6] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=43892 nfet_03v3
x a_9380_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=37221 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=9365 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control BUS[2] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=38580 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control PIN[11] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=30612 nfet_03v3
x a_8864_78# a_9232_75# a_9380_620# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=75 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=56317 pfet_05v0
x a_50080_45230# a_50596_45772# a_50800_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=45772 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=43893 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control BUS[2] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=25300 nfet_03v3
x a_9380_3276# vss a_9724_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=2731 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=16477 pfet_05v0
x a_39596_18652# vss a_40064_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=18670 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=30613 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=-3340 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=5372 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in vdd a_n5712_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=620 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control BUS[2] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=51860 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=41237 pfet_03v3
x a_12172_60# vdd a_12640_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=617 pfet_05v0
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=13821 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=17333 pfet_03v3
x a_8396_55836# vss a_8864_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=55854 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=14677 pfet_03v3
x a_676_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=47845 nfet_05v0
x a_12640_37262# a_13008_37259# a_13156_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=37259 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=4053 pfet_03v3
x a_9724_5812# a_9584_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=5856 pfet_05v0
x a_9724_19092# a_9624_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=18667 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=58973 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=1397 pfet_03v3
x a_15620_13900# vss a_15964_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=13355 nfet_05v0
x a_8864_53198# a_9232_53195# a_9380_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=53195 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=37725 pfet_05v0
x a_n6548_34588# vdd a_n6080_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=35145 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=54517 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control BUS[3] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=9364 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=17333 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=31932 nfet_05v0
x a_44356_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=26597 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=14677 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_11.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=29253 nfet_05v0
x a_52544_10702# a_52912_10699# a_53060_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=10699 nfet_05v0
x a_44356_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=13317 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=6709 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=57173 pfet_03v3
x a_25636_n2036# vss a_25980_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=-2580 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=8509 pfet_05v0
x a_19396_16556# vdd a_19740_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=16480 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control BUS[3] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=46548 nfet_03v3
x a_40580_24524# vdd a_40924_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=24448 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=57141 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=27957 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] vdd a_37968_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=24524 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control PIN[15] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=19988 nfet_03v3
x a_3484_42996# a_3384_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=42571 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=14677 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=19989 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=51861 pfet_03v3
x a_6916_24524# vss a_7260_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=23979 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=58973 pfet_05v0
x a_47164_42996# a_47024_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=43040 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=37244 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] vdd a_13008_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=27180 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=43861 pfet_05v0
x a_15964_3156# a_15824_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=3200 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=4053 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=57173 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=54517 pfet_03v3
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=48349 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=41237 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control PIN[10] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=33268 nfet_03v3
x a_53060_8588# vss a_53404_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=8043 nfet_05v0
x a_27116_26620# vss a_27584_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=26638 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=45693 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=29276 nfet_05v0
x a_19396_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=18629 nfet_05v0
x a_9380_45772# vdd a_9724_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=45696 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=43893 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=57173 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=32413 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=30613 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control BUS[9] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=49204 nfet_03v3
x a_9380_32492# vdd a_9724_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=32416 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=22645 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=13900 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=15996 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=56317 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=54517 pfet_03v3
x a_43372_50524# a_44208_51084# a_44356_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=51084 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control PIN[5] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=46548 nfet_03v3
x a_14636_23964# vdd a_15104_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=24521 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=-3914 pfet_03v3
x a_12172_13340# a_13156_13900# a_13400_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=13355 nfet_05v0
x a_33356_15996# a_34192_16556# a_34340_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=16556 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=49205 pfet_03v3
x a_44356_27180# vss a_44700_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=26635 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=1397 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=46549 pfet_03v3
x Enable a_10845_2693# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=2693 nfet_05v0
x a_24652_5372# a_25636_5932# a_25880_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=5387 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control BUS[7] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=35924 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=1397 pfet_03v3
x a_n6548_39900# a_n5564_40460# a_n5320_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=39915 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=25875 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] vss a_29565_21285# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=21285 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=35925 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_50524# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=50524 nfet_05v0
x a_15620_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=50501 nfet_05v0
x a_20876_50524# vss a_21344_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=50542 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=49205 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=1971 nfet_05v0
x Enable a_54525_18629# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=18629 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=46549 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=-3914 pfet_03v3
x a_22204_13780# a_22104_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=13355 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=10699 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=37725 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control PIN[16] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=17332 nfet_03v3
x a_43372_23964# vss a_43840_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=23982 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=12021 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=35925 pfet_03v3
x a_43372_10684# vss a_43840_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=10702 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control PIN[15] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=19988 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=49205 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=38581 pfet_03v3
x a_32220_n2156# a_32120_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=-2580 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=29757 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in vss a_n5712_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=21323 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=25301 pfet_03v3
x a_18880_50542# a_19248_50539# a_19396_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=50539 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=48428 pfet_05v0
x a_14636_58492# vdd a_15104_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=59049 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] vss a_19248_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=42571 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=31187 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_50524# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=51005 pfet_05v0
x a_43372_37244# vdd a_43840_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=37801 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control BUS[5] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=54516 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_6.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=42533 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control PIN[22] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=1396 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=-1258 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control PIN[23] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=-1259 nfet_03v3
x a_n308_5372# vdd a_160_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=5929 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=6709 pfet_03v3
x a_n3100_40460# vss a_n2756_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=39915 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=33269 pfet_03v3
x a_37132_18652# vdd a_37600_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=19209 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=17333 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=8588 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=14677 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control BUS[5] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=14676 nfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-4032 y=62753 pfet_05v0
x a_1020_50964# a_880_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=51008 pfet_05v0
x a_21860_40460# vdd a_22204_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=40384 pfet_05v0
x a_38116_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=40381 pfet_05v0
x a_50940_27060# a_50840_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=26635 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=33269 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=29836 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=4053 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control BUS[5] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=27956 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=27957 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=46549 pfet_03v3
x a_12172_n2596# a_13008_n2036# a_13156_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=-2035 pfet_05v0
x a_12172_8028# vdd a_12640_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=8585 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_4.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=47845 nfet_05v0
x a_13156_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=5853 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=42556 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=57173 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=43893 pfet_03v3
x a_2156_29276# a_3140_29836# a_3384_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=29291 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] vss a_29565_n2619# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=-2618 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=13821 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=30613 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=-3914 pfet_03v3
x a_2156_15996# a_3140_16556# a_3384_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=16011 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] vdd a_25488_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=19212 pfet_05v0
x a_n308_53180# vdd a_160_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=53737 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=16477 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=39915 nfet_05v0
x a_14636_31932# a_15472_32492# a_15620_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=32492 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=541 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=57173 pfet_03v3
x a_n5220_3156# a_n5360_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=3200 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control BUS[5] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=9364 nfet_03v3
x a_21860_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=26597 nfet_05v0
x a_40064_n2578# a_40580_n2036# a_40784_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=-2035 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=8588 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_14.I vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.I vss s=23232,704 d=23232,704 l=120 w=264 x=-4948 y=62249 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control BUS[4] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=51860 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=-3914 pfet_03v3
x a_21860_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=13317 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=49205 pfet_03v3
x a_n5220_56276# a_n5360_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=56320 pfet_05v0
x a_n4084_29276# a_n3100_29836# a_n2856_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=29291 nfet_05v0
x a_n4084_15996# a_n3100_16556# a_n2856_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=16011 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control PIN[9] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=35924 nfet_03v3
x Enable a_35805_34565# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=34565 nfet_05v0
x a_8396_n2596# vss a_8864_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=-2577 nfet_05v0
x a_37132_60# a_37968_620# a_38116_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=620 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=35925 pfet_03v3
x a_40580_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=8509 pfet_05v0
x Enable En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-1668 y=60731 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=49205 pfet_03v3
x a_25120_18670# a_25636_19212# a_25840_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=19212 pfet_05v0
x a_31360_31950# a_31728_31947# a_31876_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=31947 nfet_05v0
x a_28100_3276# vdd a_28444_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=3200 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control BUS[9] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=6708 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=9365 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=1397 pfet_03v3
x a_20876_8028# a_21712_8588# a_21860_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=8588 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=51861 pfet_03v3
x a_37132_45212# a_37968_45772# a_38116_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=45772 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=35925 pfet_03v3
x a_n4084_60# a_n3100_620# a_n2856_75# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=75 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=48349 pfet_05v0
x a_676_59052# vss a_1020_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=58507 nfet_05v0
x a_37132_55836# a_38116_56396# a_38360_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=55851 nfet_05v0
x a_n6080_13358# a_n5564_13900# a_n5360_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=13900 pfet_05v0
x a_43840_53198# a_44356_53740# a_44560_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=53740 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=41237 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control BUS[8] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=4052 nfet_03v3
x a_38460_40340# a_38320_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=40384 pfet_05v0
x a_676_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=24445 pfet_05v0
x a_37600_34606# a_38116_35148# a_38320_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=35148 pfet_05v0
x a_30892_18652# vss a_31360_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=18670 nfet_05v0
x a_6400_29294# a_6768_29291# a_6916_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=29291 nfet_05v0
x a_n4084_8028# a_n3100_8588# a_n2856_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=8043 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=9365 pfet_03v3
x a_n6548_15996# a_n5712_16556# a_n5564_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=16556 pfet_05v0
x a_6400_16014# a_6768_16011# a_6916_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=16011 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=31932 nfet_05v0
x a_47164_56276# a_47064_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=55851 nfet_05v0
x a_13156_51084# vss a_13500_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=50539 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control BUS[7] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=-1259 nfet_03v3
x a_12172_37244# a_13008_37804# a_13156_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=37804 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=6709 pfet_03v3
x a_1020_19092# a_920_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=18667 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=33269 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=15251 nfet_05v0
x a_8396_53180# a_9232_53740# a_9380_53740# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=53740 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=12021 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in vdd a_n5712_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=13900 pfet_05v0
x a_n5564_48428# vss a_n5220_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=47883 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control PIN[8] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=38580 nfet_03v3
x a_38116_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=34565 nfet_05v0
x a_37132_8028# a_37968_8588# a_38116_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=8588 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control PIN[17] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=14676 nfet_03v3
x a_n3100_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=53661 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] vss a_31728_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=45227 nfet_05v0
x a_n5564_35148# vss a_n5220_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=34603 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control PIN[13] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=25300 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=38581 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=33269 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=25301 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=22645 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] vss a_29565_55813# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=55813 nfet_05v0
x a_n6080_47886# a_n5564_48428# a_n5360_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=48428 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control PIN[12] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=27956 nfet_03v3
x a_13500_11124# a_13400_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=10699 nfet_05v0
x a_33356_39900# a_34340_40460# a_34584_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=39915 nfet_05v0
x a_40064_37262# a_40580_37804# a_40784_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=37804 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=12021 pfet_03v3
x a_19740_8468# a_19600_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=8512 pfet_05v0
x a_34684_24404# a_34544_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=24448 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=1397 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control PIN[16] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=17332 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control BUS[8] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=57172 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=38581 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=6709 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=29757 pfet_05v0
x a_50596_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=43037 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control PIN[7] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=41236 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=25301 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] vdd a_50448_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=16556 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control PIN[15] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=19988 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=41237 pfet_03v3
x a_3140_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=53157 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=4053 pfet_03v3
x a_676_45772# vdd a_1020_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=45696 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=1397 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control PIN[3] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=51860 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in vdd a_n5712_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=48428 pfet_05v0
x a_15620_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=40381 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control PIN[2] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=54516 nfet_03v3
x a_676_32492# vdd a_1020_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=32416 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=4053 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=51861 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] vdd a_19248_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=51084 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=17333 pfet_03v3
x a_43840_21326# a_44208_21323# a_44356_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=21323 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=54517 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=41237 pfet_03v3
x a_33356_53180# vdd a_33824_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=53737 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=1397 pfet_03v3
x a_6400_58510# a_6916_59052# a_7120_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=59052 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=35925 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control PIN[17] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=14676 nfet_03v3
x a_6916_n2036# vss a_7260_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=-2580 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] vdd a_31728_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=620 pfet_05v0
x a_50940_21748# a_50800_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=21792 pfet_05v0
x a_49612_45212# vss a_50080_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=45230 nfet_05v0
x a_50080_16014# a_50596_16556# a_50800_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=16556 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=54517 pfet_03v3
x a_22204_8468# a_22064_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=8512 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=14677 pfet_03v3
x Enable a_23325_29253# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=29253 nfet_05v0
x a_34340_29836# vss a_34684_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=29291 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control PIN[12] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=27956 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=1397 pfet_03v3
x a_37132_31932# vss a_37600_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=31950 nfet_05v0
x a_44700_3156# a_44600_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=2731 nfet_05v0
x a_34340_16556# vss a_34684_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=16011 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control BUS[2] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=22644 nfet_03v3
x a_18880_50542# a_19396_51084# a_19600_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=51084 pfet_05v0
x a_n5220_500# a_n5320_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=75 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control BUS[1] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=57172 nfet_03v3
x a_25636_53740# vss a_25980_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=53195 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control PIN[22] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=1396 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control PIN[8] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=38580 nfet_03v3
x a_8396_26620# vss a_8864_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=26638 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=54517 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=43893 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control PIN[13] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=25300 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=-2595 nfet_05v0
x a_676_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=18629 nfet_05v0
x a_40064_39918# a_40432_39915# a_40580_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=39915 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control BUS[2] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=35924 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=29757 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=57173 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=37259 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=30613 pfet_03v3
x a_8396_5372# a_9380_5932# a_9624_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=5387 nfet_05v0
x a_50596_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=15973 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=4053 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=15996 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control PIN[23] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=-1259 nfet_03v3
x a_50596_51084# vdd a_50940_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=51008 pfet_05v0
x a_3484_48308# a_3344_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=48352 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=4053 pfet_03v3
x a_49612_58492# a_50596_59052# a_50840_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=58507 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_21.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=2693 nfet_05v0
x a_33824_8046# a_34340_8588# a_34544_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=8588 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=12021 pfet_03v3
x a_2156_50524# vss a_2624_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=50542 nfet_05v0
x a_n3100_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=47845 nfet_05v0
x a_3484_13780# a_3384_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=13355 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control BUS[10] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=38580 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=-3914 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=29757 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control BUS[10] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=25300 nfet_03v3
x a_14636_55836# a_15620_56396# a_15864_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=55851 nfet_05v0
x a_21344_53198# a_21860_53740# a_22064_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=53740 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control PIN[6] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=43892 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=38581 pfet_03v3
x a_45836_5372# vss a_46304_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=5390 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=14645 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control PIN[11] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=30612 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=25301 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=57747 nfet_05v0
x a_15964_40340# a_15824_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=40384 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control PIN[22] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=1396 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=12021 pfet_03v3
x a_52076_18652# a_52912_19212# a_53060_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=19212 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=19133 pfet_05v0
x a_38116_21868# vdd a_38460_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=21792 pfet_05v0
x a_15104_34606# a_15620_35148# a_15824_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=35148 pfet_05v0
x a_8396_8028# a_9232_8588# a_9380_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=8588 pfet_05v0
x a_21860_37804# vss a_22204_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=37259 nfet_05v0
x a_49612_39900# a_50448_40460# a_50596_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=40460 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=16477 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=38581 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=55836 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] vdd a_31728_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=32492 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=25301 pfet_03v3
x a_40924_29716# a_40824_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=29291 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=4053 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control PIN[21] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=4052 nfet_03v3
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=8509 pfet_05v0
x a_40924_16436# a_40824_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=16011 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=45772 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=4053 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] vss a_35805_10661# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=10661 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control BUS[7] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=19988 nfet_03v3
x a_45836_55836# vdd a_46304_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=56393 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=27957 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=3197 pfet_05v0
x a_45836_42556# vdd a_46304_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=43113 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=41237 pfet_03v3
x a_50940_500# a_50840_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=75 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control PIN[21] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=4052 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=19989 pfet_03v3
x a_32220_53620# a_32120_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=53195 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_34588# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=34588 nfet_05v0
x a_15620_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=34565 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=-1258 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control BUS[10] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=51860 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_21308# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=21308 nfet_05v0
x a_20876_21308# vss a_21344_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=21326 nfet_05v0
x a_28100_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=2693 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=-3914 pfet_03v3
x a_50596_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=5853 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=54517 pfet_03v3
x a_39596_5372# vss a_40064_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=5390 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=41237 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=1397 pfet_03v3
x a_44356_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=37725 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=-1258 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=-3946 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=19989 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=40381 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=56317 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=40460 pfet_05v0
x a_52076_10684# a_53060_11244# a_53304_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=10699 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=49205 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=46549 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=-3914 pfet_03v3
x a_20876_47868# vdd a_21344_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=48425 pfet_05v0
x a_6916_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=31909 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] vss a_19248_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=13355 nfet_05v0
x a_21344_55854# a_21712_55851# a_21860_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=55851 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_34588# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=35069 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] vss a_35805_45189# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=45189 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_12.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=26597 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] vdd a_6768_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=19212 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=46549 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] vss a_31728_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=8043 nfet_05v0
x a_15104_37262# a_15472_37259# a_15620_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=37259 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_17.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=13317 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=38581 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=1397 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=25301 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control BUS[3] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=54516 nfet_03v3
x a_46820_3276# vss a_47164_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=2731 nfet_05v0
x a_38116_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=11165 pfet_05v0
x a_21860_11244# vdd a_22204_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=11168 pfet_05v0
x a_45836_18652# vss a_46304_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=18670 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=51861 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=45693 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=12021 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=32413 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control PIN[9] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=35924 nfet_03v3
x a_14636_31932# vss a_15104_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=31950 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=4053 pfet_03v3
x a_2156_60# a_2992_620# a_3140_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=620 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=9365 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_15.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=18629 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=51861 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control BUS[8] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=43892 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=38581 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=35925 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control BUS[8] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=30612 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=8509 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=14677 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=25301 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=12021 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.I vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-4480 y=62753 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=57173 pfet_03v3
x a_31876_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=53157 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=38581 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control BUS[2] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=-1259 nfet_03v3
x a_44700_37684# a_44560_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=37728 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=25301 pfet_03v3
x a_45836_50524# a_46672_51084# a_46820_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=51084 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=43893 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control BUS[4] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=22644 nfet_03v3
x a_25636_16556# vdd a_25980_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=16480 pfet_05v0
x a_3140_29836# vdd a_3484_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=29760 pfet_05v0
x a_28444_11124# a_28344_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=10699 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=12595 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=30613 pfet_03v3
x a_n5220_27060# a_n5360_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=27104 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=1397 pfet_03v3
x a_21860_620# vdd a_22204_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=544 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control PIN[15] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=19988 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=57173 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=41237 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=27957 pfet_03v3
x a_6400_21326# a_6916_21868# a_7120_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=21868 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=19989 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control BUS[4] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=35924 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=-1258 pfet_03v3
x a_19396_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=3197 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=6709 pfet_03v3
x a_52076_60# a_53060_620# a_53304_75# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=75 nfet_05v0
x a_43840_5390# a_44208_5387# a_44356_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=5387 nfet_05v0
x a_8864_58510# a_9232_58507# a_9380_59052# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=58507 nfet_05v0
x a_25636_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=53661 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control PIN[3] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=51860 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=-3914 pfet_03v3
x a_n1225_61293# NO_ClkGen_0.clk vdd vdd s=32208,908 d=20216,514 l=100 w=366 x=-1204 y=60731 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=55836 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_8.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=37221 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=19989 pfet_03v3
x a_37132_15996# a_37968_16556# a_38116_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=16556 pfet_05v0
x a_20876_55836# a_21712_56396# a_21860_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=56396 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=-3340 nfet_05v0
x a_20876_42556# a_21712_43116# a_21860_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=43116 pfet_05v0
x a_37132_26620# a_38116_27180# a_38360_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=26635 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=49205 pfet_03v3
x a_25980_48308# a_25880_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=47883 nfet_05v0
x a_43840_23982# a_44356_24524# a_44560_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=24524 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=46549 pfet_03v3
x a_25980_35028# a_25880_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=34603 nfet_05v0
x Enable a_35805_8005# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=8005 nfet_05v0
x a_38460_11124# a_38320_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=11168 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=1397 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=15996 nfet_05v0
x a_47164_27060# a_47064_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=26635 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=41237 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=37244 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=13821 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=1365 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=4053 pfet_03v3
x a_8396_23964# a_9232_24524# a_9380_24524# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=24524 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=1397 pfet_03v3
x a_21860_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=37725 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=8043 nfet_05v0
x a_n5564_19212# vss a_n5220_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=18667 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=54517 pfet_03v3
x a_37132_39900# vdd a_37600_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=40457 pfet_05v0
x a_n3100_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=24445 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=6709 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=17333 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] vss a_29565_39877# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=39877 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=6709 pfet_03v3
x a_n3616_29294# a_n3248_29291# a_n3100_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=29291 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=2716 nfet_05v0
x a_14636_n2596# a_15472_n2036# a_15620_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=-2035 pfet_05v0
x a_n3616_16014# a_n3248_16011# a_n3100_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=16011 nfet_05v0
x Enable a_4605_29253# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=29253 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=51861 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=4053 pfet_03v3
x a_33356_5372# vdd a_33824_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=5929 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] vss a_50448_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=50539 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=43893 pfet_03v3
x a_18412_8028# a_19396_8588# a_19640_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=8043 nfet_05v0
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=56317 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=30613 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=57173 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=28531 nfet_05v0
x a_n2756_24404# a_n2856_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=23979 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=19212 pfet_05v0
x a_6916_53740# vss a_7260_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=53195 nfet_05v0
x a_12172_45212# vdd a_12640_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=45769 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=41237 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in vss a_n5712_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=39915 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=48349 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control BUS[6] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=38580 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=8028 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=43893 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] vdd a_25488_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=40460 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] vss a_23325_50501# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=50501 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=37259 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control BUS[6] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=25300 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_21.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=2693 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=49779 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=30613 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control PIN[14] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=22644 nfet_03v3
x a_15620_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=11165 pfet_05v0
x a_53060_21868# swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=21285 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=53740 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=22645 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=1397 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] vss a_528_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=21323 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=21323 nfet_05v0
x a_7260_35028# a_7120_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=35072 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=19989 pfet_03v3
x a_34340_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=-2114 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control PIN[20] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=6708 nfet_03v3
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=13821 pfet_05v0
x a_49612_29276# vss a_50080_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=29294 nfet_05v0
x a_676_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=2693 nfet_05v0
x a_25636_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=47845 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=35925 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control PIN[23] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=-1259 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=-3914 pfet_03v3
x a_49612_15996# vss a_50080_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=16014 nfet_05v0
x a_44700_500# a_44560_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=544 pfet_05v0
x a_21860_59052# vdd a_22204_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=58976 pfet_05v0
x a_38116_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=58973 pfet_05v0
x a_6916_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=21789 pfet_05v0
x a_18412_42556# a_19396_43116# a_19640_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=42571 nfet_05v0
x a_15620_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=5853 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=55091 nfet_05v0
x a_25120_39918# a_25636_40460# a_25840_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=40460 pfet_05v0
x a_31876_43116# vss a_32220_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=42571 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=21789 pfet_05v0
x a_n5220_48308# a_n5320_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=47883 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=31932 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=12021 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=35925 pfet_03v3
x a_n5220_35028# a_n5320_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=34603 nfet_05v0
x a_3140_37804# vss a_3484_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=37259 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control BUS[2] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=19988 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=41811 nfet_05v0
x a_46304_31950# a_46820_32492# a_47024_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=32492 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=14677 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=19957 pfet_05v0
x a_50080_45230# a_50448_45227# a_50596_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=45227 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=38581 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=25301 pfet_03v3
x a_53060_21868# vss a_53404_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=21323 nfet_05v0
x a_34340_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=27101 pfet_05v0
x a_n6548_55836# vss a_n6080_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=55854 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=12021 pfet_03v3
x a_3484_19092# a_3344_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=19136 pfet_05v0
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=48349 pfet_05v0
x a_14636_37244# a_15472_37804# a_15620_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=37804 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control BUS[4] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=-1259 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=-1258 pfet_03v3
x a_160_29294# a_528_29291# a_676_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=29291 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control PIN[18] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=12020 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=45693 pfet_05v0
x a_2156_21308# vss a_2624_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=21326 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=32413 pfet_05v0
x a_160_16014# a_528_16011# a_676_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=16011 nfet_05v0
x a_n3100_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=18629 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.ZN vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-5844 y=59873 nfet_05v0
x a_5932_2716# vss a_6400_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=2734 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=4053 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control PIN[17] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=14676 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=17333 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=33269 pfet_03v3
x a_14636_26620# a_15620_27180# a_15864_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=26635 nfet_05v0
x a_21344_23982# a_21860_24524# a_22064_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=24524 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=1397 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=14677 pfet_03v3
x a_n4084_18652# vss a_n3616_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=18670 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=27180 pfet_05v0
x a_43372_n2596# vdd a_43840_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=-2038 pfet_05v0
x a_15964_11124# a_15824_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=11168 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=37725 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=-1258 pfet_03v3
x a_53060_n2036# D_out vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=-2618 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=33237 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=46549 pfet_03v3
x a_24652_34588# vdd a_25120_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=35145 pfet_05v0
x a_49612_10684# a_50448_11244# a_50596_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=11244 pfet_05v0
x a_2156_47868# vdd a_2624_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=48425 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=6709 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=59052 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=38581 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=30613 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control BUS[5] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=57172 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=57173 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=-2595 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=16556 pfet_05v0
x a_45836_26620# vdd a_46304_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=27177 pfet_05v0
x a_38460_58932# a_38320_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=58976 pfet_05v0
x a_15964_50964# a_15864_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=50539 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control PIN[7] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=41236 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=38581 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=30613 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control BUS[10] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=22644 nfet_03v3
x a_13500_48308# a_13360_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=48352 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=35925 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=25301 pfet_03v3
x a_38460_24404# a_38360_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=23979 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=9365 pfet_03v3
x a_46304_21326# a_46672_21323# a_46820_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=21323 nfet_05v0
x a_46820_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=53157 nfet_05v0
x a_52076_53180# vss a_52544_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=53198 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] vss a_37968_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=29291 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control BUS[5] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=-3915 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=38581 pfet_03v3
x a_38116_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=541 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] vss a_37968_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=16011 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=11165 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=35925 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=25301 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_11.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=29253 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=27957 pfet_03v3
x a_43372_5372# a_44208_5932# a_44356_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=5932 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=11244 pfet_05v0
x a_9380_51084# vss a_9724_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=50539 nfet_05v0
x a_20876_18652# vdd a_21344_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=19209 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=1397 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=17333 pfet_03v3
x a_22204_13780# a_22064_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=13824 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_16.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=15973 nfet_05v0
x a_21344_26638# a_21712_26635# a_21860_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=26635 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_75# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=75 nfet_05v0
x a_12640_2734# a_13008_2731# a_13156_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=2731 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=46549 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=9939 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=6709 pfet_03v3
x a_6916_16556# vdd a_7260_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=16480 pfet_05v0
x a_2156_2716# vss a_2624_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=2734 nfet_05v0
x a_9724_11124# a_9624_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=10699 nfet_05v0
x a_27116_29276# a_28100_29836# a_28344_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=29291 nfet_05v0
x a_3140_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=3197 pfet_05v0
x a_33824_26638# a_34340_27180# a_34544_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=27180 pfet_05v0
x a_40580_29836# vss a_40924_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=29291 nfet_05v0
x a_39596_23964# vdd a_40064_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=24521 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=22645 pfet_03v3
x a_27116_15996# a_28100_16556# a_28344_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=16011 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control BUS[3] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=1396 nfet_03v3
x a_40580_16556# vss a_40924_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=16011 nfet_05v0
x a_15620_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=58973 pfet_05v0
x a_43372_8028# vss a_43840_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=8046 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control BUS[7] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=12020 nfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=16477 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control PIN[15] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=19988 nfet_03v3
x a_18412_53180# vss a_18880_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=53198 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_14.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=21285 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=6709 pfet_03v3
x a_53060_56396# swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=55813 nfet_05v0
x a_43840_39918# a_44208_39915# a_44356_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=39915 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] vss a_25488_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=37259 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=19989 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] vdd a_31728_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=-2035 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control BUS[8] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=14676 nfet_03v3
x a_39596_23964# a_40580_24524# a_40824_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=23979 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=6709 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=-3914 pfet_03v3
x a_7260_48308# a_7160_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=47883 nfet_05v0
x a_52076_39900# a_52912_40460# a_53060_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=40460 pfet_05v0
x a_7260_35028# a_7160_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=34603 nfet_05v0
x a_13156_5932# vdd a_13500_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=5856 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=12021 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control BUS[1] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=49204 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=40381 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=6709 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control PIN[1] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=57172 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=49205 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=39900 nfet_05v0
x a_31876_620# vss a_32220_500# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=75 nfet_05v0
x a_25636_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=5349 nfet_05v0
x a_25636_59052# vss a_25980_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=58507 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control BUS[9] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=41236 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] vdd a_19248_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=3276 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control PIN[20] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=6708 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control BUS[4] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=19988 nfet_03v3
x a_39596_58492# vdd a_40064_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=59049 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=56317 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control PIN[6] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=43892 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=41237 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=37725 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] vss a_10845_31909# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=31909 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=27925 pfet_05v0
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=5853 pfet_05v0
x a_n3100_45772# vdd a_n2756_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=45696 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control PIN[11] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=30612 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=4053 pfet_03v3
x a_n3100_32492# vdd a_n2756_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=32416 pfet_05v0
x a_25636_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=24445 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control PIN[14] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=22644 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=17333 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control BUS[9] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=54516 nfet_03v3
x a_27116_45212# vdd a_27584_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=45769 pfet_05v0
x a_n6548_31932# a_n5564_32492# a_n5320_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=31947 nfet_05v0
x a_n6548_n2596# vss a_n6080_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=-2577 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=41237 pfet_03v3
x a_40064_5390# a_40580_5932# a_40784_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=5932 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control PIN[19] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=9364 nfet_03v3
x a_33824_29294# a_34192_29291# a_34340_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=29291 nfet_05v0
x a_12172_2716# a_13008_3276# a_13156_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=3276 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control PIN[9] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=35924 nfet_03v3
x a_24652_55836# vss a_25120_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=55854 nfet_05v0
x a_33824_16014# a_34192_16011# a_34340_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=16011 nfet_05v0
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=19133 pfet_05v0
x a_25980_19092# a_25880_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=18667 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=54517 pfet_03v3
x a_n2756_n2156# a_n2856_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=-2580 nfet_05v0
x a_20876_60# vss a_21344_78# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=78 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=41237 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control BUS[3] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=12020 nfet_03v3
x a_15964_58932# a_15824_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=58976 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=46549 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=21789 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_23.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=-2618 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control PIN[20] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=6708 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control PIN[1] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=57172 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control BUS[3] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=38580 nfet_03v3
x a_31876_8588# vss a_32220_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=8043 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=43893 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] vdd a_6768_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=40460 pfet_05v0
x a_13156_29836# vdd a_13500_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=29760 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=60 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control BUS[3] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=25300 nfet_03v3
x a_30892_21308# a_31876_21868# a_32120_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=21323 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] vdd a_31728_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=37804 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=30613 pfet_03v3
x a_n3100_32492# vss a_n2756_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=31947 nfet_05v0
x a_25120_55854# a_25488_55851# a_25636_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=55851 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=8509 pfet_05v0
x a_32220_58932# a_32120_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=58507 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control PIN[18] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=12020 nfet_03v3
x a_20876_39900# vss a_21344_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=39918 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control PIN[24] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=-3915 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=21868 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=12021 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_2.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=53157 nfet_05v0
x a_2156_31932# a_2992_32492# a_3140_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=32492 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=22645 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=6709 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=14677 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=58973 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] vss a_48285_31909# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=31909 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=12021 pfet_03v3
x a_160_18670# a_676_19212# a_880_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=19212 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=35925 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] vss a_23325_34565# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=34565 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=18652 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] vdd a_25488_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=11244 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=14677 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=9365 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=43893 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=37244 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=31947 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=24524 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=43861 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=30613 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control BUS[5] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=1396 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=-1258 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=27180 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=41237 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=17333 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=19989 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=6709 pfet_03v3
x a_3140_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=13821 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=43893 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=-1258 pfet_03v3
x a_25636_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=18629 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=45693 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=57173 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=32413 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=30613 pfet_03v3
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=-2114 pfet_05v0
x a_38116_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=29757 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=49205 pfet_03v3
x a_18412_13340# a_19396_13900# a_19640_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=13355 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=41237 pfet_03v3
x a_25120_10702# a_25636_11244# a_25840_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=11244 pfet_05v0
x a_31876_13900# vss a_32220_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=13355 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=15996 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=33269 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=1397 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=-1258 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=4627 nfet_05v0
x a_n5220_19092# a_n5320_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=18667 nfet_05v0
x a_28444_48308# a_28304_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=48352 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control BUS[8] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=35924 nfet_03v3
x a_13156_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=19133 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=19989 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control BUS[7] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=49204 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=35925 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=25875 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_1.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=55813 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=49205 pfet_03v3
x a_5932_34588# vdd a_6400_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=35145 pfet_05v0
x a_676_51084# vss a_1020_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=50539 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=46549 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=-3914 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=39900 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=33269 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_10.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=31909 nfet_05v0
x a_34340_35148# vdd a_34684_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=35072 pfet_05v0
x a_n4084_23964# vdd a_n3616_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=24521 pfet_05v0
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=37725 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control BUS[4] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=27956 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=12021 pfet_03v3
x a_n6548_26620# vss a_n6080_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=26638 nfet_05v0
x a_24652_55836# a_25488_56396# a_25636_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=56396 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] vdd a_13008_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=53740 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=35925 pfet_03v3
x a_46820_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=541 pfet_05v0
x a_21344_8046# a_21712_8043# a_21860_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=8043 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=46549 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=1397 pfet_03v3
x a_24652_42556# a_25488_43116# a_25636_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=43116 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=9365 pfet_03v3
x a_n2756_13780# a_n2896_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=13824 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=49205 pfet_03v3
x a_3140_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=48349 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=38581 pfet_03v3
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=27101 pfet_05v0
x a_50940_n2156# a_50800_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=-2111 pfet_05v0
x a_38460_n2156# a_38360_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=-2580 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=25301 pfet_03v3
x a_n5564_620# vss a_n5220_500# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=75 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=16477 pfet_05v0
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=19133 pfet_05v0
x a_53060_45772# swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=45693 pfet_05v0
x a_1020_11124# a_920_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=10699 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_55836# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=55836 nfet_05v0
x a_53060_32492# swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=32413 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=17907 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=6709 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=27957 pfet_03v3
x a_n6080_29294# a_n5712_29291# a_n5564_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=29291 nfet_05v0
x a_30892_23964# vdd a_31360_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=24521 pfet_05v0
x a_18880_78# a_19248_75# a_19396_620# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=75 nfet_05v0
x a_50080_2734# a_50448_2731# a_50596_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=2731 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control PIN[16] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=17332 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control PIN[23] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=-1259 nfet_03v3
x a_n6080_16014# a_n5712_16011# a_n5564_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=16011 nfet_05v0
x a_45836_45212# a_46820_45772# a_47064_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=45227 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=27957 pfet_03v3
x a_19396_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=8509 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-4032 y=60377 pfet_05v0
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=43037 pfet_05v0
x a_2156_18652# vdd a_2624_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=19209 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=17333 pfet_03v3
x a_33356_31932# a_34340_32492# a_34584_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=31947 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=14677 pfet_03v3
x a_52076_15996# vdd a_52544_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=16553 pfet_05v0
x a_n4084_58492# vdd a_n3616_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=59049 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=8043 nfet_05v0
x a_24652_n2596# vss a_25120_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=-2577 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=51861 pfet_03v3
x a_37600_8046# a_37968_8043# a_38116_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=8043 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=17333 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=40460 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=27957 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=21789 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=56317 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=46549 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=38581 pfet_03v3
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=-2114 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_4.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=47845 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=19989 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=25301 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=6709 pfet_03v3
x a_13500_19092# a_13360_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=19136 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=43893 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=30613 pfet_03v3
x a_8396_29276# a_9380_29836# a_9624_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=29291 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=-1258 pfet_03v3
x a_40924_29716# a_40784_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=29760 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=27957 pfet_03v3
x a_8396_15996# a_9380_16556# a_9624_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=16011 nfet_05v0
x a_30892_58492# vdd a_31360_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=59049 pfet_05v0
x a_38116_n2036# vdd a_38460_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=-2111 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control BUS[3] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=4052 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=19989 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=43893 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control BUS[3] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=-3915 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=57173 pfet_03v3
x a_32220_53620# a_32080_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=53664 pfet_05v0
x a_6400_50542# a_6916_51084# a_7120_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=51084 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=30613 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=6709 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=19212 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] vss a_6768_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=37259 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=-3914 pfet_03v3
x a_46304_n2578# a_46820_n2036# a_47024_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=-2035 pfet_05v0
x a_39596_n2596# a_40580_n2036# a_40824_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=-2580 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=49205 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=46549 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=33269 pfet_03v3
x Enable a_23325_21285# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=21285 nfet_05v0
x a_53404_45652# a_53264_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=45696 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=35925 pfet_03v3
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=27101 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=-3914 pfet_03v3
x a_53404_32372# a_53264_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=32416 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=49205 pfet_03v3
x a_52544_45230# a_52912_45227# a_53060_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=45227 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control BUS[5] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=4052 nfet_03v3
x a_18412_15996# vdd a_18880_16014# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=16553 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=46549 pfet_03v3
x a_n6080_26638# a_n5564_27180# a_n5360_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=27180 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=4053 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control PIN[12] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=27956 nfet_03v3
x a_40064_31950# a_40432_31947# a_40580_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=31947 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=21789 pfet_05v0
x a_8864_78# a_9380_620# a_9584_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=620 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=49205 pfet_03v3
x a_6916_59052# vss a_7260_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=58507 nfet_05v0
x a_2156_55836# a_3140_56396# a_3384_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=55851 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control PIN[6] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=43892 nfet_03v3
x a_49612_2716# a_50448_3276# a_50596_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=3276 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control PIN[11] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=30612 nfet_03v3
x a_15620_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=29757 pfet_05v0
x Enable a_4605_5349# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=5349 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=57747 nfet_05v0
x a_3484_40340# a_3344_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=40384 pfet_05v0
x a_53060_40460# swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=39877 nfet_05v0
x a_8396_45212# vdd a_8864_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=45769 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] vss a_528_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=39915 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=39915 nfet_05v0
x a_2624_34606# a_3140_35148# a_3344_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=35148 pfet_05v0
x a_49612_50524# a_50596_51084# a_50840_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=50539 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=6709 pfet_03v3
x a_52544_31950# a_53060_32492# a_53264_32492# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=32492 pfet_05v0
x a_28100_29836# vdd a_28444_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=29760 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in vdd a_n5712_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=27180 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control BUS[8] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=-1259 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=21789 pfet_05v0
x a_n4084_55836# a_n3100_56396# a_n2856_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=55851 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=54517 pfet_03v3
x a_7260_19092# a_7160_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=18667 nfet_05v0
x Enable a_42045_37221# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=37221 nfet_05v0
x a_19740_5812# a_19640_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=5387 nfet_05v0
x a_52076_10684# a_52912_11244# a_53060_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=11244 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=11165 pfet_05v0
x a_9380_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=53661 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control BUS[10] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=43892 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control PIN[8] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=38580 nfet_03v3
x Enable a_10845_50501# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=50501 nfet_05v0
x a_19740_45652# a_19600_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=45696 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control BUS[10] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=30612 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control PIN[13] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=25300 nfet_03v3
x a_n308_21308# a_676_21868# a_920_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=21323 nfet_05v0
x a_19740_32372# a_19600_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=32416 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=-3914 pfet_03v3
x a_46304_5390# a_46672_5387# a_46820_5932# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=5387 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_45227# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=45227 nfet_05v0
x a_31876_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=13821 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control PIN[17] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=14676 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=17333 pfet_03v3
x a_46304_37262# a_46820_37804# a_47024_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=37804 pfet_05v0
x a_43372_58492# vss a_43840_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=58510 nfet_05v0
x a_53060_40460# vss a_53404_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=39915 nfet_05v0
x a_n2756_53620# a_n2856_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=53195 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=43893 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=30613 pfet_03v3
x Enable a_23325_n2619# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=-2618 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=38581 pfet_03v3
x a_8864_8046# a_9232_8043# a_9380_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=8043 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=25301 pfet_03v3
x a_6400_55854# a_6768_55851# a_6916_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=55851 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control PIN[15] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=19988 nfet_03v3
x a_24652_26620# vss a_25120_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=26638 nfet_05v0
x a_2156_39900# vss a_2624_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=39918 nfet_05v0
x a_12640_8046# a_13156_8588# a_13360_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=8588 pfet_05v0
x a_15620_37804# vdd a_15964_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=37728 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=35893 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=-3914 pfet_03v3
x a_22204_5812# a_22104_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=5387 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=9365 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=51861 pfet_03v3
x a_2624_37262# a_2992_37259# a_3140_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=37259 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=22613 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=17333 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=41811 nfet_05v0
x a_52544_78# a_52912_75# a_53060_620# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=75 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=41237 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=6709 pfet_03v3
x a_20876_39900# vdd a_21344_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=40457 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=35925 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control BUS[5] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=49204 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=49205 pfet_03v3
x a_31876_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=48349 pfet_05v0
x a_49612_29276# a_50448_29836# a_50596_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=29836 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control PIN[5] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=46548 nfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] vss a_44208_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=29291 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] vdd a_6768_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=11244 pfet_05v0
x a_43372_13340# vdd a_43840_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=13897 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=14677 pfet_03v3
x a_13156_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=50501 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] vss a_44208_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=16011 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=51861 pfet_03v3
x Enable a_29565_29253# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=29253 nfet_05v0
x a_28100_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=19133 pfet_05v0
x a_44356_48428# vdd a_44700_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=48352 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] vss a_13008_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=42571 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=49173 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=27957 pfet_03v3
x a_34340_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=42533 nfet_05v0
x a_25120_26638# a_25488_26635# a_25636_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=26635 nfet_05v0
x Enable a_17085_15973# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=15973 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_20.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=5349 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=54517 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=43893 pfet_03v3
x a_46304_39918# a_46672_39915# a_46820_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=39915 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=37259 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=30613 pfet_03v3
x Enable a_48285_50501# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=50501 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] vss a_42045_37221# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=37221 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=4053 pfet_03v3
x a_18412_5372# vss a_18880_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=5390 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=33269 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=23979 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=29757 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=1397 pfet_03v3
x a_53060_13900# vdd a_53404_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=13824 pfet_05v0
x a_9724_48308# a_9584_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=48352 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=29836 pfet_05v0
x a_19740_500# a_19600_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=544 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=19989 pfet_03v3
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=51005 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=-2114 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=19133 pfet_05v0
x a_9380_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=47845 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=26620 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=6709 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] vdd a_528_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=13900 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control BUS[2] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=35924 nfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in vss a_54525_53157# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=53157 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=43893 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=43037 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=14677 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=33269 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=14645 pfet_05v0
x Enable a_23325_55813# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=55813 nfet_05v0
x a_34340_56396# vss a_34684_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=55851 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=30613 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=2716 nfet_05v0
x a_6916_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=10661 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=12021 pfet_03v3
x a_5932_55836# a_6768_56396# a_6916_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=56396 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=4053 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=18652 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=53661 pfet_05v0
x a_5932_42556# a_6768_43116# a_6916_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=43116 pfet_05v0
x a_3140_21868# vdd a_3484_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=21792 pfet_05v0
x a_28100_37804# vss a_28444_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=37259 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=27957 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=38581 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=16477 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=42556 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=25301 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=12021 pfet_03v3
x a_n5564_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=51005 pfet_05v0
x a_15620_24524# vss a_15964_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=23979 nfet_05v0
x a_n6548_45212# vdd a_n6080_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=45769 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=17333 pfet_03v3
x a_25636_3276# vss a_25980_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=2731 nfet_05v0
x a_20876_5372# vss a_21344_5390# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=5390 nfet_05v0
x a_3140_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=8509 pfet_05v0
x a_8864_50542# a_9232_50539# a_9380_51084# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=50539 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=32492 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=27957 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control BUS[8] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=19988 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=42571 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=38581 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=19989 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_7.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=39877 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=27101 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control BUS[3] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=6708 nfet_03v3
x a_28444_19092# a_28304_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=19136 pfet_05v0
x a_38460_53620# a_38360_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=53195 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=25301 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=13821 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=54517 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] vdd a_528_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=48428 pfet_05v0
x a_19396_13900# vdd a_19740_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=13824 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=41237 pfet_03v3
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=40381 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=19133 pfet_05v0
x a_30892_45212# a_31728_45772# a_31876_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=45772 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=57173 pfet_03v3
x a_47164_53620# a_47024_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=53664 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=47868 nfet_05v0
x a_6916_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=45189 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=19989 pfet_03v3
x a_37600_29294# a_37968_29291# a_38116_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=29291 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] vdd a_13008_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=24524 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=51861 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control PIN[4] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=49204 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=58973 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=54517 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control BUS[9] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=46548 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=43037 pfet_05v0
x a_37600_16014# a_37968_16011# a_38116_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=16011 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] vss a_17085_15973# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=15973 nfet_05v0
x a_22204_42996# a_22064_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=43040 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=46549 pfet_03v3
x a_24652_37244# a_25636_37804# a_25880_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=37259 nfet_05v0
x a_31360_34606# a_31876_35148# a_32080_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=35148 pfet_05v0
x a_53060_16556# swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=16477 pfet_05v0
x a_13500_45652# a_13400_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=45227 nfet_05v0
x a_2156_n2596# a_2992_n2036# a_3140_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=-2035 pfet_05v0
x a_44700_16436# a_44560_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=16480 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=54517 pfet_03v3
x a_12172_23964# a_13156_24524# a_13400_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=23979 nfet_05v0
x a_40924_56276# a_40824_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=55851 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=46549 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=4021 pfet_05v0
x a_n5564_11244# vss a_n5220_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=10699 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=38581 pfet_03v3
x a_n5564_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=23941 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=4053 pfet_03v3
x a_34684_37684# a_34584_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=37259 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=25301 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=45693 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=48349 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=32413 pfet_05v0
x a_6916_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=37 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control BUS[7] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=9364 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=9365 pfet_03v3
x a_22204_24404# a_22104_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=23979 nfet_05v0
x Enable a_4605_21285# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=21285 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=5372 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control PIN[12] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=27956 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] vss a_17085_5349# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=5349 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=-3914 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=11244 pfet_05v0
x a_39596_53180# a_40580_53740# a_40824_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=53195 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_22.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=37 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=20563 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.I vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-4480 y=60377 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control PIN[4] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=49204 nfet_03v3
x a_160_39918# a_676_40460# a_880_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=40460 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_15.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=18629 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in vss a_n5712_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=31947 nfet_05v0
x a_1020_500# a_880_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=544 pfet_05v0
x a_50940_56276# a_50800_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=56320 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=35925 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=14677 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=49205 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=12021 pfet_03v3
x a_45836_5372# a_46672_5932# a_46820_5932# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=5932 pfet_05v0
x a_5932_42556# a_6916_43116# a_7160_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=42571 nfet_05v0
x a_30892_39900# a_31876_40460# a_32120_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=39915 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=38581 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=14677 pfet_03v3
x a_n5564_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=58469 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=25301 pfet_03v3
x a_32220_24404# a_32080_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=24448 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control PIN[16] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=17332 nfet_03v3
x a_15104_2734# a_15472_2731# a_15620_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=2731 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=9365 pfet_03v3
x a_46820_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=13821 pfet_05v0
x a_9380_29836# vdd a_9724_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=29760 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=57141 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=27957 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=19989 pfet_03v3
x a_7260_3156# a_7160_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=2731 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=51861 pfet_03v3
x a_13156_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=40381 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=-3914 pfet_03v3
x a_2156_37244# a_2992_37804# a_3140_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=37804 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control BUS[2] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=-1259 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=19989 pfet_03v3
x a_49612_34588# vdd a_50080_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=35145 pfet_05v0
x a_12172_5372# vdd a_12640_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=5929 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=11989 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=9365 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=54517 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=51861 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control BUS[1] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=33268 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=-3914 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control PIN[17] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=14676 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=42556 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] vdd a_25488_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=29836 pfet_05v0
x a_2156_26620# a_3140_27180# a_3384_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=26635 nfet_05v0
x a_3484_11124# a_3344_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=11168 pfet_05v0
x Enable a_4605_n2619# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=-2618 nfet_05v0
x a_38116_56396# vdd a_38460_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=56320 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=43037 pfet_05v0
x a_12172_10684# vdd a_12640_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=11241 pfet_05v0
x a_18880_47886# a_19248_47883# a_19396_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=47883 nfet_05v0
x a_46820_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=48349 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=54517 pfet_03v3
x a_18880_34606# a_19248_34603# a_19396_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=34603 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=-3914 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control BUS[5] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=6708 nfet_03v3
x a_28100_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=50501 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=49205 pfet_03v3
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=40381 pfet_05v0
x a_n4084_26620# a_n3100_27180# a_n2856_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=26635 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=15251 nfet_05v0
x a_30892_60# a_31728_620# a_31876_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=620 pfet_05v0
x a_676_5932# vss a_1020_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=5387 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=-2595 nfet_05v0
x Enable a_35805_31909# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=31909 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control BUS[9] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=-3915 nfet_03v3
x Enable a_10845_8005# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=8005 nfet_05v0
x a_25120_29294# a_25636_29836# a_25840_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=29836 pfet_05v0
x a_9380_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=24445 pfet_05v0
x Enable a_10845_34565# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=34565 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control BUS[10] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=14676 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=4053 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=17333 pfet_03v3
x a_2156_39900# vdd a_2624_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=40457 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=6709 pfet_03v3
x a_1020_48308# a_880_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=48352 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=43037 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_9232_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=51084 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control PIN[5] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=46548 nfet_03v3
x a_n308_23964# vss a_160_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=23982 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=17333 pfet_03v3
x a_n308_10684# vss a_160_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=10702 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=14677 pfet_03v3
x a_52076_45212# a_53060_45772# a_53304_45227# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=45227 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=43893 pfet_03v3
x a_14636_2716# a_15472_3276# a_15620_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=3276 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=30613 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=26620 nfet_05v0
x a_13500_40340# a_13360_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=40384 pfet_05v0
x a_6400_26638# a_6768_26635# a_6916_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=26635 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=1397 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=6709 pfet_03v3
x a_19396_37804# vss a_19740_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=37259 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=43893 pfet_03v3
x a_n308_37244# vdd a_160_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=37801 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=25875 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=-2580 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=22645 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_40460# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=40460 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_14.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=21285 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=19989 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control PIN[9] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=35924 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=33269 pfet_03v3
x a_38116_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=31909 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=46549 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=35925 pfet_03v3
x a_37600_78# a_38116_620# a_38320_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=620 pfet_05v0
x a_13156_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=34565 nfet_05v0
x a_n3616_55854# a_n3248_55851# a_n3100_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=55851 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=22645 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=33269 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] vss a_44208_75# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=75 nfet_05v0
x a_27116_31932# a_27952_32492# a_28100_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=32492 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=55091 nfet_05v0
x a_5932_53180# vss a_6400_53198# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=53198 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] vss a_13008_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=13355 nfet_05v0
x a_44356_19212# vdd a_44700_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=19136 pfet_05v0
x Enable a_4605_55813# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=55813 nfet_05v0
x a_38116_43116# vss a_38460_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=42571 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control PIN[12] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=27956 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=12021 pfet_03v3
x a_18412_34588# a_19248_35148# a_19396_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=35148 pfet_05v0
x a_34340_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=26597 nfet_05v0
x a_52544_n2578# a_53060_n2036# a_53264_n2036# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=-2035 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control BUS[8] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=54516 nfet_03v3
x a_34340_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=13317 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=35925 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=541 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=4053 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control BUS[4] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=57172 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=49205 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=38581 pfet_03v3
x a_15620_n2036# vss a_15964_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=-2580 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=14677 pfet_03v3
x Enable a_48285_34565# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=34565 nfet_05v0
x a_50596_8588# vdd a_50940_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=8512 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=25301 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control BUS[7] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=9364 nfet_03v3
x a_22204_500# a_22104_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=75 nfet_05v0
x a_n2756_42996# a_n2896_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=43040 pfet_05v0
x a_37600_18670# a_38116_19212# a_38320_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=19212 pfet_05v0
x a_43840_31950# a_44208_31947# a_44356_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=31947 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=27957 pfet_03v3
x a_18412_8028# a_19248_8588# a_19396_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=8588 pfet_05v0
x a_9724_19092# a_9584_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=19136 pfet_05v0
x a_13156_48428# vss a_13500_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=47883 nfet_05v0
x a_28444_45652# a_28344_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=45227 nfet_05v0
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=35069 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=47123 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=57173 pfet_03v3
x a_13156_35148# vss a_13500_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=34603 nfet_05v0
x a_50596_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=-2114 pfet_05v0
x a_9380_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=18629 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control BUS[2] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=19988 nfet_03v3
x a_49612_55836# vss a_50080_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=55854 nfet_05v0
x Enable a_42045_5349# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=5349 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=33843 nfet_05v0
x a_40580_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=2693 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=17333 pfet_03v3
x Enable a_23325_39877# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=39877 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=57173 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control BUS[1] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=41236 nfet_03v3
x a_34340_27180# vss a_34684_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=26635 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=51861 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=24445 pfet_05v0
x a_44356_8588# vdd a_44700_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=8512 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=41237 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=33237 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=31932 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=17333 pfet_03v3
x a_12172_31932# vss a_12640_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=31950 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_23.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=-2618 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control BUS[6] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=9364 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=14677 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control BUS[1] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=54516 nfet_03v3
x a_25636_51084# vss a_25980_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=50539 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control PIN[9] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=35924 nfet_03v3
x a_n5564_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=35069 pfet_05v0
x a_12172_n2596# a_13156_n2036# a_13400_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=-2580 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=5932 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=57173 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=54517 pfet_03v3
x a_44700_42996# a_44600_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=42571 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=12021 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control PIN[8] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=38580 nfet_03v3
x a_33356_23964# vss a_33824_23982# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=23982 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=9365 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=13355 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=51861 pfet_03v3
x a_3484_58932# a_3344_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=58976 pfet_05v0
x a_50596_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=27101 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control PIN[13] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=25300 nfet_03v3
x a_33356_10684# vss a_33824_10702# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=10702 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=38581 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control PIN[22] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=1396 nfet_03v3
x a_n308_60# a_676_620# a_920_75# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=75 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=57173 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=25301 pfet_03v3
x a_22204_n2156# a_22104_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=-2580 nfet_05v0
x a_n4084_55836# a_n3248_56396# a_n3100_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=56396 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control PIN[3] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=51860 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=22645 pfet_03v3
x a_33356_60# a_34340_620# a_34584_75# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=75 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=38549 pfet_05v0
x a_3140_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=37221 nfet_05v0
x a_25980_11124# a_25880_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=10699 nfet_05v0
x a_160_55854# a_528_55851# a_676_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=55851 nfet_05v0
x a_n4084_42556# a_n3248_43116# a_n3100_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=43116 pfet_05v0
x a_52544_37262# a_53060_37804# a_53264_37804# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=37804 pfet_05v0
x a_676_29836# vdd a_1020_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=29760 pfet_05v0
x a_3484_24404# a_3384_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=23979 nfet_05v0
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=11165 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=45693 pfet_05v0
x a_30892_15996# a_31728_16556# a_31876_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=16556 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control BUS[10] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=35924 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=32413 pfet_05v0
x a_47164_24404# a_47024_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=24448 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=38581 pfet_03v3
x a_n3616_34606# a_n3100_35148# a_n2896_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=35148 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=25301 pfet_03v3
x a_33356_37244# vdd a_33824_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=37801 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=35925 pfet_03v3
x a_52076_29276# a_52912_29836# a_53060_29836# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=29836 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=22645 pfet_03v3
x a_45836_2716# vss a_46304_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=2734 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=53740 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=29757 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=29291 nfet_05v0
x a_27584_2734# a_28100_3276# a_28304_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=3276 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=16011 nfet_05v0
x a_34684_500# a_34544_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=544 pfet_05v0
x Enable a_n1635_42533# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=42533 nfet_05v0
x a_n308_39900# a_676_40460# a_920_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=39915 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=5853 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=35925 pfet_03v3
x a_13156_21868# vdd a_13500_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=21792 pfet_05v0
x a_52544_2734# a_52912_2731# a_53060_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=2731 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_16.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=15973 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=43037 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=-1258 pfet_03v3
x a_28100_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=40381 pfet_05v0
x a_40924_27060# a_40824_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=26635 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control PIN[1] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=57172 nfet_03v3
x a_15620_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=37 nfet_05v0
x a_45836_53180# vdd a_46304_53198# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=53737 pfet_05v0
x a_n2756_58932# a_n2856_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=58507 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=16477 pfet_05v0
x a_32220_50964# a_32120_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=50539 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] vss a_10845_10661# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=10661 nfet_05v0
x a_15620_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=31909 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=9365 pfet_03v3
x a_n6548_60# vss a_n6080_78# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=78 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=51005 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=37244 nfet_05v0
x a_46820_29836# vss a_47164_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=29291 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control PIN[23] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=-1259 nfet_03v3
x a_39596_2716# vss a_40064_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=2734 nfet_05v0
x a_27116_10684# vdd a_27584_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=11241 pfet_05v0
x a_50596_48428# vdd a_50940_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=48352 pfet_05v0
x a_46820_16556# vss a_47164_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=16011 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] vss a_37968_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=55851 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=43861 pfet_05v0
x a_46820_620# vss a_47164_500# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=75 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=5853 pfet_05v0
x a_160_10702# a_676_11244# a_880_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=11244 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=19989 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_1.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=55813 nfet_05v0
x a_43372_2716# vdd a_43840_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=3273 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=40381 pfet_05v0
x a_50940_27060# a_50800_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=27104 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=10684 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_37259# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=37259 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] vss a_19248_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=23979 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=1397 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=-3914 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=-2035 pfet_05v0
x a_6916_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=56317 pfet_05v0
x a_5932_13340# a_6916_13900# a_7160_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=13355 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] vdd a_6768_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=29836 pfet_05v0
x a_n3616_78# a_n3100_620# a_n2896_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=620 pfet_05v0
x a_15964_8468# a_15864_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=8043 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=17333 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=12021 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=56317 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] vss a_n1635_15973# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=15973 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control PIN[21] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=4052 nfet_03v3
x a_15104_18670# a_15620_19212# a_15824_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=19212 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] vss a_10845_45189# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=45189 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=35925 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=49205 pfet_03v3
x a_n308_55836# a_528_56396# a_676_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=56396 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=39900 nfet_05v0
x a_n308_42556# a_528_43116# a_676_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=43116 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=3197 pfet_05v0
x a_38116_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=21789 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=41237 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=9365 pfet_03v3
x a_27116_55836# a_28100_56396# a_28344_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=55851 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=38581 pfet_03v3
x a_43372_29276# a_44356_29836# a_44600_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=29291 nfet_05v0
x a_40580_56396# vss a_40924_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=55851 nfet_05v0
x a_33824_53198# a_34340_53740# a_34544_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=53740 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=25301 pfet_03v3
x a_n5220_11124# a_n5320_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=10699 nfet_05v0
x a_43372_15996# a_44356_16556# a_44600_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=16011 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control BUS[7] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=51860 nfet_03v3
x a_28444_40340# a_28304_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=40384 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=22645 pfet_03v3
x a_13156_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=11165 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_18652# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=18652 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control BUS[7] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=41236 nfet_03v3
x a_27584_34606# a_28100_35148# a_28304_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=35148 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=-3340 nfet_05v0
x a_20876_18652# vss a_21344_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=18670 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=41237 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control BUS[6] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=33268 nfet_03v3
x a_52076_2716# a_52912_3276# a_53060_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=3276 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_19.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=8005 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=38581 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=6709 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=31932 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] vdd a_44208_32492# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=32492 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=40381 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=35925 pfet_03v3
x a_53404_29716# a_53304_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=29291 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control PIN[4] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=49204 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=49205 pfet_03v3
x a_53404_16436# a_53304_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=16011 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=54517 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control BUS[6] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=46548 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] vss a_13008_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=8043 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] vss a_48285_10661# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=10661 nfet_05v0
x a_14636_60# a_15472_620# a_15620_620# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=620 pfet_05v0
x a_49612_n2596# vss a_50080_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=-2577 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=4053 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=51861 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control PIN[23] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=-1259 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=41237 pfet_03v3
x a_38116_27180# vdd a_38460_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=27104 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=1397 pfet_03v3
x a_49612_58492# a_50448_59052# a_50596_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=59052 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=35925 pfet_03v3
x a_28100_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=34565 nfet_05v0
x a_18880_18670# a_19248_18667# a_19396_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=18667 nfet_05v0
x a_n5564_5932# vdd a_n5220_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=5856 pfet_05v0
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=11165 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=4053 pfet_03v3
x a_25636_13900# vdd a_25980_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=13824 pfet_05v0
x a_n5220_37684# a_n5360_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=37728 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_18652# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=19133 pfet_05v0
x a_46304_78# a_46820_620# a_47024_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=620 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=54517 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=43893 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] vss a_35805_29253# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=29253 nfet_05v0
x a_19396_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=51005 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=57173 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=45693 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=30613 pfet_03v3
x a_15620_8588# vdd a_15964_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=8512 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=32413 pfet_05v0
x a_50596_21868# vss a_50940_21748# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=21323 nfet_05v0
x a_n3616_2734# a_n3100_3276# a_n2896_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=3276 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=4053 pfet_03v3
x a_28444_5812# a_28304_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=5856 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_4.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=47845 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=37804 pfet_05v0
x a_12640_42574# a_13008_42571# a_13156_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=42571 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control BUS[10] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=-1259 nfet_03v3
x a_1020_19092# a_880_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=19136 pfet_05v0
x a_40580_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=43037 pfet_05v0
x a_28100_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=8005 nfet_05v0
x a_38460_58932# a_38360_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=58507 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=3197 pfet_05v0
x a_33824_55854# a_34192_55851# a_34340_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=55851 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control BUS[6] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=9364 nfet_03v3
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=58973 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=53195 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] vss a_48285_45189# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=45189 nfet_05v0
x a_53060_43116# vdd a_53404_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=43040 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=59052 pfet_05v0
x a_27584_37262# a_27952_37259# a_28100_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=37259 nfet_05v0
x a_19740_29716# a_19640_29291# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=29291 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=14677 pfet_03v3
x a_19740_16436# a_19640_16011# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=16011 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control BUS[3] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=51860 nfet_03v3
x a_13500_11124# a_13360_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=11168 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_18.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=10661 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=12021 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=-684 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=47868 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=43037 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=14677 pfet_03v3
x a_40924_21748# a_40784_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=21792 pfet_05v0
x a_39596_45212# vss a_40064_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=45230 nfet_05v0
x a_31876_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=37221 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=12021 pfet_03v3
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=53661 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_11244# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=11244 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=57173 pfet_03v3
x a_27116_31932# vss a_27584_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=31950 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control PIN[15] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=19988 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=27957 pfet_03v3
x a_19396_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=23941 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=41237 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=38581 pfet_03v3
x a_9724_45652# a_9624_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=45227 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=19989 pfet_03v3
x a_15620_53740# vss a_15964_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=53195 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=43893 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=25301 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=-1258 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control PIN[3] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=51860 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=30613 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=57173 pfet_03v3
x a_n3616_26638# a_n3248_26635# a_n3100_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=26635 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=51861 pfet_03v3
x a_40580_16556# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=15973 nfet_05v0
x a_44356_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=53157 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=41237 pfet_03v3
x Enable a_4605_39877# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=39877 nfet_05v0
x a_53404_3156# a_53264_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=3200 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=39900 nfet_05v0
x a_38116_13900# vss a_38460_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=13355 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=19989 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_5.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=45189 nfet_05v0
x a_40580_51084# vdd a_40924_50964# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=51008 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control BUS[8] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=49204 nfet_03v3
x a_19396_43116# vdd a_19740_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=43040 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=29836 pfet_05v0
x Enable a_54525_23941# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=23941 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=12595 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=34874 y=54517 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=51861 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control PIN[5] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=46548 nfet_03v3
x a_39596_58492# a_40580_59052# a_40824_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=58507 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=41237 pfet_03v3
x a_6916_51084# vss a_7260_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=50539 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=46549 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=-3914 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] vss a_44208_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=5387 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control BUS[6] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=35924 nfet_03v3
x a_15620_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=21789 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=12021 pfet_03v3
x a_20876_29276# a_21860_29836# a_22104_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=29291 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=4053 pfet_03v3
x a_19396_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=58469 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] vss a_528_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=31947 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=31947 nfet_05v0
x a_7260_45652# a_7120_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=45696 pfet_05v0
x a_20876_15996# a_21860_16556# a_22104_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=16011 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=49205 pfet_03v3
x a_28100_21868# vdd a_28444_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=21792 pfet_05v0
x a_13156_19212# vss a_13500_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=18667 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=38581 pfet_03v3
x a_7260_32372# a_7120_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=32416 pfet_05v0
x a_33356_55836# a_34192_56396# a_34340_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=56396 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=53740 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=25301 pfet_03v3
x a_3484_n2156# a_3384_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=-2580 nfet_05v0
x a_12172_53180# a_13156_53740# a_13400_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=53195 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=42556 nfet_05v0
x a_33356_42556# a_34192_43116# a_34340_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=43116 pfet_05v0
x a_49612_26620# vss a_50080_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=26638 nfet_05v0
x a_5932_60# vdd a_6400_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=617 pfet_05v0
x a_7260_11124# a_7160_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=10699 nfet_05v0
x a_9724_3156# a_9624_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=2731 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=52435 nfet_05v0
x a_37132_23964# vdd a_37600_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=24521 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=15996 nfet_05v0
x a_13156_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=58973 pfet_05v0
x Enable a_54525_58469# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=58469 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=12021 pfet_03v3
x a_22204_53620# a_22104_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=53195 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] vss a_37968_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=5387 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control PIN[15] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=19988 nfet_03v3
x a_52544_78# a_53060_620# a_53264_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=620 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control PIN[1] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=57172 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=13821 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=35925 pfet_03v3
x a_43372_50524# vss a_43840_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=50542 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] vss a_50448_47883# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=47883 nfet_05v0
x a_53060_32492# vss a_53404_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=31947 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=541 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=12021 pfet_03v3
x a_44700_13780# a_44600_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=13355 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=51861 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] vss a_50448_34603# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=34603 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control PIN[5] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=46548 nfet_03v3
x a_34340_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=37725 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=22645 pfet_03v3
x a_13156_620# vss a_13500_500# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=75 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=56317 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=38581 pfet_03v3
x a_12172_29276# vdd a_12640_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=29833 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=25301 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control PIN[14] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=22644 nfet_03v3
x a_2624_5390# a_3140_5932# a_3344_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=5932 pfet_05v0
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=58973 pfet_05v0
x a_160_26638# a_528_26635# a_676_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=26635 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=1397 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=-1258 pfet_03v3
x a_27116_n2596# a_27952_n2036# a_28100_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=-2035 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=16477 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control BUS[10] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=19988 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=27957 pfet_03v3
x a_8396_10684# vdd a_8864_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=11241 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=19989 pfet_03v3
x a_37132_58492# vdd a_37600_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=59049 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=43893 pfet_03v3
x a_n5564_3276# vss a_n5220_3156# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=2731 nfet_05v0
x a_3140_n2036# vdd a_3484_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=-2111 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control PIN[21] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=4052 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=30613 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_n3248_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=24524 pfet_05v0
x a_43840_78# a_44208_75# a_44356_620# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=75 nfet_05v0
x a_53404_8468# a_53304_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=8043 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=57173 pfet_03v3
x a_n6080_55854# a_n5712_55851# a_n5564_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=55851 nfet_05v0
x Enable a_n1635_26597# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=26597 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=541 pfet_05v0
x a_24652_45212# vdd a_25120_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=45769 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control BUS[5] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=41236 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] vss a_19248_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=-2580 nfet_05v0
x Enable a_n1635_13317# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=13317 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=48349 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=41237 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=19989 pfet_03v3
x a_49612_21308# a_50448_21868# a_50596_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=21868 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] vss a_528_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=8043 nfet_05v0
x Enable a_29565_21285# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=21285 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=9365 pfet_03v3
x a_28100_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=11165 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=35925 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=-3914 pfet_03v3
x a_44356_40460# vdd a_44700_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=40384 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control BUS[5] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=54516 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=49205 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=53661 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] vdd a_25488_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=59052 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=35925 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=-3914 pfet_03v3
x a_13500_58932# a_13360_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=58976 pfet_05v0
x a_46304_31950# a_46672_31947# a_46820_32492# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=31947 nfet_05v0
x d_in vdd a_n2569_61293# vdd s=20216,514 d=8528,268 l=100 w=164 x=-2300 y=60731 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=49205 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=35069 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_19.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=8005 nfet_05v0
x a_6916_620# vdd a_7260_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=544 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=6709 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=43037 pfet_05v0
x a_8396_55836# a_9380_56396# a_9624_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=55851 nfet_05v0
x a_37600_39918# a_38116_40460# a_38320_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=40460 pfet_05v0
x a_25636_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=541 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] vdd a_31728_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=3276 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=14645 pfet_05v0
x a_50596_19212# vdd a_50940_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=19136 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] vss a_37968_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=26635 nfet_05v0
x a_21860_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=53157 nfet_05v0
x a_9724_40340# a_9584_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=40384 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=35925 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=21789 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_7.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=39877 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=21868 pfet_05v0
x a_2156_18652# vss a_2624_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=18670 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=27957 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=4053 pfet_03v3
x a_676_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=8005 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=11165 pfet_05v0
x a_15620_16556# vdd a_15964_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=16480 pfet_05v0
x a_25120_58510# a_25636_59052# a_25840_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=59052 pfet_05v0
x Enable a_17085_2693# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=2693 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=17333 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=5853 pfet_05v0
x a_12640_45230# a_13156_45772# a_13360_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=45772 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=10684 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=17301 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=19989 pfet_03v3
x a_27116_37244# a_27952_37804# a_28100_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=37804 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control BUS[6] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=-1259 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=4053 pfet_03v3
x a_n6080_53198# a_n5564_53740# a_n5360_53740# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=53740 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control PIN[18] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=12020 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=-3914 pfet_03v3
x a_6916_13900# vdd a_7260_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=13824 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control PIN[8] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=38580 nfet_03v3
x a_27116_26620# a_28100_27180# a_28344_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=26635 nfet_05v0
x a_33824_23982# a_34340_24524# a_34544_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=24524 pfet_05v0
x a_676_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=51005 pfet_05v0
x a_15964_48308# a_15864_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=47883 nfet_05v0
x a_30892_45212# vss a_31360_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=45230 nfet_05v0
x a_40580_27180# vss a_40924_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=26635 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control PIN[13] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=25300 nfet_03v3
x a_n6548_55836# a_n5712_56396# a_n5564_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=56396 pfet_05v0
x a_15964_35028# a_15864_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=34603 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control BUS[7] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=22644 nfet_03v3
x a_28444_11124# a_28304_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=11168 pfet_05v0
x a_n6548_42556# a_n5712_43116# a_n5564_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=43116 pfet_05v0
x Enable a_29565_n2619# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=-2618 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] vss a_4605_15973# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=15973 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=15996 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=19989 pfet_03v3
x a_46820_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=37221 nfet_05v0
x a_52076_37244# vss a_52544_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=37262 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=55091 nfet_05v0
x a_1020_45652# a_920_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=45227 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=11165 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in vdd a_n5712_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=53740 pfet_05v0
x a_n308_n2596# vdd a_160_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=-2038 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=60 nfet_05v0
x a_9380_48428# vss a_9724_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=47883 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control PIN[7] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=41236 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=22645 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=19989 pfet_03v3
x a_9380_35148# vss a_9724_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=34603 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=45693 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=32413 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control PIN[2] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=54516 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=49205 pfet_03v3
x a_19396_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=35069 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control PIN[1] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=57172 nfet_03v3
x a_34684_50964# a_34544_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=51008 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=16477 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=56317 pfet_05v0
x a_31876_35148# vdd a_32220_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=35072 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] vdd a_50448_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=56396 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=49205 pfet_03v3
x a_8396_31932# vss a_8864_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=31950 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=27957 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=-1258 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control PIN[5] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=46548 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] vdd a_50448_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=43116 pfet_05v0
x a_676_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=23941 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_15.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=18629 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=1397 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control BUS[7] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=1396 nfet_03v3
x a_12640_13358# a_13008_13355# a_13156_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=13355 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=42571 nfet_05v0
x a_27116_5372# a_28100_5932# a_28344_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=5387 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=43893 pfet_03v3
x a_n6548_10684# vdd a_n6080_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=11241 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control PIN[20] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=6708 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=13821 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=30613 pfet_03v3
x a_33824_26638# a_34192_26635# a_34340_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=26635 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=57173 pfet_03v3
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=29757 pfet_05v0
x a_30892_2716# a_31876_3276# a_32120_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=2731 nfet_05v0
x a_18412_37244# vss a_18880_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=37262 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=33237 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=3276 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=9365 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] vdd a_528_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=27180 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control PIN[7] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=41236 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=4053 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control BUS[3] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=7210 y=22644 nfet_03v3
x a_50080_55854# a_50596_56396# a_50800_56396# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=56396 pfet_05v0
x a_50080_42574# a_50596_43116# a_50800_43116# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=43116 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=41237 pfet_03v3
x a_39596_29276# vss a_40064_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=29294 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=13340 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control PIN[2] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=54516 nfet_03v3
x a_39596_15996# vss a_40064_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=16014 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=43893 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control BUS[3] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=35924 nfet_03v3
x a_6400_2734# a_6768_2731# a_6916_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=2731 nfet_05v0
x a_28100_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=58973 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] vss a_44208_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=55851 nfet_05v0
x a_30892_31932# a_31876_32492# a_32120_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=31947 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control BUS[9] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=12020 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=30613 pfet_03v3
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=24445 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control BUS[8] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=-3915 nfet_03v3
x Enable a_29565_55813# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=55813 nfet_05v0
x a_21860_43116# vss a_22204_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=42571 nfet_05v0
x a_15104_39918# a_15620_40460# a_15824_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=40460 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=12021 pfet_03v3
x a_676_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=58469 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=1397 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control BUS[9] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=38580 nfet_03v3
x a_9380_21868# vdd a_9724_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=21792 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] vdd a_44208_n2036# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=-2035 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control PIN[21] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=4052 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=45693 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=43893 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_55836# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=56317 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=48349 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=38581 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=32413 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control BUS[9] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=25300 nfet_03v3
x a_39596_60# vdd a_40064_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=617 pfet_05v0
x a_50596_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=42533 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=30613 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control PIN[14] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50730 y=22644 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=25301 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=12021 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=42556 nfet_05v0
x a_n3100_29836# vdd a_n2756_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=29760 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=22645 pfet_03v3
x a_27116_29276# vdd a_27584_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=29833 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=38581 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_5372# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=5372 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] vdd a_37968_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=35148 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=25301 pfet_03v3
x a_3484_53620# a_3384_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=53195 nfet_05v0
x a_160_29294# a_676_29836# a_880_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=29836 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=22645 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=1397 pfet_03v3
x a_9380_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=5349 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=58973 pfet_05v0
x a_14636_8028# vdd a_15104_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=8585 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=13821 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control BUS[6] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=19988 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=56317 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=54485 pfet_05v0
x a_52076_58492# a_52912_59052# a_53060_59052# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=59052 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] vss a_23325_31909# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=31909 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] vdd a_25488_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=21868 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=41205 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=38581 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=47868 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=6709 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=25301 pfet_03v3
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=541 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control PIN[21] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=4052 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=51861 pfet_03v3
x a_39596_45212# a_40432_45772# a_40580_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=45772 pfet_05v0
x a_33356_n2596# vdd a_33824_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=-2038 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control BUS[1] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=-3915 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=4021 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=43037 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=41237 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=33269 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=27957 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_21712_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=24524 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_39900# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=40381 pfet_05v0
x a_14636_34588# vdd a_15104_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=35145 pfet_05v0
x a_44356_37804# vss a_44700_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=37259 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control PIN[4] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=49204 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control BUS[5] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=43892 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=4053 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=51861 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control BUS[7] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=46548 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29434 y=54517 pfet_03v3
x a_15104_42574# a_15472_42571# a_15620_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=42571 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control BUS[5] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=30612 nfet_03v3
x a_18412_23964# a_19396_24524# a_19640_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=23979 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=46549 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=36499 nfet_05v0
x a_25120_21326# a_25636_21868# a_25840_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=21868 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=8509 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control PIN[19] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=9364 nfet_03v3
x a_31876_24524# vss a_32220_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=23979 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=23219 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in vdd a_n5712_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=5932 pfet_05v0
x a_28444_58932# a_28304_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=58976 pfet_05v0
x a_13156_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=29757 pfet_05v0
x a_1020_40340# a_880_40460# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=40384 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=48349 pfet_05v0
x a_5932_45212# vdd a_6400_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=45769 pfet_05v0
x a_5932_2716# a_6768_3276# a_6916_3276# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=3276 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3834 y=19989 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_8.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=37221 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] vss a_50448_18667# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=18667 nfet_05v0
x a_43372_21308# vss a_43840_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=21326 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=58973 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=46549 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] vdd a_44208_37804# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=37804 pfet_05v0
x a_34340_45772# vdd a_34684_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=45696 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=-3914 pfet_03v3
x a_34340_32492# vdd a_34684_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=32416 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_13.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=23941 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=4053 pfet_03v3
x a_37600_55854# a_37968_55851# a_38116_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=55851 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] vss a_19248_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=53195 nfet_05v0
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=37725 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=35925 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=6709 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] vdd a_6768_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=59052 pfet_05v0
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=29757 pfet_05v0
x a_n6548_8028# a_n5564_8588# a_n5320_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=8043 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=49205 pfet_03v3
x a_43372_47868# vdd a_43840_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=48425 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_2.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=53157 nfet_05v0
x Enable a_54525_2693# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=2693 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=14677 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=38581 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control PIN[12] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=27956 nfet_03v3
x a_50596_40460# vss a_50940_40340# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=39915 nfet_05v0
x a_n6080_26638# a_n5712_26635# a_n5564_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=26635 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=25301 pfet_03v3
x a_50940_37684# a_50840_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=37259 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=5853 pfet_05v0
x Enable a_35805_10661# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=10661 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=27957 pfet_03v3
x a_45836_45212# vss a_46304_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=45230 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=38581 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=39514 y=19989 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=25301 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_8028# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=8509 pfet_05v0
x a_44356_11244# vdd a_44700_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=11168 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=17333 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_0.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=58469 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=58507 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=27957 pfet_03v3
x a_676_48428# vss a_1020_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=47883 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=24445 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control BUS[3] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=-1259 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=19989 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=41237 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=35925 pfet_03v3
x a_676_35148# vss a_1020_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=34603 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control PIN[18] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=12020 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=17333 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control BUS[7] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=1396 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=51861 pfet_03v3
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=-2114 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=49205 pfet_03v3
x a_8396_26620# a_9380_27180# a_9624_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=26635 nfet_05v0
x a_37600_10702# a_38116_11244# a_38320_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=11244 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17114 y=19989 pfet_03v3
x a_9724_11124# a_9584_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=11168 pfet_05v0
x a_3140_56396# vdd a_3484_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=56320 pfet_05v0
x a_25636_43116# vdd a_25980_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=43040 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_29836# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=29836 pfet_05v0
x a_38116_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=37 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control PIN[5] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=46548 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=49205 pfet_03v3
x Enable a_35805_45189# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=45189 nfet_05v0
x a_13156_n2036# vdd a_13500_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=-2111 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=4053 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=46549 pfet_03v3
x a_12172_13340# a_13008_13900# a_13156_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=13900 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_39900# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=39900 nfet_05v0
x a_25980_35028# a_25840_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=35072 pfet_05v0
x a_15620_59052# vss a_15964_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=58507 nfet_05v0
x a_46820_35148# vdd a_47164_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=35072 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=8043 nfet_05v0
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=37725 pfet_05v0
x a_38116_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=10661 nfet_05v0
x a_37132_55836# a_37968_56396# a_38116_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=56396 pfet_05v0
x a_18880_8046# a_19248_8043# a_19396_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=8043 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=46549 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] vss a_31728_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=21323 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=12021 pfet_03v3
x a_12640_16014# a_13156_16556# a_13360_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=16556 pfet_05v0
x a_37132_42556# a_37968_43116# a_38116_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=43116 pfet_05v0
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=27101 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control BUS[6] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=1396 nfet_03v3
x a_37600_5390# a_38116_5932# a_38320_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=5932 pfet_05v0
x a_n6080_23982# a_n5564_24524# a_n5360_24524# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=24524 pfet_05v0
x a_47164_3156# a_47064_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=2731 nfet_05v0
x a_40064_13358# a_40580_13900# a_40784_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=13900 pfet_05v0
x a_8396_8028# vss a_8864_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=8046 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=17907 nfet_05v0
x a_676_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=35069 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=-1258 pfet_03v3
x a_30892_29276# vss a_31360_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=29294 nfet_05v0
x a_6916_3276# vdd a_7260_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=3200 pfet_05v0
x a_15964_19092# a_15864_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=18667 nfet_05v0
x a_30892_15996# vss a_31360_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=16014 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=1397 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=42556 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=-1258 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=53661 pfet_05v0
x a_12172_47868# a_13008_48428# a_13156_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=48428 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control PIN[6] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=43892 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=42571 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in vdd a_n5712_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=24524 pfet_05v0
x a_676_21868# vdd a_1020_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=21792 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control PIN[11] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=30612 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=43893 pfet_03v3
x a_12172_58492# a_13156_59052# a_13400_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=58507 nfet_05v0
x a_38116_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=45189 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=41811 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=30613 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=6677 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=57173 pfet_03v3
x Enable a_42045_47845# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=47845 nfet_05v0
x a_n5564_45772# vss a_n5220_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=45227 nfet_05v0
x a_40580_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=541 pfet_05v0
x a_49612_8028# vdd a_50080_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=8585 pfet_05v0
x a_52076_21308# a_52912_21868# a_53060_21868# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=21868 pfet_05v0
x a_n3100_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=51005 pfet_05v0
x a_40580_5932# vss a_40924_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=5387 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=9365 pfet_03v3
x a_9380_19212# vss a_9724_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=18667 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=21789 pfet_05v0
x a_19396_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=2693 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=33269 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=16477 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=43893 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control PIN[9] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=35924 nfet_03v3
x a_n308_31932# a_676_32492# a_920_31947# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=31947 nfet_05v0
x a_40064_47886# a_40580_48428# a_40784_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=48428 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=30613 pfet_03v3
x a_31360_29294# a_31728_29291# a_31876_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=29291 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=17333 pfet_03v3
x a_22204_58932# a_22104_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=58507 nfet_05v0
x a_31360_16014# a_31728_16011# a_31876_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=16011 nfet_05v0
x a_53404_29716# a_53264_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=29760 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=27957 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=59052 pfet_05v0
x a_n2756_50964# a_n2856_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=50539 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=43893 pfet_03v3
x a_3140_43116# vss a_3484_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=42571 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=30613 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=-3914 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=4053 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=35925 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=45772 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=1397 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=13355 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.I a_n5494_61667# vss vss s=8448,328 d=23232,704 l=120 w=264 x=-5429 y=61667 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=49205 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=14677 pfet_03v3
x a_34340_5932# vss a_34684_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=5387 nfet_05v0
x a_50596_40460# vdd a_50940_40340# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=40384 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=-3914 pfet_03v3
x a_52076_8028# vdd a_52544_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=8585 pfet_05v0
x a_n5564_35148# vdd a_n5220_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=35072 pfet_05v0
x a_53060_5932# swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=5853 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=6709 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=49205 pfet_03v3
x a_49612_47868# a_50596_48428# a_50840_47883# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=47883 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=27957 pfet_03v3
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=53661 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=46549 pfet_03v3
x a_8396_29276# vdd a_8864_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=29833 pfet_05v0
x a_2624_18670# a_3140_19212# a_3344_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=19212 pfet_05v0
x a_49612_34588# a_50596_35148# a_50840_34603# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=34603 nfet_05v0
x a_n3100_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=23941 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=4053 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control BUS[3] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=7530 y=19988 nfet_03v3
x a_37132_42556# vss a_37600_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=42574 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control BUS[2] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=33268 nfet_03v3
x a_n4084_8028# vdd a_n3616_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=8585 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=33843 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] vdd a_6768_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=21868 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=14677 pfet_03v3
x Enable a_29565_39877# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=39877 nfet_05v0
x a_28100_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=29757 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] vss a_44208_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=26635 nfet_05v0
x a_15104_10702# a_15620_11244# a_15824_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=11244 pfet_05v0
x a_44356_59052# vdd a_44700_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=58976 pfet_05v0
x a_21860_13900# vss a_22204_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=13355 nfet_05v0
x a_19740_29716# a_19600_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=29760 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=51861 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control BUS[2] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=46548 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=41237 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=16477 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=46517 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=31932 nfet_05v0
x a_50596_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=26597 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=14677 pfet_03v3
x a_1020_8468# a_880_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=8512 pfet_05v0
x a_50596_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=13317 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=1397 pfet_03v3
x a_18412_n2596# a_19396_n2036# a_19640_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=-2580 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control PIN[4] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=49204 nfet_03v3
x a_31876_n2036# vss a_32220_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=-2580 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] vss a_42045_47845# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=47845 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_10684# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=10684 nfet_05v0
x a_15620_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=10661 nfet_05v0
x a_18412_2716# vss a_18880_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=2734 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=5387 nfet_05v0
x a_9724_58932# a_9584_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=58976 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=43893 pfet_03v3
x a_n3100_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=58469 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=30613 pfet_03v3
x a_40924_n2156# a_40784_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=-2111 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=57173 pfet_03v3
x a_2624_78# a_3140_620# a_3344_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=620 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=29757 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=25269 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=5853 pfet_05v0
x a_44356_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=13821 pfet_05v0
x a_n4084_45212# vss a_n3616_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=45230 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control PIN[7] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=41236 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=41237 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=45693 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=38581 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=32413 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=25301 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control BUS[10] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=49204 nfet_03v3
x a_18880_10702# a_19248_10699# a_19396_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=10699 nfet_05v0
x a_49612_50524# a_50448_51084# a_50596_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=51084 pfet_05v0
x a_20876_23964# vdd a_21344_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=24521 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21274 y=22645 pfet_03v3
x a_39596_15996# a_40432_16556# a_40580_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=16556 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=4053 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_10684# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=11165 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] vss a_35805_21285# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=21285 nfet_05v0
x a_n308_58492# vss a_160_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=58510 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_56396# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=56396 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=35925 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10074 y=22645 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control BUS[5] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=14676 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_43116# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=43116 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=49205 pfet_03v3
x a_8864_45230# a_9380_45772# a_9584_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=45772 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=27957 pfet_03v3
x a_n3100_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=37 nfet_05v0
x a_15104_13358# a_15472_13355# a_15620_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=13355 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=51861 pfet_03v3
x a_15620_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=45189 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control BUS[3] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=43892 nfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.ZN vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-4052 y=59873 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=-2114 pfet_05v0
x a_20876_2716# vss a_21344_2734# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=2734 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=37725 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control BUS[3] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=30612 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=35925 pfet_03v3
x a_1020_11124# a_880_11244# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=11168 pfet_05v0
x a_38460_50964# a_38360_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=50539 nfet_05v0
x a_44356_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=48349 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control BUS[6] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=1396 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=29757 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_2992_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=51084 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control PIN[23] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=-1259 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=17333 pfet_03v3
x a_20876_58492# vdd a_21344_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=59049 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=57173 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20634 y=54517 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] vss a_25488_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=42571 nfet_05v0
x a_28100_n2036# vdd a_28444_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=-2111 pfet_05v0
x a_37600_26638# a_37968_26635# a_38116_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=26635 nfet_05v0
x a_22204_53620# a_22064_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=53664 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=19989 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_55851# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=55851 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_6.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=42533 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=1971 nfet_05v0
x a_n308_13340# vdd a_160_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=13897 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control BUS[5] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=19690 y=-3915 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=9939 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control BUS[6] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=12020 nfet_03v3
x a_43372_18652# vdd a_43840_18670# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=19209 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in vss a_54525_37221# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=37221 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=27101 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=-3914 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=3276 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=17333 pfet_03v3
x a_44700_13780# a_44560_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=13824 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=9365 pfet_03v3
x a_n5220_16436# a_n5360_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=16480 pfet_05v0
x a_40580_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=37 nfet_05v0
x a_6916_43116# vdd a_7260_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=43040 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=35925 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=49205 pfet_03v3
x a_45836_29276# vss a_46304_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=29294 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=-2114 pfet_05v0
x a_33356_2716# a_34340_3276# a_34584_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=2731 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=26620 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_22.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=37 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control BUS[7] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=31850 y=6708 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=6709 pfet_03v3
x a_45836_15996# vss a_46304_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=16014 nfet_05v0
x a_8864_47886# a_9232_47883# a_9380_48428# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=47883 nfet_05v0
x a_n6548_29276# vdd a_n6080_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=29833 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control PIN[5] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=46548 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=43037 pfet_05v0
x a_8864_34606# a_9232_34603# a_9380_35148# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=34603 nfet_05v0
x a_14636_42556# vss a_15104_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=42574 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=31932 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] vss a_35805_n2619# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=-2618 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=2716 nfet_05v0
x a_46820_56396# vss a_47164_56276# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=55851 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=46549 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=21868 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control BUS[8] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=38730 y=41236 nfet_03v3
x a_676_19212# vss a_1020_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=18667 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41914 y=19989 pfet_03v3
x a_20876_31932# a_21712_32492# a_21860_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=32492 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control BUS[6] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=4052 nfet_03v3
x a_39596_50524# a_40580_51084# a_40824_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=50539 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=38581 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] vss a_25488_75# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=75 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=30613 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=25301 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=49205 pfet_03v3
x a_6916_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=29253 nfet_05v0
x a_24652_60# vss a_25120_78# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=78 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control BUS[4] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=13450 y=33268 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=51861 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=27101 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=41237 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=35925 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control PIN[12] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=27956 nfet_03v3
x a_3140_27180# vdd a_3484_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=27104 pfet_05v0
x a_13500_500# a_13360_620# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=544 pfet_05v0
x a_13156_11244# vss a_13500_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=10699 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=49205 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=13340 nfet_05v0
x a_31360_18670# a_31876_19212# a_32080_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=19212 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control BUS[4] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=46548 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=6709 pfet_03v3
x a_43372_45212# a_44208_45772# a_44356_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=45772 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=57173 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=43893 pfet_03v3
x a_n308_60# vss a_160_78# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=78 nfet_05v0
x a_44356_620# vdd a_44700_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=544 pfet_05v0
x a_21860_13900# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=13821 pfet_05v0
x a_25636_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=51005 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=9594 y=33269 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=30613 pfet_03v3
x a_3140_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=2693 nfet_05v0
x a_33356_58492# vss a_33824_58510# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=58510 nfet_05v0
x a_43372_55836# a_44356_56396# a_44600_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=55851 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] vss a_29565_15973# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=15973 nfet_05v0
x a_32220_3156# a_32080_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=3200 pfet_05v0
x a_49612_45212# vdd a_50080_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=45769 pfet_05v0
x a_37132_37244# a_38116_37804# a_38360_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=37259 nfet_05v0
x a_43840_34606# a_44356_35148# a_44560_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=35148 pfet_05v0
x a_25980_45652# a_25880_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=45227 nfet_05v0
x a_3484_58932# a_3384_58507# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=58507 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=6709 pfet_03v3
x a_53404_56276# a_53304_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=55851 nfet_05v0
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=45693 pfet_05v0
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=32413 pfet_05v0
x a_47164_37684# a_47064_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=37259 nfet_05v0
x a_12172_21308# vdd a_12640_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=21865 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control PIN[18] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=12020 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control PIN[24] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38570 y=-3915 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=12021 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=24445 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=4053 pfet_03v3
x Enable a_10845_37# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=37 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] vdd a_37968_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=8588 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_2992_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=13355 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control PIN[17] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=14676 nfet_03v3
x a_13156_56396# vdd a_13500_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=56320 pfet_05v0
x a_8396_34588# a_9232_35148# a_9380_35148# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=35148 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=25875 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_58492# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=58973 pfet_05v0
x a_21860_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=48349 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=14677 pfet_03v3
x a_n3100_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=35069 pfet_05v0
x a_33356_13340# vdd a_33824_13358# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=13897 pfet_05v0
x a_43840_2734# a_44356_3276# a_44560_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=3276 pfet_05v0
x Enable a_42045_18629# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=18629 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] vss a_35805_55813# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=55813 nfet_05v0
x a_14636_60# a_15620_620# a_15864_75# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=75 nfet_05v0
x Enable a_10845_31909# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=31909 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=27957 pfet_03v3
x a_25636_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=23941 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=14677 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control PIN[15] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=37930 y=19988 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=-2114 pfet_05v0
x a_30892_8028# a_31728_8588# a_31876_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=8588 pfet_05v0
x a_1020_58932# a_880_59052# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=58976 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=1397 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=27957 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33594 y=41237 pfet_03v3
x a_43372_39900# vss a_43840_39918# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=39918 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=39155 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=2731 nfet_05v0
x a_160_58510# a_676_59052# a_880_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=59052 pfet_05v0
x a_3140_13900# vss a_3484_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=13355 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=14677 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1697 y=19989 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=58492 nfet_05v0
x a_19740_56276# a_19640_55851# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=55851 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=51861 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] vdd a_25488_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=51084 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=16556 pfet_05v0
x a_50080_21326# a_50448_21323# a_50596_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=21323 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=45212 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=22394 y=41237 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control PIN[10] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32330 y=33268 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control PIN[24] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5841 y=-3915 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] vss a_19248_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=58507 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=15514 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=-2114 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control BUS[1] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=17332 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=26620 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control PIN[18] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=12020 nfet_03v3
x a_n6548_31932# vss a_n6080_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=31950 nfet_05v0
x a_50596_11244# vdd a_50940_11124# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=11168 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=51861 pfet_03v3
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=24445 pfet_05v0
x a_14636_13340# a_15472_13900# a_15620_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=13900 pfet_05v0
x a_49612_18652# a_50596_19212# a_50840_18667# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=18667 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4097 y=57173 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=27101 pfet_05v0
x a_25636_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=58469 nfet_05v0
x a_3140_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=53661 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=46549 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=5853 pfet_05v0
x a_5932_2716# vdd a_6400_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=3273 pfet_05v0
x a_31360_78# a_31876_620# a_32080_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=620 pfet_05v0
x a_28100_620# vss a_28444_500# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=75 nfet_05v0
x a_32220_8468# a_32120_8043# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=8043 nfet_05v0
x a_18412_53180# a_19396_53740# a_19640_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=53195 nfet_05v0
x a_25120_50542# a_25636_51084# a_25840_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=51084 pfet_05v0
x a_38116_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=56317 pfet_05v0
x a_31876_53740# vss a_32220_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=53195 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_5372# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=5853 pfet_05v0
x a_37132_13340# vss a_37600_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=13358 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=42556 nfet_05v0
x a_13156_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=31909 nfet_05v0
x a_n5220_45652# a_n5320_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=45227 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=46549 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=13821 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] vss a_13008_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=23979 nfet_05v0
x a_24652_10684# vdd a_25120_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=11241 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=52435 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_14636_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=27101 pfet_05v0
x a_2156_23964# vdd a_2624_23982# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=24521 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=15996 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=9365 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control BUS[4] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=54516 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=35925 pfet_03v3
x a_50596_620# vdd a_50940_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=544 pfet_05v0
x Enable a_48285_31909# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=31909 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] vss a_42045_18629# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=18629 nfet_05v0
x a_14636_47868# a_15472_48428# a_15620_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=48428 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control BUS[7] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=6708 nfet_03v3
x a_n2756_53620# a_n2896_53740# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=53664 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=51861 pfet_03v3
x a_37600_29294# a_38116_29836# a_38320_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=29836 pfet_05v0
x a_20876_55836# a_21860_56396# a_22104_55851# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=55851 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=14677 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=43037 pfet_05v0
x a_n5564_620# vdd a_n5220_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=544 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=57747 nfet_05v0
x a_n4084_29276# vss a_n3616_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=29294 nfet_05v0
x a_14636_37244# a_15620_37804# a_15864_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=37259 nfet_05v0
x a_21344_34606# a_21860_35148# a_22064_35148# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=35148 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=9274 y=54517 pfet_03v3
x a_n4084_15996# vss a_n3616_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=16014 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control PIN[1] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1130 y=57172 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=27957 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=16477 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=29274 y=17333 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=14677 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=48349 pfet_05v0
x a_2156_58492# vdd a_2624_58510# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=59049 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=1914 y=54517 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] vss a_6768_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=42571 nfet_05v0
x a_9380_n2036# vdd a_9724_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=-2111 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21914 y=17333 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=46394 y=57173 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] vss a_31728_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=39915 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=51861 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] vdd a_528_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=620 pfet_05v0
x a_52076_55836# vdd a_52544_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=56393 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=27957 pfet_03v3
x a_52076_42556# vdd a_52544_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=43113 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52474 y=41237 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21594 y=19989 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control BUS[6] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=6708 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=7283 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10714 y=17333 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=35194 y=57173 pfet_03v3
x a_8864_16014# a_9380_16556# a_9584_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=16556 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=51861 pfet_03v3
x a_5932_37244# vss a_6400_37262# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=37262 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=22645 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=-3914 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52794 y=54517 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control BUS[3] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=14676 nfet_03v3
x a_18412_18652# a_19248_19212# a_19396_19212# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=19212 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=49205 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41274 y=41237 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control BUS[10] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=51210 y=33268 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10394 y=19989 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=46549 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=23979 nfet_05v0
x a_50596_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=37725 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control PIN[9] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=35924 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=-3946 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=6709 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control BUS[2] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=9364 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=35925 pfet_03v3
x a_n2756_8468# a_n2896_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=8512 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=-3914 pfet_03v3
x a_40924_56276# a_40784_56396# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=56320 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41594 y=54517 pfet_03v3
x a_3140_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=47845 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=49205 pfet_03v3
x Enable a_23325_5349# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=5349 nfet_05v0
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=21789 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=46549 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_59052# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=59052 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] vdd a_19248_45772# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=45772 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=1397 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=3197 pfet_05v0
x a_2624_39918# a_3140_40460# a_3344_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=40460 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=35925 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=-1290 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] vss a_25488_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=13355 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_12.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=26597 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] vss a_10845_37# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=37 nfet_05v0
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=19133 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_46672_26635# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=26635 nfet_05v0
x a_22204_24404# a_22064_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=24448 pfet_05v0
x a_21344_37262# a_21712_37259# a_21860_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=37259 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=-3914 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_17.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=13317 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=-684 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control BUS[1] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=38580 nfet_03v3
x a_18412_55836# vdd a_18880_55854# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=56393 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=3197 pfet_05v0
x a_18412_42556# vdd a_18880_42574# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=43113 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control BUS[1] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=-5041 y=25300 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=9333 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=38581 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=9365 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8154 y=19989 pfet_03v3
x a_18880_45230# a_19396_45772# a_19600_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=45772 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=17301 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control PIN[2] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=54516 nfet_03v3
x a_25636_48428# vss a_25980_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=47883 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=25301 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=47123 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=45693 pfet_05v0
x a_25636_35148# vss a_25980_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=34603 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=32413 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=60 nfet_05v0
x a_n5564_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=19133 pfet_05v0
x a_39596_34588# vdd a_40064_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=35145 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39994 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_13340# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=13821 pfet_05v0
x a_n3100_21868# vdd a_n2756_21748# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=21792 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=6709 pfet_03v3
x a_8864_18670# a_9232_18667# a_9380_19212# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=18667 nfet_05v0
x a_15620_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=56317 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control BUS[9] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=43892 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=15996 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=-1258 pfet_03v3
x a_14636_13340# vss a_15104_13358# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=13358 nfet_05v0
x a_50596_59052# vdd a_50940_58932# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=58976 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_47868# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=47868 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control BUS[9] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=30612 nfet_03v3
x a_46820_27180# vss a_47164_27060# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=26635 nfet_05v0
x a_27116_21308# vdd a_27584_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=21865 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=-2114 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control PIN[18] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=12020 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28794 y=33269 pfet_03v3
x a_28100_56396# vdd a_28444_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=56320 pfet_05v0
x a_160_21326# a_676_21868# a_880_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=21868 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=17333 pfet_03v3
x a_24652_31932# vss a_25120_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=31950 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=8043 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=14677 pfet_03v3
x a_50940_37684# a_50800_37804# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=37728 pfet_05v0
x a_40924_5812# a_40784_5932# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=5856 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=43893 pfet_03v3
x a_52076_50524# a_52912_51084# a_53060_51084# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=51084 pfet_05v0
x a_7260_45652# a_7160_45227# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=45227 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.I vdd s=32208,908 d=32208,908 l=100 w=366 x=-6720 y=62753 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=30613 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53754 y=4053 pfet_03v3
x a_40580_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=8005 nfet_05v0
x a_28100_8588# vss a_28444_8468# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=8043 nfet_05v0
x a_2624_42574# a_2992_42571# a_3140_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=42571 nfet_05v0
x a_5932_23964# a_6916_24524# a_7160_23979# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=23979 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=27957 pfet_03v3
x a_n3616_18670# a_n3100_19212# a_n2896_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=19212 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1857 y=22645 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_27116_60# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=541 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=40474 y=19989 pfet_03v3
x a_3484_8468# a_3344_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=8512 pfet_05v0
x a_15104_29294# a_15620_29836# a_15824_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=29836 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=57173 pfet_03v3
x a_31876_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=53661 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control PIN[3] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=51860 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_47868# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=48349 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=38549 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=-3914 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control PIN[7] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26090 y=41236 nfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=27101 pfet_05v0
x a_25636_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=35069 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] vdd a_31728_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=13900 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=8954 y=14677 pfet_03v3
x a_43372_15996# a_44208_16556# a_44356_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=16556 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control PIN[10] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19210 y=33268 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control PIN[22] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=1396 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=6709 pfet_03v3
x a_45836_37244# vdd a_46304_37262# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=37801 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=35925 pfet_03v3
x a_43372_26620# a_44356_27180# a_44600_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=26635 nfet_05v0
x a_32220_48308# a_32120_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=47883 nfet_05v0
x a_13156_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=21789 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=49205 pfet_03v3
x a_32220_35028# a_32120_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=34603 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control PIN[5] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=46548 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_52912_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=2731 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=42571 nfet_05v0
x a_15620_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=541 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=35925 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=27034 y=4053 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] vss a_50448_10699# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=10699 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8794 y=57173 pfet_03v3
x a_53404_27060# a_53304_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=26635 nfet_05v0
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=16477 pfet_05v0
x a_38116_37804# vdd a_38460_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=37728 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] vss a_23325_10661# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=10661 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] vdd a_6768_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=51084 pfet_05v0
x a_28100_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=31909 nfet_05v0
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=21789 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=3674 y=41237 pfet_03v3
x a_13156_27180# vdd a_13500_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=27104 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] vdd a_31728_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=48428 pfet_05v0
x a_43372_39900# vdd a_43840_39918# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=40457 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_29276# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=29757 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_18412_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=13340 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] vss a_35805_39877# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=39877 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control PIN[23] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=-1259 nfet_03v3
x a_50596_32492# vss a_50940_32372# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=31947 nfet_05v0
x a_20876_n2596# a_21712_n2036# a_21860_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=-2035 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3994 y=54517 pfet_03v3
x Enable a_17085_42533# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=42533 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] vss a_10845_29253# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=29253 nfet_05v0
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=3197 pfet_05v0
x a_28100_43116# vss a_28444_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=42571 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=9365 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=38581 pfet_03v3
x a_n6548_29276# a_n5564_29836# a_n5320_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=29291 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control BUS[7] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=32170 y=12020 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=47674 y=33269 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=25301 pfet_03v3
x a_n6548_15996# a_n5564_16556# a_n5320_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=16011 nfet_05v0
x a_25120_78# a_25488_75# a_25636_620# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=75 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15354 y=12021 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] vss a_13008_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=-2580 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control BUS[6] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=26250 y=6708 nfet_03v3
x a_53060_53740# vdd a_53404_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=53664 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control BUS[7] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=38580 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=56317 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_15472_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=50539 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=43893 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=38581 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control BUS[7] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=32490 y=25300 nfet_03v3
x a_27584_18670# a_28100_19212# a_28304_19212# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=19212 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=46549 pfet_03v3
x a_5932_10684# vdd a_6400_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=11241 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] vss a_23325_45189# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=45189 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=30613 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=29276 nfet_05v0
x a_19740_27060# a_19640_26635# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=26635 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=25301 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control BUS[6] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=25610 y=17332 nfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] vdd a_528_53740# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=53740 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=21754 y=22645 pfet_03v3
x a_676_n2036# vdd a_1020_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=-2111 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3137 y=12021 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=54485 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39354 y=41237 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=35148 pfet_05v0
x a_40580_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=-2114 pfet_05v0
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=13821 pfet_05v0
x a_39596_55836# vss a_40064_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=55854 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=58492 nfet_05v0
x a_31876_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=47845 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=41205 pfet_05v0
x a_24652_31932# a_25488_32492# a_25636_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=32492 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=-1258 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=38581 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=10554 y=22645 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control BUS[9] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=51860 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=45212 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=25301 pfet_03v3
x a_3140_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=24445 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_21868# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=21868 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39674 y=54517 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=51861 pfet_03v3
x a_45836_45212# a_46672_45772# a_46820_45772# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=45772 pfet_05v0
x a_24652_42556# a_25636_43116# a_25880_42571# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=42571 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28154 y=41237 pfet_03v3
x a_31360_39918# a_31876_40460# a_32080_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=40460 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=43037 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14714 y=57173 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=35925 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_31932# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=31932 nfet_05v0
x a_n3100_29836# vss a_n2756_29716# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=29291 nfet_05v0
x a_15620_51084# vss a_15964_50964# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=50539 nfet_05v0
x a_53060_5932# vdd a_53404_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=5856 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=-1258 pfet_03v3
x a_n3100_16556# vss a_n2756_16436# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=16011 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=54517 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=51861 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control BUS[8] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=38410 y=46548 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=46549 pfet_03v3
x a_34684_42996# a_34584_42571# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=42571 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=36499 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=-2114 pfet_05v0
x a_45836_21308# a_46820_21868# a_47064_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=21323 nfet_05v0
x a_38116_24524# vss a_38460_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=23979 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=23219 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_53180# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=53661 pfet_05v0
x a_40580_27180# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=27101 pfet_05v0
x a_19396_53740# vdd a_19740_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=53664 pfet_05v0
x a_n4084_34588# vdd a_n3616_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=35145 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2874 y=19989 pfet_03v3
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=48349 pfet_05v0
x a_20876_37244# a_21712_37804# a_21860_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=37804 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] vss a_48285_29253# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=29253 nfet_05v0
x a_15964_11124# a_15864_10699# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=10699 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2177 y=46549 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_45212# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=45693 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_n2581# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=-2580 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_31932# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=32413 pfet_05v0
x a_n2756_24404# a_n2896_24524# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=24448 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=8314 y=22645 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] vss a_17085_42533# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=42533 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_13.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=23941 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=29291 nfet_05v0
x a_20876_26620# a_21860_27180# a_22104_26635# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=26635 nfet_05v0
x a_53060_43116# swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=43037 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_n3248_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=16011 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=35925 pfet_03v3
x a_44700_42996# a_44560_43116# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=43040 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n308_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=27101 pfet_05v0
x a_12172_50524# a_13156_51084# a_13400_50539# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=50539 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=49205 pfet_03v3
x a_30892_34588# vdd a_31360_34606# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=35145 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=1397 pfet_03v3
x a_34684_3156# a_34544_3276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=3200 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in vss a_54525_5349# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=5349 nfet_05v0
x a_9380_11244# vss a_9724_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=10699 nfet_05v0
x a_n5564_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=50501 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54074 y=4053 pfet_03v3
x a_9380_8588# vdd a_9724_8468# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=8512 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=9365 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] vss a_6768_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=13355 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=38581 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control BUS[1] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=9364 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control PIN[18] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51050 y=12020 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=25301 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_52912_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=620 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=-2595 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=51834 y=22645 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=12021 pfet_03v3
x a_52076_26620# vdd a_52544_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=27177 pfet_05v0
x a_22204_50964# a_22104_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=50539 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=38581 pfet_03v3
x a_53404_21748# a_53264_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=21792 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control PIN[2] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=54516 nfet_03v3
x a_25980_3156# a_25880_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=2731 nfet_05v0
x a_44356_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=37221 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=25301 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=51084 pfet_05v0
x a_44700_24404# a_44600_23979# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=23979 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40634 y=22645 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=23034 y=12021 pfet_03v3
x a_52544_21326# a_52912_21323# a_53060_21868# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=21323 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_0.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=58469 nfet_05v0
x a_40580_48428# vdd a_40924_48308# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=48352 pfet_05v0
x a_43372_5372# a_44356_5932# a_44600_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=5387 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_11.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=29253 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control PIN[15] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44170 y=19988 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=38581 pfet_03v3
x a_6916_48428# vss a_7260_48308# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=47883 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=19989 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2977 y=41237 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=35925 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=25301 pfet_03v3
x a_6916_35148# vss a_7260_35028# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=34603 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=-1258 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=5853 pfet_05v0
x a_40924_27060# a_40784_27180# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=27104 pfet_05v0
x a_3140_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=18629 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=4053 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=33843 nfet_05v0
x a_53060_16556# swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=15973 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control PIN[1] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50410 y=57172 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=47034 y=41237 pfet_03v3
x a_8396_60# vss a_8864_78# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=78 nfet_05v0
x a_2624_10702# a_3140_11244# a_3344_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=11244 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] vdd a_19248_16556# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=16556 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=16154 y=19989 pfet_03v3
x a_32220_50964# a_32080_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=51008 pfet_05v0
x a_12172_26620# a_13008_27180# a_13156_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=27180 pfet_05v0
x a_8396_21308# vdd a_8864_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=21865 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=-1258 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=9365 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.I vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-6292 y=62249 nfet_05v0
x a_46820_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=53661 pfet_05v0
x a_7260_29716# a_7120_29836# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=29760 pfet_05v0
x a_n4084_60# vdd a_n3616_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=617 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=-3914 pfet_03v3
x a_9380_56396# vdd a_9724_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=56320 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=47354 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27194 y=49205 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=43893 pfet_03v3
x a_n3100_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=5349 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=33274 y=46549 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_n4084_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=26620 nfet_05v0
x Enable a_n1635_2693# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=2693 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=30613 pfet_03v3
x a_5932_n2596# a_6916_n2036# a_7160_n2581# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=-2580 nfet_05v0
x a_18412_26620# vdd a_18880_26638# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=27177 pfet_05v0
x a_28100_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=21789 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control PIN[21] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=4052 nfet_03v3
x a_33356_29276# a_34340_29836# a_34584_29291# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=29291 nfet_05v0
x a_19740_21748# a_19600_21868# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=21792 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=27354 y=6709 pfet_03v3
x a_40064_26638# a_40580_27180# a_40784_27180# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=27180 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22074 y=46549 pfet_03v3
x a_33356_15996# a_34340_16556# a_34584_16011# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=16011 nfet_05v0
x a_18880_16014# a_19396_16556# a_19600_16556# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=16556 pfet_05v0
x a_25636_19212# vss a_25980_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=18667 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=16477 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control PIN[3] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=51860 nfet_03v3
x a_50080_39918# a_50448_39915# a_50596_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=39915 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_21323# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=21323 nfet_05v0
x a_46304_13358# a_46820_13900# a_47024_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=13900 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control PIN[7] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7370 y=41236 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control BUS[9] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=44970 y=14676 nfet_03v3
x a_12172_50524# vdd a_12640_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=51081 pfet_05v0
x a_8396_2716# vdd a_8864_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=3273 pfet_05v0
x a_39596_n2596# vss a_40064_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=-2577 nfet_05v0
x a_13156_5932# vss a_13500_5812# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=5387 nfet_05v0
x a_28100_27180# vdd a_28444_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=27104 pfet_05v0
x a_30892_8028# vdd a_31360_8046# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=8585 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=55091 nfet_05v0
x a_19396_43116# vss a_19740_42996# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=42571 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=21789 pfet_05v0
x a_19396_620# vdd a_19740_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=544 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16954 y=14677 pfet_03v3
x a_15620_13900# vdd a_15964_13780# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=13824 pfet_05v0
x a_39596_5372# a_40580_5932# a_40824_5387# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=5387 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=27957 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53114 y=12021 pfet_03v3
x a_2624_13358# a_2992_13355# a_3140_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=13355 nfet_05v0
x a_18412_58492# a_19396_59052# a_19640_58507# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=58507 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=57173 pfet_03v3
x a_31876_59052# vss a_32220_58932# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=58507 nfet_05v0
x a_9380_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=51005 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control BUS[10] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=50890 y=41236 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=-2114 pfet_05v0
x a_n308_8028# a_676_8588# a_920_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=8043 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control BUS[5] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=38580 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=51861 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=38581 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=27925 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control BUS[8] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=9364 nfet_03v3
x a_24652_29276# vdd a_25120_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=29833 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control BUS[5] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=19370 y=25300 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53434 y=25301 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_46672_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=8588 pfet_05v0
x a_2156_8028# a_3140_8588# a_3384_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=8043 nfet_05v0
x a_31876_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=24445 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control PIN[14] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25450 y=22644 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=16794 y=57173 pfet_03v3
x a_46304_47886# a_46820_48428# a_47024_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=48428 pfet_05v0
x a_n308_50524# vss a_160_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=50542 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22874 y=41237 pfet_03v3
x a_40064_29294# a_40432_29291# a_40580_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=29291 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=8028 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46234 y=19989 pfet_03v3
x a_18412_39900# a_19248_40460# a_19396_40460# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=40460 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control PIN[9] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=35924 nfet_03v3
x a_30892_55836# vss a_31360_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=55854 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=-1258 pfet_03v3
x a_25636_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=5853 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control BUS[2] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=970 y=12020 nfet_03v3
x a_40064_16014# a_40432_16011# a_40580_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=16011 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=43893 pfet_03v3
x a_46820_3276# vdd a_47164_3156# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=3200 pfet_05v0
x a_32220_19092# a_32120_18667# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=18667 nfet_05v0
x a_39596_8028# a_40432_8588# a_40580_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=8588 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=30613 pfet_03v3
x a_24652_60# vdd a_25120_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=617 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=27994 y=4053 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_27952_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=13355 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35034 y=19989 pfet_03v3
x a_46820_48428# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=47845 nfet_05v0
x a_52076_47868# vss a_52544_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=47886 nfet_05v0
x a_25980_500# a_25880_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=75 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=19133 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=33237 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=-1258 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=21789 pfet_05v0
x a_52076_34588# vss a_52544_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=34606 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=27101 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control PIN[19] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=12970 y=9364 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=52435 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=46074 y=49205 pfet_03v3
x a_21860_37804# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=37221 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52154 y=46549 pfet_03v3
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=40381 pfet_05v0
x a_9380_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=23941 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=40154 y=9365 pfet_03v3
x a_1020_5812# a_920_5387# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=5387 nfet_05v0
x a_31360_55854# a_31728_55851# a_31876_56396# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=55851 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] vss a_13008_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=53195 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control PIN[2] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13610 y=54516 nfet_03v3
x a_5932_31932# a_6768_32492# a_6916_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=32492 pfet_05v0
x Enable a_17085_26597# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=26597 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=1397 pfet_03v3
x a_34340_53740# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=53157 nfet_05v0
x a_25120_37262# a_25488_37259# a_25636_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=37259 nfet_05v0
x a_31876_45772# vdd a_32220_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=45696 pfet_05v0
x a_28100_13900# vss a_28444_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=13355 nfet_05v0
x Enable a_17085_13317# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=13317 nfet_05v0
x a_31876_32492# vdd a_32220_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=32416 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9434 y=41237 pfet_03v3
x a_n5564_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=40381 pfet_05v0
x a_12640_23982# a_13008_23979# a_13156_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=23979 nfet_05v0
x a_37600_58510# a_38116_59052# a_38320_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=59052 pfet_05v0
x a_n6548_21308# vdd a_n6080_21326# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=21865 pfet_05v0
x a_38116_n2036# vss a_38460_n2156# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=-2580 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9754 y=54517 pfet_03v3
x a_53060_24524# vdd a_53404_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=24448 pfet_05v0
x a_38460_8468# a_38320_8588# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=8512 pfet_05v0
x a_18412_47868# vss a_18880_47886# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=47886 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_16.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=15973 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=9365 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35834 y=14677 pfet_03v3
x a_18412_34588# vss a_18880_34606# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=34606 nfet_05v0
x a_37132_60# a_38116_620# a_38360_75# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=75 nfet_05v0
x a_676_11244# vss a_1020_11124# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=10699 nfet_05v0
x a_9380_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=58469 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=43893 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_24652_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=37244 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=6709 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=8509 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] vdd a_528_24524# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=24524 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46874 y=57173 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control BUS[2] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=46548 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=43861 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=30613 pfet_03v3
x a_676_620# vdd a_1020_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=544 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=52954 y=41237 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=25269 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=23964 nfet_05v0
x a_6916_21868# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=21285 nfet_05v0
x Enable a_17085_8005# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=8005 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control PIN[8] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=38580 nfet_03v3
x a_39596_26620# vss a_40064_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=26638 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=43893 pfet_03v3
x a_n3616_39918# a_n3100_40460# a_n2896_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=40460 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_45836_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=29276 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control PIN[13] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38250 y=25300 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_n2596# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=-2595 nfet_05v0
x a_31876_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=18629 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control BUS[9] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=44330 y=22644 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48154 y=4053 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35674 y=57173 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=30613 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=51005 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=8509 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27514 y=22645 pfet_03v3
x a_24652_13340# a_25636_13900# a_25880_13355# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=13355 nfet_05v0
x a_45836_15996# a_46672_16556# a_46820_16556# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=16556 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=41754 y=41237 pfet_03v3
x a_31360_10702# a_31876_11244# a_32080_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=11244 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_15996# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=15996 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10874 y=19989 pfet_03v3
x a_13500_21748# a_13400_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=21323 nfet_05v0
x a_25636_620# vdd a_25980_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=544 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=43893 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control BUS[4] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=13130 y=-3915 nfet_03v3
x a_34684_48308# a_34544_48428# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=48352 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control BUS[9] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=35924 nfet_03v3
x a_19396_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=19133 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=30613 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=35925 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_53195# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=53195 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16314 y=22645 pfet_03v3
x a_12172_2716# a_13156_3276# a_13400_2731# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=2731 nfet_05v0
x a_33356_50524# vss a_33824_50542# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=50542 nfet_05v0
x a_34684_13780# a_34584_13355# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=13355 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_23964# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=24445 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=35925 pfet_03v3
x a_19396_24524# vdd a_19740_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=24448 pfet_05v0
x a_3140_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=37 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_12172_2716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=2716 nfet_05v0
x a_30892_55836# a_31728_56396# a_31876_56396# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=56396 pfet_05v0
x a_676_56396# vdd a_1020_56276# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=56320 pfet_05v0
x a_3484_50964# a_3384_50539# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=50539 nfet_05v0
x a_30892_42556# a_31728_43116# a_31876_43116# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=43116 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control PIN[18] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5201 y=12020 nfet_03v3
x a_44700_n2156# a_44600_n2581# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=-2580 nfet_05v0
x a_47164_50964# a_47024_51084# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=51008 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] vdd a_13008_35148# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=35148 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=4021 pfet_05v0
x a_14636_5372# vdd a_15104_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=5929 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=51829 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_33356_15996# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=16477 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=17301 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control PIN[8] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=38580 nfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] vss a_17085_26597# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=26597 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=4314 y=12021 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] vss a_17085_13317# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=13317 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=56317 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=35925 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control PIN[13] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=25300 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=38581 pfet_03v3
x a_52544_8046# a_53060_8588# a_53264_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=8588 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=8634 y=19989 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_42571# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=42571 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_6.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=42533 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4634 y=25301 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control PIN[23] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=-1259 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_21.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=2693 nfet_05v0
x a_14636_45212# vdd a_15104_45230# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=45769 pfet_05v0
x a_n5564_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=34565 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=541 pfet_05v0
x a_6916_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=5349 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=6677 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3514 y=-1258 pfet_03v3
x a_6916_n2036# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=-2618 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=43037 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control PIN[20] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=6708 nfet_03v3
x a_30892_n2596# vss a_31360_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=-2577 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control BUS[4] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=13770 y=12020 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8474 y=49205 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] vss a_6768_2731# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=2731 nfet_05v0
x a_27116_50524# vdd a_27584_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=51081 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=3034 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_n2596# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=-2114 pfet_05v0
x a_24652_n2596# a_25488_n2036# a_25636_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=-2035 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=26620 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_4.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=47845 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=31187 nfet_05v0
x a_160_50542# a_676_51084# a_880_51084# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=51084 pfet_05v0
x a_2156_13340# a_2992_13900# a_3140_13900# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=13900 pfet_05v0
x a_27584_39918# a_28100_40460# a_28304_40460# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=40460 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54394 y=-1258 pfet_03v3
x a_40580_19212# vdd a_40924_19092# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=19136 pfet_05v0
x a_46304_8046# a_46820_8588# a_47024_8588# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=8588 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=3354 y=46549 pfet_03v3
x a_n4084_8028# a_n3248_8588# a_n3100_8588# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=8588 pfet_05v0
x a_49612_10684# vdd a_50080_10702# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=11241 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] vdd a_37968_19212# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=19212 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=4021 pfet_05v0
x a_31360_8046# a_31728_8043# a_31876_8588# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=8043 nfet_05v0
x a_6916_19212# vss a_7260_19092# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=18667 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40954 y=19989 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=43893 pfet_03v3
x a_5932_53180# a_6916_53740# a_7160_53195# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=53195 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] vss a_19248_50539# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=50539 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=30613 pfet_03v3
x a_50080_5390# a_50596_5932# a_50800_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=5932 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54554 y=57173 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control BUS[6] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=51860 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] vdd a_528_3276# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=3276 pfet_05v0
x a_15104_58510# a_15620_59052# a_15824_59052# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=59052 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=51994 y=49205 pfet_03v3
x a_49612_10684# a_50596_11244# a_50840_10699# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=10699 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=43893 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] vss a_n1635_42533# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=42533 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control PIN[24] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32010 y=-3915 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control PIN[19] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=9364 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=38581 pfet_03v3
x a_46820_24524# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=24445 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_15472_5932# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=5932 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=30613 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_2156_26620# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=27101 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=35925 pfet_03v3
x a_9380_27180# vdd a_9724_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=27104 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29114 y=25301 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15034 y=17333 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=40794 y=49205 pfet_03v3
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=8509 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=21114 y=14677 pfet_03v3
x a_45836_55836# vss a_46304_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=55854 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_58492# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=58492 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_49612_2716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=3197 pfet_05v0
x a_2156_47868# a_2992_48428# a_3140_48428# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=48428 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=35925 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2554 y=9365 pfet_03v3
x Enable a_10845_10661# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=10661 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_45212# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=45212 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=21434 y=27957 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] vss a_50448_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=8043 nfet_05v0
x a_20876_45212# vss a_21344_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=45230 nfet_05v0
x a_45836_n2596# vdd a_46304_n2578# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=-2038 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=54234 y=1397 pfet_03v3
x a_5932_29276# vdd a_6400_29294# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=29833 pfet_05v0
x a_33356_60# vdd a_33824_78# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=617 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control PIN[14] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6730 y=22644 nfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] vss a_50448_75# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=75 nfet_05v0
x a_43372_18652# vss a_43840_18670# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=18670 nfet_05v0
x a_2156_37244# a_3140_37804# a_3384_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=37259 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=10234 y=27957 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2497 y=4053 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in vss a_n5712_29291# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=29291 nfet_05v0
x a_34340_29836# vdd a_34684_29716# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=29760 pfet_05v0
x a_27584_42574# a_27952_42571# a_28100_43116# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=42571 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in vss a_n5712_8043# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=8043 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in vss a_n5712_16011# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=16011 nfet_05v0
x a_52076_21308# a_53060_21868# a_53304_21323# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=21323 nfet_05v0
x a_37600_21326# a_38116_21868# a_38320_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=21868 pfet_05v0
x a_6916_56396# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=55813 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control BUS[9] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=-1259 nfet_03v3
x a_18880_45230# a_19248_45227# a_19396_45772# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=45227 nfet_05v0
x a_24652_37244# a_25488_37804# a_25636_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=37804 pfet_05v0
x a_25636_53740# vdd a_25980_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=53664 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_5387# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=5387 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=34234 y=9365 pfet_03v3
x a_n4084_37244# a_n3100_37804# a_n2856_37259# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=37259 nfet_05v0
x a_19396_13900# vss a_19740_13780# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=13355 nfet_05v0
x a_25980_45652# a_25840_45772# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=45696 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_8.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=37221 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control BUS[5] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=20010 y=49204 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_n6548_60# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=60 nfet_05v0
x Enable a_10845_45189# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=45189 nfet_05v0
x a_9380_35148# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=35069 pfet_05v0
x a_25980_32372# a_25840_32492# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=32416 pfet_05v0
x a_46820_45772# vdd a_47164_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=45696 pfet_05v0
x a_46820_32492# vdd a_47164_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=32416 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] vss a_29565_2693# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=2693 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=15834 y=12021 pfet_03v3
x a_45836_39900# a_46820_40460# a_47064_39915# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=39915 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] vss a_31728_31947# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=31947 nfet_05v0
x a_21860_35148# vdd a_22204_35028# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=35072 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29594 y=22645 pfet_03v3
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=37725 pfet_05v0
x a_13156_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=10661 nfet_05v0
x a_n3100_n2036# vdd a_n2756_n2156# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=-2111 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] vdd a_44208_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=620 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4154 y=-3914 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] vdd a_13008_8588# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=8588 pfet_05v0
x a_n308_21308# vss a_160_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=21326 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3617 y=12021 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control PIN[15] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25770 y=19988 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control BUS[8] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=43892 nfet_03v3
x a_18412_10684# a_19248_11244# a_19396_11244# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=11244 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=39834 y=41237 pfet_03v3
x a_6400_37262# a_6768_37259# a_6916_37804# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=37259 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_39596_37244# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=37244 nfet_05v0
x a_30892_26620# vss a_31360_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=26638 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control BUS[8] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=38090 y=30612 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control BUS[2] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=1396 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3297 y=14677 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=38581 pfet_03v3
x a_12640_n2578# a_13008_n2581# a_13156_n2036# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=-2580 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control PIN[3] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44810 y=51860 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=20794 y=51861 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3937 y=25301 pfet_03v3
x Enable a_48285_10661# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=10661 nfet_05v0
x a_n308_47868# vdd a_160_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=48425 pfet_05v0
x a_14636_26620# a_15472_27180# a_15620_27180# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=27180 pfet_05v0
x a_46820_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=18629 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=28634 y=41237 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=36499 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=14554 y=33269 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=4053 pfet_03v3
x a_24652_8028# vss a_25120_8046# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=8046 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_51084# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=51084 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=23219 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2817 y=-1258 pfet_03v3
x Enable a_54525_8005# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=8005 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control PIN[5] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31690 y=46548 nfet_03v3
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=11165 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=28954 y=54517 pfet_03v3
x a_19396_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=50501 nfet_05v0
x a_6400_45230# a_6916_45772# a_7120_45772# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=45772 pfet_05v0
x a_28444_21748# a_28344_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=21323 nfet_05v0
x a_49612_5372# vdd a_50080_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=5929 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=14874 y=46549 pfet_03v3
x a_13156_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=45189 nfet_05v0
x Enable a_35805_29253# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=29253 nfet_05v0
x a_39596_60# a_40580_620# a_40824_75# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=75 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[20] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=6709 pfet_03v3
x a_28444_3156# a_28344_2731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=2731 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2337 y=33269 pfet_03v3
x a_49612_31932# vss a_50080_31950# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=31950 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40314 y=27957 pfet_03v3
x a_34340_620# vdd a_34684_500# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=544 pfet_05v0
x a_40580_43116# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=42533 nfet_05v0
x a_31360_26638# a_31728_26635# a_31876_27180# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=26635 nfet_05v0
x a_31876_3276# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=3197 pfet_05v0
x Enable a_23325_15973# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=15973 nfet_05v0
x a_38116_53740# vss a_38460_53620# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=53195 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=1365 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=1397 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2657 y=46549 pfet_03v3
x a_52544_39918# a_52912_39915# a_53060_40460# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=39915 nfet_05v0
x Enable a_54525_50501# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=50501 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control BUS[1] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=43892 nfet_03v3
x Enable a_48285_45189# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=45189 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control BUS[1] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=-5361 y=30612 nfet_03v3
x a_n5564_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=11165 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=43893 pfet_03v3
x a_38460_35028# a_38320_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=35072 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_21712_23979# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=23979 nfet_05v0
x a_8864_10702# a_9232_10699# a_9380_11244# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=10699 nfet_05v0
x a_676_19212# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=19133 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4474 y=30613 pfet_03v3
x a_21860_620# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=37 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control PIN[3] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=490 y=51860 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=45914 y=12021 pfet_03v3
x a_n5564_45772# vdd a_n5220_45652# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=45696 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_30892_26620# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=26620 nfet_05v0
x a_52076_5372# vdd a_52544_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=5929 pfet_05v0
x a_n5564_5932# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=5349 nfet_05v0
x a_37132_8028# a_38116_8588# a_38360_8043# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=8043 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[19] BUS[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14394 y=9365 pfet_03v3
x a_13156_45772# vss a_13500_45652# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=45227 nfet_05v0
x a_n5564_32492# vdd a_n5220_32372# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=32416 pfet_05v0
x a_2624_29294# a_3140_29836# a_3344_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=29836 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45594 y=14677 pfet_03v3
x a_n4084_31932# a_n3248_32492# a_n3100_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=32492 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=14645 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=44467 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34714 y=12021 pfet_03v3
x a_52544_13358# a_53060_13900# a_53264_13900# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=13900 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_8028# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=8028 nfet_05v0
x a_34340_37804# vss a_34684_37684# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=37259 nfet_05v0
x a_38116_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=29253 nfet_05v0
x a_45836_2716# vdd a_46304_2734# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=3273 pfet_05v0
x a_n3616_10702# a_n3100_11244# a_n2896_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=11244 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34394 y=14677 pfet_03v3
x a_n4084_5372# vdd a_n3616_5390# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=5929 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=42556 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=35069 pfet_05v0
x a_45836_n2596# vss a_46304_n2578# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=-2577 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=7283 nfet_05v0
x a_15104_21326# a_15620_21868# a_15824_21868# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=21868 pfet_05v0
x a_12172_42556# vss a_12640_42574# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=42574 nfet_05v0
x a_21860_24524# vss a_22204_24404# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=23979 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=20954 y=17333 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control PIN[5] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7050 y=46548 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=3197 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=53661 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control BUS[9] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=44650 y=19988 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control BUS[2] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=1290 y=4052 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23194 y=14677 pfet_03v3
x a_34684_19092# a_34544_19212# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=19136 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27834 y=19989 pfet_03v3
x a_44700_53620# a_44600_53195# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=53195 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_40432_39915# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=39915 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=33914 y=-1258 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=4053 pfet_03v3
x a_n2756_48308# a_n2856_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=47883 nfet_05v0
x a_15104_5390# a_15620_5932# a_15824_5932# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=5932 pfet_05v0
x a_33356_21308# vss a_33824_21326# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=21326 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=26874 y=-3914 pfet_03v3
x a_n2756_35028# a_n2856_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=34603 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47514 y=41237 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16634 y=19989 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33434 y=33269 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=22714 y=-1258 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=-3946 pfet_05v0
x a_52544_47886# a_53060_48428# a_53264_48428# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=48428 pfet_05v0
x a_43840_29294# a_44208_29291# a_44356_29836# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=29291 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control PIN[4] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44490 y=49204 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=40381 pfet_05v0
x a_676_27180# vdd a_1020_27060# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=27104 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control BUS[10] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=50570 y=46548 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_43372_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=43037 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15674 y=-3914 pfet_03v3
x a_43840_16014# a_44208_16011# a_44356_16556# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=16011 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47834 y=54517 pfet_03v3
x a_8396_50524# vdd a_8864_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=51081 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=27674 y=49205 pfet_03v3
x a_5932_n2596# a_6768_n2036# a_6916_n2036# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=-2035 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_5932_13340# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=13340 nfet_05v0
x a_n4084_55836# vss a_n3616_55854# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=55854 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33754 y=46549 pfet_03v3
x a_33356_47868# vdd a_33824_47886# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=48425 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22234 y=33269 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_27952_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=620 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[15] BUS[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4417 y=19989 pfet_03v3
x Enable a_n1635_53157# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=53157 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=15194 y=35925 pfet_03v3
x a_19396_8588# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=8005 nfet_05v0
x a_50940_16436# a_50800_16556# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=16480 pfet_05v0
x a_15104_78# a_15620_620# a_15824_620# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=620 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16474 y=49205 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22554 y=46549 pfet_03v3
x a_6916_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=45693 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_12.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=26597 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3457 y=-3914 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_34192_13355# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=13355 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control PIN[24] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=810 y=-3915 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_17.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=13317 nfet_05v0
x a_6916_32492# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=32413 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_21308# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=21789 pfet_05v0
x a_40924_37684# a_40824_37259# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=37259 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control BUS[2] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=650 y=17332 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=45693 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=32413 pfet_05v0
x a_15104_23982# a_15472_23979# a_15620_24524# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=23979 nfet_05v0
x a_6400_2734# a_6916_3276# a_7120_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=3276 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4257 y=49205 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=38581 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] vss a_10845_21285# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=21285 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48314 y=1397 pfet_03v3
x a_n308_31932# a_528_32492# a_676_32492# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=32492 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3194 y=25301 pfet_03v3
x a_n6080_2734# a_n5564_3276# a_n5360_3276# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=3276 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=54485 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_15.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=18629 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=41205 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=2074 y=-1258 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=2714 y=27957 pfet_03v3
x a_27584_10702# a_28100_11244# a_28304_11244# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=11244 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control PIN[18] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19530 y=12020 nfet_03v3
x a_2156_45212# vss a_2624_45230# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=45230 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.I vdd s=32208,908 d=32208,908 l=100 w=366 x=-6720 y=60377 pfet_05v0
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=58973 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2017 y=54517 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=28314 y=9365 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47194 y=17333 pfet_03v3
x a_15620_43116# vdd a_15964_42996# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=43040 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=5853 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control PIN[19] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5521 y=9364 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=53274 y=14677 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2234 y=57173 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control PIN[8] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=38580 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=38581 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=43893 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control PIN[13] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19850 y=25300 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=25301 pfet_03v3
x a_15964_35028# a_15824_35148# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=35072 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15994 y=30613 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control BUS[6] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=25930 y=22644 nfet_03v3
x a_38116_16556# vdd a_38460_16436# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=16480 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in vss a_54525_47845# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=47845 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=37725 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] vss a_n1635_26597# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=26597 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=57141 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=53594 y=27957 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] vss a_n1635_13317# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=13317 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9114 y=46549 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42074 y=14677 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] vss a_13008_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=58507 nfet_05v0
x a_28100_11244# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=10661 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=46714 y=19989 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] vdd a_31728_27180# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=27180 pfet_05v0
x a_5932_37244# a_6768_37804# a_6916_37804# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=37804 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=53914 y=6709 pfet_03v3
x a_6916_53740# vdd a_7260_53620# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=53664 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=43893 pfet_03v3
x a_53404_n2156# a_53264_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=-2111 pfet_05v0
x a_n5220_13780# a_n5360_13900# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=13824 pfet_05v0
x Enable En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-1668 y=61337 nfet_05v0
x a_19396_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=40381 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3777 y=30613 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=45754 y=-3914 pfet_03v3
x a_n5564_59052# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=58973 pfet_05v0
x a_45836_26620# vss a_46304_26638# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=26638 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=35514 y=19989 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52314 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_52076_29276# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=29276 nfet_05v0
x a_15620_29836# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=29253 nfet_05v0
x a_20876_29276# vss a_21344_29294# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=29294 nfet_05v0
x a_20876_15996# vss a_21344_16014# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=16014 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control PIN[3] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13290 y=51860 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] vss a_4605_42533# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=42533 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_13.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=23941 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=34554 y=-3914 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_13900# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=13900 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46554 y=49205 pfet_03v3
x a_38460_48308# a_38360_47883# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=47883 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_42556# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=42556 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=52634 y=46549 pfet_03v3
x a_38460_35028# a_38360_34603# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=34603 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=41114 y=33269 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] vss a_10845_n2619# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=-2618 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34074 y=35925 pfet_03v3
x a_9724_500# a_9624_75# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=75 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] vss a_48285_21285# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=21285 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23354 y=-3914 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35354 y=49205 pfet_03v3
x a_27584_13358# a_27952_13355# a_28100_13900# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=13355 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=41434 y=46549 pfet_03v3
x a_6916_40460# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=39877 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=47994 y=12021 pfet_03v3
x a_28100_45772# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=45189 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=-2114 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 a_37132_37244# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=37725 pfet_05v0
x a_25636_24524# vdd a_25980_24404# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=24448 pfet_05v0
x a_3140_37804# vdd a_3484_37684# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=37728 pfet_05v0
x a_31360_29294# a_31876_29836# a_32080_29836# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=29836 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_8396_23964# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=23964 nfet_05v0
x a_25120_2734# a_25488_2731# a_25636_3276# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=2731 nfet_05v0
x a_13500_40340# a_13400_39915# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=39915 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=2394 y=4053 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=9914 y=41237 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_34192_620# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=620 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 a_20876_42556# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=43037 pfet_05v0
x a_19740_n2156# a_19600_n2036# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=-2111 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28474 y=1397 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control BUS[1] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=-5681 y=1396 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vss swmatrix_row_10_0.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=58469 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN PIN[2] BUS[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33114 y=54517 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control BUS[3] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=6890 y=49204 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vdd a_40432_48428# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=48428 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss a_9232_58507# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=58507 nfet_05v0
x a_12640_53198# a_13008_53195# a_13156_53740# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=53195 nfet_05v0
x a_31876_5932# vdd a_32220_5812# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=5856 pfet_05v0
x a_676_51084# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=50501 nfet_05v0
x a_9724_21748# a_9624_21323# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=21323 nfet_05v0
x a_n6548_50524# vdd a_n6080_50542# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=51081 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=53661 pfet_05v0
C swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[2] PIN[18] 11.1
C BUS[6] PIN[4] 11.1
C BUS[4] PIN[11] 11.1
C vdd PIN[11] 10.7
C swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C Enable BUS[3] 5.1
C BUS[4] PIN[12] 11.1
C BUS[6] PIN[5] 11.1
C BUS[2] PIN[19] 11.1
C vdd PIN[12] 10.7
C swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C vdd PIN[13] 10.7
C BUS[2] PIN[20] 11.1
C BUS[6] PIN[6] 11.1
C BUS[4] PIN[13] 11.1
C swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C PIN[1] BUS[7] 11.1
C swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[2] PIN[21] 11.1
C BUS[6] PIN[7] 11.1
C BUS[4] PIN[14] 11.1
C vdd PIN[14] 10.7
C vdd BUS[4] 13.2
C swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 Enable 17.5
C swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[4] PIN[15] 11.1
C BUS[6] PIN[8] 11.1
C vdd PIN[15] 10.7
C BUS[2] PIN[22] 11.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 BUS[7] 2.7
C swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[2] PIN[23] 11.1
C BUS[6] PIN[9] 11.1
C BUS[4] PIN[16] 11.1
C BUS[8] PIN[2] 11.1
C vdd PIN[16] 10.7
C swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 BUS[5] 3.1
C BUS[8] PIN[3] 11.1
C BUS[4] PIN[17] 11.1
C BUS[6] PIN[10] 11.1
C vdd PIN[17] 10.7
C swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in vdd 23.1
C BUS[6] PIN[11] 11.1
C BUS[4] PIN[18] 11.1
C BUS[8] PIN[4] 11.1
C vdd PIN[18] 10.7
C swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in vdd 23.1
C Enable BUS[5] 5.1
C BUS[4] PIN[19] 11.1
C BUS[6] PIN[12] 11.1
C BUS[8] PIN[5] 11.1
C vdd PIN[19] 10.7
C swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in vdd 23.1
C BUS[6] PIN[13] 11.1
C BUS[4] PIN[20] 11.1
C BUS[8] PIN[6] 11.1
C vdd PIN[20] 10.7
C PIN[1] BUS[9] 11.1
C swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[2] PIN[24] 11.1
C swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[8] PIN[7] 11.1
C BUS[4] PIN[21] 11.1
C BUS[6] PIN[14] 11.1
C vdd PIN[21] 10.7
C swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C vdd BUS[6] 13.2
C swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[6] PIN[15] 11.1
C BUS[4] PIN[22] 11.1
C BUS[8] PIN[8] 11.1
C vdd PIN[22] 10.7
C swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 BUS[9] 2.7
C swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[4] PIN[23] 11.1
C BUS[6] PIN[16] 11.1
C BUS[8] PIN[9] 11.1
C BUS[10] PIN[2] 11.1
C vdd PIN[23] 10.7
C swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 BUS[7] 3.1
C BUS[10] PIN[3] 11.1
C BUS[8] PIN[10] 11.1
C vdd D_out 13.3
C BUS[6] PIN[17] 11.1
C swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in vdd 23.1
C BUS[6] PIN[18] 11.1
C BUS[8] PIN[11] 11.1
C BUS[10] PIN[4] 11.1
C swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C Enable BUS[7] 5.1
C swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[10] PIN[5] 11.1
C BUS[8] PIN[12] 11.1
C BUS[6] PIN[19] 11.1
C swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[6] PIN[20] 11.1
C BUS[8] PIN[13] 11.1
C BUS[10] PIN[6] 11.1
C swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C vdd PIN[24] 9.7
C BUS[4] PIN[24] 11.1
C BUS[10] PIN[7] 11.1
C BUS[8] PIN[14] 11.1
C BUS[6] PIN[21] 11.1
C vdd BUS[8] 13.2
C BUS[1] PIN[2] 11.1
C BUS[6] PIN[22] 11.1
C BUS[8] PIN[15] 11.1
C BUS[10] PIN[8] 11.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in 2.8
C BUS[1] PIN[3] 11.1
C swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[6] PIN[23] 11.1
C BUS[10] PIN[9] 11.1
C BUS[8] PIN[16] 11.1
C BUS[1] PIN[4] 11.1
C swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 BUS[9] 3.1
C BUS[8] PIN[17] 11.1
C BUS[10] PIN[10] 11.1
C swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in Enable 4.2
C BUS[1] PIN[5] 11.1
C swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[10] PIN[11] 11.1
C BUS[8] PIN[18] 11.1
C swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[1] PIN[6] 11.1
C PIN[1] BUS[2] 11.1
C swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C Enable BUS[9] 5.1
C BUS[8] PIN[19] 11.1
C BUS[10] PIN[12] 11.1
C BUS[1] PIN[7] 11.1
C BUS[8] PIN[20] 11.1
C BUS[10] PIN[13] 11.1
C BUS[1] PIN[8] 11.1
C swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 BUS[2] 2.7
C BUS[6] PIN[24] 11.1
C swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[10] PIN[14] 11.1
C BUS[8] PIN[21] 11.1
C BUS[3] PIN[2] 11.1
C BUS[1] PIN[9] 11.1
C vdd BUS[10] 13.2
C swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[8] PIN[22] 11.1
C BUS[10] PIN[15] 11.1
C BUS[1] PIN[10] 11.1
C BUS[3] PIN[3] 11.1
C swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[10] PIN[16] 11.1
C BUS[8] PIN[23] 11.1
C swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[3] PIN[4] 11.1
C BUS[1] PIN[11] 11.1
C swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[2] 4.8
C BUS[10] PIN[17] 11.1
C swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[3] PIN[5] 11.1
C BUS[1] PIN[12] 11.1
C swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[3] 4.8
C swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[10] PIN[18] 11.1
C BUS[3] PIN[6] 11.1
C BUS[1] PIN[13] 11.1
C swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C PIN[1] BUS[4] 11.1
C vdd PIN[1] 10.7
C swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[4] 4.8
C BUS[10] PIN[19] 11.1
C swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[1] PIN[14] 11.1
C BUS[3] PIN[7] 11.1
C vdd BUS[1] 13.3
C swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[5] 4.8
C BUS[10] PIN[20] 11.1
C swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[3] PIN[8] 11.1
C BUS[1] PIN[15] 11.1
C swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 BUS[4] 2.7
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 vdd 120.1
C swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[8] PIN[24] 11.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[6] 4.8
C swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[10] PIN[21] 11.1
C BUS[3] PIN[9] 11.1
C BUS[5] PIN[2] 11.1
C BUS[1] PIN[16] 11.1
C swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[7] 4.8
C swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in vdd 23.1
C BUS[10] PIN[22] 11.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 BUS[2] 3.1
C swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[1] PIN[17] 11.1
C BUS[5] PIN[3] 11.1
C BUS[3] PIN[10] 11.1
C swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[8] 4.8
C BUS[10] PIN[23] 11.1
C BUS[3] PIN[11] 11.1
C BUS[5] PIN[4] 11.1
C BUS[1] PIN[18] 11.1
C swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[9] 4.8
C Enable BUS[2] 5.1
C swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[1] PIN[19] 11.1
C BUS[5] PIN[5] 11.1
C BUS[3] PIN[12] 11.1
C swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[10] 4.8
C BUS[3] PIN[13] 11.1
C BUS[5] PIN[6] 11.1
C BUS[1] PIN[20] 11.1
C PIN[1] BUS[6] 11.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[11] 4.8
C BUS[1] PIN[21] 11.1
C BUS[5] PIN[7] 11.1
C BUS[3] PIN[14] 11.1
C swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C vdd BUS[3] 13.2
C swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[12] 4.8
C swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[3] PIN[15] 11.1
C BUS[5] PIN[8] 11.1
C BUS[1] PIN[22] 11.1
C swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 BUS[6] 2.7
C swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[10] PIN[24] 11.1
C swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[13] 4.8
C swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[3] PIN[16] 11.1
C BUS[1] PIN[23] 11.1
C BUS[5] PIN[9] 11.1
C BUS[7] PIN[2] 11.1
C swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[14] 4.8
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 BUS[4] 3.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 vdd 261.5
C BUS[7] PIN[3] 11.1
C BUS[3] PIN[17] 11.1
C BUS[5] PIN[10] 11.1
C swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[15] 4.8
C BUS[5] PIN[11] 11.1
C BUS[3] PIN[18] 11.1
C BUS[7] PIN[4] 11.1
C swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[16] 4.8
C Enable BUS[4] 5.1
C vdd Enable 105.2
C BUS[7] PIN[5] 11.1
C BUS[3] PIN[19] 11.1
C BUS[5] PIN[12] 11.1
C swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[17] 4.8
C swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[3] PIN[20] 11.1
C BUS[5] PIN[13] 11.1
C BUS[7] PIN[6] 11.1
C PIN[1] BUS[8] 11.1
C swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[1] PIN[24] 11.1
C swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[18] 4.8
C swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in 2.8
C BUS[7] PIN[7] 11.1
C BUS[5] PIN[14] 11.1
C BUS[3] PIN[21] 11.1
C swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C vdd BUS[5] 13.2
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[19] 4.8
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in 2.8
C BUS[3] PIN[22] 11.1
C BUS[5] PIN[15] 11.1
C BUS[7] PIN[8] 11.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 BUS[8] 2.7
C swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[20] 4.8
C swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in Enable 4.2
C BUS[5] PIN[16] 11.1
C BUS[3] PIN[23] 11.1
C BUS[7] PIN[9] 11.1
C BUS[9] PIN[2] 11.1
C swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[21] 4.8
C swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 BUS[6] 3.1
C BUS[9] PIN[3] 11.1
C BUS[5] PIN[17] 11.1
C BUS[7] PIN[10] 11.1
C swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[22] 4.8
C BUS[5] PIN[18] 11.1
C BUS[7] PIN[11] 11.1
C BUS[9] PIN[4] 11.1
C swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[23] 4.8
C Enable BUS[6] 5.1
C swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[9] PIN[5] 11.1
C BUS[5] PIN[19] 11.1
C BUS[7] PIN[12] 11.1
C swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[9] PIN[6] 11.1
C BUS[5] PIN[20] 11.1
C BUS[7] PIN[13] 11.1
C PIN[1] BUS[10] 11.1
C swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[3] PIN[24] 11.1
C swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[9] PIN[7] 11.1
C BUS[5] PIN[21] 11.1
C BUS[7] PIN[14] 11.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C vdd BUS[7] 13.2
C swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[9] PIN[8] 11.1
C BUS[5] PIN[22] 11.1
C BUS[7] PIN[15] 11.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 BUS[10] 2.7
C swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in Enable 4.2
C BUS[7] PIN[16] 11.1
C BUS[9] PIN[9] 11.1
C BUS[5] PIN[23] 11.1
C swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 BUS[8] 3.1
C swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[9] PIN[10] 11.1
C BUS[7] PIN[17] 11.1
C swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[7] PIN[18] 11.1
C BUS[9] PIN[11] 11.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C PIN[1] BUS[1] 11.1
C swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C Enable BUS[8] 5.1
C BUS[9] PIN[12] 11.1
C BUS[7] PIN[19] 11.1
C swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in vdd 23.1
C swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[7] PIN[20] 11.1
C BUS[9] PIN[13] 11.1
C swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 BUS[1] 2.6
C BUS[5] PIN[24] 11.1
C swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[9] PIN[14] 11.1
C BUS[7] PIN[21] 11.1
C vdd BUS[9] 13.2
C BUS[2] PIN[2] 11.1
C swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[7] PIN[22] 11.1
C BUS[9] PIN[15] 11.1
C BUS[2] PIN[3] 11.1
C swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in 2.8
C BUS[9] PIN[16] 11.1
C BUS[7] PIN[23] 11.1
C BUS[2] PIN[4] 11.1
C swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 BUS[10] 3.1
C BUS[9] PIN[17] 11.1
C swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[2] PIN[5] 11.1
C swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in Enable 4.2
C BUS[9] PIN[18] 11.1
C swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[2] PIN[6] 11.1
C swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C PIN[1] BUS[3] 11.1
C swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C Enable BUS[10] 5.1
C swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[9] PIN[19] 11.1
C BUS[2] PIN[7] 11.1
C swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[9] PIN[20] 11.1
C BUS[2] PIN[8] 11.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 BUS[3] 2.7
C BUS[7] PIN[24] 11.1
C swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[9] PIN[21] 11.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 PIN[1] 4.8
C swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in vdd 23.1
C BUS[2] PIN[9] 11.1
C BUS[4] PIN[2] 11.1
C vdd PIN[2] 10.7
C swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[9] PIN[22] 11.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 BUS[1] 3.2
C BUS[2] PIN[10] 11.1
C BUS[4] PIN[3] 11.1
C vdd PIN[3] 10.7
C swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in 2.8
C BUS[9] PIN[23] 11.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 608.0
C BUS[4] PIN[4] 11.1
C vdd PIN[4] 10.7
C BUS[2] PIN[11] 11.1
C swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C Enable BUS[1] 5.4
C BUS[2] PIN[12] 11.1
C BUS[4] PIN[5] 11.1
C vdd PIN[5] 10.7
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in 2.8
C swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 Enable 38.7
C BUS[4] PIN[6] 11.1
C BUS[2] PIN[13] 11.1
C vdd PIN[6] 10.7
C PIN[1] BUS[5] 11.1
C swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[2] PIN[14] 11.1
C BUS[4] PIN[7] 11.1
C vdd PIN[7] 10.7
C vdd BUS[2] 13.2
C swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in Enable 4.2
C swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[4] PIN[8] 11.1
C vdd PIN[8] 10.7
C BUS[2] PIN[15] 11.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 BUS[5] 2.7
C swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[9] PIN[24] 11.1
C swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C vdd PIN[9] 10.7
C BUS[2] PIN[16] 11.1
C BUS[6] PIN[2] 11.1
C BUS[4] PIN[9] 11.1
C swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 BUS[3] 3.1
C swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN vdd 5.1
C BUS[4] PIN[10] 11.1
C BUS[6] PIN[3] 11.1
C vdd PIN[10] 10.7
C BUS[2] PIN[17] 11.1
C PIN[24]0 22.4
R PIN[24] 9217
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_9.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_8.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_7.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_6.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_5.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_4.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_3.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_2.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_1.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_0.T1
= PIN[24] swmatrix_row_10_23.pin
C D_out0 14.0
R D_out 176
= D_out swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= D_out swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= D_out swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= D_out swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[10]
= D_out swmatrix_row_10_23.d_out
C PIN[23]0 16.5
R PIN[23] 9217
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_9.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_8.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_7.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_6.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_5.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_4.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_3.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_2.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_1.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_0.T1
= PIN[23] swmatrix_row_10_22.pin
C PIN[22]0 16.5
R PIN[22] 9217
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_9.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_8.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_7.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_6.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_5.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_4.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_3.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_2.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_1.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_0.T1
= PIN[22] swmatrix_row_10_21.pin
C PIN[21]0 16.5
R PIN[21] 9217
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_9.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_8.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_7.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_6.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_5.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_4.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_3.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_2.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_1.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_0.T1
= PIN[21] swmatrix_row_10_20.pin
C PIN[20]0 16.5
R PIN[20] 9217
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_9.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_8.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_7.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_6.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_5.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_4.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_3.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_2.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_1.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_0.T1
= PIN[20] swmatrix_row_10_19.pin
C PIN[19]0 16.5
R PIN[19] 9217
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_9.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_8.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_7.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_6.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_5.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_4.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_3.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_2.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_1.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_0.T1
= PIN[19] swmatrix_row_10_18.pin
C PIN[18]0 16.5
R PIN[18] 9217
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_9.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_8.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_7.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_6.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_5.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_4.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_3.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_2.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_1.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_0.T1
= PIN[18] swmatrix_row_10_17.pin
C PIN[17]0 16.5
R PIN[17] 9217
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_9.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_8.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_7.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_6.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_5.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_4.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_3.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_2.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_1.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_0.T1
= PIN[17] swmatrix_row_10_16.pin
C PIN[16]0 16.5
R PIN[16] 9217
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_9.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_8.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_7.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_6.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_5.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_4.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_3.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_2.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_1.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_0.T1
= PIN[16] swmatrix_row_10_15.pin
C PIN[15]0 16.5
R PIN[15] 9217
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_9.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_8.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_7.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_6.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_5.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_4.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_3.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_2.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_1.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_0.T1
= PIN[15] swmatrix_row_10_14.pin
C PIN[14]0 16.5
R PIN[14] 9217
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_9.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_8.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_7.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_6.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_5.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_4.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_3.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_2.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_1.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_0.T1
= PIN[14] swmatrix_row_10_13.pin
C PIN[13]0 16.5
R PIN[13] 9217
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_9.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_8.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_7.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_6.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_5.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_4.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_3.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_2.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_1.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_0.T1
= PIN[13] swmatrix_row_10_12.pin
C PIN[12]0 16.5
R PIN[12] 9217
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_9.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_8.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_7.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_6.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_5.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_4.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_3.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_2.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_1.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_0.T1
= PIN[12] swmatrix_row_10_11.pin
C PIN[11]0 16.5
R PIN[11] 9217
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_9.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_8.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_7.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_6.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_5.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_4.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_3.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_2.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_1.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_0.T1
= PIN[11] swmatrix_row_10_10.pin
C PIN[10]0 16.5
R PIN[10] 9217
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_9.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_8.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_7.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_6.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_5.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_4.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_3.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_2.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_1.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_0.T1
= PIN[10] swmatrix_row_10_9.pin
C PIN[9]0 16.5
R PIN[9] 9217
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_9.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_8.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_7.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_6.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_5.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_4.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_3.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_2.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_1.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_0.T1
= PIN[9] swmatrix_row_10_8.pin
C PIN[8]0 16.4
R PIN[8] 9217
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_9.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_8.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_7.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_6.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_5.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_4.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_3.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_2.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_1.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_0.T1
= PIN[8] swmatrix_row_10_7.pin
C PIN[7]0 16.5
R PIN[7] 9217
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_9.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_8.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_7.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_6.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_5.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_4.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_3.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_2.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_1.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_0.T1
= PIN[7] swmatrix_row_10_6.pin
C PIN[6]0 16.5
R PIN[6] 9217
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_9.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_8.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_7.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_6.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_5.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_4.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_3.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_2.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_1.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_0.T1
= PIN[6] swmatrix_row_10_5.pin
C PIN[5]0 16.5
R PIN[5] 9217
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_9.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_8.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_7.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_6.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_5.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_4.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_3.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_2.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_1.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_0.T1
= PIN[5] swmatrix_row_10_4.pin
C PIN[4]0 16.5
R PIN[4] 9217
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_9.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_8.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_7.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_6.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_5.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_4.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_3.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_2.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_1.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_0.T1
= PIN[4] swmatrix_row_10_3.pin
C PIN[3]0 16.5
R PIN[3] 9217
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_9.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_8.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_7.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_6.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_5.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_4.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_3.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_2.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_1.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_0.T1
= PIN[3] swmatrix_row_10_2.pin
C PIN[2]0 16.5
R PIN[2] 9217
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_9.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_8.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_7.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_6.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_5.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_4.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_3.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_2.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_1.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_0.T1
= PIN[2] swmatrix_row_10_1.pin
C BUS[10]0 60.8
R BUS[10] 19995
= BUS[10] swmatrix_row_10_0.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_0.BUS[10]
= BUS[10] swmatrix_row_10_1.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_1.BUS[10]
= BUS[10] swmatrix_row_10_2.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_2.BUS[10]
= BUS[10] swmatrix_row_10_3.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_3.BUS[10]
= BUS[10] swmatrix_row_10_4.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_4.BUS[10]
= BUS[10] swmatrix_row_10_5.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_5.BUS[10]
= BUS[10] swmatrix_row_10_6.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_6.BUS[10]
= BUS[10] swmatrix_row_10_7.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_7.BUS[10]
= BUS[10] swmatrix_row_10_8.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_8.BUS[10]
= BUS[10] swmatrix_row_10_9.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_9.BUS[10]
= BUS[10] swmatrix_row_10_10.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_10.BUS[10]
= BUS[10] swmatrix_row_10_11.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_11.BUS[10]
= BUS[10] swmatrix_row_10_12.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_12.BUS[10]
= BUS[10] swmatrix_row_10_13.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_13.BUS[10]
= BUS[10] swmatrix_row_10_14.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_14.BUS[10]
= BUS[10] swmatrix_row_10_15.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_15.BUS[10]
= BUS[10] swmatrix_row_10_16.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_16.BUS[10]
= BUS[10] swmatrix_row_10_17.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_17.BUS[10]
= BUS[10] swmatrix_row_10_18.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_18.BUS[10]
= BUS[10] swmatrix_row_10_19.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_19.BUS[10]
= BUS[10] swmatrix_row_10_20.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_20.BUS[10]
= BUS[10] swmatrix_row_10_21.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_21.BUS[10]
= BUS[10] swmatrix_row_10_22.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_22.BUS[10]
= BUS[10] swmatrix_row_10_23.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_23.BUS[10]
C BUS[9]0 60.8
R BUS[9] 19995
= BUS[9] swmatrix_row_10_0.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_0.BUS[9]
= BUS[9] swmatrix_row_10_1.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_1.BUS[9]
= BUS[9] swmatrix_row_10_2.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_2.BUS[9]
= BUS[9] swmatrix_row_10_3.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_3.BUS[9]
= BUS[9] swmatrix_row_10_4.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_4.BUS[9]
= BUS[9] swmatrix_row_10_5.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_5.BUS[9]
= BUS[9] swmatrix_row_10_6.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_6.BUS[9]
= BUS[9] swmatrix_row_10_7.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_7.BUS[9]
= BUS[9] swmatrix_row_10_8.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_8.BUS[9]
= BUS[9] swmatrix_row_10_9.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_9.BUS[9]
= BUS[9] swmatrix_row_10_10.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_10.BUS[9]
= BUS[9] swmatrix_row_10_11.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_11.BUS[9]
= BUS[9] swmatrix_row_10_12.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_12.BUS[9]
= BUS[9] swmatrix_row_10_13.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_13.BUS[9]
= BUS[9] swmatrix_row_10_14.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_14.BUS[9]
= BUS[9] swmatrix_row_10_15.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_15.BUS[9]
= BUS[9] swmatrix_row_10_16.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_16.BUS[9]
= BUS[9] swmatrix_row_10_17.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_17.BUS[9]
= BUS[9] swmatrix_row_10_18.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_18.BUS[9]
= BUS[9] swmatrix_row_10_19.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_19.BUS[9]
= BUS[9] swmatrix_row_10_20.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_20.BUS[9]
= BUS[9] swmatrix_row_10_21.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_21.BUS[9]
= BUS[9] swmatrix_row_10_22.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_22.BUS[9]
= BUS[9] swmatrix_row_10_23.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_23.BUS[9]
C BUS[8]0 60.8
R BUS[8] 19995
= BUS[8] swmatrix_row_10_0.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_0.BUS[8]
= BUS[8] swmatrix_row_10_1.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_1.BUS[8]
= BUS[8] swmatrix_row_10_2.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_2.BUS[8]
= BUS[8] swmatrix_row_10_3.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_3.BUS[8]
= BUS[8] swmatrix_row_10_4.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_4.BUS[8]
= BUS[8] swmatrix_row_10_5.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_5.BUS[8]
= BUS[8] swmatrix_row_10_6.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_6.BUS[8]
= BUS[8] swmatrix_row_10_7.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_7.BUS[8]
= BUS[8] swmatrix_row_10_8.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_8.BUS[8]
= BUS[8] swmatrix_row_10_9.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_9.BUS[8]
= BUS[8] swmatrix_row_10_10.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_10.BUS[8]
= BUS[8] swmatrix_row_10_11.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_11.BUS[8]
= BUS[8] swmatrix_row_10_12.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_12.BUS[8]
= BUS[8] swmatrix_row_10_13.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_13.BUS[8]
= BUS[8] swmatrix_row_10_14.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_14.BUS[8]
= BUS[8] swmatrix_row_10_15.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_15.BUS[8]
= BUS[8] swmatrix_row_10_16.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_16.BUS[8]
= BUS[8] swmatrix_row_10_17.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_17.BUS[8]
= BUS[8] swmatrix_row_10_18.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_18.BUS[8]
= BUS[8] swmatrix_row_10_19.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_19.BUS[8]
= BUS[8] swmatrix_row_10_20.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_20.BUS[8]
= BUS[8] swmatrix_row_10_21.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_21.BUS[8]
= BUS[8] swmatrix_row_10_22.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_22.BUS[8]
= BUS[8] swmatrix_row_10_23.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_23.BUS[8]
C BUS[7]0 60.8
R BUS[7] 19995
= BUS[7] swmatrix_row_10_0.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_0.BUS[7]
= BUS[7] swmatrix_row_10_1.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_1.BUS[7]
= BUS[7] swmatrix_row_10_2.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_2.BUS[7]
= BUS[7] swmatrix_row_10_3.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_3.BUS[7]
= BUS[7] swmatrix_row_10_4.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_4.BUS[7]
= BUS[7] swmatrix_row_10_5.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_5.BUS[7]
= BUS[7] swmatrix_row_10_6.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_6.BUS[7]
= BUS[7] swmatrix_row_10_7.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_7.BUS[7]
= BUS[7] swmatrix_row_10_8.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_8.BUS[7]
= BUS[7] swmatrix_row_10_9.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_9.BUS[7]
= BUS[7] swmatrix_row_10_10.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_10.BUS[7]
= BUS[7] swmatrix_row_10_11.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_11.BUS[7]
= BUS[7] swmatrix_row_10_12.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_12.BUS[7]
= BUS[7] swmatrix_row_10_13.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_13.BUS[7]
= BUS[7] swmatrix_row_10_14.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_14.BUS[7]
= BUS[7] swmatrix_row_10_15.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_15.BUS[7]
= BUS[7] swmatrix_row_10_16.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_16.BUS[7]
= BUS[7] swmatrix_row_10_17.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_17.BUS[7]
= BUS[7] swmatrix_row_10_18.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_18.BUS[7]
= BUS[7] swmatrix_row_10_19.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_19.BUS[7]
= BUS[7] swmatrix_row_10_20.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_20.BUS[7]
= BUS[7] swmatrix_row_10_21.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_21.BUS[7]
= BUS[7] swmatrix_row_10_22.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_22.BUS[7]
= BUS[7] swmatrix_row_10_23.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_23.BUS[7]
C BUS[6]0 60.8
R BUS[6] 19995
= BUS[6] swmatrix_row_10_0.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_0.BUS[6]
= BUS[6] swmatrix_row_10_1.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_1.BUS[6]
= BUS[6] swmatrix_row_10_2.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_2.BUS[6]
= BUS[6] swmatrix_row_10_3.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_3.BUS[6]
= BUS[6] swmatrix_row_10_4.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_4.BUS[6]
= BUS[6] swmatrix_row_10_5.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_5.BUS[6]
= BUS[6] swmatrix_row_10_6.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_6.BUS[6]
= BUS[6] swmatrix_row_10_7.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_7.BUS[6]
= BUS[6] swmatrix_row_10_8.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_8.BUS[6]
= BUS[6] swmatrix_row_10_9.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_9.BUS[6]
= BUS[6] swmatrix_row_10_10.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_10.BUS[6]
= BUS[6] swmatrix_row_10_11.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_11.BUS[6]
= BUS[6] swmatrix_row_10_12.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_12.BUS[6]
= BUS[6] swmatrix_row_10_13.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_13.BUS[6]
= BUS[6] swmatrix_row_10_14.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_14.BUS[6]
= BUS[6] swmatrix_row_10_15.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_15.BUS[6]
= BUS[6] swmatrix_row_10_16.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_16.BUS[6]
= BUS[6] swmatrix_row_10_17.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_17.BUS[6]
= BUS[6] swmatrix_row_10_18.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_18.BUS[6]
= BUS[6] swmatrix_row_10_19.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_19.BUS[6]
= BUS[6] swmatrix_row_10_20.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_20.BUS[6]
= BUS[6] swmatrix_row_10_21.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_21.BUS[6]
= BUS[6] swmatrix_row_10_22.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_22.BUS[6]
= BUS[6] swmatrix_row_10_23.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_23.BUS[6]
C BUS[5]0 60.8
R BUS[5] 19995
= BUS[5] swmatrix_row_10_0.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_0.BUS[5]
= BUS[5] swmatrix_row_10_1.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_1.BUS[5]
= BUS[5] swmatrix_row_10_2.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_2.BUS[5]
= BUS[5] swmatrix_row_10_3.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_3.BUS[5]
= BUS[5] swmatrix_row_10_4.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_4.BUS[5]
= BUS[5] swmatrix_row_10_5.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_5.BUS[5]
= BUS[5] swmatrix_row_10_6.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_6.BUS[5]
= BUS[5] swmatrix_row_10_7.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_7.BUS[5]
= BUS[5] swmatrix_row_10_8.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_8.BUS[5]
= BUS[5] swmatrix_row_10_9.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_9.BUS[5]
= BUS[5] swmatrix_row_10_10.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_10.BUS[5]
= BUS[5] swmatrix_row_10_11.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_11.BUS[5]
= BUS[5] swmatrix_row_10_12.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_12.BUS[5]
= BUS[5] swmatrix_row_10_13.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_13.BUS[5]
= BUS[5] swmatrix_row_10_14.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_14.BUS[5]
= BUS[5] swmatrix_row_10_15.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_15.BUS[5]
= BUS[5] swmatrix_row_10_16.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_16.BUS[5]
= BUS[5] swmatrix_row_10_17.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_17.BUS[5]
= BUS[5] swmatrix_row_10_18.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_18.BUS[5]
= BUS[5] swmatrix_row_10_19.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_19.BUS[5]
= BUS[5] swmatrix_row_10_20.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_20.BUS[5]
= BUS[5] swmatrix_row_10_21.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_21.BUS[5]
= BUS[5] swmatrix_row_10_22.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_22.BUS[5]
= BUS[5] swmatrix_row_10_23.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_23.BUS[5]
C BUS[4]0 60.8
R BUS[4] 19995
= BUS[4] swmatrix_row_10_0.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_0.BUS[4]
= BUS[4] swmatrix_row_10_1.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_1.BUS[4]
= BUS[4] swmatrix_row_10_2.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_2.BUS[4]
= BUS[4] swmatrix_row_10_3.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_3.BUS[4]
= BUS[4] swmatrix_row_10_4.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_4.BUS[4]
= BUS[4] swmatrix_row_10_5.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_5.BUS[4]
= BUS[4] swmatrix_row_10_6.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_6.BUS[4]
= BUS[4] swmatrix_row_10_7.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_7.BUS[4]
= BUS[4] swmatrix_row_10_8.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_8.BUS[4]
= BUS[4] swmatrix_row_10_9.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_9.BUS[4]
= BUS[4] swmatrix_row_10_10.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_10.BUS[4]
= BUS[4] swmatrix_row_10_11.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_11.BUS[4]
= BUS[4] swmatrix_row_10_12.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_12.BUS[4]
= BUS[4] swmatrix_row_10_13.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_13.BUS[4]
= BUS[4] swmatrix_row_10_14.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_14.BUS[4]
= BUS[4] swmatrix_row_10_15.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_15.BUS[4]
= BUS[4] swmatrix_row_10_16.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_16.BUS[4]
= BUS[4] swmatrix_row_10_17.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_17.BUS[4]
= BUS[4] swmatrix_row_10_18.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_18.BUS[4]
= BUS[4] swmatrix_row_10_19.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_19.BUS[4]
= BUS[4] swmatrix_row_10_20.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_20.BUS[4]
= BUS[4] swmatrix_row_10_21.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_21.BUS[4]
= BUS[4] swmatrix_row_10_22.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_22.BUS[4]
= BUS[4] swmatrix_row_10_23.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_23.BUS[4]
C BUS[3]0 60.8
R BUS[3] 19995
= BUS[3] swmatrix_row_10_0.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_0.BUS[3]
= BUS[3] swmatrix_row_10_1.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_1.BUS[3]
= BUS[3] swmatrix_row_10_2.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_2.BUS[3]
= BUS[3] swmatrix_row_10_3.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_3.BUS[3]
= BUS[3] swmatrix_row_10_4.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_4.BUS[3]
= BUS[3] swmatrix_row_10_5.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_5.BUS[3]
= BUS[3] swmatrix_row_10_6.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_6.BUS[3]
= BUS[3] swmatrix_row_10_7.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_7.BUS[3]
= BUS[3] swmatrix_row_10_8.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_8.BUS[3]
= BUS[3] swmatrix_row_10_9.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_9.BUS[3]
= BUS[3] swmatrix_row_10_10.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_10.BUS[3]
= BUS[3] swmatrix_row_10_11.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_11.BUS[3]
= BUS[3] swmatrix_row_10_12.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_12.BUS[3]
= BUS[3] swmatrix_row_10_13.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_13.BUS[3]
= BUS[3] swmatrix_row_10_14.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_14.BUS[3]
= BUS[3] swmatrix_row_10_15.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_15.BUS[3]
= BUS[3] swmatrix_row_10_16.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_16.BUS[3]
= BUS[3] swmatrix_row_10_17.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_17.BUS[3]
= BUS[3] swmatrix_row_10_18.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_18.BUS[3]
= BUS[3] swmatrix_row_10_19.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_19.BUS[3]
= BUS[3] swmatrix_row_10_20.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_20.BUS[3]
= BUS[3] swmatrix_row_10_21.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_21.BUS[3]
= BUS[3] swmatrix_row_10_22.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_22.BUS[3]
= BUS[3] swmatrix_row_10_23.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_23.BUS[3]
C BUS[2]0 60.8
R BUS[2] 19995
= BUS[2] swmatrix_row_10_0.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_0.BUS[2]
= BUS[2] swmatrix_row_10_1.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_1.BUS[2]
= BUS[2] swmatrix_row_10_2.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_2.BUS[2]
= BUS[2] swmatrix_row_10_3.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_3.BUS[2]
= BUS[2] swmatrix_row_10_4.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_4.BUS[2]
= BUS[2] swmatrix_row_10_5.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_5.BUS[2]
= BUS[2] swmatrix_row_10_6.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_6.BUS[2]
= BUS[2] swmatrix_row_10_7.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_7.BUS[2]
= BUS[2] swmatrix_row_10_8.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_8.BUS[2]
= BUS[2] swmatrix_row_10_9.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_9.BUS[2]
= BUS[2] swmatrix_row_10_10.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_10.BUS[2]
= BUS[2] swmatrix_row_10_11.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_11.BUS[2]
= BUS[2] swmatrix_row_10_12.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_12.BUS[2]
= BUS[2] swmatrix_row_10_13.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_13.BUS[2]
= BUS[2] swmatrix_row_10_14.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_14.BUS[2]
= BUS[2] swmatrix_row_10_15.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_15.BUS[2]
= BUS[2] swmatrix_row_10_16.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_16.BUS[2]
= BUS[2] swmatrix_row_10_17.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_17.BUS[2]
= BUS[2] swmatrix_row_10_18.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_18.BUS[2]
= BUS[2] swmatrix_row_10_19.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_19.BUS[2]
= BUS[2] swmatrix_row_10_20.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_20.BUS[2]
= BUS[2] swmatrix_row_10_21.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_21.BUS[2]
= BUS[2] swmatrix_row_10_22.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_22.BUS[2]
= BUS[2] swmatrix_row_10_23.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_23.BUS[2]
C BUS[1]0 60.6
R BUS[1] 19995
= BUS[1] swmatrix_row_10_0.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_0.BUS[1]
= BUS[1] swmatrix_row_10_1.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_1.BUS[1]
= BUS[1] swmatrix_row_10_2.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_2.BUS[1]
= BUS[1] swmatrix_row_10_3.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_3.BUS[1]
= BUS[1] swmatrix_row_10_4.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_4.BUS[1]
= BUS[1] swmatrix_row_10_5.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_5.BUS[1]
= BUS[1] swmatrix_row_10_6.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_6.BUS[1]
= BUS[1] swmatrix_row_10_7.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_7.BUS[1]
= BUS[1] swmatrix_row_10_8.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_8.BUS[1]
= BUS[1] swmatrix_row_10_9.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_9.BUS[1]
= BUS[1] swmatrix_row_10_10.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_10.BUS[1]
= BUS[1] swmatrix_row_10_11.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_11.BUS[1]
= BUS[1] swmatrix_row_10_12.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_12.BUS[1]
= BUS[1] swmatrix_row_10_13.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_13.BUS[1]
= BUS[1] swmatrix_row_10_14.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_14.BUS[1]
= BUS[1] swmatrix_row_10_15.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_15.BUS[1]
= BUS[1] swmatrix_row_10_16.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_16.BUS[1]
= BUS[1] swmatrix_row_10_17.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_17.BUS[1]
= BUS[1] swmatrix_row_10_18.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_18.BUS[1]
= BUS[1] swmatrix_row_10_19.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_19.BUS[1]
= BUS[1] swmatrix_row_10_20.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_20.BUS[1]
= BUS[1] swmatrix_row_10_21.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_21.BUS[1]
= BUS[1] swmatrix_row_10_22.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_22.BUS[1]
= BUS[1] swmatrix_row_10_23.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_23.BUS[1]
C PIN[1]0 16.5
R PIN[1] 9217
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_9.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_8.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_7.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_6.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_5.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_4.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_3.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_2.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_1.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_0.T1
= PIN[1] swmatrix_row_10_0.pin
R clk 63
= clk En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_1.A2
= clk En_clk_din_0.clk
R d_in 64
= d_in En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_0.A2
= d_in En_clk_din_0.d_in
C Enable0 450.6
R Enable 21317
= Enable En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_1.I
= Enable En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0.I
= Enable En_clk_din_0.Enable
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.EN
C vdd0 6417.7
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_1.VNW
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_1.VDD
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_0.VNW
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_0.VDD
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__filltie$2_1.VDD
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__filltie$2_0.VDD
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_1.VNW
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_1.VDD
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0.VNW
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0.VDD
= vdd En_clk_din_0.vdd
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_3.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_15.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_15.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_14.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_14.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_11.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_11.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_10.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_10.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_9.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_9.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_3.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_3.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_2.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_1.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_0.VDD
= vdd NO_ClkGen_0.vdd
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_0.VDD
R swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_n2619# 26
R a_52912_n2581# 18
C swmatrix_row_10_23.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_2.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_2.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_2.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_23.swmatrix_Tgate_2.gated_control swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R a_50448_n2581# 18
R a_53264_n2036# 19
R a_52912_n2036# 29
R a_53404_n2156# 105
R a_52544_n2578# 100
R a_53060_n2036# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_n2619# 26
R a_46672_n2581# 18
R a_50800_n2036# 19
R a_50448_n2036# 29
R a_50940_n2156# 105
R a_50080_n2578# 100
R a_52076_n2596# 256
R a_50596_n2036# 190
C swmatrix_row_10_23.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_1.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_1.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_1.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_23.swmatrix_Tgate_1.gated_control swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_n2596# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_n2581# 18
R a_47024_n2036# 19
R a_46672_n2036# 29
R a_47164_n2156# 105
R a_46304_n2578# 100
R a_46820_n2036# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_n2619# 26
R a_40432_n2581# 18
R a_44560_n2036# 19
R a_44208_n2036# 29
R a_44700_n2156# 105
R a_43840_n2578# 100
R a_45836_n2596# 256
R a_44356_n2036# 190
C swmatrix_row_10_23.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_3.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_3.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_3.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_23.swmatrix_Tgate_3.gated_control swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_n2596# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_n2581# 18
R a_40784_n2036# 19
R a_40432_n2036# 29
R a_40924_n2156# 105
R a_40064_n2578# 100
R a_40580_n2036# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_n2619# 26
R a_34192_n2581# 18
R a_38320_n2036# 19
R a_37968_n2036# 29
R a_38460_n2156# 105
R a_37600_n2578# 100
R a_39596_n2596# 256
R a_38116_n2036# 190
C swmatrix_row_10_23.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_0.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_0.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_0.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_23.swmatrix_Tgate_0.gated_control swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_n2596# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_n2581# 18
R a_34544_n2036# 19
R a_34192_n2036# 29
R a_34684_n2156# 105
R a_33824_n2578# 100
R a_34340_n2036# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_n2619# 26
R a_27952_n2581# 18
R a_32080_n2036# 19
R a_31728_n2036# 29
R a_32220_n2156# 105
R a_31360_n2578# 100
R a_33356_n2596# 256
R a_31876_n2036# 190
C swmatrix_row_10_23.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_6.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_6.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_6.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_23.swmatrix_Tgate_6.gated_control swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_n2596# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_n2581# 18
R a_28304_n2036# 19
R a_27952_n2036# 29
R a_28444_n2156# 105
R a_27584_n2578# 100
R a_28100_n2036# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_n2619# 26
R a_21712_n2581# 18
R a_25840_n2036# 19
R a_25488_n2036# 29
R a_25980_n2156# 105
R a_25120_n2578# 100
R a_27116_n2596# 256
R a_25636_n2036# 190
C swmatrix_row_10_23.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_5.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_5.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_5.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_23.swmatrix_Tgate_5.gated_control swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_n2596# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_n2581# 18
R a_22064_n2036# 19
R a_21712_n2036# 29
R a_22204_n2156# 105
R a_21344_n2578# 100
R a_21860_n2036# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_n2619# 26
R a_15472_n2581# 18
R a_19600_n2036# 19
R a_19248_n2036# 29
R a_19740_n2156# 105
R a_18880_n2578# 100
R a_20876_n2596# 256
R a_19396_n2036# 190
C swmatrix_row_10_23.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_7.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_7.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_7.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_23.swmatrix_Tgate_7.gated_control swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_n2596# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_n2581# 18
R a_15824_n2036# 19
R a_15472_n2036# 29
R a_15964_n2156# 105
R a_15104_n2578# 100
R a_15620_n2036# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_n2619# 26
R a_9232_n2581# 18
R a_13360_n2036# 19
R a_13008_n2036# 29
R a_13500_n2156# 105
R a_12640_n2578# 100
R a_14636_n2596# 256
R a_13156_n2036# 190
C swmatrix_row_10_23.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_4.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_4.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_4.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_23.swmatrix_Tgate_4.gated_control swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_n2596# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_n2581# 18
R a_9584_n2036# 19
R a_9232_n2036# 29
R a_9724_n2156# 105
R a_8864_n2578# 100
R a_9380_n2036# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_n2619# 26
R a_2992_n2581# 18
R a_7120_n2036# 19
R a_6768_n2036# 29
R a_7260_n2156# 105
R a_6400_n2578# 100
R a_8396_n2596# 256
R a_6916_n2036# 190
C swmatrix_row_10_23.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_8.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_8.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_8.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_23.swmatrix_Tgate_8.gated_control swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_n2596# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_n2581# 18
R a_3344_n2036# 19
R a_2992_n2036# 29
R a_3484_n2156# 105
R a_2624_n2578# 100
R a_3140_n2036# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_n2619# 26
R a_n3248_n2581# 18
R a_880_n2036# 19
R a_528_n2036# 29
R a_1020_n2156# 105
R a_160_n2578# 100
R a_2156_n2596# 256
R a_676_n2036# 190
C swmatrix_row_10_23.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_9.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_9.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_9.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_23.swmatrix_Tgate_9.gated_control swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_n2596# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_n2581# 18
R a_n2896_n2036# 19
R a_n3248_n2036# 29
R a_n2756_n2156# 105
R a_n3616_n2578# 100
R a_n3100_n2036# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_n2036# 19
R a_n5712_n2036# 29
R a_n5220_n2156# 105
R a_n6080_n2578# 100
R a_n4084_n2596# 256
R a_n5564_n2036# 190
R a_n6548_n2596# 256
R swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_37# 26
R a_52912_75# 18
C swmatrix_row_10_22.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_22.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_2.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_2.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_2.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_22.swmatrix_Tgate_2.gated_control swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in swmatrix_row_10_22.d_out
= swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_75# 18
R a_53264_620# 19
R a_52912_620# 29
R a_53404_500# 105
R a_52544_78# 100
R a_53060_620# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_37# 26
R a_46672_75# 18
R a_50800_620# 19
R a_50448_620# 29
R a_50940_500# 105
R a_50080_78# 100
R a_52076_60# 256
R a_50596_620# 190
C swmatrix_row_10_22.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_22.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_1.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_1.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_1.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_22.swmatrix_Tgate_1.gated_control swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_60# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_75# 18
R a_47024_620# 19
R a_46672_620# 29
R a_47164_500# 105
R a_46304_78# 100
R a_46820_620# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_37# 26
R a_40432_75# 18
R a_44560_620# 19
R a_44208_620# 29
R a_44700_500# 105
R a_43840_78# 100
R a_45836_60# 256
R a_44356_620# 190
C swmatrix_row_10_22.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_22.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_3.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_3.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_3.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_22.swmatrix_Tgate_3.gated_control swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_60# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_75# 18
R a_40784_620# 19
R a_40432_620# 29
R a_40924_500# 105
R a_40064_78# 100
R a_40580_620# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_37# 26
R a_34192_75# 18
R a_38320_620# 19
R a_37968_620# 29
R a_38460_500# 105
R a_37600_78# 100
R a_39596_60# 256
R a_38116_620# 190
C swmatrix_row_10_22.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_22.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_0.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_0.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_0.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_22.swmatrix_Tgate_0.gated_control swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_60# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_75# 18
R a_34544_620# 19
R a_34192_620# 29
R a_34684_500# 105
R a_33824_78# 100
R a_34340_620# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_37# 26
R a_27952_75# 18
R a_32080_620# 19
R a_31728_620# 29
R a_32220_500# 105
R a_31360_78# 100
R a_33356_60# 256
R a_31876_620# 190
C swmatrix_row_10_22.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_22.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_6.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_6.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_6.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_22.swmatrix_Tgate_6.gated_control swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_60# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_75# 18
R a_28304_620# 19
R a_27952_620# 29
R a_28444_500# 105
R a_27584_78# 100
R a_28100_620# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_37# 26
R a_21712_75# 18
R a_25840_620# 19
R a_25488_620# 29
R a_25980_500# 105
R a_25120_78# 100
R a_27116_60# 256
R a_25636_620# 190
C swmatrix_row_10_22.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_22.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_5.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_5.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_5.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_22.swmatrix_Tgate_5.gated_control swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_60# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_75# 18
R a_22064_620# 19
R a_21712_620# 29
R a_22204_500# 105
R a_21344_78# 100
R a_21860_620# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_37# 26
R a_15472_75# 18
R a_19600_620# 19
R a_19248_620# 29
R a_19740_500# 105
R a_18880_78# 100
R a_20876_60# 256
R a_19396_620# 190
C swmatrix_row_10_22.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_22.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_7.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_7.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_7.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_22.swmatrix_Tgate_7.gated_control swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_60# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_75# 18
R a_15824_620# 19
R a_15472_620# 29
R a_15964_500# 105
R a_15104_78# 100
R a_15620_620# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_37# 26
R a_9232_75# 18
R a_13360_620# 19
R a_13008_620# 29
R a_13500_500# 105
R a_12640_78# 100
R a_14636_60# 256
R a_13156_620# 190
C swmatrix_row_10_22.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_22.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_4.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_4.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_4.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_22.swmatrix_Tgate_4.gated_control swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_60# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_75# 18
R a_9584_620# 19
R a_9232_620# 29
R a_9724_500# 105
R a_8864_78# 100
R a_9380_620# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_37# 26
R a_2992_75# 18
R a_7120_620# 19
R a_6768_620# 29
R a_7260_500# 105
R a_6400_78# 100
R a_8396_60# 256
R a_6916_620# 190
C swmatrix_row_10_22.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_22.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_8.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_8.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_8.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_22.swmatrix_Tgate_8.gated_control swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_60# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_75# 18
R a_3344_620# 19
R a_2992_620# 29
R a_3484_500# 105
R a_2624_78# 100
R a_3140_620# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_37# 26
R a_n3248_75# 18
R a_880_620# 19
R a_528_620# 29
R a_1020_500# 105
R a_160_78# 100
R a_2156_60# 256
R a_676_620# 190
C swmatrix_row_10_22.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_22.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_9.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_9.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_9.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_22.swmatrix_Tgate_9.gated_control swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_60# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_75# 18
R a_n2896_620# 19
R a_n3248_620# 29
R a_n2756_500# 105
R a_n3616_78# 100
R a_n3100_620# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_620# 19
R a_n5712_620# 29
R a_n5220_500# 105
R a_n6080_78# 100
R a_n4084_60# 256
R a_n5564_620# 190
R a_n6548_60# 256
R swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_2693# 26
R a_52912_2731# 18
C swmatrix_row_10_21.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_21.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_2.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_2.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_2.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_21.swmatrix_Tgate_2.gated_control swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in swmatrix_row_10_21.d_out
= swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_2731# 18
R a_53264_3276# 19
R a_52912_3276# 29
R a_53404_3156# 105
R a_52544_2734# 100
R a_53060_3276# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_2693# 26
R a_46672_2731# 18
R a_50800_3276# 19
R a_50448_3276# 29
R a_50940_3156# 105
R a_50080_2734# 100
R a_52076_2716# 256
R a_50596_3276# 190
C swmatrix_row_10_21.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_21.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_1.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_1.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_1.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_21.swmatrix_Tgate_1.gated_control swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_2716# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_2731# 18
R a_47024_3276# 19
R a_46672_3276# 29
R a_47164_3156# 105
R a_46304_2734# 100
R a_46820_3276# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_2693# 26
R a_40432_2731# 18
R a_44560_3276# 19
R a_44208_3276# 29
R a_44700_3156# 105
R a_43840_2734# 100
R a_45836_2716# 256
R a_44356_3276# 190
C swmatrix_row_10_21.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_21.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_3.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_3.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_3.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_21.swmatrix_Tgate_3.gated_control swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_2716# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_2731# 18
R a_40784_3276# 19
R a_40432_3276# 29
R a_40924_3156# 105
R a_40064_2734# 100
R a_40580_3276# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_2693# 26
R a_34192_2731# 18
R a_38320_3276# 19
R a_37968_3276# 29
R a_38460_3156# 105
R a_37600_2734# 100
R a_39596_2716# 256
R a_38116_3276# 190
C swmatrix_row_10_21.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_21.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_0.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_0.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_0.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_21.swmatrix_Tgate_0.gated_control swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_2716# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_2731# 18
R a_34544_3276# 19
R a_34192_3276# 29
R a_34684_3156# 105
R a_33824_2734# 100
R a_34340_3276# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_2693# 26
R a_27952_2731# 18
R a_32080_3276# 19
R a_31728_3276# 29
R a_32220_3156# 105
R a_31360_2734# 100
R a_33356_2716# 256
R a_31876_3276# 190
C swmatrix_row_10_21.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_21.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_6.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_6.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_6.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_21.swmatrix_Tgate_6.gated_control swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_2716# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_2731# 18
R a_28304_3276# 19
R a_27952_3276# 29
R a_28444_3156# 105
R a_27584_2734# 100
R a_28100_3276# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_2693# 26
R a_21712_2731# 18
R a_25840_3276# 19
R a_25488_3276# 29
R a_25980_3156# 105
R a_25120_2734# 100
R a_27116_2716# 256
R a_25636_3276# 190
C swmatrix_row_10_21.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_21.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_5.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_5.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_5.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_21.swmatrix_Tgate_5.gated_control swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_2716# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_2731# 18
R a_22064_3276# 19
R a_21712_3276# 29
R a_22204_3156# 105
R a_21344_2734# 100
R a_21860_3276# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_2693# 26
R a_15472_2731# 18
R a_19600_3276# 19
R a_19248_3276# 29
R a_19740_3156# 105
R a_18880_2734# 100
R a_20876_2716# 256
R a_19396_3276# 190
C swmatrix_row_10_21.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_21.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_7.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_7.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_7.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_21.swmatrix_Tgate_7.gated_control swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_2716# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_2731# 18
R a_15824_3276# 19
R a_15472_3276# 29
R a_15964_3156# 105
R a_15104_2734# 100
R a_15620_3276# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_2693# 26
R a_9232_2731# 18
R a_13360_3276# 19
R a_13008_3276# 29
R a_13500_3156# 105
R a_12640_2734# 100
R a_14636_2716# 256
R a_13156_3276# 190
C swmatrix_row_10_21.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_21.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_4.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_4.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_4.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_21.swmatrix_Tgate_4.gated_control swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_2716# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_2731# 18
R a_9584_3276# 19
R a_9232_3276# 29
R a_9724_3156# 105
R a_8864_2734# 100
R a_9380_3276# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_2693# 26
R a_2992_2731# 18
R a_7120_3276# 19
R a_6768_3276# 29
R a_7260_3156# 105
R a_6400_2734# 100
R a_8396_2716# 256
R a_6916_3276# 190
C swmatrix_row_10_21.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_21.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_8.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_8.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_8.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_21.swmatrix_Tgate_8.gated_control swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_2716# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_2731# 18
R a_3344_3276# 19
R a_2992_3276# 29
R a_3484_3156# 105
R a_2624_2734# 100
R a_3140_3276# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_2693# 26
R a_n3248_2731# 18
R a_880_3276# 19
R a_528_3276# 29
R a_1020_3156# 105
R a_160_2734# 100
R a_2156_2716# 256
R a_676_3276# 190
C swmatrix_row_10_21.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_21.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_9.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_9.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_9.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_21.swmatrix_Tgate_9.gated_control swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_2716# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_2731# 18
R a_n2896_3276# 19
R a_n3248_3276# 29
R a_n2756_3156# 105
R a_n3616_2734# 100
R a_n3100_3276# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_3276# 19
R a_n5712_3276# 29
R a_n5220_3156# 105
R a_n6080_2734# 100
R a_n4084_2716# 256
R a_n5564_3276# 190
R a_n6548_2716# 256
R swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_5349# 26
R a_52912_5387# 18
C swmatrix_row_10_20.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_20.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_2.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_2.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_2.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_20.swmatrix_Tgate_2.gated_control swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in swmatrix_row_10_20.d_out
= swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_5387# 18
R a_53264_5932# 19
R a_52912_5932# 29
R a_53404_5812# 105
R a_52544_5390# 100
R a_53060_5932# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_5349# 26
R a_46672_5387# 18
R a_50800_5932# 19
R a_50448_5932# 29
R a_50940_5812# 105
R a_50080_5390# 100
R a_52076_5372# 256
R a_50596_5932# 190
C swmatrix_row_10_20.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_20.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_1.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_1.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_1.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_20.swmatrix_Tgate_1.gated_control swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_5372# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_5387# 18
R a_47024_5932# 19
R a_46672_5932# 29
R a_47164_5812# 105
R a_46304_5390# 100
R a_46820_5932# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_5349# 26
R a_40432_5387# 18
R a_44560_5932# 19
R a_44208_5932# 29
R a_44700_5812# 105
R a_43840_5390# 100
R a_45836_5372# 256
R a_44356_5932# 190
C swmatrix_row_10_20.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_20.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_3.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_3.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_3.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_20.swmatrix_Tgate_3.gated_control swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_5372# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_5387# 18
R a_40784_5932# 19
R a_40432_5932# 29
R a_40924_5812# 105
R a_40064_5390# 100
R a_40580_5932# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_5349# 26
R a_34192_5387# 18
R a_38320_5932# 19
R a_37968_5932# 29
R a_38460_5812# 105
R a_37600_5390# 100
R a_39596_5372# 256
R a_38116_5932# 190
C swmatrix_row_10_20.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_20.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_0.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_0.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_0.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_20.swmatrix_Tgate_0.gated_control swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_5372# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_5387# 18
R a_34544_5932# 19
R a_34192_5932# 29
R a_34684_5812# 105
R a_33824_5390# 100
R a_34340_5932# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_5349# 26
R a_27952_5387# 18
R a_32080_5932# 19
R a_31728_5932# 29
R a_32220_5812# 105
R a_31360_5390# 100
R a_33356_5372# 256
R a_31876_5932# 190
C swmatrix_row_10_20.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_20.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_6.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_6.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_6.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_20.swmatrix_Tgate_6.gated_control swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_5372# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_5387# 18
R a_28304_5932# 19
R a_27952_5932# 29
R a_28444_5812# 105
R a_27584_5390# 100
R a_28100_5932# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_5349# 26
R a_21712_5387# 18
R a_25840_5932# 19
R a_25488_5932# 29
R a_25980_5812# 105
R a_25120_5390# 100
R a_27116_5372# 256
R a_25636_5932# 190
C swmatrix_row_10_20.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_20.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_5.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_5.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_5.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_20.swmatrix_Tgate_5.gated_control swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_5372# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_5387# 18
R a_22064_5932# 19
R a_21712_5932# 29
R a_22204_5812# 105
R a_21344_5390# 100
R a_21860_5932# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_5349# 26
R a_15472_5387# 18
R a_19600_5932# 19
R a_19248_5932# 29
R a_19740_5812# 105
R a_18880_5390# 100
R a_20876_5372# 256
R a_19396_5932# 190
C swmatrix_row_10_20.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_20.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_7.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_7.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_7.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_20.swmatrix_Tgate_7.gated_control swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_5372# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_5387# 18
R a_15824_5932# 19
R a_15472_5932# 29
R a_15964_5812# 105
R a_15104_5390# 100
R a_15620_5932# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_5349# 26
R a_9232_5387# 18
R a_13360_5932# 19
R a_13008_5932# 29
R a_13500_5812# 105
R a_12640_5390# 100
R a_14636_5372# 256
R a_13156_5932# 190
C swmatrix_row_10_20.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_20.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_4.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_4.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_4.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_20.swmatrix_Tgate_4.gated_control swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_5372# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_5387# 18
R a_9584_5932# 19
R a_9232_5932# 29
R a_9724_5812# 105
R a_8864_5390# 100
R a_9380_5932# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_5349# 26
R a_2992_5387# 18
R a_7120_5932# 19
R a_6768_5932# 29
R a_7260_5812# 105
R a_6400_5390# 100
R a_8396_5372# 256
R a_6916_5932# 190
C swmatrix_row_10_20.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_20.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_8.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_8.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_8.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_20.swmatrix_Tgate_8.gated_control swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_5372# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_5387# 18
R a_3344_5932# 19
R a_2992_5932# 29
R a_3484_5812# 105
R a_2624_5390# 100
R a_3140_5932# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_5349# 26
R a_n3248_5387# 18
R a_880_5932# 19
R a_528_5932# 29
R a_1020_5812# 105
R a_160_5390# 100
R a_2156_5372# 256
R a_676_5932# 190
C swmatrix_row_10_20.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_20.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_9.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_9.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_9.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_20.swmatrix_Tgate_9.gated_control swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_5372# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_5387# 18
R a_n2896_5932# 19
R a_n3248_5932# 29
R a_n2756_5812# 105
R a_n3616_5390# 100
R a_n3100_5932# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_5932# 19
R a_n5712_5932# 29
R a_n5220_5812# 105
R a_n6080_5390# 100
R a_n4084_5372# 256
R a_n5564_5932# 190
R a_n6548_5372# 256
R swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_8005# 26
R a_52912_8043# 18
C swmatrix_row_10_19.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_19.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_2.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_2.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_2.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_19.swmatrix_Tgate_2.gated_control swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in swmatrix_row_10_19.d_out
= swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_8043# 18
R a_53264_8588# 19
R a_52912_8588# 29
R a_53404_8468# 105
R a_52544_8046# 100
R a_53060_8588# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_8005# 26
R a_46672_8043# 18
R a_50800_8588# 19
R a_50448_8588# 29
R a_50940_8468# 105
R a_50080_8046# 100
R a_52076_8028# 256
R a_50596_8588# 190
C swmatrix_row_10_19.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_19.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_1.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_1.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_1.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_19.swmatrix_Tgate_1.gated_control swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_8028# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_8043# 18
R a_47024_8588# 19
R a_46672_8588# 29
R a_47164_8468# 105
R a_46304_8046# 100
R a_46820_8588# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_8005# 26
R a_40432_8043# 18
R a_44560_8588# 19
R a_44208_8588# 29
R a_44700_8468# 105
R a_43840_8046# 100
R a_45836_8028# 256
R a_44356_8588# 190
C swmatrix_row_10_19.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_19.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_3.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_3.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_3.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_19.swmatrix_Tgate_3.gated_control swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_8028# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_8043# 18
R a_40784_8588# 19
R a_40432_8588# 29
R a_40924_8468# 105
R a_40064_8046# 100
R a_40580_8588# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_8005# 26
R a_34192_8043# 18
R a_38320_8588# 19
R a_37968_8588# 29
R a_38460_8468# 105
R a_37600_8046# 100
R a_39596_8028# 256
R a_38116_8588# 190
C swmatrix_row_10_19.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_19.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_0.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_0.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_0.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_19.swmatrix_Tgate_0.gated_control swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_8028# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_8043# 18
R a_34544_8588# 19
R a_34192_8588# 29
R a_34684_8468# 105
R a_33824_8046# 100
R a_34340_8588# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_8005# 26
R a_27952_8043# 18
R a_32080_8588# 19
R a_31728_8588# 29
R a_32220_8468# 105
R a_31360_8046# 100
R a_33356_8028# 256
R a_31876_8588# 190
C swmatrix_row_10_19.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_19.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_6.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_6.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_6.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_19.swmatrix_Tgate_6.gated_control swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_8028# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_8043# 18
R a_28304_8588# 19
R a_27952_8588# 29
R a_28444_8468# 105
R a_27584_8046# 100
R a_28100_8588# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_8005# 26
R a_21712_8043# 18
R a_25840_8588# 19
R a_25488_8588# 29
R a_25980_8468# 105
R a_25120_8046# 100
R a_27116_8028# 256
R a_25636_8588# 190
C swmatrix_row_10_19.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_19.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_5.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_5.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_5.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_19.swmatrix_Tgate_5.gated_control swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_8028# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_8043# 18
R a_22064_8588# 19
R a_21712_8588# 29
R a_22204_8468# 105
R a_21344_8046# 100
R a_21860_8588# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_8005# 26
R a_15472_8043# 18
R a_19600_8588# 19
R a_19248_8588# 29
R a_19740_8468# 105
R a_18880_8046# 100
R a_20876_8028# 256
R a_19396_8588# 190
C swmatrix_row_10_19.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_19.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_7.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_7.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_7.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_19.swmatrix_Tgate_7.gated_control swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_8028# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_8043# 18
R a_15824_8588# 19
R a_15472_8588# 29
R a_15964_8468# 105
R a_15104_8046# 100
R a_15620_8588# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_8005# 26
R a_9232_8043# 18
R a_13360_8588# 19
R a_13008_8588# 29
R a_13500_8468# 105
R a_12640_8046# 100
R a_14636_8028# 256
R a_13156_8588# 190
C swmatrix_row_10_19.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_19.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_4.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_4.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_4.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_19.swmatrix_Tgate_4.gated_control swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_8028# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_8043# 18
R a_9584_8588# 19
R a_9232_8588# 29
R a_9724_8468# 105
R a_8864_8046# 100
R a_9380_8588# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_8005# 26
R a_2992_8043# 18
R a_7120_8588# 19
R a_6768_8588# 29
R a_7260_8468# 105
R a_6400_8046# 100
R a_8396_8028# 256
R a_6916_8588# 190
C swmatrix_row_10_19.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_19.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_8.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_8.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_8.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_19.swmatrix_Tgate_8.gated_control swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_8028# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_8043# 18
R a_3344_8588# 19
R a_2992_8588# 29
R a_3484_8468# 105
R a_2624_8046# 100
R a_3140_8588# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_8005# 26
R a_n3248_8043# 18
R a_880_8588# 19
R a_528_8588# 29
R a_1020_8468# 105
R a_160_8046# 100
R a_2156_8028# 256
R a_676_8588# 190
C swmatrix_row_10_19.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_19.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_9.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_9.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_9.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_19.swmatrix_Tgate_9.gated_control swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_8028# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_8043# 18
R a_n2896_8588# 19
R a_n3248_8588# 29
R a_n2756_8468# 105
R a_n3616_8046# 100
R a_n3100_8588# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_8588# 19
R a_n5712_8588# 29
R a_n5220_8468# 105
R a_n6080_8046# 100
R a_n4084_8028# 256
R a_n5564_8588# 190
R a_n6548_8028# 256
R swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_10661# 26
R a_52912_10699# 18
C swmatrix_row_10_18.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_18.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_2.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_2.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_2.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_18.swmatrix_Tgate_2.gated_control swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in swmatrix_row_10_18.d_out
= swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_10699# 18
R a_53264_11244# 19
R a_52912_11244# 29
R a_53404_11124# 105
R a_52544_10702# 100
R a_53060_11244# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_10661# 26
R a_46672_10699# 18
R a_50800_11244# 19
R a_50448_11244# 29
R a_50940_11124# 105
R a_50080_10702# 100
R a_52076_10684# 256
R a_50596_11244# 190
C swmatrix_row_10_18.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_18.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_1.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_1.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_1.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_18.swmatrix_Tgate_1.gated_control swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_10684# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_10699# 18
R a_47024_11244# 19
R a_46672_11244# 29
R a_47164_11124# 105
R a_46304_10702# 100
R a_46820_11244# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_10661# 26
R a_40432_10699# 18
R a_44560_11244# 19
R a_44208_11244# 29
R a_44700_11124# 105
R a_43840_10702# 100
R a_45836_10684# 256
R a_44356_11244# 190
C swmatrix_row_10_18.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_18.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_3.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_3.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_3.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_18.swmatrix_Tgate_3.gated_control swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_10684# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_10699# 18
R a_40784_11244# 19
R a_40432_11244# 29
R a_40924_11124# 105
R a_40064_10702# 100
R a_40580_11244# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_10661# 26
R a_34192_10699# 18
R a_38320_11244# 19
R a_37968_11244# 29
R a_38460_11124# 105
R a_37600_10702# 100
R a_39596_10684# 256
R a_38116_11244# 190
C swmatrix_row_10_18.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_18.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_0.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_0.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_0.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_18.swmatrix_Tgate_0.gated_control swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_10684# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_10699# 18
R a_34544_11244# 19
R a_34192_11244# 29
R a_34684_11124# 105
R a_33824_10702# 100
R a_34340_11244# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_10661# 26
R a_27952_10699# 18
R a_32080_11244# 19
R a_31728_11244# 29
R a_32220_11124# 105
R a_31360_10702# 100
R a_33356_10684# 256
R a_31876_11244# 190
C swmatrix_row_10_18.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_18.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_6.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_6.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_6.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_18.swmatrix_Tgate_6.gated_control swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_10684# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_10699# 18
R a_28304_11244# 19
R a_27952_11244# 29
R a_28444_11124# 105
R a_27584_10702# 100
R a_28100_11244# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_10661# 26
R a_21712_10699# 18
R a_25840_11244# 19
R a_25488_11244# 29
R a_25980_11124# 105
R a_25120_10702# 100
R a_27116_10684# 256
R a_25636_11244# 190
C swmatrix_row_10_18.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_18.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_5.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_5.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_5.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_18.swmatrix_Tgate_5.gated_control swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_10684# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_10699# 18
R a_22064_11244# 19
R a_21712_11244# 29
R a_22204_11124# 105
R a_21344_10702# 100
R a_21860_11244# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_10661# 26
R a_15472_10699# 18
R a_19600_11244# 19
R a_19248_11244# 29
R a_19740_11124# 105
R a_18880_10702# 100
R a_20876_10684# 256
R a_19396_11244# 190
C swmatrix_row_10_18.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_18.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_7.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_7.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_7.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_18.swmatrix_Tgate_7.gated_control swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_10684# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_10699# 18
R a_15824_11244# 19
R a_15472_11244# 29
R a_15964_11124# 105
R a_15104_10702# 100
R a_15620_11244# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_10661# 26
R a_9232_10699# 18
R a_13360_11244# 19
R a_13008_11244# 29
R a_13500_11124# 105
R a_12640_10702# 100
R a_14636_10684# 256
R a_13156_11244# 190
C swmatrix_row_10_18.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_18.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_4.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_4.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_4.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_18.swmatrix_Tgate_4.gated_control swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_10684# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_10699# 18
R a_9584_11244# 19
R a_9232_11244# 29
R a_9724_11124# 105
R a_8864_10702# 100
R a_9380_11244# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_10661# 26
R a_2992_10699# 18
R a_7120_11244# 19
R a_6768_11244# 29
R a_7260_11124# 105
R a_6400_10702# 100
R a_8396_10684# 256
R a_6916_11244# 190
C swmatrix_row_10_18.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_18.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_8.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_8.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_8.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_18.swmatrix_Tgate_8.gated_control swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_10684# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_10699# 18
R a_3344_11244# 19
R a_2992_11244# 29
R a_3484_11124# 105
R a_2624_10702# 100
R a_3140_11244# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_10661# 26
R a_n3248_10699# 18
R a_880_11244# 19
R a_528_11244# 29
R a_1020_11124# 105
R a_160_10702# 100
R a_2156_10684# 256
R a_676_11244# 190
C swmatrix_row_10_18.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_18.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_9.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_9.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_9.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_18.swmatrix_Tgate_9.gated_control swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_10684# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_10699# 18
R a_n2896_11244# 19
R a_n3248_11244# 29
R a_n2756_11124# 105
R a_n3616_10702# 100
R a_n3100_11244# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_11244# 19
R a_n5712_11244# 29
R a_n5220_11124# 105
R a_n6080_10702# 100
R a_n4084_10684# 256
R a_n5564_11244# 190
R a_n6548_10684# 256
R swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_13317# 26
R a_52912_13355# 18
C swmatrix_row_10_17.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_17.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_2.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_2.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_2.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_17.swmatrix_Tgate_2.gated_control swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in swmatrix_row_10_17.d_out
= swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_13355# 18
R a_53264_13900# 19
R a_52912_13900# 29
R a_53404_13780# 105
R a_52544_13358# 100
R a_53060_13900# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_13317# 26
R a_46672_13355# 18
R a_50800_13900# 19
R a_50448_13900# 29
R a_50940_13780# 105
R a_50080_13358# 100
R a_52076_13340# 256
R a_50596_13900# 190
C swmatrix_row_10_17.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_17.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_1.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_1.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_1.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_17.swmatrix_Tgate_1.gated_control swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_13340# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_13355# 18
R a_47024_13900# 19
R a_46672_13900# 29
R a_47164_13780# 105
R a_46304_13358# 100
R a_46820_13900# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_13317# 26
R a_40432_13355# 18
R a_44560_13900# 19
R a_44208_13900# 29
R a_44700_13780# 105
R a_43840_13358# 100
R a_45836_13340# 256
R a_44356_13900# 190
C swmatrix_row_10_17.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_17.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_3.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_3.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_3.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_17.swmatrix_Tgate_3.gated_control swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_13340# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_13355# 18
R a_40784_13900# 19
R a_40432_13900# 29
R a_40924_13780# 105
R a_40064_13358# 100
R a_40580_13900# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_13317# 26
R a_34192_13355# 18
R a_38320_13900# 19
R a_37968_13900# 29
R a_38460_13780# 105
R a_37600_13358# 100
R a_39596_13340# 256
R a_38116_13900# 190
C swmatrix_row_10_17.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_17.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_0.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_0.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_0.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_17.swmatrix_Tgate_0.gated_control swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_13340# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_13355# 18
R a_34544_13900# 19
R a_34192_13900# 29
R a_34684_13780# 105
R a_33824_13358# 100
R a_34340_13900# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_13317# 26
R a_27952_13355# 18
R a_32080_13900# 19
R a_31728_13900# 29
R a_32220_13780# 105
R a_31360_13358# 100
R a_33356_13340# 256
R a_31876_13900# 190
C swmatrix_row_10_17.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_17.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_6.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_6.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_6.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_17.swmatrix_Tgate_6.gated_control swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_13340# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_13355# 18
R a_28304_13900# 19
R a_27952_13900# 29
R a_28444_13780# 105
R a_27584_13358# 100
R a_28100_13900# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_13317# 26
R a_21712_13355# 18
R a_25840_13900# 19
R a_25488_13900# 29
R a_25980_13780# 105
R a_25120_13358# 100
R a_27116_13340# 256
R a_25636_13900# 190
C swmatrix_row_10_17.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_17.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_5.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_5.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_5.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_17.swmatrix_Tgate_5.gated_control swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_13340# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_13355# 18
R a_22064_13900# 19
R a_21712_13900# 29
R a_22204_13780# 105
R a_21344_13358# 100
R a_21860_13900# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_13317# 26
R a_15472_13355# 18
R a_19600_13900# 19
R a_19248_13900# 29
R a_19740_13780# 105
R a_18880_13358# 100
R a_20876_13340# 256
R a_19396_13900# 190
C swmatrix_row_10_17.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_17.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_7.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_7.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_7.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_17.swmatrix_Tgate_7.gated_control swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_13340# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_13355# 18
R a_15824_13900# 19
R a_15472_13900# 29
R a_15964_13780# 105
R a_15104_13358# 100
R a_15620_13900# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_13317# 26
R a_9232_13355# 18
R a_13360_13900# 19
R a_13008_13900# 29
R a_13500_13780# 105
R a_12640_13358# 100
R a_14636_13340# 256
R a_13156_13900# 190
C swmatrix_row_10_17.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_17.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_4.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_4.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_4.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_17.swmatrix_Tgate_4.gated_control swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_13340# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_13355# 18
R a_9584_13900# 19
R a_9232_13900# 29
R a_9724_13780# 105
R a_8864_13358# 100
R a_9380_13900# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_13317# 26
R a_2992_13355# 18
R a_7120_13900# 19
R a_6768_13900# 29
R a_7260_13780# 105
R a_6400_13358# 100
R a_8396_13340# 256
R a_6916_13900# 190
C swmatrix_row_10_17.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_17.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_8.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_8.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_8.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_17.swmatrix_Tgate_8.gated_control swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_13340# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_13355# 18
R a_3344_13900# 19
R a_2992_13900# 29
R a_3484_13780# 105
R a_2624_13358# 100
R a_3140_13900# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_13317# 26
R a_n3248_13355# 18
R a_880_13900# 19
R a_528_13900# 29
R a_1020_13780# 105
R a_160_13358# 100
R a_2156_13340# 256
R a_676_13900# 190
C swmatrix_row_10_17.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_17.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_9.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_9.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_9.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_17.swmatrix_Tgate_9.gated_control swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_13340# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_13355# 18
R a_n2896_13900# 19
R a_n3248_13900# 29
R a_n2756_13780# 105
R a_n3616_13358# 100
R a_n3100_13900# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_13900# 19
R a_n5712_13900# 29
R a_n5220_13780# 105
R a_n6080_13358# 100
R a_n4084_13340# 256
R a_n5564_13900# 190
R a_n6548_13340# 256
R swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_15973# 26
R a_52912_16011# 18
C swmatrix_row_10_16.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_16.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_2.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_2.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_2.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_16.swmatrix_Tgate_2.gated_control swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in swmatrix_row_10_16.d_out
= swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_16011# 18
R a_53264_16556# 19
R a_52912_16556# 29
R a_53404_16436# 105
R a_52544_16014# 100
R a_53060_16556# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_15973# 26
R a_46672_16011# 18
R a_50800_16556# 19
R a_50448_16556# 29
R a_50940_16436# 105
R a_50080_16014# 100
R a_52076_15996# 256
R a_50596_16556# 190
C swmatrix_row_10_16.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_16.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_1.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_1.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_1.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_16.swmatrix_Tgate_1.gated_control swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_15996# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_16011# 18
R a_47024_16556# 19
R a_46672_16556# 29
R a_47164_16436# 105
R a_46304_16014# 100
R a_46820_16556# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_15973# 26
R a_40432_16011# 18
R a_44560_16556# 19
R a_44208_16556# 29
R a_44700_16436# 105
R a_43840_16014# 100
R a_45836_15996# 256
R a_44356_16556# 190
C swmatrix_row_10_16.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_16.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_3.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_3.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_3.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_16.swmatrix_Tgate_3.gated_control swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_15996# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_16011# 18
R a_40784_16556# 19
R a_40432_16556# 29
R a_40924_16436# 105
R a_40064_16014# 100
R a_40580_16556# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_15973# 26
R a_34192_16011# 18
R a_38320_16556# 19
R a_37968_16556# 29
R a_38460_16436# 105
R a_37600_16014# 100
R a_39596_15996# 256
R a_38116_16556# 190
C swmatrix_row_10_16.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_16.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_0.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_0.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_0.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_16.swmatrix_Tgate_0.gated_control swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_15996# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_16011# 18
R a_34544_16556# 19
R a_34192_16556# 29
R a_34684_16436# 105
R a_33824_16014# 100
R a_34340_16556# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_15973# 26
R a_27952_16011# 18
R a_32080_16556# 19
R a_31728_16556# 29
R a_32220_16436# 105
R a_31360_16014# 100
R a_33356_15996# 256
R a_31876_16556# 190
C swmatrix_row_10_16.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_16.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_6.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_6.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_6.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_16.swmatrix_Tgate_6.gated_control swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_15996# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_16011# 18
R a_28304_16556# 19
R a_27952_16556# 29
R a_28444_16436# 105
R a_27584_16014# 100
R a_28100_16556# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_15973# 26
R a_21712_16011# 18
R a_25840_16556# 19
R a_25488_16556# 29
R a_25980_16436# 105
R a_25120_16014# 100
R a_27116_15996# 256
R a_25636_16556# 190
C swmatrix_row_10_16.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_16.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_5.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_5.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_5.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_16.swmatrix_Tgate_5.gated_control swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_15996# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_16011# 18
R a_22064_16556# 19
R a_21712_16556# 29
R a_22204_16436# 105
R a_21344_16014# 100
R a_21860_16556# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_15973# 26
R a_15472_16011# 18
R a_19600_16556# 19
R a_19248_16556# 29
R a_19740_16436# 105
R a_18880_16014# 100
R a_20876_15996# 256
R a_19396_16556# 190
C swmatrix_row_10_16.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_16.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_7.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_7.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_7.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_16.swmatrix_Tgate_7.gated_control swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_15996# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_16011# 18
R a_15824_16556# 19
R a_15472_16556# 29
R a_15964_16436# 105
R a_15104_16014# 100
R a_15620_16556# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_15973# 26
R a_9232_16011# 18
R a_13360_16556# 19
R a_13008_16556# 29
R a_13500_16436# 105
R a_12640_16014# 100
R a_14636_15996# 256
R a_13156_16556# 190
C swmatrix_row_10_16.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_16.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_4.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_4.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_4.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_16.swmatrix_Tgate_4.gated_control swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_15996# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_16011# 18
R a_9584_16556# 19
R a_9232_16556# 29
R a_9724_16436# 105
R a_8864_16014# 100
R a_9380_16556# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_15973# 26
R a_2992_16011# 18
R a_7120_16556# 19
R a_6768_16556# 29
R a_7260_16436# 105
R a_6400_16014# 100
R a_8396_15996# 256
R a_6916_16556# 190
C swmatrix_row_10_16.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_16.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_8.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_8.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_8.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_16.swmatrix_Tgate_8.gated_control swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_15996# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_16011# 18
R a_3344_16556# 19
R a_2992_16556# 29
R a_3484_16436# 105
R a_2624_16014# 100
R a_3140_16556# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_15973# 26
R a_n3248_16011# 18
R a_880_16556# 19
R a_528_16556# 29
R a_1020_16436# 105
R a_160_16014# 100
R a_2156_15996# 256
R a_676_16556# 190
C swmatrix_row_10_16.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_16.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_9.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_9.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_9.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_16.swmatrix_Tgate_9.gated_control swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_15996# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_16011# 18
R a_n2896_16556# 19
R a_n3248_16556# 29
R a_n2756_16436# 105
R a_n3616_16014# 100
R a_n3100_16556# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_16556# 19
R a_n5712_16556# 29
R a_n5220_16436# 105
R a_n6080_16014# 100
R a_n4084_15996# 256
R a_n5564_16556# 190
R a_n6548_15996# 256
R swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_18629# 26
R a_52912_18667# 18
C swmatrix_row_10_15.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_15.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_2.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_2.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_2.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_15.swmatrix_Tgate_2.gated_control swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in swmatrix_row_10_15.d_out
= swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_18667# 18
R a_53264_19212# 19
R a_52912_19212# 29
R a_53404_19092# 105
R a_52544_18670# 100
R a_53060_19212# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_18629# 26
R a_46672_18667# 18
R a_50800_19212# 19
R a_50448_19212# 29
R a_50940_19092# 105
R a_50080_18670# 100
R a_52076_18652# 256
R a_50596_19212# 190
C swmatrix_row_10_15.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_15.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_1.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_1.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_1.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_15.swmatrix_Tgate_1.gated_control swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_18652# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_18667# 18
R a_47024_19212# 19
R a_46672_19212# 29
R a_47164_19092# 105
R a_46304_18670# 100
R a_46820_19212# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_18629# 26
R a_40432_18667# 18
R a_44560_19212# 19
R a_44208_19212# 29
R a_44700_19092# 105
R a_43840_18670# 100
R a_45836_18652# 256
R a_44356_19212# 190
C swmatrix_row_10_15.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_15.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_3.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_3.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_3.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_15.swmatrix_Tgate_3.gated_control swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_18652# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_18667# 18
R a_40784_19212# 19
R a_40432_19212# 29
R a_40924_19092# 105
R a_40064_18670# 100
R a_40580_19212# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_18629# 26
R a_34192_18667# 18
R a_38320_19212# 19
R a_37968_19212# 29
R a_38460_19092# 105
R a_37600_18670# 100
R a_39596_18652# 256
R a_38116_19212# 190
C swmatrix_row_10_15.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_15.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_0.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_0.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_0.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_15.swmatrix_Tgate_0.gated_control swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_18652# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_18667# 18
R a_34544_19212# 19
R a_34192_19212# 29
R a_34684_19092# 105
R a_33824_18670# 100
R a_34340_19212# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_18629# 26
R a_27952_18667# 18
R a_32080_19212# 19
R a_31728_19212# 29
R a_32220_19092# 105
R a_31360_18670# 100
R a_33356_18652# 256
R a_31876_19212# 190
C swmatrix_row_10_15.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_15.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_6.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_6.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_6.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_15.swmatrix_Tgate_6.gated_control swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_18652# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_18667# 18
R a_28304_19212# 19
R a_27952_19212# 29
R a_28444_19092# 105
R a_27584_18670# 100
R a_28100_19212# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_18629# 26
R a_21712_18667# 18
R a_25840_19212# 19
R a_25488_19212# 29
R a_25980_19092# 105
R a_25120_18670# 100
R a_27116_18652# 256
R a_25636_19212# 190
C swmatrix_row_10_15.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_15.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_5.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_5.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_5.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_15.swmatrix_Tgate_5.gated_control swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_18652# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_18667# 18
R a_22064_19212# 19
R a_21712_19212# 29
R a_22204_19092# 105
R a_21344_18670# 100
R a_21860_19212# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_18629# 26
R a_15472_18667# 18
R a_19600_19212# 19
R a_19248_19212# 29
R a_19740_19092# 105
R a_18880_18670# 100
R a_20876_18652# 256
R a_19396_19212# 190
C swmatrix_row_10_15.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_15.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_7.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_7.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_7.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_15.swmatrix_Tgate_7.gated_control swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_18652# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_18667# 18
R a_15824_19212# 19
R a_15472_19212# 29
R a_15964_19092# 105
R a_15104_18670# 100
R a_15620_19212# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_18629# 26
R a_9232_18667# 18
R a_13360_19212# 19
R a_13008_19212# 29
R a_13500_19092# 105
R a_12640_18670# 100
R a_14636_18652# 256
R a_13156_19212# 190
C swmatrix_row_10_15.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_15.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_4.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_4.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_4.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_15.swmatrix_Tgate_4.gated_control swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_18652# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_18667# 18
R a_9584_19212# 19
R a_9232_19212# 29
R a_9724_19092# 105
R a_8864_18670# 100
R a_9380_19212# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_18629# 26
R a_2992_18667# 18
R a_7120_19212# 19
R a_6768_19212# 29
R a_7260_19092# 105
R a_6400_18670# 100
R a_8396_18652# 256
R a_6916_19212# 190
C swmatrix_row_10_15.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_15.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_8.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_8.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_8.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_15.swmatrix_Tgate_8.gated_control swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_18652# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_18667# 18
R a_3344_19212# 19
R a_2992_19212# 29
R a_3484_19092# 105
R a_2624_18670# 100
R a_3140_19212# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_18629# 26
R a_n3248_18667# 18
R a_880_19212# 19
R a_528_19212# 29
R a_1020_19092# 105
R a_160_18670# 100
R a_2156_18652# 256
R a_676_19212# 190
C swmatrix_row_10_15.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_15.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_9.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_9.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_9.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_15.swmatrix_Tgate_9.gated_control swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_18652# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_18667# 18
R a_n2896_19212# 19
R a_n3248_19212# 29
R a_n2756_19092# 105
R a_n3616_18670# 100
R a_n3100_19212# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_19212# 19
R a_n5712_19212# 29
R a_n5220_19092# 105
R a_n6080_18670# 100
R a_n4084_18652# 256
R a_n5564_19212# 190
R a_n6548_18652# 256
R swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_21285# 26
R a_52912_21323# 18
C swmatrix_row_10_14.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_14.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_2.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_2.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_2.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_14.swmatrix_Tgate_2.gated_control swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in swmatrix_row_10_14.d_out
= swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_21323# 18
R a_53264_21868# 19
R a_52912_21868# 29
R a_53404_21748# 105
R a_52544_21326# 100
R a_53060_21868# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_21285# 26
R a_46672_21323# 18
R a_50800_21868# 19
R a_50448_21868# 29
R a_50940_21748# 105
R a_50080_21326# 100
R a_52076_21308# 256
R a_50596_21868# 190
C swmatrix_row_10_14.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_14.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_1.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_1.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_1.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_14.swmatrix_Tgate_1.gated_control swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_21308# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_21323# 18
R a_47024_21868# 19
R a_46672_21868# 29
R a_47164_21748# 105
R a_46304_21326# 100
R a_46820_21868# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_21285# 26
R a_40432_21323# 18
R a_44560_21868# 19
R a_44208_21868# 29
R a_44700_21748# 105
R a_43840_21326# 100
R a_45836_21308# 256
R a_44356_21868# 190
C swmatrix_row_10_14.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_14.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_3.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_3.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_3.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_14.swmatrix_Tgate_3.gated_control swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_21308# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_21323# 18
R a_40784_21868# 19
R a_40432_21868# 29
R a_40924_21748# 105
R a_40064_21326# 100
R a_40580_21868# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_21285# 26
R a_34192_21323# 18
R a_38320_21868# 19
R a_37968_21868# 29
R a_38460_21748# 105
R a_37600_21326# 100
R a_39596_21308# 256
R a_38116_21868# 190
C swmatrix_row_10_14.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_14.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_0.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_0.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_0.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_14.swmatrix_Tgate_0.gated_control swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_21308# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_21323# 18
R a_34544_21868# 19
R a_34192_21868# 29
R a_34684_21748# 105
R a_33824_21326# 100
R a_34340_21868# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_21285# 26
R a_27952_21323# 18
R a_32080_21868# 19
R a_31728_21868# 29
R a_32220_21748# 105
R a_31360_21326# 100
R a_33356_21308# 256
R a_31876_21868# 190
C swmatrix_row_10_14.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_14.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_6.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_6.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_6.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_14.swmatrix_Tgate_6.gated_control swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_21308# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_21323# 18
R a_28304_21868# 19
R a_27952_21868# 29
R a_28444_21748# 105
R a_27584_21326# 100
R a_28100_21868# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_21285# 26
R a_21712_21323# 18
R a_25840_21868# 19
R a_25488_21868# 29
R a_25980_21748# 105
R a_25120_21326# 100
R a_27116_21308# 256
R a_25636_21868# 190
C swmatrix_row_10_14.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_14.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_5.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_5.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_5.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_14.swmatrix_Tgate_5.gated_control swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_21308# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_21323# 18
R a_22064_21868# 19
R a_21712_21868# 29
R a_22204_21748# 105
R a_21344_21326# 100
R a_21860_21868# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_21285# 26
R a_15472_21323# 18
R a_19600_21868# 19
R a_19248_21868# 29
R a_19740_21748# 105
R a_18880_21326# 100
R a_20876_21308# 256
R a_19396_21868# 190
C swmatrix_row_10_14.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_14.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_7.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_7.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_7.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_14.swmatrix_Tgate_7.gated_control swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_21308# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_21323# 18
R a_15824_21868# 19
R a_15472_21868# 29
R a_15964_21748# 105
R a_15104_21326# 100
R a_15620_21868# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_21285# 26
R a_9232_21323# 18
R a_13360_21868# 19
R a_13008_21868# 29
R a_13500_21748# 105
R a_12640_21326# 100
R a_14636_21308# 256
R a_13156_21868# 190
C swmatrix_row_10_14.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_14.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_4.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_4.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_4.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_14.swmatrix_Tgate_4.gated_control swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_21308# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_21323# 18
R a_9584_21868# 19
R a_9232_21868# 29
R a_9724_21748# 105
R a_8864_21326# 100
R a_9380_21868# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_21285# 26
R a_2992_21323# 18
R a_7120_21868# 19
R a_6768_21868# 29
R a_7260_21748# 105
R a_6400_21326# 100
R a_8396_21308# 256
R a_6916_21868# 190
C swmatrix_row_10_14.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_14.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_8.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_8.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_8.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_14.swmatrix_Tgate_8.gated_control swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_21308# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_21323# 18
R a_3344_21868# 19
R a_2992_21868# 29
R a_3484_21748# 105
R a_2624_21326# 100
R a_3140_21868# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_21285# 26
R a_n3248_21323# 18
R a_880_21868# 19
R a_528_21868# 29
R a_1020_21748# 105
R a_160_21326# 100
R a_2156_21308# 256
R a_676_21868# 190
C swmatrix_row_10_14.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_14.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_9.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_9.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_9.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_14.swmatrix_Tgate_9.gated_control swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_21308# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_21323# 18
R a_n2896_21868# 19
R a_n3248_21868# 29
R a_n2756_21748# 105
R a_n3616_21326# 100
R a_n3100_21868# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_21868# 19
R a_n5712_21868# 29
R a_n5220_21748# 105
R a_n6080_21326# 100
R a_n4084_21308# 256
R a_n5564_21868# 190
R a_n6548_21308# 256
R swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_23941# 26
R a_52912_23979# 18
C swmatrix_row_10_13.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_13.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_2.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_2.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_2.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_13.swmatrix_Tgate_2.gated_control swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in swmatrix_row_10_13.d_out
= swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_23979# 18
R a_53264_24524# 19
R a_52912_24524# 29
R a_53404_24404# 105
R a_52544_23982# 100
R a_53060_24524# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_23941# 26
R a_46672_23979# 18
R a_50800_24524# 19
R a_50448_24524# 29
R a_50940_24404# 105
R a_50080_23982# 100
R a_52076_23964# 256
R a_50596_24524# 190
C swmatrix_row_10_13.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_13.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_1.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_1.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_1.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_13.swmatrix_Tgate_1.gated_control swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_23964# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_23979# 18
R a_47024_24524# 19
R a_46672_24524# 29
R a_47164_24404# 105
R a_46304_23982# 100
R a_46820_24524# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_23941# 26
R a_40432_23979# 18
R a_44560_24524# 19
R a_44208_24524# 29
R a_44700_24404# 105
R a_43840_23982# 100
R a_45836_23964# 256
R a_44356_24524# 190
C swmatrix_row_10_13.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_13.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_3.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_3.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_3.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_13.swmatrix_Tgate_3.gated_control swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_23964# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_23979# 18
R a_40784_24524# 19
R a_40432_24524# 29
R a_40924_24404# 105
R a_40064_23982# 100
R a_40580_24524# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_23941# 26
R a_34192_23979# 18
R a_38320_24524# 19
R a_37968_24524# 29
R a_38460_24404# 105
R a_37600_23982# 100
R a_39596_23964# 256
R a_38116_24524# 190
C swmatrix_row_10_13.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_13.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_0.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_0.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_0.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_13.swmatrix_Tgate_0.gated_control swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_23964# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_23979# 18
R a_34544_24524# 19
R a_34192_24524# 29
R a_34684_24404# 105
R a_33824_23982# 100
R a_34340_24524# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_23941# 26
R a_27952_23979# 18
R a_32080_24524# 19
R a_31728_24524# 29
R a_32220_24404# 105
R a_31360_23982# 100
R a_33356_23964# 256
R a_31876_24524# 190
C swmatrix_row_10_13.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_13.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_6.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_6.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_6.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_13.swmatrix_Tgate_6.gated_control swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_23964# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_23979# 18
R a_28304_24524# 19
R a_27952_24524# 29
R a_28444_24404# 105
R a_27584_23982# 100
R a_28100_24524# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_23941# 26
R a_21712_23979# 18
R a_25840_24524# 19
R a_25488_24524# 29
R a_25980_24404# 105
R a_25120_23982# 100
R a_27116_23964# 256
R a_25636_24524# 190
C swmatrix_row_10_13.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_13.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_5.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_5.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_5.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_13.swmatrix_Tgate_5.gated_control swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_23964# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_23979# 18
R a_22064_24524# 19
R a_21712_24524# 29
R a_22204_24404# 105
R a_21344_23982# 100
R a_21860_24524# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_23941# 26
R a_15472_23979# 18
R a_19600_24524# 19
R a_19248_24524# 29
R a_19740_24404# 105
R a_18880_23982# 100
R a_20876_23964# 256
R a_19396_24524# 190
C swmatrix_row_10_13.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_13.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_7.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_7.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_7.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_13.swmatrix_Tgate_7.gated_control swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_23964# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_23979# 18
R a_15824_24524# 19
R a_15472_24524# 29
R a_15964_24404# 105
R a_15104_23982# 100
R a_15620_24524# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_23941# 26
R a_9232_23979# 18
R a_13360_24524# 19
R a_13008_24524# 29
R a_13500_24404# 105
R a_12640_23982# 100
R a_14636_23964# 256
R a_13156_24524# 190
C swmatrix_row_10_13.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_13.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_4.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_4.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_4.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_13.swmatrix_Tgate_4.gated_control swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_23964# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_23979# 18
R a_9584_24524# 19
R a_9232_24524# 29
R a_9724_24404# 105
R a_8864_23982# 100
R a_9380_24524# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_23941# 26
R a_2992_23979# 18
R a_7120_24524# 19
R a_6768_24524# 29
R a_7260_24404# 105
R a_6400_23982# 100
R a_8396_23964# 256
R a_6916_24524# 190
C swmatrix_row_10_13.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_13.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_8.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_8.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_8.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_13.swmatrix_Tgate_8.gated_control swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_23964# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_23979# 18
R a_3344_24524# 19
R a_2992_24524# 29
R a_3484_24404# 105
R a_2624_23982# 100
R a_3140_24524# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_23941# 26
R a_n3248_23979# 18
R a_880_24524# 19
R a_528_24524# 29
R a_1020_24404# 105
R a_160_23982# 100
R a_2156_23964# 256
R a_676_24524# 190
C swmatrix_row_10_13.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_13.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_9.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_9.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_9.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_13.swmatrix_Tgate_9.gated_control swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_23964# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_23979# 18
R a_n2896_24524# 19
R a_n3248_24524# 29
R a_n2756_24404# 105
R a_n3616_23982# 100
R a_n3100_24524# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_24524# 19
R a_n5712_24524# 29
R a_n5220_24404# 105
R a_n6080_23982# 100
R a_n4084_23964# 256
R a_n5564_24524# 190
R a_n6548_23964# 256
R swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_26597# 26
R a_52912_26635# 18
C swmatrix_row_10_12.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_12.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_2.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_2.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_2.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_12.swmatrix_Tgate_2.gated_control swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in swmatrix_row_10_12.d_out
= swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_26635# 18
R a_53264_27180# 19
R a_52912_27180# 29
R a_53404_27060# 105
R a_52544_26638# 100
R a_53060_27180# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_26597# 26
R a_46672_26635# 18
R a_50800_27180# 19
R a_50448_27180# 29
R a_50940_27060# 105
R a_50080_26638# 100
R a_52076_26620# 256
R a_50596_27180# 190
C swmatrix_row_10_12.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_12.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_1.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_1.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_1.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_12.swmatrix_Tgate_1.gated_control swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_26620# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_26635# 18
R a_47024_27180# 19
R a_46672_27180# 29
R a_47164_27060# 105
R a_46304_26638# 100
R a_46820_27180# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_26597# 26
R a_40432_26635# 18
R a_44560_27180# 19
R a_44208_27180# 29
R a_44700_27060# 105
R a_43840_26638# 100
R a_45836_26620# 256
R a_44356_27180# 190
C swmatrix_row_10_12.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_12.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_3.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_3.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_3.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_12.swmatrix_Tgate_3.gated_control swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_26620# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_26635# 18
R a_40784_27180# 19
R a_40432_27180# 29
R a_40924_27060# 105
R a_40064_26638# 100
R a_40580_27180# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_26597# 26
R a_34192_26635# 18
R a_38320_27180# 19
R a_37968_27180# 29
R a_38460_27060# 105
R a_37600_26638# 100
R a_39596_26620# 256
R a_38116_27180# 190
C swmatrix_row_10_12.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_12.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_0.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_0.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_0.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_12.swmatrix_Tgate_0.gated_control swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_26620# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_26635# 18
R a_34544_27180# 19
R a_34192_27180# 29
R a_34684_27060# 105
R a_33824_26638# 100
R a_34340_27180# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_26597# 26
R a_27952_26635# 18
R a_32080_27180# 19
R a_31728_27180# 29
R a_32220_27060# 105
R a_31360_26638# 100
R a_33356_26620# 256
R a_31876_27180# 190
C swmatrix_row_10_12.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_12.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_6.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_6.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_6.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_12.swmatrix_Tgate_6.gated_control swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_26620# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_26635# 18
R a_28304_27180# 19
R a_27952_27180# 29
R a_28444_27060# 105
R a_27584_26638# 100
R a_28100_27180# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_26597# 26
R a_21712_26635# 18
R a_25840_27180# 19
R a_25488_27180# 29
R a_25980_27060# 105
R a_25120_26638# 100
R a_27116_26620# 256
R a_25636_27180# 190
C swmatrix_row_10_12.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_12.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_5.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_5.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_5.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_12.swmatrix_Tgate_5.gated_control swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_26620# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_26635# 18
R a_22064_27180# 19
R a_21712_27180# 29
R a_22204_27060# 105
R a_21344_26638# 100
R a_21860_27180# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_26597# 26
R a_15472_26635# 18
R a_19600_27180# 19
R a_19248_27180# 29
R a_19740_27060# 105
R a_18880_26638# 100
R a_20876_26620# 256
R a_19396_27180# 190
C swmatrix_row_10_12.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_12.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_7.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_7.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_7.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_12.swmatrix_Tgate_7.gated_control swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_26620# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_26635# 18
R a_15824_27180# 19
R a_15472_27180# 29
R a_15964_27060# 105
R a_15104_26638# 100
R a_15620_27180# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_26597# 26
R a_9232_26635# 18
R a_13360_27180# 19
R a_13008_27180# 29
R a_13500_27060# 105
R a_12640_26638# 100
R a_14636_26620# 256
R a_13156_27180# 190
C swmatrix_row_10_12.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_12.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_4.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_4.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_4.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_12.swmatrix_Tgate_4.gated_control swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_26620# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_26635# 18
R a_9584_27180# 19
R a_9232_27180# 29
R a_9724_27060# 105
R a_8864_26638# 100
R a_9380_27180# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_26597# 26
R a_2992_26635# 18
R a_7120_27180# 19
R a_6768_27180# 29
R a_7260_27060# 105
R a_6400_26638# 100
R a_8396_26620# 256
R a_6916_27180# 190
C swmatrix_row_10_12.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_12.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_8.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_8.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_8.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_12.swmatrix_Tgate_8.gated_control swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_26620# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_26635# 18
R a_3344_27180# 19
R a_2992_27180# 29
R a_3484_27060# 105
R a_2624_26638# 100
R a_3140_27180# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_26597# 26
R a_n3248_26635# 18
R a_880_27180# 19
R a_528_27180# 29
R a_1020_27060# 105
R a_160_26638# 100
R a_2156_26620# 256
R a_676_27180# 190
C swmatrix_row_10_12.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_12.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_9.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_9.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_9.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_12.swmatrix_Tgate_9.gated_control swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_26620# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_26635# 18
R a_n2896_27180# 19
R a_n3248_27180# 29
R a_n2756_27060# 105
R a_n3616_26638# 100
R a_n3100_27180# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_27180# 19
R a_n5712_27180# 29
R a_n5220_27060# 105
R a_n6080_26638# 100
R a_n4084_26620# 256
R a_n5564_27180# 190
R a_n6548_26620# 256
R swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_29253# 26
R a_52912_29291# 18
C swmatrix_row_10_11.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_11.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_2.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_2.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_2.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_11.swmatrix_Tgate_2.gated_control swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in swmatrix_row_10_11.d_out
= swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_29291# 18
R a_53264_29836# 19
R a_52912_29836# 29
R a_53404_29716# 105
R a_52544_29294# 100
R a_53060_29836# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_29253# 26
R a_46672_29291# 18
R a_50800_29836# 19
R a_50448_29836# 29
R a_50940_29716# 105
R a_50080_29294# 100
R a_52076_29276# 256
R a_50596_29836# 190
C swmatrix_row_10_11.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_11.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_1.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_1.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_1.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_11.swmatrix_Tgate_1.gated_control swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_29276# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_29291# 18
R a_47024_29836# 19
R a_46672_29836# 29
R a_47164_29716# 105
R a_46304_29294# 100
R a_46820_29836# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_29253# 26
R a_40432_29291# 18
R a_44560_29836# 19
R a_44208_29836# 29
R a_44700_29716# 105
R a_43840_29294# 100
R a_45836_29276# 256
R a_44356_29836# 190
C swmatrix_row_10_11.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_11.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_3.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_3.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_3.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_11.swmatrix_Tgate_3.gated_control swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_29276# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_29291# 18
R a_40784_29836# 19
R a_40432_29836# 29
R a_40924_29716# 105
R a_40064_29294# 100
R a_40580_29836# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_29253# 26
R a_34192_29291# 18
R a_38320_29836# 19
R a_37968_29836# 29
R a_38460_29716# 105
R a_37600_29294# 100
R a_39596_29276# 256
R a_38116_29836# 190
C swmatrix_row_10_11.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_11.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_0.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_0.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_0.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_11.swmatrix_Tgate_0.gated_control swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_29276# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_29291# 18
R a_34544_29836# 19
R a_34192_29836# 29
R a_34684_29716# 105
R a_33824_29294# 100
R a_34340_29836# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_29253# 26
R a_27952_29291# 18
R a_32080_29836# 19
R a_31728_29836# 29
R a_32220_29716# 105
R a_31360_29294# 100
R a_33356_29276# 256
R a_31876_29836# 190
C swmatrix_row_10_11.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_11.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_6.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_6.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_6.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_11.swmatrix_Tgate_6.gated_control swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_29276# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_29291# 18
R a_28304_29836# 19
R a_27952_29836# 29
R a_28444_29716# 105
R a_27584_29294# 100
R a_28100_29836# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_29253# 26
R a_21712_29291# 18
R a_25840_29836# 19
R a_25488_29836# 29
R a_25980_29716# 105
R a_25120_29294# 100
R a_27116_29276# 256
R a_25636_29836# 190
C swmatrix_row_10_11.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_11.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_5.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_5.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_5.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_11.swmatrix_Tgate_5.gated_control swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_29276# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_29291# 18
R a_22064_29836# 19
R a_21712_29836# 29
R a_22204_29716# 105
R a_21344_29294# 100
R a_21860_29836# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_29253# 26
R a_15472_29291# 18
R a_19600_29836# 19
R a_19248_29836# 29
R a_19740_29716# 105
R a_18880_29294# 100
R a_20876_29276# 256
R a_19396_29836# 190
C swmatrix_row_10_11.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_11.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_7.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_7.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_7.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_11.swmatrix_Tgate_7.gated_control swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_29276# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_29291# 18
R a_15824_29836# 19
R a_15472_29836# 29
R a_15964_29716# 105
R a_15104_29294# 100
R a_15620_29836# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_29253# 26
R a_9232_29291# 18
R a_13360_29836# 19
R a_13008_29836# 29
R a_13500_29716# 105
R a_12640_29294# 100
R a_14636_29276# 256
R a_13156_29836# 190
C swmatrix_row_10_11.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_11.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_4.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_4.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_4.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_11.swmatrix_Tgate_4.gated_control swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_29276# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_29291# 18
R a_9584_29836# 19
R a_9232_29836# 29
R a_9724_29716# 105
R a_8864_29294# 100
R a_9380_29836# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_29253# 26
R a_2992_29291# 18
R a_7120_29836# 19
R a_6768_29836# 29
R a_7260_29716# 105
R a_6400_29294# 100
R a_8396_29276# 256
R a_6916_29836# 190
C swmatrix_row_10_11.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_11.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_8.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_8.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_8.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_11.swmatrix_Tgate_8.gated_control swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_29276# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_29291# 18
R a_3344_29836# 19
R a_2992_29836# 29
R a_3484_29716# 105
R a_2624_29294# 100
R a_3140_29836# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_29253# 26
R a_n3248_29291# 18
R a_880_29836# 19
R a_528_29836# 29
R a_1020_29716# 105
R a_160_29294# 100
R a_2156_29276# 256
R a_676_29836# 190
C swmatrix_row_10_11.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_11.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_9.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_9.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_9.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_11.swmatrix_Tgate_9.gated_control swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_29276# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_29291# 18
R a_n2896_29836# 19
R a_n3248_29836# 29
R a_n2756_29716# 105
R a_n3616_29294# 100
R a_n3100_29836# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_29836# 19
R a_n5712_29836# 29
R a_n5220_29716# 105
R a_n6080_29294# 100
R a_n4084_29276# 256
R a_n5564_29836# 190
R a_n6548_29276# 256
R swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_31909# 26
R a_52912_31947# 18
C swmatrix_row_10_10.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_10.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_2.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_2.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_2.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_10.swmatrix_Tgate_2.gated_control swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in swmatrix_row_10_10.d_out
= swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_31947# 18
R a_53264_32492# 19
R a_52912_32492# 29
R a_53404_32372# 105
R a_52544_31950# 100
R a_53060_32492# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_31909# 26
R a_46672_31947# 18
R a_50800_32492# 19
R a_50448_32492# 29
R a_50940_32372# 105
R a_50080_31950# 100
R a_52076_31932# 256
R a_50596_32492# 190
C swmatrix_row_10_10.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_10.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_1.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_1.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_1.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_10.swmatrix_Tgate_1.gated_control swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_31932# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_31947# 18
R a_47024_32492# 19
R a_46672_32492# 29
R a_47164_32372# 105
R a_46304_31950# 100
R a_46820_32492# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_31909# 26
R a_40432_31947# 18
R a_44560_32492# 19
R a_44208_32492# 29
R a_44700_32372# 105
R a_43840_31950# 100
R a_45836_31932# 256
R a_44356_32492# 190
C swmatrix_row_10_10.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_10.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_3.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_3.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_3.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_10.swmatrix_Tgate_3.gated_control swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_31932# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_31947# 18
R a_40784_32492# 19
R a_40432_32492# 29
R a_40924_32372# 105
R a_40064_31950# 100
R a_40580_32492# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_31909# 26
R a_34192_31947# 18
R a_38320_32492# 19
R a_37968_32492# 29
R a_38460_32372# 105
R a_37600_31950# 100
R a_39596_31932# 256
R a_38116_32492# 190
C swmatrix_row_10_10.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_10.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_0.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_0.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_0.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_10.swmatrix_Tgate_0.gated_control swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_31932# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_31947# 18
R a_34544_32492# 19
R a_34192_32492# 29
R a_34684_32372# 105
R a_33824_31950# 100
R a_34340_32492# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_31909# 26
R a_27952_31947# 18
R a_32080_32492# 19
R a_31728_32492# 29
R a_32220_32372# 105
R a_31360_31950# 100
R a_33356_31932# 256
R a_31876_32492# 190
C swmatrix_row_10_10.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_10.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_6.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_6.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_6.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_10.swmatrix_Tgate_6.gated_control swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_31932# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_31947# 18
R a_28304_32492# 19
R a_27952_32492# 29
R a_28444_32372# 105
R a_27584_31950# 100
R a_28100_32492# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_31909# 26
R a_21712_31947# 18
R a_25840_32492# 19
R a_25488_32492# 29
R a_25980_32372# 105
R a_25120_31950# 100
R a_27116_31932# 256
R a_25636_32492# 190
C swmatrix_row_10_10.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_10.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_5.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_5.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_5.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_10.swmatrix_Tgate_5.gated_control swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_31932# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_31947# 18
R a_22064_32492# 19
R a_21712_32492# 29
R a_22204_32372# 105
R a_21344_31950# 100
R a_21860_32492# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_31909# 26
R a_15472_31947# 18
R a_19600_32492# 19
R a_19248_32492# 29
R a_19740_32372# 105
R a_18880_31950# 100
R a_20876_31932# 256
R a_19396_32492# 190
C swmatrix_row_10_10.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_10.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_7.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_7.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_7.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_10.swmatrix_Tgate_7.gated_control swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_31932# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_31947# 18
R a_15824_32492# 19
R a_15472_32492# 29
R a_15964_32372# 105
R a_15104_31950# 100
R a_15620_32492# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_31909# 26
R a_9232_31947# 18
R a_13360_32492# 19
R a_13008_32492# 29
R a_13500_32372# 105
R a_12640_31950# 100
R a_14636_31932# 256
R a_13156_32492# 190
C swmatrix_row_10_10.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_10.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_4.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_4.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_4.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_10.swmatrix_Tgate_4.gated_control swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_31932# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_31947# 18
R a_9584_32492# 19
R a_9232_32492# 29
R a_9724_32372# 105
R a_8864_31950# 100
R a_9380_32492# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_31909# 26
R a_2992_31947# 18
R a_7120_32492# 19
R a_6768_32492# 29
R a_7260_32372# 105
R a_6400_31950# 100
R a_8396_31932# 256
R a_6916_32492# 190
C swmatrix_row_10_10.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_10.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_8.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_8.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_8.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_10.swmatrix_Tgate_8.gated_control swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_31932# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_31947# 18
R a_3344_32492# 19
R a_2992_32492# 29
R a_3484_32372# 105
R a_2624_31950# 100
R a_3140_32492# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_31909# 26
R a_n3248_31947# 18
R a_880_32492# 19
R a_528_32492# 29
R a_1020_32372# 105
R a_160_31950# 100
R a_2156_31932# 256
R a_676_32492# 190
C swmatrix_row_10_10.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_10.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_9.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_9.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_9.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_10.swmatrix_Tgate_9.gated_control swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_31932# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_31947# 18
R a_n2896_32492# 19
R a_n3248_32492# 29
R a_n2756_32372# 105
R a_n3616_31950# 100
R a_n3100_32492# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_32492# 19
R a_n5712_32492# 29
R a_n5220_32372# 105
R a_n6080_31950# 100
R a_n4084_31932# 256
R a_n5564_32492# 190
R a_n6548_31932# 256
R swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_34565# 26
R a_52912_34603# 18
C swmatrix_row_10_9.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_9.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_2.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_2.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_2.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_9.swmatrix_Tgate_2.gated_control swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in swmatrix_row_10_9.d_out
= swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_34603# 18
R a_53264_35148# 19
R a_52912_35148# 29
R a_53404_35028# 105
R a_52544_34606# 100
R a_53060_35148# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_34565# 26
R a_46672_34603# 18
R a_50800_35148# 19
R a_50448_35148# 29
R a_50940_35028# 105
R a_50080_34606# 100
R a_52076_34588# 256
R a_50596_35148# 190
C swmatrix_row_10_9.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_9.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_1.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_1.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_1.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_9.swmatrix_Tgate_1.gated_control swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_34588# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_34603# 18
R a_47024_35148# 19
R a_46672_35148# 29
R a_47164_35028# 105
R a_46304_34606# 100
R a_46820_35148# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_34565# 26
R a_40432_34603# 18
R a_44560_35148# 19
R a_44208_35148# 29
R a_44700_35028# 105
R a_43840_34606# 100
R a_45836_34588# 256
R a_44356_35148# 190
C swmatrix_row_10_9.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_9.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_3.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_3.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_3.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_9.swmatrix_Tgate_3.gated_control swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_34588# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_34603# 18
R a_40784_35148# 19
R a_40432_35148# 29
R a_40924_35028# 105
R a_40064_34606# 100
R a_40580_35148# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_34565# 26
R a_34192_34603# 18
R a_38320_35148# 19
R a_37968_35148# 29
R a_38460_35028# 105
R a_37600_34606# 100
R a_39596_34588# 256
R a_38116_35148# 190
C swmatrix_row_10_9.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_9.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_0.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_0.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_0.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_9.swmatrix_Tgate_0.gated_control swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_34588# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_34603# 18
R a_34544_35148# 19
R a_34192_35148# 29
R a_34684_35028# 105
R a_33824_34606# 100
R a_34340_35148# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_34565# 26
R a_27952_34603# 18
R a_32080_35148# 19
R a_31728_35148# 29
R a_32220_35028# 105
R a_31360_34606# 100
R a_33356_34588# 256
R a_31876_35148# 190
C swmatrix_row_10_9.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_9.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_6.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_6.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_6.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_9.swmatrix_Tgate_6.gated_control swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_34588# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_34603# 18
R a_28304_35148# 19
R a_27952_35148# 29
R a_28444_35028# 105
R a_27584_34606# 100
R a_28100_35148# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_34565# 26
R a_21712_34603# 18
R a_25840_35148# 19
R a_25488_35148# 29
R a_25980_35028# 105
R a_25120_34606# 100
R a_27116_34588# 256
R a_25636_35148# 190
C swmatrix_row_10_9.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_9.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_5.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_5.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_5.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_9.swmatrix_Tgate_5.gated_control swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_34588# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_34603# 18
R a_22064_35148# 19
R a_21712_35148# 29
R a_22204_35028# 105
R a_21344_34606# 100
R a_21860_35148# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_34565# 26
R a_15472_34603# 18
R a_19600_35148# 19
R a_19248_35148# 29
R a_19740_35028# 105
R a_18880_34606# 100
R a_20876_34588# 256
R a_19396_35148# 190
C swmatrix_row_10_9.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_9.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_7.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_7.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_7.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_9.swmatrix_Tgate_7.gated_control swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_34588# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_34603# 18
R a_15824_35148# 19
R a_15472_35148# 29
R a_15964_35028# 105
R a_15104_34606# 100
R a_15620_35148# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_34565# 26
R a_9232_34603# 18
R a_13360_35148# 19
R a_13008_35148# 29
R a_13500_35028# 105
R a_12640_34606# 100
R a_14636_34588# 256
R a_13156_35148# 190
C swmatrix_row_10_9.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_9.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_4.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_4.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_4.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_9.swmatrix_Tgate_4.gated_control swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_34588# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_34603# 18
R a_9584_35148# 19
R a_9232_35148# 29
R a_9724_35028# 105
R a_8864_34606# 100
R a_9380_35148# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_34565# 26
R a_2992_34603# 18
R a_7120_35148# 19
R a_6768_35148# 29
R a_7260_35028# 105
R a_6400_34606# 100
R a_8396_34588# 256
R a_6916_35148# 190
C swmatrix_row_10_9.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_9.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_8.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_8.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_8.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_9.swmatrix_Tgate_8.gated_control swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_34588# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_34603# 18
R a_3344_35148# 19
R a_2992_35148# 29
R a_3484_35028# 105
R a_2624_34606# 100
R a_3140_35148# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_34565# 26
R a_n3248_34603# 18
R a_880_35148# 19
R a_528_35148# 29
R a_1020_35028# 105
R a_160_34606# 100
R a_2156_34588# 256
R a_676_35148# 190
C swmatrix_row_10_9.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_9.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_9.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_9.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_9.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_9.swmatrix_Tgate_9.gated_control swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_34588# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_34603# 18
R a_n2896_35148# 19
R a_n3248_35148# 29
R a_n2756_35028# 105
R a_n3616_34606# 100
R a_n3100_35148# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_35148# 19
R a_n5712_35148# 29
R a_n5220_35028# 105
R a_n6080_34606# 100
R a_n4084_34588# 256
R a_n5564_35148# 190
R a_n6548_34588# 256
R swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_37221# 26
R a_52912_37259# 18
C swmatrix_row_10_8.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_8.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_2.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_2.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_2.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_8.swmatrix_Tgate_2.gated_control swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in swmatrix_row_10_8.d_out
= swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_37259# 18
R a_53264_37804# 19
R a_52912_37804# 29
R a_53404_37684# 105
R a_52544_37262# 100
R a_53060_37804# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_37221# 26
R a_46672_37259# 18
R a_50800_37804# 19
R a_50448_37804# 29
R a_50940_37684# 105
R a_50080_37262# 100
R a_52076_37244# 256
R a_50596_37804# 190
C swmatrix_row_10_8.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_8.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_1.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_1.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_1.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_8.swmatrix_Tgate_1.gated_control swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_37244# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_37259# 18
R a_47024_37804# 19
R a_46672_37804# 29
R a_47164_37684# 105
R a_46304_37262# 100
R a_46820_37804# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_37221# 26
R a_40432_37259# 18
R a_44560_37804# 19
R a_44208_37804# 29
R a_44700_37684# 105
R a_43840_37262# 100
R a_45836_37244# 256
R a_44356_37804# 190
C swmatrix_row_10_8.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_8.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_3.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_3.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_3.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_8.swmatrix_Tgate_3.gated_control swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_37244# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_37259# 18
R a_40784_37804# 19
R a_40432_37804# 29
R a_40924_37684# 105
R a_40064_37262# 100
R a_40580_37804# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_37221# 26
R a_34192_37259# 18
R a_38320_37804# 19
R a_37968_37804# 29
R a_38460_37684# 105
R a_37600_37262# 100
R a_39596_37244# 256
R a_38116_37804# 190
C swmatrix_row_10_8.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_8.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_0.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_0.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_0.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_8.swmatrix_Tgate_0.gated_control swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_37244# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_37259# 18
R a_34544_37804# 19
R a_34192_37804# 29
R a_34684_37684# 105
R a_33824_37262# 100
R a_34340_37804# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_37221# 26
R a_27952_37259# 18
R a_32080_37804# 19
R a_31728_37804# 29
R a_32220_37684# 105
R a_31360_37262# 100
R a_33356_37244# 256
R a_31876_37804# 190
C swmatrix_row_10_8.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_8.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_6.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_6.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_6.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_8.swmatrix_Tgate_6.gated_control swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_37244# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_37259# 18
R a_28304_37804# 19
R a_27952_37804# 29
R a_28444_37684# 105
R a_27584_37262# 100
R a_28100_37804# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_37221# 26
R a_21712_37259# 18
R a_25840_37804# 19
R a_25488_37804# 29
R a_25980_37684# 105
R a_25120_37262# 100
R a_27116_37244# 256
R a_25636_37804# 190
C swmatrix_row_10_8.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_8.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_5.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_5.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_5.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_8.swmatrix_Tgate_5.gated_control swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_37244# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_37259# 18
R a_22064_37804# 19
R a_21712_37804# 29
R a_22204_37684# 105
R a_21344_37262# 100
R a_21860_37804# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_37221# 26
R a_15472_37259# 18
R a_19600_37804# 19
R a_19248_37804# 29
R a_19740_37684# 105
R a_18880_37262# 100
R a_20876_37244# 256
R a_19396_37804# 190
C swmatrix_row_10_8.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_8.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_7.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_7.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_7.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_8.swmatrix_Tgate_7.gated_control swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_37244# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_37259# 18
R a_15824_37804# 19
R a_15472_37804# 29
R a_15964_37684# 105
R a_15104_37262# 100
R a_15620_37804# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_37221# 26
R a_9232_37259# 18
R a_13360_37804# 19
R a_13008_37804# 29
R a_13500_37684# 105
R a_12640_37262# 100
R a_14636_37244# 256
R a_13156_37804# 190
C swmatrix_row_10_8.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_8.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_4.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_4.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_4.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_8.swmatrix_Tgate_4.gated_control swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_37244# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_37259# 18
R a_9584_37804# 19
R a_9232_37804# 29
R a_9724_37684# 105
R a_8864_37262# 100
R a_9380_37804# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_37221# 26
R a_2992_37259# 18
R a_7120_37804# 19
R a_6768_37804# 29
R a_7260_37684# 105
R a_6400_37262# 100
R a_8396_37244# 256
R a_6916_37804# 190
C swmatrix_row_10_8.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_8.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_8.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_8.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_8.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_8.swmatrix_Tgate_8.gated_control swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_37244# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_37259# 18
R a_3344_37804# 19
R a_2992_37804# 29
R a_3484_37684# 105
R a_2624_37262# 100
R a_3140_37804# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_37221# 26
R a_n3248_37259# 18
R a_880_37804# 19
R a_528_37804# 29
R a_1020_37684# 105
R a_160_37262# 100
R a_2156_37244# 256
R a_676_37804# 190
C swmatrix_row_10_8.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_8.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_9.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_9.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_9.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_8.swmatrix_Tgate_9.gated_control swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_37244# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_37259# 18
R a_n2896_37804# 19
R a_n3248_37804# 29
R a_n2756_37684# 105
R a_n3616_37262# 100
R a_n3100_37804# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_37804# 19
R a_n5712_37804# 29
R a_n5220_37684# 105
R a_n6080_37262# 100
R a_n4084_37244# 256
R a_n5564_37804# 190
R a_n6548_37244# 256
R swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_39877# 26
R a_52912_39915# 18
C swmatrix_row_10_7.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_7.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_2.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_2.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_2.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_7.swmatrix_Tgate_2.gated_control swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in swmatrix_row_10_7.d_out
= swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_39915# 18
R a_53264_40460# 19
R a_52912_40460# 29
R a_53404_40340# 105
R a_52544_39918# 100
R a_53060_40460# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_39877# 26
R a_46672_39915# 18
R a_50800_40460# 19
R a_50448_40460# 29
R a_50940_40340# 105
R a_50080_39918# 100
R a_52076_39900# 256
R a_50596_40460# 190
C swmatrix_row_10_7.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_7.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_1.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_1.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_1.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_7.swmatrix_Tgate_1.gated_control swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_39900# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_39915# 18
R a_47024_40460# 19
R a_46672_40460# 29
R a_47164_40340# 105
R a_46304_39918# 100
R a_46820_40460# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_39877# 26
R a_40432_39915# 18
R a_44560_40460# 19
R a_44208_40460# 29
R a_44700_40340# 105
R a_43840_39918# 100
R a_45836_39900# 256
R a_44356_40460# 190
C swmatrix_row_10_7.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_7.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_3.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_3.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_3.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_7.swmatrix_Tgate_3.gated_control swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_39900# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_39915# 18
R a_40784_40460# 19
R a_40432_40460# 29
R a_40924_40340# 105
R a_40064_39918# 100
R a_40580_40460# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_39877# 26
R a_34192_39915# 18
R a_38320_40460# 19
R a_37968_40460# 29
R a_38460_40340# 105
R a_37600_39918# 100
R a_39596_39900# 256
R a_38116_40460# 190
C swmatrix_row_10_7.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_7.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_0.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_0.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_0.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_7.swmatrix_Tgate_0.gated_control swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_39900# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_39915# 18
R a_34544_40460# 19
R a_34192_40460# 29
R a_34684_40340# 105
R a_33824_39918# 100
R a_34340_40460# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_39877# 26
R a_27952_39915# 18
R a_32080_40460# 19
R a_31728_40460# 29
R a_32220_40340# 105
R a_31360_39918# 100
R a_33356_39900# 256
R a_31876_40460# 190
C swmatrix_row_10_7.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_7.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_6.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_6.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_6.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_7.swmatrix_Tgate_6.gated_control swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_39900# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_39915# 18
R a_28304_40460# 19
R a_27952_40460# 29
R a_28444_40340# 105
R a_27584_39918# 100
R a_28100_40460# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_39877# 26
R a_21712_39915# 18
R a_25840_40460# 19
R a_25488_40460# 29
R a_25980_40340# 105
R a_25120_39918# 100
R a_27116_39900# 256
R a_25636_40460# 190
C swmatrix_row_10_7.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_7.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_5.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_5.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_5.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_7.swmatrix_Tgate_5.gated_control swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_39900# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_39915# 18
R a_22064_40460# 19
R a_21712_40460# 29
R a_22204_40340# 105
R a_21344_39918# 100
R a_21860_40460# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_39877# 26
R a_15472_39915# 18
R a_19600_40460# 19
R a_19248_40460# 29
R a_19740_40340# 105
R a_18880_39918# 100
R a_20876_39900# 256
R a_19396_40460# 190
C swmatrix_row_10_7.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_7.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_7.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_7.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_7.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_7.swmatrix_Tgate_7.gated_control swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_39900# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_39915# 18
R a_15824_40460# 19
R a_15472_40460# 29
R a_15964_40340# 105
R a_15104_39918# 100
R a_15620_40460# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_39877# 26
R a_9232_39915# 18
R a_13360_40460# 19
R a_13008_40460# 29
R a_13500_40340# 105
R a_12640_39918# 100
R a_14636_39900# 256
R a_13156_40460# 190
C swmatrix_row_10_7.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_7.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_4.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_4.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_4.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_7.swmatrix_Tgate_4.gated_control swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_39900# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_39915# 18
R a_9584_40460# 19
R a_9232_40460# 29
R a_9724_40340# 105
R a_8864_39918# 100
R a_9380_40460# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_39877# 26
R a_2992_39915# 18
R a_7120_40460# 19
R a_6768_40460# 29
R a_7260_40340# 105
R a_6400_39918# 100
R a_8396_39900# 256
R a_6916_40460# 190
C swmatrix_row_10_7.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_7.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_8.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_8.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_8.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_7.swmatrix_Tgate_8.gated_control swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_39900# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_39915# 18
R a_3344_40460# 19
R a_2992_40460# 29
R a_3484_40340# 105
R a_2624_39918# 100
R a_3140_40460# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_39877# 26
R a_n3248_39915# 18
R a_880_40460# 19
R a_528_40460# 29
R a_1020_40340# 105
R a_160_39918# 100
R a_2156_39900# 256
R a_676_40460# 190
C swmatrix_row_10_7.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_7.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_9.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_9.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_9.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_7.swmatrix_Tgate_9.gated_control swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_39900# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_39915# 18
R a_n2896_40460# 19
R a_n3248_40460# 29
R a_n2756_40340# 105
R a_n3616_39918# 100
R a_n3100_40460# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_40460# 19
R a_n5712_40460# 29
R a_n5220_40340# 105
R a_n6080_39918# 100
R a_n4084_39900# 256
R a_n5564_40460# 190
R a_n6548_39900# 256
R swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_42533# 26
R a_52912_42571# 18
C swmatrix_row_10_6.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_6.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_2.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_2.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_2.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_6.swmatrix_Tgate_2.gated_control swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in swmatrix_row_10_6.d_out
= swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_42571# 18
R a_53264_43116# 19
R a_52912_43116# 29
R a_53404_42996# 105
R a_52544_42574# 100
R a_53060_43116# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_42533# 26
R a_46672_42571# 18
R a_50800_43116# 19
R a_50448_43116# 29
R a_50940_42996# 105
R a_50080_42574# 100
R a_52076_42556# 256
R a_50596_43116# 190
C swmatrix_row_10_6.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_6.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_1.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_1.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_1.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_6.swmatrix_Tgate_1.gated_control swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_42556# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_42571# 18
R a_47024_43116# 19
R a_46672_43116# 29
R a_47164_42996# 105
R a_46304_42574# 100
R a_46820_43116# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_42533# 26
R a_40432_42571# 18
R a_44560_43116# 19
R a_44208_43116# 29
R a_44700_42996# 105
R a_43840_42574# 100
R a_45836_42556# 256
R a_44356_43116# 190
C swmatrix_row_10_6.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_6.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_3.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_3.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_3.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_6.swmatrix_Tgate_3.gated_control swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_42556# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_42571# 18
R a_40784_43116# 19
R a_40432_43116# 29
R a_40924_42996# 105
R a_40064_42574# 100
R a_40580_43116# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_42533# 26
R a_34192_42571# 18
R a_38320_43116# 19
R a_37968_43116# 29
R a_38460_42996# 105
R a_37600_42574# 100
R a_39596_42556# 256
R a_38116_43116# 190
C swmatrix_row_10_6.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_6.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_0.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_0.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_0.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_6.swmatrix_Tgate_0.gated_control swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_42556# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_42571# 18
R a_34544_43116# 19
R a_34192_43116# 29
R a_34684_42996# 105
R a_33824_42574# 100
R a_34340_43116# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_42533# 26
R a_27952_42571# 18
R a_32080_43116# 19
R a_31728_43116# 29
R a_32220_42996# 105
R a_31360_42574# 100
R a_33356_42556# 256
R a_31876_43116# 190
C swmatrix_row_10_6.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_6.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_6.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_6.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_6.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_6.swmatrix_Tgate_6.gated_control swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_42556# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_42571# 18
R a_28304_43116# 19
R a_27952_43116# 29
R a_28444_42996# 105
R a_27584_42574# 100
R a_28100_43116# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_42533# 26
R a_21712_42571# 18
R a_25840_43116# 19
R a_25488_43116# 29
R a_25980_42996# 105
R a_25120_42574# 100
R a_27116_42556# 256
R a_25636_43116# 190
C swmatrix_row_10_6.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_6.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_5.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_5.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_5.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_6.swmatrix_Tgate_5.gated_control swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_42556# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_42571# 18
R a_22064_43116# 19
R a_21712_43116# 29
R a_22204_42996# 105
R a_21344_42574# 100
R a_21860_43116# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_42533# 26
R a_15472_42571# 18
R a_19600_43116# 19
R a_19248_43116# 29
R a_19740_42996# 105
R a_18880_42574# 100
R a_20876_42556# 256
R a_19396_43116# 190
C swmatrix_row_10_6.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_6.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_7.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_7.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_7.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_6.swmatrix_Tgate_7.gated_control swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_42556# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_42571# 18
R a_15824_43116# 19
R a_15472_43116# 29
R a_15964_42996# 105
R a_15104_42574# 100
R a_15620_43116# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_42533# 26
R a_9232_42571# 18
R a_13360_43116# 19
R a_13008_43116# 29
R a_13500_42996# 105
R a_12640_42574# 100
R a_14636_42556# 256
R a_13156_43116# 190
C swmatrix_row_10_6.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_6.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_4.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_4.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_4.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_6.swmatrix_Tgate_4.gated_control swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_42556# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_42571# 18
R a_9584_43116# 19
R a_9232_43116# 29
R a_9724_42996# 105
R a_8864_42574# 100
R a_9380_43116# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_42533# 26
R a_2992_42571# 18
R a_7120_43116# 19
R a_6768_43116# 29
R a_7260_42996# 105
R a_6400_42574# 100
R a_8396_42556# 256
R a_6916_43116# 190
C swmatrix_row_10_6.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_6.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_8.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_8.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_8.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_6.swmatrix_Tgate_8.gated_control swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_42556# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_42571# 18
R a_3344_43116# 19
R a_2992_43116# 29
R a_3484_42996# 105
R a_2624_42574# 100
R a_3140_43116# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_42533# 26
R a_n3248_42571# 18
R a_880_43116# 19
R a_528_43116# 29
R a_1020_42996# 105
R a_160_42574# 100
R a_2156_42556# 256
R a_676_43116# 190
C swmatrix_row_10_6.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_6.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_9.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_9.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_9.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_6.swmatrix_Tgate_9.gated_control swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_42556# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_42571# 18
R a_n2896_43116# 19
R a_n3248_43116# 29
R a_n2756_42996# 105
R a_n3616_42574# 100
R a_n3100_43116# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_43116# 19
R a_n5712_43116# 29
R a_n5220_42996# 105
R a_n6080_42574# 100
R a_n4084_42556# 256
R a_n5564_43116# 190
R a_n6548_42556# 256
R swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_45189# 26
R a_52912_45227# 18
C swmatrix_row_10_5.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_5.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_2.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_2.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_2.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_5.swmatrix_Tgate_2.gated_control swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in swmatrix_row_10_5.d_out
= swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_45227# 18
R a_53264_45772# 19
R a_52912_45772# 29
R a_53404_45652# 105
R a_52544_45230# 100
R a_53060_45772# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_45189# 26
R a_46672_45227# 18
R a_50800_45772# 19
R a_50448_45772# 29
R a_50940_45652# 105
R a_50080_45230# 100
R a_52076_45212# 256
R a_50596_45772# 190
C swmatrix_row_10_5.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_5.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_1.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_1.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_1.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_5.swmatrix_Tgate_1.gated_control swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_45212# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_45227# 18
R a_47024_45772# 19
R a_46672_45772# 29
R a_47164_45652# 105
R a_46304_45230# 100
R a_46820_45772# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_45189# 26
R a_40432_45227# 18
R a_44560_45772# 19
R a_44208_45772# 29
R a_44700_45652# 105
R a_43840_45230# 100
R a_45836_45212# 256
R a_44356_45772# 190
C swmatrix_row_10_5.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_5.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_3.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_3.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_3.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_5.swmatrix_Tgate_3.gated_control swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_45212# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_45227# 18
R a_40784_45772# 19
R a_40432_45772# 29
R a_40924_45652# 105
R a_40064_45230# 100
R a_40580_45772# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_45189# 26
R a_34192_45227# 18
R a_38320_45772# 19
R a_37968_45772# 29
R a_38460_45652# 105
R a_37600_45230# 100
R a_39596_45212# 256
R a_38116_45772# 190
C swmatrix_row_10_5.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_5.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_0.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_0.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_0.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_5.swmatrix_Tgate_0.gated_control swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_45212# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_45227# 18
R a_34544_45772# 19
R a_34192_45772# 29
R a_34684_45652# 105
R a_33824_45230# 100
R a_34340_45772# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_45189# 26
R a_27952_45227# 18
R a_32080_45772# 19
R a_31728_45772# 29
R a_32220_45652# 105
R a_31360_45230# 100
R a_33356_45212# 256
R a_31876_45772# 190
C swmatrix_row_10_5.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_5.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_6.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_6.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_6.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_5.swmatrix_Tgate_6.gated_control swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_45212# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_45227# 18
R a_28304_45772# 19
R a_27952_45772# 29
R a_28444_45652# 105
R a_27584_45230# 100
R a_28100_45772# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_45189# 26
R a_21712_45227# 18
R a_25840_45772# 19
R a_25488_45772# 29
R a_25980_45652# 105
R a_25120_45230# 100
R a_27116_45212# 256
R a_25636_45772# 190
C swmatrix_row_10_5.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_5.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_5.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_5.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_5.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_5.swmatrix_Tgate_5.gated_control swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_45212# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_45227# 18
R a_22064_45772# 19
R a_21712_45772# 29
R a_22204_45652# 105
R a_21344_45230# 100
R a_21860_45772# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_45189# 26
R a_15472_45227# 18
R a_19600_45772# 19
R a_19248_45772# 29
R a_19740_45652# 105
R a_18880_45230# 100
R a_20876_45212# 256
R a_19396_45772# 190
C swmatrix_row_10_5.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_5.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_7.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_7.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_7.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_5.swmatrix_Tgate_7.gated_control swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_45212# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_45227# 18
R a_15824_45772# 19
R a_15472_45772# 29
R a_15964_45652# 105
R a_15104_45230# 100
R a_15620_45772# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_45189# 26
R a_9232_45227# 18
R a_13360_45772# 19
R a_13008_45772# 29
R a_13500_45652# 105
R a_12640_45230# 100
R a_14636_45212# 256
R a_13156_45772# 190
C swmatrix_row_10_5.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_5.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_4.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_4.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_4.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_5.swmatrix_Tgate_4.gated_control swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_45212# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_45227# 18
R a_9584_45772# 19
R a_9232_45772# 29
R a_9724_45652# 105
R a_8864_45230# 100
R a_9380_45772# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_45189# 26
R a_2992_45227# 18
R a_7120_45772# 19
R a_6768_45772# 29
R a_7260_45652# 105
R a_6400_45230# 100
R a_8396_45212# 256
R a_6916_45772# 190
C swmatrix_row_10_5.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_5.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_8.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_8.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_8.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_5.swmatrix_Tgate_8.gated_control swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_45212# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_45227# 18
R a_3344_45772# 19
R a_2992_45772# 29
R a_3484_45652# 105
R a_2624_45230# 100
R a_3140_45772# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_45189# 26
R a_n3248_45227# 18
R a_880_45772# 19
R a_528_45772# 29
R a_1020_45652# 105
R a_160_45230# 100
R a_2156_45212# 256
R a_676_45772# 190
C swmatrix_row_10_5.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_5.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_9.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_9.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_9.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_5.swmatrix_Tgate_9.gated_control swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_45212# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_45227# 18
R a_n2896_45772# 19
R a_n3248_45772# 29
R a_n2756_45652# 105
R a_n3616_45230# 100
R a_n3100_45772# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_45772# 19
R a_n5712_45772# 29
R a_n5220_45652# 105
R a_n6080_45230# 100
R a_n4084_45212# 256
R a_n5564_45772# 190
R a_n6548_45212# 256
R swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_47845# 26
R a_52912_47883# 18
C swmatrix_row_10_4.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_4.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_2.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_2.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_2.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_4.swmatrix_Tgate_2.gated_control swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in swmatrix_row_10_4.d_out
= swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_47883# 18
R a_53264_48428# 19
R a_52912_48428# 29
R a_53404_48308# 105
R a_52544_47886# 100
R a_53060_48428# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_47845# 26
R a_46672_47883# 18
R a_50800_48428# 19
R a_50448_48428# 29
R a_50940_48308# 105
R a_50080_47886# 100
R a_52076_47868# 256
R a_50596_48428# 190
C swmatrix_row_10_4.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_4.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_1.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_1.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_1.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_4.swmatrix_Tgate_1.gated_control swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_47868# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_47883# 18
R a_47024_48428# 19
R a_46672_48428# 29
R a_47164_48308# 105
R a_46304_47886# 100
R a_46820_48428# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_47845# 26
R a_40432_47883# 18
R a_44560_48428# 19
R a_44208_48428# 29
R a_44700_48308# 105
R a_43840_47886# 100
R a_45836_47868# 256
R a_44356_48428# 190
C swmatrix_row_10_4.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_4.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_3.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_3.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_3.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_4.swmatrix_Tgate_3.gated_control swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_47868# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_47883# 18
R a_40784_48428# 19
R a_40432_48428# 29
R a_40924_48308# 105
R a_40064_47886# 100
R a_40580_48428# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_47845# 26
R a_34192_47883# 18
R a_38320_48428# 19
R a_37968_48428# 29
R a_38460_48308# 105
R a_37600_47886# 100
R a_39596_47868# 256
R a_38116_48428# 190
C swmatrix_row_10_4.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_4.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_0.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_0.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_0.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_4.swmatrix_Tgate_0.gated_control swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_47868# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_47883# 18
R a_34544_48428# 19
R a_34192_48428# 29
R a_34684_48308# 105
R a_33824_47886# 100
R a_34340_48428# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_47845# 26
R a_27952_47883# 18
R a_32080_48428# 19
R a_31728_48428# 29
R a_32220_48308# 105
R a_31360_47886# 100
R a_33356_47868# 256
R a_31876_48428# 190
C swmatrix_row_10_4.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_4.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_6.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_6.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_6.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_4.swmatrix_Tgate_6.gated_control swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_47868# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_47883# 18
R a_28304_48428# 19
R a_27952_48428# 29
R a_28444_48308# 105
R a_27584_47886# 100
R a_28100_48428# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_47845# 26
R a_21712_47883# 18
R a_25840_48428# 19
R a_25488_48428# 29
R a_25980_48308# 105
R a_25120_47886# 100
R a_27116_47868# 256
R a_25636_48428# 190
C swmatrix_row_10_4.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_4.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_5.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_5.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_5.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_4.swmatrix_Tgate_5.gated_control swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_47868# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_47883# 18
R a_22064_48428# 19
R a_21712_48428# 29
R a_22204_48308# 105
R a_21344_47886# 100
R a_21860_48428# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_47845# 26
R a_15472_47883# 18
R a_19600_48428# 19
R a_19248_48428# 29
R a_19740_48308# 105
R a_18880_47886# 100
R a_20876_47868# 256
R a_19396_48428# 190
C swmatrix_row_10_4.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_4.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_7.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_7.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_7.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_4.swmatrix_Tgate_7.gated_control swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_47868# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_47883# 18
R a_15824_48428# 19
R a_15472_48428# 29
R a_15964_48308# 105
R a_15104_47886# 100
R a_15620_48428# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_47845# 26
R a_9232_47883# 18
R a_13360_48428# 19
R a_13008_48428# 29
R a_13500_48308# 105
R a_12640_47886# 100
R a_14636_47868# 256
R a_13156_48428# 190
C swmatrix_row_10_4.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_4.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_4.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_4.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_4.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_4.swmatrix_Tgate_4.gated_control swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_47868# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_47883# 18
R a_9584_48428# 19
R a_9232_48428# 29
R a_9724_48308# 105
R a_8864_47886# 100
R a_9380_48428# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_47845# 26
R a_2992_47883# 18
R a_7120_48428# 19
R a_6768_48428# 29
R a_7260_48308# 105
R a_6400_47886# 100
R a_8396_47868# 256
R a_6916_48428# 190
C swmatrix_row_10_4.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_4.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_8.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_8.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_8.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_4.swmatrix_Tgate_8.gated_control swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_47868# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_47883# 18
R a_3344_48428# 19
R a_2992_48428# 29
R a_3484_48308# 105
R a_2624_47886# 100
R a_3140_48428# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_47845# 26
R a_n3248_47883# 18
R a_880_48428# 19
R a_528_48428# 29
R a_1020_48308# 105
R a_160_47886# 100
R a_2156_47868# 256
R a_676_48428# 190
C swmatrix_row_10_4.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_4.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_9.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_9.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_9.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_4.swmatrix_Tgate_9.gated_control swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_47868# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_47883# 18
R a_n2896_48428# 19
R a_n3248_48428# 29
R a_n2756_48308# 105
R a_n3616_47886# 100
R a_n3100_48428# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_48428# 19
R a_n5712_48428# 29
R a_n5220_48308# 105
R a_n6080_47886# 100
R a_n4084_47868# 256
R a_n5564_48428# 190
R a_n6548_47868# 256
R swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_50501# 26
R a_52912_50539# 18
C swmatrix_row_10_3.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_3.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_2.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_2.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_2.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_3.swmatrix_Tgate_2.gated_control swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in swmatrix_row_10_3.d_out
= swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_50539# 18
R a_53264_51084# 19
R a_52912_51084# 29
R a_53404_50964# 105
R a_52544_50542# 100
R a_53060_51084# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_50501# 26
R a_46672_50539# 18
R a_50800_51084# 19
R a_50448_51084# 29
R a_50940_50964# 105
R a_50080_50542# 100
R a_52076_50524# 256
R a_50596_51084# 190
C swmatrix_row_10_3.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_3.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_1.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_1.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_1.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_3.swmatrix_Tgate_1.gated_control swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_50524# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_50539# 18
R a_47024_51084# 19
R a_46672_51084# 29
R a_47164_50964# 105
R a_46304_50542# 100
R a_46820_51084# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_50501# 26
R a_40432_50539# 18
R a_44560_51084# 19
R a_44208_51084# 29
R a_44700_50964# 105
R a_43840_50542# 100
R a_45836_50524# 256
R a_44356_51084# 190
C swmatrix_row_10_3.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_3.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_3.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_3.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_3.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_3.swmatrix_Tgate_3.gated_control swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_50524# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_50539# 18
R a_40784_51084# 19
R a_40432_51084# 29
R a_40924_50964# 105
R a_40064_50542# 100
R a_40580_51084# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_50501# 26
R a_34192_50539# 18
R a_38320_51084# 19
R a_37968_51084# 29
R a_38460_50964# 105
R a_37600_50542# 100
R a_39596_50524# 256
R a_38116_51084# 190
C swmatrix_row_10_3.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_3.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_0.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_0.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_0.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_3.swmatrix_Tgate_0.gated_control swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_50524# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_50539# 18
R a_34544_51084# 19
R a_34192_51084# 29
R a_34684_50964# 105
R a_33824_50542# 100
R a_34340_51084# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_50501# 26
R a_27952_50539# 18
R a_32080_51084# 19
R a_31728_51084# 29
R a_32220_50964# 105
R a_31360_50542# 100
R a_33356_50524# 256
R a_31876_51084# 190
C swmatrix_row_10_3.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_3.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_6.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_6.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_6.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_3.swmatrix_Tgate_6.gated_control swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_50524# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_50539# 18
R a_28304_51084# 19
R a_27952_51084# 29
R a_28444_50964# 105
R a_27584_50542# 100
R a_28100_51084# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_50501# 26
R a_21712_50539# 18
R a_25840_51084# 19
R a_25488_51084# 29
R a_25980_50964# 105
R a_25120_50542# 100
R a_27116_50524# 256
R a_25636_51084# 190
C swmatrix_row_10_3.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_3.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_5.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_5.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_5.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_3.swmatrix_Tgate_5.gated_control swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_50524# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_50539# 18
R a_22064_51084# 19
R a_21712_51084# 29
R a_22204_50964# 105
R a_21344_50542# 100
R a_21860_51084# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_50501# 26
R a_15472_50539# 18
R a_19600_51084# 19
R a_19248_51084# 29
R a_19740_50964# 105
R a_18880_50542# 100
R a_20876_50524# 256
R a_19396_51084# 190
C swmatrix_row_10_3.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_3.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_7.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_7.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_7.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_3.swmatrix_Tgate_7.gated_control swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_50524# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_50539# 18
R a_15824_51084# 19
R a_15472_51084# 29
R a_15964_50964# 105
R a_15104_50542# 100
R a_15620_51084# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_50501# 26
R a_9232_50539# 18
R a_13360_51084# 19
R a_13008_51084# 29
R a_13500_50964# 105
R a_12640_50542# 100
R a_14636_50524# 256
R a_13156_51084# 190
C swmatrix_row_10_3.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_3.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_4.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_4.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_4.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_3.swmatrix_Tgate_4.gated_control swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_50524# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_50539# 18
R a_9584_51084# 19
R a_9232_51084# 29
R a_9724_50964# 105
R a_8864_50542# 100
R a_9380_51084# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_50501# 26
R a_2992_50539# 18
R a_7120_51084# 19
R a_6768_51084# 29
R a_7260_50964# 105
R a_6400_50542# 100
R a_8396_50524# 256
R a_6916_51084# 190
C swmatrix_row_10_3.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_3.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_8.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_8.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_8.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_3.swmatrix_Tgate_8.gated_control swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_50524# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_50539# 18
R a_3344_51084# 19
R a_2992_51084# 29
R a_3484_50964# 105
R a_2624_50542# 100
R a_3140_51084# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_50501# 26
R a_n3248_50539# 18
R a_880_51084# 19
R a_528_51084# 29
R a_1020_50964# 105
R a_160_50542# 100
R a_2156_50524# 256
R a_676_51084# 190
C swmatrix_row_10_3.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_3.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_9.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_9.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_9.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_3.swmatrix_Tgate_9.gated_control swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_50524# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_50539# 18
R a_n2896_51084# 19
R a_n3248_51084# 29
R a_n2756_50964# 105
R a_n3616_50542# 100
R a_n3100_51084# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_51084# 19
R a_n5712_51084# 29
R a_n5220_50964# 105
R a_n6080_50542# 100
R a_n4084_50524# 256
R a_n5564_51084# 190
R a_n6548_50524# 256
R swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_53157# 26
R a_52912_53195# 18
C swmatrix_row_10_2.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_2.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_2.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_2.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_2.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_2.swmatrix_Tgate_2.gated_control swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in swmatrix_row_10_2.d_out
= swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_53195# 18
R a_53264_53740# 19
R a_52912_53740# 29
R a_53404_53620# 105
R a_52544_53198# 100
R a_53060_53740# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_53157# 26
R a_46672_53195# 18
R a_50800_53740# 19
R a_50448_53740# 29
R a_50940_53620# 105
R a_50080_53198# 100
R a_52076_53180# 256
R a_50596_53740# 190
C swmatrix_row_10_2.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_2.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_1.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_1.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_1.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_2.swmatrix_Tgate_1.gated_control swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_53180# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_53195# 18
R a_47024_53740# 19
R a_46672_53740# 29
R a_47164_53620# 105
R a_46304_53198# 100
R a_46820_53740# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_53157# 26
R a_40432_53195# 18
R a_44560_53740# 19
R a_44208_53740# 29
R a_44700_53620# 105
R a_43840_53198# 100
R a_45836_53180# 256
R a_44356_53740# 190
C swmatrix_row_10_2.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_2.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_3.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_3.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_3.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_2.swmatrix_Tgate_3.gated_control swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_53180# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_53195# 18
R a_40784_53740# 19
R a_40432_53740# 29
R a_40924_53620# 105
R a_40064_53198# 100
R a_40580_53740# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_53157# 26
R a_34192_53195# 18
R a_38320_53740# 19
R a_37968_53740# 29
R a_38460_53620# 105
R a_37600_53198# 100
R a_39596_53180# 256
R a_38116_53740# 190
C swmatrix_row_10_2.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_2.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_0.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_0.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_0.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_2.swmatrix_Tgate_0.gated_control swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_53180# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_53195# 18
R a_34544_53740# 19
R a_34192_53740# 29
R a_34684_53620# 105
R a_33824_53198# 100
R a_34340_53740# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_53157# 26
R a_27952_53195# 18
R a_32080_53740# 19
R a_31728_53740# 29
R a_32220_53620# 105
R a_31360_53198# 100
R a_33356_53180# 256
R a_31876_53740# 190
C swmatrix_row_10_2.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_2.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_6.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_6.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_6.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_2.swmatrix_Tgate_6.gated_control swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_53180# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_53195# 18
R a_28304_53740# 19
R a_27952_53740# 29
R a_28444_53620# 105
R a_27584_53198# 100
R a_28100_53740# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_53157# 26
R a_21712_53195# 18
R a_25840_53740# 19
R a_25488_53740# 29
R a_25980_53620# 105
R a_25120_53198# 100
R a_27116_53180# 256
R a_25636_53740# 190
C swmatrix_row_10_2.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_2.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_5.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_5.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_5.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_2.swmatrix_Tgate_5.gated_control swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_53180# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_53195# 18
R a_22064_53740# 19
R a_21712_53740# 29
R a_22204_53620# 105
R a_21344_53198# 100
R a_21860_53740# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_53157# 26
R a_15472_53195# 18
R a_19600_53740# 19
R a_19248_53740# 29
R a_19740_53620# 105
R a_18880_53198# 100
R a_20876_53180# 256
R a_19396_53740# 190
C swmatrix_row_10_2.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_2.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_7.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_7.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_7.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_2.swmatrix_Tgate_7.gated_control swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_53180# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_53195# 18
R a_15824_53740# 19
R a_15472_53740# 29
R a_15964_53620# 105
R a_15104_53198# 100
R a_15620_53740# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_53157# 26
R a_9232_53195# 18
R a_13360_53740# 19
R a_13008_53740# 29
R a_13500_53620# 105
R a_12640_53198# 100
R a_14636_53180# 256
R a_13156_53740# 190
C swmatrix_row_10_2.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_2.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_4.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_4.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_4.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_2.swmatrix_Tgate_4.gated_control swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_53180# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_53195# 18
R a_9584_53740# 19
R a_9232_53740# 29
R a_9724_53620# 105
R a_8864_53198# 100
R a_9380_53740# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_53157# 26
R a_2992_53195# 18
R a_7120_53740# 19
R a_6768_53740# 29
R a_7260_53620# 105
R a_6400_53198# 100
R a_8396_53180# 256
R a_6916_53740# 190
C swmatrix_row_10_2.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_2.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_8.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_8.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_8.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_2.swmatrix_Tgate_8.gated_control swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_53180# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_53195# 18
R a_3344_53740# 19
R a_2992_53740# 29
R a_3484_53620# 105
R a_2624_53198# 100
R a_3140_53740# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_53157# 26
R a_n3248_53195# 18
R a_880_53740# 19
R a_528_53740# 29
R a_1020_53620# 105
R a_160_53198# 100
R a_2156_53180# 256
R a_676_53740# 190
C swmatrix_row_10_2.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_2.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_9.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_9.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_9.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_2.swmatrix_Tgate_9.gated_control swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_53180# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_53195# 18
R a_n2896_53740# 19
R a_n3248_53740# 29
R a_n2756_53620# 105
R a_n3616_53198# 100
R a_n3100_53740# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_53740# 19
R a_n5712_53740# 29
R a_n5220_53620# 105
R a_n6080_53198# 100
R a_n4084_53180# 256
R a_n5564_53740# 190
R a_n6548_53180# 256
R swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_55813# 26
R a_52912_55851# 18
C swmatrix_row_10_1.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_1.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_2.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_2.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_2.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_1.swmatrix_Tgate_2.gated_control swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in swmatrix_row_10_1.d_out
= swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_55851# 18
R a_53264_56396# 19
R a_52912_56396# 29
R a_53404_56276# 105
R a_52544_55854# 100
R a_53060_56396# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_55813# 26
R a_46672_55851# 18
R a_50800_56396# 19
R a_50448_56396# 29
R a_50940_56276# 105
R a_50080_55854# 100
R a_52076_55836# 256
R a_50596_56396# 190
C swmatrix_row_10_1.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_1.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_1.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_1.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_1.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_1.swmatrix_Tgate_1.gated_control swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_55836# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_55851# 18
R a_47024_56396# 19
R a_46672_56396# 29
R a_47164_56276# 105
R a_46304_55854# 100
R a_46820_56396# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_55813# 26
R a_40432_55851# 18
R a_44560_56396# 19
R a_44208_56396# 29
R a_44700_56276# 105
R a_43840_55854# 100
R a_45836_55836# 256
R a_44356_56396# 190
C swmatrix_row_10_1.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_1.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_3.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_3.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_3.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_1.swmatrix_Tgate_3.gated_control swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_55836# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_55851# 18
R a_40784_56396# 19
R a_40432_56396# 29
R a_40924_56276# 105
R a_40064_55854# 100
R a_40580_56396# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_55813# 26
R a_34192_55851# 18
R a_38320_56396# 19
R a_37968_56396# 29
R a_38460_56276# 105
R a_37600_55854# 100
R a_39596_55836# 256
R a_38116_56396# 190
C swmatrix_row_10_1.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_1.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_0.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_0.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_0.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_1.swmatrix_Tgate_0.gated_control swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_55836# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_55851# 18
R a_34544_56396# 19
R a_34192_56396# 29
R a_34684_56276# 105
R a_33824_55854# 100
R a_34340_56396# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_55813# 26
R a_27952_55851# 18
R a_32080_56396# 19
R a_31728_56396# 29
R a_32220_56276# 105
R a_31360_55854# 100
R a_33356_55836# 256
R a_31876_56396# 190
C swmatrix_row_10_1.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_1.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_6.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_6.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_6.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_1.swmatrix_Tgate_6.gated_control swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_55836# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_55851# 18
R a_28304_56396# 19
R a_27952_56396# 29
R a_28444_56276# 105
R a_27584_55854# 100
R a_28100_56396# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_55813# 26
R a_21712_55851# 18
R a_25840_56396# 19
R a_25488_56396# 29
R a_25980_56276# 105
R a_25120_55854# 100
R a_27116_55836# 256
R a_25636_56396# 190
C swmatrix_row_10_1.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_1.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_5.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_5.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_5.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_1.swmatrix_Tgate_5.gated_control swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_55836# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_55851# 18
R a_22064_56396# 19
R a_21712_56396# 29
R a_22204_56276# 105
R a_21344_55854# 100
R a_21860_56396# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_55813# 26
R a_15472_55851# 18
R a_19600_56396# 19
R a_19248_56396# 29
R a_19740_56276# 105
R a_18880_55854# 100
R a_20876_55836# 256
R a_19396_56396# 190
C swmatrix_row_10_1.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_1.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_7.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_7.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_7.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_1.swmatrix_Tgate_7.gated_control swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_55836# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_55851# 18
R a_15824_56396# 19
R a_15472_56396# 29
R a_15964_56276# 105
R a_15104_55854# 100
R a_15620_56396# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_55813# 26
R a_9232_55851# 18
R a_13360_56396# 19
R a_13008_56396# 29
R a_13500_56276# 105
R a_12640_55854# 100
R a_14636_55836# 256
R a_13156_56396# 190
C swmatrix_row_10_1.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_1.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_4.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_4.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_4.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_1.swmatrix_Tgate_4.gated_control swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_55836# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_55851# 18
R a_9584_56396# 19
R a_9232_56396# 29
R a_9724_56276# 105
R a_8864_55854# 100
R a_9380_56396# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_55813# 26
R a_2992_55851# 18
R a_7120_56396# 19
R a_6768_56396# 29
R a_7260_56276# 105
R a_6400_55854# 100
R a_8396_55836# 256
R a_6916_56396# 190
C swmatrix_row_10_1.swmatrix_Tgate_8.gated_control0 3.0
R swmatrix_row_10_1.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_8.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_8.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_8.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_1.swmatrix_Tgate_8.gated_control swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_55836# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_55851# 18
R a_3344_56396# 19
R a_2992_56396# 29
R a_3484_56276# 105
R a_2624_55854# 100
R a_3140_56396# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_55813# 26
R a_n3248_55851# 18
R a_880_56396# 19
R a_528_56396# 29
R a_1020_56276# 105
R a_160_55854# 100
R a_2156_55836# 256
R a_676_56396# 190
C swmatrix_row_10_1.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_1.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_9.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_9.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_9.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_1.swmatrix_Tgate_9.gated_control swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_55836# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_55851# 18
R a_n2896_56396# 19
R a_n3248_56396# 29
R a_n2756_56276# 105
R a_n3616_55854# 100
R a_n3100_56396# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_56396# 19
R a_n5712_56396# 29
R a_n5220_56276# 105
R a_n6080_55854# 100
R a_n4084_55836# 256
R a_n5564_56396# 190
R a_n6548_55836# 256
R swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 2676
R a_54525_58469# 26
R a_52912_58507# 18
C swmatrix_row_10_0.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_0.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_2.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_2.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_2.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_0.swmatrix_Tgate_2.gated_control swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in0 4.4
R swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in 254
= swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in swmatrix_row_10_0.d_out
= swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_50448_58507# 18
R a_53264_59052# 19
R a_52912_59052# 29
R a_53404_58932# 105
R a_52544_58510# 100
R a_53060_59052# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_48285_58469# 26
R a_46672_58507# 18
R a_50800_59052# 19
R a_50448_59052# 29
R a_50940_58932# 105
R a_50080_58510# 100
R a_52076_58492# 256
R a_50596_59052# 190
C swmatrix_row_10_0.swmatrix_Tgate_1.gated_control0 3.0
R swmatrix_row_10_0.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_1.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_1.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_1.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_0.swmatrix_Tgate_1.gated_control swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_49612_58492# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.D
R a_44208_58507# 18
R a_47024_59052# 19
R a_46672_59052# 29
R a_47164_58932# 105
R a_46304_58510# 100
R a_46820_59052# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_42045_58469# 26
R a_40432_58507# 18
R a_44560_59052# 19
R a_44208_59052# 29
R a_44700_58932# 105
R a_43840_58510# 100
R a_45836_58492# 256
R a_44356_59052# 190
C swmatrix_row_10_0.swmatrix_Tgate_3.gated_control0 3.0
R swmatrix_row_10_0.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_3.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_3.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_3.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_0.swmatrix_Tgate_3.gated_control swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_43372_58492# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.D
R a_37968_58507# 18
R a_40784_59052# 19
R a_40432_59052# 29
R a_40924_58932# 105
R a_40064_58510# 100
R a_40580_59052# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_35805_58469# 26
R a_34192_58507# 18
R a_38320_59052# 19
R a_37968_59052# 29
R a_38460_58932# 105
R a_37600_58510# 100
R a_39596_58492# 256
R a_38116_59052# 190
C swmatrix_row_10_0.swmatrix_Tgate_0.gated_control0 3.0
R swmatrix_row_10_0.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_0.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_0.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_0.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_0.swmatrix_Tgate_0.gated_control swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_37132_58492# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.D
R a_31728_58507# 18
R a_34544_59052# 19
R a_34192_59052# 29
R a_34684_58932# 105
R a_33824_58510# 100
R a_34340_59052# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_29565_58469# 26
R a_27952_58507# 18
R a_32080_59052# 19
R a_31728_59052# 29
R a_32220_58932# 105
R a_31360_58510# 100
R a_33356_58492# 256
R a_31876_59052# 190
C swmatrix_row_10_0.swmatrix_Tgate_6.gated_control0 3.0
R swmatrix_row_10_0.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_6.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_6.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_6.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_0.swmatrix_Tgate_6.gated_control swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_30892_58492# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.D
R a_25488_58507# 18
R a_28304_59052# 19
R a_27952_59052# 29
R a_28444_58932# 105
R a_27584_58510# 100
R a_28100_59052# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_23325_58469# 26
R a_21712_58507# 18
R a_25840_59052# 19
R a_25488_59052# 29
R a_25980_58932# 105
R a_25120_58510# 100
R a_27116_58492# 256
R a_25636_59052# 190
C swmatrix_row_10_0.swmatrix_Tgate_5.gated_control0 3.0
R swmatrix_row_10_0.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_5.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_5.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_5.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_0.swmatrix_Tgate_5.gated_control swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_24652_58492# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.D
R a_19248_58507# 18
R a_22064_59052# 19
R a_21712_59052# 29
R a_22204_58932# 105
R a_21344_58510# 100
R a_21860_59052# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_17085_58469# 26
R a_15472_58507# 18
R a_19600_59052# 19
R a_19248_59052# 29
R a_19740_58932# 105
R a_18880_58510# 100
R a_20876_58492# 256
R a_19396_59052# 190
C swmatrix_row_10_0.swmatrix_Tgate_7.gated_control0 3.0
R swmatrix_row_10_0.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_7.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_7.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_7.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_0.swmatrix_Tgate_7.gated_control swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_18412_58492# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.D
R a_13008_58507# 18
R a_15824_59052# 19
R a_15472_59052# 29
R a_15964_58932# 105
R a_15104_58510# 100
R a_15620_59052# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_10845_58469# 26
R a_9232_58507# 18
R a_13360_59052# 19
R a_13008_59052# 29
R a_13500_58932# 105
R a_12640_58510# 100
R a_14636_58492# 256
R a_13156_59052# 190
C swmatrix_row_10_0.swmatrix_Tgate_4.gated_control0 3.0
R swmatrix_row_10_0.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_4.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_4.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_4.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_0.swmatrix_Tgate_4.gated_control swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_12172_58492# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.D
R a_6768_58507# 18
R a_9584_59052# 19
R a_9232_59052# 29
R a_9724_58932# 105
R a_8864_58510# 100
R a_9380_59052# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_4605_58469# 26
R a_2992_58507# 18
R a_7120_59052# 19
R a_6768_59052# 29
R a_7260_58932# 105
R a_6400_58510# 100
R a_8396_58492# 256
R a_6916_59052# 190
C swmatrix_row_10_0.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_0.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_8.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_8.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_8.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_0.swmatrix_Tgate_8.gated_control swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_5932_58492# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.D
R a_528_58507# 18
R a_3344_59052# 19
R a_2992_59052# 29
R a_3484_58932# 105
R a_2624_58510# 100
R a_3140_59052# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n1635_58469# 26
R a_n3248_58507# 18
R a_880_59052# 19
R a_528_59052# 29
R a_1020_58932# 105
R a_160_58510# 100
R a_2156_58492# 256
R a_676_59052# 190
C swmatrix_row_10_0.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_0.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_9.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_9.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_9.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_0.swmatrix_Tgate_9.gated_control swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.I
R a_n308_58492# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.Q
R a_n5712_58507# 18
R a_n2896_59052# 19
R a_n3248_59052# 29
R a_n2756_58932# 105
R a_n3616_58510# 100
R a_n3100_59052# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q
R a_n5360_59052# 19
R a_n5712_59052# 29
R a_n5220_58932# 105
R a_n6080_58510# 100
R a_n4084_58492# 256
R a_n5564_59052# 190
R a_n6548_58492# 256
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5.I
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.I 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6.ZN
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6.I 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7.ZN
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7.I
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.I
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.I 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2.ZN
R a_n837_61337# 13
R En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_1.ZN 109
= En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_1.ZN En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_1.A1
R a_n2181_61337# 13
R En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0.ZN 109
= En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0.ZN En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_0.A1
R swmatrix_row_10_0.ShiftReg_row_10_2_0.D_in 117
= swmatrix_row_10_0.ShiftReg_row_10_2_0.D_in En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_0.Z
= swmatrix_row_10_0.ShiftReg_row_10_2_0.D_in En_clk_din_0.data_in
= swmatrix_row_10_0.ShiftReg_row_10_2_0.D_in swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.D_in swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.D
R a_n1225_61293# 90
R a_n2569_61293# 90
R a_n4934_61667# 26
R a_n5494_61667# 26
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_20 120.0
R swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 20026
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_3.ZN
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2.I
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 NO_ClkGen_0.phi_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_2
R NO_ClkGen_0.clk 119
= NO_ClkGen_0.clk En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_1.Z
= NO_ClkGen_0.clk En_clk_din_0.clock
= NO_ClkGen_0.clk NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17.I
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.ZN 114
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1.A2
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1.A1
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.I 200
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17.ZN
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0.A2
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_3.I 111
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_3.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0.ZN
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_11.I 113
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_11.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1.ZN
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0.A1
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13.I
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.I 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_14.ZN
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_14.I 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_14.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_15.ZN
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_9.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_9.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_15.I
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_9.I
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.I 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_10.ZN
C swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_10 127.5
R swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 20096
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_11.ZN
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_10.I
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 NO_ClkGen_0.phi_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.PHI_1
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.PHI_1
R vss 132546
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_0.VPW
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_1.VSS
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_1.VPW
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_0.VSS
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__filltie$2_1.VSS
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__filltie$2_0.VSS
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0.VPW
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_1.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17.VPW
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0.VSS
= vss En_clk_din_0.vss
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_15.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_3.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_14.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_15.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_14.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_11.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_10.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_11.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_9.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_10.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_9.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_3.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_3.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_2.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_1.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_0.VSS
= vss NO_ClkGen_0.vss
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_9.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_8.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_7.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_6.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_5.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_4.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_3.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VPW
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_1.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap$1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_0.VSS
