#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000000000110c500 .scope module, "BcdSevenSegment_tb" "BcdSevenSegment_tb" 2 4;
 .timescale 0 0;
v0000000001171d10_0 .net "AA", 0 0, L_000000000110af70;  1 drivers
v00000000011728f0_0 .net "a", 0 0, L_000000000110b590;  1 drivers
v0000000001172530_0 .net "b", 0 0, L_000000000110b440;  1 drivers
v0000000001171a90_0 .var "bcd", 3 0;
v0000000001173610_0 .net "c", 0 0, L_000000000110b130;  1 drivers
v0000000001172670_0 .var "clk", 0 0;
v0000000001173570_0 .net "d", 0 0, L_000000000110b210;  1 drivers
v0000000001172cb0_0 .net "e", 0 0, L_000000000110b600;  1 drivers
v0000000001171db0_0 .net "f", 0 0, L_000000000110b280;  1 drivers
v0000000001171f90_0 .net "g", 0 0, L_000000000110b2f0;  1 drivers
v00000000011718b0_0 .var "n_enable", 0 0;
E_0000000001118040 .event edge, v0000000001172670_0;
S_0000000001118300 .scope module, "bcdconv" "BcdSevenSegment" 2 11, 3 11 0, S_000000000110c500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n_enable";
    .port_info 1 /INPUT 4 "bcd";
    .port_info 2 /OUTPUT 1 "a";
    .port_info 3 /OUTPUT 1 "b";
    .port_info 4 /OUTPUT 1 "c";
    .port_info 5 /OUTPUT 1 "d";
    .port_info 6 /OUTPUT 1 "e";
    .port_info 7 /OUTPUT 1 "f";
    .port_info 8 /OUTPUT 1 "g";
    .port_info 9 /OUTPUT 1 "AA";
L_000000000110af70 .functor NOT 1, v00000000011718b0_0, C4<0>, C4<0>, C4<0>;
L_000000000110b590 .functor OR 1, L_0000000001171c70, v00000000011718b0_0, C4<0>, C4<0>;
L_000000000110b440 .functor OR 1, L_0000000001172df0, v00000000011718b0_0, C4<0>, C4<0>;
L_000000000110b130 .functor OR 1, L_0000000001172350, v00000000011718b0_0, C4<0>, C4<0>;
L_000000000110b210 .functor OR 1, L_0000000001172e90, v00000000011718b0_0, C4<0>, C4<0>;
L_000000000110b600 .functor OR 1, L_0000000001172ad0, v00000000011718b0_0, C4<0>, C4<0>;
L_000000000110b280 .functor OR 1, L_0000000001172030, v00000000011718b0_0, C4<0>, C4<0>;
L_000000000110b2f0 .functor OR 1, L_00000000011732f0, v00000000011718b0_0, C4<0>, C4<0>;
v0000000001108d90_0 .net "AA", 0 0, L_000000000110af70;  alias, 1 drivers
v0000000001109510_0 .net *"_ivl_11", 0 0, L_0000000001172350;  1 drivers
v0000000001108a70_0 .net *"_ivl_15", 0 0, L_0000000001172e90;  1 drivers
v0000000001108c50_0 .net *"_ivl_19", 0 0, L_0000000001172ad0;  1 drivers
v0000000001108cf0_0 .net *"_ivl_23", 0 0, L_0000000001172030;  1 drivers
v0000000001108f70_0 .net *"_ivl_27", 0 0, L_00000000011732f0;  1 drivers
v0000000001109830_0 .net *"_ivl_3", 0 0, L_0000000001171c70;  1 drivers
v00000000011090b0_0 .net *"_ivl_7", 0 0, L_0000000001172df0;  1 drivers
v0000000001108bb0_0 .net "a", 0 0, L_000000000110b590;  alias, 1 drivers
v0000000001108b10_0 .net "b", 0 0, L_000000000110b440;  alias, 1 drivers
v00000000011095b0_0 .net "bcd", 3 0, v0000000001171a90_0;  1 drivers
v0000000001109650_0 .net "c", 0 0, L_000000000110b130;  alias, 1 drivers
v0000000001109010_0 .net "d", 0 0, L_000000000110b210;  alias, 1 drivers
v0000000001109150_0 .net "e", 0 0, L_000000000110b600;  alias, 1 drivers
v00000000011091f0_0 .net "f", 0 0, L_000000000110b280;  alias, 1 drivers
v0000000001109290_0 .net "g", 0 0, L_000000000110b2f0;  alias, 1 drivers
v00000000011723f0_0 .net "n_enable", 0 0, v00000000011718b0_0;  1 drivers
v0000000001172a30_0 .var "out", 6 0;
E_0000000001117240 .event edge, v00000000011723f0_0, v00000000011095b0_0;
L_0000000001171c70 .part v0000000001172a30_0, 6, 1;
L_0000000001172df0 .part v0000000001172a30_0, 5, 1;
L_0000000001172350 .part v0000000001172a30_0, 4, 1;
L_0000000001172e90 .part v0000000001172a30_0, 3, 1;
L_0000000001172ad0 .part v0000000001172a30_0, 2, 1;
L_0000000001172030 .part v0000000001172a30_0, 1, 1;
L_00000000011732f0 .part v0000000001172a30_0, 0, 1;
    .scope S_0000000001118300;
T_0 ;
    %wait E_0000000001117240;
    %load/vec4 v00000000011095b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0000000001172a30_0, 0, 7;
    %jmp T_0.11;
T_0.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0000000001172a30_0, 0, 7;
    %jmp T_0.11;
T_0.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0000000001172a30_0, 0, 7;
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000000001172a30_0, 0, 7;
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0000000001172a30_0, 0, 7;
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v0000000001172a30_0, 0, 7;
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000000001172a30_0, 0, 7;
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000000001172a30_0, 0, 7;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0000000001172a30_0, 0, 7;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000001172a30_0, 0, 7;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0000000001172a30_0, 0, 7;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000110c500;
T_1 ;
    %vpi_call 2 14 "$dumpfile", "BcdSevenSegment_tb.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000010, S_000000000110c500 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011718b0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000001171a90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001172670_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000000000110c500;
T_2 ;
    %delay 2, 0;
    %load/vec4 v0000000001172670_0;
    %inv;
    %store/vec4 v0000000001172670_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000110c500;
T_3 ;
    %wait E_0000000001118040;
    %load/vec4 v0000000001171a90_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000000011718b0_0;
    %inv;
    %store/vec4 v00000000011718b0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000001171a90_0, 0, 4;
T_3.0 ;
    %load/vec4 v0000000001171a90_0;
    %addi 1, 0, 4;
    %store/vec4 v0000000001171a90_0, 0, 4;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000110c500;
T_4 ;
    %vpi_call 2 37 "$monitor", "    %4b not enable %1b AA %1b =>\012      %1b \012     %1b %1b \012      %1b \012     %1b %1b \012      %1b\012", v0000000001171a90_0, v00000000011718b0_0, v0000000001171d10_0, v00000000011728f0_0, v0000000001171db0_0, v0000000001172530_0, v0000000001171f90_0, v0000000001172cb0_0, v0000000001173610_0, v0000000001173570_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "BcdSevenSegment_tb.v";
    "../BcdSevenSegment.v";
