#  Digital Logic ‚Äì Sequential Circuits

##  Overview
This repository contains **sequential digital logic projects** implemented in **Verilog HDL**  
and verified in **Xilinx Vivado**. The projects cover **flip-flops, counters, and state machines**.

## üõ†Ô∏è Platform & Tools
- **HDL:** Verilog  
- **EDA Tool:** Xilinx Vivado  
- **Simulation:** Vivado Simulator  

##  Projects Included

###  Flip-Flops & Latches
- D Flip-Flop  
- JK Flip-Flop  
- T Flip-Flop  
- SR Latch  

###  Counters
- Asynchronous / Ripple Counters  
- Synchronous Counters  
- Up, Down, and Up/Down Counters  

###  Finite State Machines (FSMs)
- Moore Machine  
- Mealy Machine  

###  Shift Registers
- Serial-In Serial-Out (SISO)  
- Serial-In Parallel-Out (SIPO)  
- Parallel-In Serial-Out (PISO)  

##  Author
**Dhaval Padhiyar**  
Verilog | Digital Logic | Sequential Circuits
