<profile>

<section name = "Vitis HLS Report for 'fcc_combined'" level="0">
<item name = "Date">Wed May 25 01:48:24 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">fcc_combined</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_43_1">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_49_2">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_65_3">4, ?, 4 ~ ?, -, -, 1 ~ ?, no</column>
<column name="  ++ VITIS_LOOP_66_4">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name=" + LOOP1">?, ?, ?, -, -, 1 ~ ?, no</column>
<column name="  ++ LOOP2">?, ?, 6, 1, 1, ?, yes</column>
<column name=" + VITIS_LOOP_86_5">4, ?, 4 ~ ?, -, -, 1 ~ ?, no</column>
<column name="  ++ VITIS_LOOP_87_6">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name=" + VITIS_LOOP_92_7_VITIS_LOOP_93_8">?, ?, 8, 2, 1, ?, yes</column>
<column name=" + VITIS_LOOP_99_9">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name=" + VITIS_LOOP_103_10">4, ?, 4 ~ ?, -, -, 1 ~ ?, no</column>
<column name="  ++ VITIS_LOOP_104_11">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_115_12">9, ?, 10, 2, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 8, -, -, -</column>
<column name="Expression">-, -, 0, 1858, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 0, 2801, 2354, -</column>
<column name="Memory">130, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 959, -</column>
<column name="Register">-, -, 2992, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">47, 3, 5, 10, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 354, 556, 0</column>
<column name="gmem2_m_axi_U">gmem2_m_axi, 2, 0, 537, 677, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 537, 677, 0</column>
<column name="mul_31ns_32ns_63_2_1_U7">mul_31ns_32ns_63_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_31s_31s_31_2_1_U3">mul_31s_31s_31_2_1, 0, 0, 141, 48, 0</column>
<column name="mul_31s_31s_31_2_1_U6">mul_31s_31s_31_2_1, 0, 0, 141, 48, 0</column>
<column name="mul_31s_31s_31_2_1_U8">mul_31s_31s_31_2_1, 0, 0, 141, 48, 0</column>
<column name="mul_31s_31s_31_2_1_U9">mul_31s_31s_31_2_1, 0, 0, 141, 48, 0</column>
<column name="mul_31s_7ns_31_2_1_U2">mul_31s_7ns_31_2_1, 0, 0, 141, 48, 0</column>
<column name="mul_32ns_7ns_38_2_1_U5">mul_32ns_7ns_38_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U4">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_32s_34ns_65_2_1_U1">mul_32s_34ns_65_2_1, 0, 0, 173, 54, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_10ns_11ns_16ns_16_4_1_U11">mac_muladd_10ns_11ns_16ns_16_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_16s_29ns_29_4_1_U12">mac_muladd_16s_16s_29ns_29_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_29ns_29_4_1_U17">mac_muladd_16s_16s_29ns_29_4_1, i0 + i1 * i2</column>
<column name="mul_mul_16s_16s_29_4_1_U13">mul_mul_16s_16s_29_4_1, i0 * i1</column>
<column name="mul_mul_6ns_11ns_16_4_1_U10">mul_mul_6ns_11ns_16_4_1, i0 * i1</column>
<column name="mul_mul_6ns_11ns_16_4_1_U14">mul_mul_6ns_11ns_16_4_1, i0 * i1</column>
<column name="mul_mul_6ns_11ns_16_4_1_U15">mul_mul_6ns_11ns_16_4_1, i0 * i1</column>
<column name="mul_mul_6ns_11ns_16_4_1_U16">mul_mul_6ns_11ns_16_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="bbuf_V_U">bbuf_V, 1, 0, 0, 0, 1000, 16, 1, 16000</column>
<column name="dbbuf_V_U">dbbuf_V, 1, 0, 0, 0, 1000, 16, 1, 16000</column>
<column name="wbuf_V_U">wbuf_V, 64, 0, 0, 0, 50000, 16, 1, 800000</column>
<column name="dwbuf_V_U">wbuf_V, 64, 0, 0, 0, 50000, 16, 1, 800000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln103_fu_1223_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln104_fu_1284_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln105_fu_1303_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln1116_fu_1454_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln115_fu_1523_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln116_fu_1540_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_fu_1551_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln43_fu_835_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln49_fu_883_p2">+, 0, 0, 45, 38, 6</column>
<column name="add_ln53_fu_877_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln65_fu_1313_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln66_fu_1373_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln67_fu_1392_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln72_fu_1401_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln74_fu_1424_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln76_fu_1434_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln86_fu_959_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln87_fu_1027_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln88_fu_1046_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln92_1_fu_1122_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln92_2_fu_1055_p2">+, 0, 0, 70, 63, 1</column>
<column name="add_ln92_fu_1066_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln93_fu_1131_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln99_fu_1189_p2">+, 0, 0, 38, 31, 1</column>
<column name="dbbuf_V_d0">+, 0, 0, 23, 16, 16</column>
<column name="empty_45_fu_1329_p2">+, 0, 0, 38, 31, 31</column>
<column name="empty_46_fu_1341_p2">+, 0, 0, 39, 32, 32</column>
<column name="empty_52_fu_983_p2">+, 0, 0, 38, 31, 31</column>
<column name="empty_53_fu_995_p2">+, 0, 0, 39, 32, 32</column>
<column name="empty_59_fu_1239_p2">+, 0, 0, 38, 31, 31</column>
<column name="empty_60_fu_1251_p2">+, 0, 0, 39, 32, 32</column>
<column name="num_iters_fu_806_p2">+, 0, 0, 34, 27, 1</column>
<column name="sub_ln41_1_fu_790_p2">-, 0, 0, 34, 1, 27</column>
<column name="sub_ln41_fu_769_p2">-, 0, 0, 72, 1, 65</column>
<column name="sub_ln53_fu_932_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp5_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp7_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp7_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state32_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state57_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state62">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state74_pp5_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state92_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state94_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state98_pp7_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state99_pp7_stage1_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1664">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1676">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2622">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2626">and, 0, 0, 2, 1, 1</column>
<column name="cmp36262_fu_945_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="cmp37257_fu_863_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln103_fu_1229_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln104_fu_1294_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln115_1_fu_1529_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln115_fu_1489_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln43_1_fu_841_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln43_fu_796_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln49_fu_889_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln53_fu_919_p2">icmp, 0, 0, 20, 39, 39</column>
<column name="icmp_ln65_fu_1319_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln66_fu_1383_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln72_fu_1407_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln76_fu_1440_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln86_fu_965_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln87_fu_1037_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln92_fu_1061_p2">icmp, 0, 0, 28, 63, 63</column>
<column name="icmp_ln93_fu_1072_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln99_fu_1199_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp7_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp7_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state93_io">or, 0, 0, 2, 1, 1</column>
<column name="select_ln41_1_fu_801_p3">select, 0, 0, 27, 1, 27</column>
<column name="select_ln41_fu_784_p3">select, 0, 0, 27, 1, 27</column>
<column name="select_ln92_2_fu_1093_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln92_3_fu_1105_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln92_fu_1077_p3">select, 0, 0, 32, 1, 1</column>
<column name="ub_fu_937_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp5">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp6">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp7">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp5_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">337, 72, 1, 72</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter3">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp6_iter4">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp6_iter5">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp7_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_1_phi_fu_725_p4">9, 2, 31, 62</column>
<column name="ap_phi_mux_i_5_phi_fu_615_p4">9, 2, 31, 62</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_604_p4">9, 2, 63, 126</column>
<column name="ap_phi_mux_j_3_phi_fu_626_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_rhs_phi_fu_715_p4">9, 2, 16, 32</column>
<column name="bbuf_V_address0">14, 3, 10, 30</column>
<column name="dwbuf_V_address0">25, 5, 16, 80</column>
<column name="dwbuf_V_d0">14, 3, 16, 48</column>
<column name="dx_Addr_A_orig">14, 3, 32, 96</column>
<column name="dx_WEN_A">9, 2, 2, 4</column>
<column name="dy_Addr_A_orig">20, 4, 32, 128</column>
<column name="gmem2_AWADDR">14, 3, 32, 96</column>
<column name="gmem2_WDATA">14, 3, 16, 48</column>
<column name="gmem2_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem2_blk_n_B">9, 2, 1, 2</column>
<column name="gmem2_blk_n_W">9, 2, 1, 2</column>
<column name="gmem_ARADDR">20, 4, 32, 128</column>
<column name="gmem_ARLEN">14, 3, 32, 96</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i_1_reg_721">9, 2, 31, 62</column>
<column name="i_2_reg_667">9, 2, 31, 62</column>
<column name="i_3_reg_577">9, 2, 31, 62</column>
<column name="i_4_reg_690">9, 2, 31, 62</column>
<column name="i_5_reg_611">9, 2, 31, 62</column>
<column name="i_6_reg_633">9, 2, 31, 62</column>
<column name="i_7_reg_644">9, 2, 31, 62</column>
<column name="i_reg_543">9, 2, 31, 62</column>
<column name="indvar_flatten_reg_600">9, 2, 63, 126</column>
<column name="j_1_reg_589">9, 2, 31, 62</column>
<column name="j_2_reg_701">9, 2, 32, 64</column>
<column name="j_3_reg_622">9, 2, 32, 64</column>
<column name="j_4_reg_656">9, 2, 31, 62</column>
<column name="j_reg_679">9, 2, 31, 62</column>
<column name="k_reg_554">9, 2, 32, 64</column>
<column name="phi_mul_reg_565">9, 2, 38, 76</column>
<column name="rhs_reg_712">9, 2, 16, 32</column>
<column name="wbuf_V_address0">20, 4, 16, 64</column>
<column name="x_Addr_A_orig">20, 4, 32, 128</column>
<column name="y_Din_A">14, 3, 16, 48</column>
<column name="y_WEN_A">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln103_reg_2030">31, 0, 31, 0</column>
<column name="add_ln1116_reg_2173">16, 0, 16, 0</column>
<column name="add_ln115_reg_2233">31, 0, 31, 0</column>
<column name="add_ln49_reg_1785">38, 0, 38, 0</column>
<column name="add_ln53_reg_1779">32, 0, 32, 0</column>
<column name="add_ln65_reg_2073">31, 0, 31, 0</column>
<column name="add_ln67_reg_2116">16, 0, 16, 0</column>
<column name="add_ln67_reg_2116_pp5_iter1_reg">16, 0, 16, 0</column>
<column name="add_ln72_reg_2126">31, 0, 31, 0</column>
<column name="add_ln86_reg_1842">31, 0, 31, 0</column>
<column name="add_ln88_reg_1890">16, 0, 16, 0</column>
<column name="add_ln88_reg_1890_pp1_iter1_reg">16, 0, 16, 0</column>
<column name="add_ln92_2_reg_1905">63, 0, 63, 0</column>
<column name="add_ln93_reg_1955">32, 0, 32, 0</column>
<column name="ap_CS_fsm">71, 0, 71, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp7_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp7_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp7_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp7_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp7_iter4">1, 0, 1, 0</column>
<column name="b_read_reg_1665">32, 0, 32, 0</column>
<column name="cmp36262_reg_1826">1, 0, 1, 0</column>
<column name="cmp37257_reg_1755">1, 0, 1, 0</column>
<column name="dbbuf_V_addr_reg_2009">10, 0, 10, 0</column>
<column name="dbbuf_V_addr_reg_2009_pp3_iter1_reg">10, 0, 10, 0</column>
<column name="dbbuf_V_load_reg_2020">16, 0, 16, 0</column>
<column name="debug_dx_read_reg_1655">32, 0, 32, 0</column>
<column name="debug_x_read_reg_1660">32, 0, 32, 0</column>
<column name="debugip_read_reg_1651">1, 0, 1, 0</column>
<column name="dwbuf_V_addr_1_reg_1975">16, 0, 16, 0</column>
<column name="dwbuf_V_addr_1_reg_1975_pp2_iter2_reg">16, 0, 16, 0</column>
<column name="dwt_read_reg_1670">32, 0, 32, 0</column>
<column name="dx_load_reg_2264">16, 0, 16, 0</column>
<column name="empty_44_reg_2081">31, 0, 31, 0</column>
<column name="empty_51_reg_1855">31, 0, 31, 0</column>
<column name="empty_58_reg_2038">31, 0, 31, 0</column>
<column name="fwprop_read_reg_1619">1, 0, 1, 0</column>
<column name="gmem2_addr_1_reg_2258">32, 0, 32, 0</column>
<column name="gmem2_addr_reg_2247">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_reg_2121">16, 0, 16, 0</column>
<column name="gmem_addr_1_reg_2086">32, 0, 32, 0</column>
<column name="gmem_addr_2_read_reg_1895">16, 0, 16, 0</column>
<column name="gmem_addr_2_reg_1860">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_2043">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_1742">16, 0, 16, 0</column>
<column name="i_1_reg_721">31, 0, 31, 0</column>
<column name="i_2_reg_667">31, 0, 31, 0</column>
<column name="i_3_reg_577">31, 0, 31, 0</column>
<column name="i_4_reg_690">31, 0, 31, 0</column>
<column name="i_5_reg_611">31, 0, 31, 0</column>
<column name="i_6_reg_633">31, 0, 31, 0</column>
<column name="i_7_reg_644">31, 0, 31, 0</column>
<column name="i_reg_543">31, 0, 31, 0</column>
<column name="icmp_ln104_reg_2064">1, 0, 1, 0</column>
<column name="icmp_ln104_reg_2064_pp4_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln115_1_reg_2238">1, 0, 1, 0</column>
<column name="icmp_ln43_1_reg_1733">1, 0, 1, 0</column>
<column name="icmp_ln43_1_reg_1733_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln43_reg_1708">1, 0, 1, 0</column>
<column name="icmp_ln66_reg_2112">1, 0, 1, 0</column>
<column name="icmp_ln66_reg_2112_pp5_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln76_reg_2169">1, 0, 1, 0</column>
<column name="icmp_ln87_reg_1886">1, 0, 1, 0</column>
<column name="icmp_ln87_reg_1886_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln92_reg_1910">1, 0, 1, 0</column>
<column name="icmp_ln99_reg_2005">1, 0, 1, 0</column>
<column name="icmp_ln99_reg_2005_pp3_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_600">63, 0, 63, 0</column>
<column name="j_1_reg_589">31, 0, 31, 0</column>
<column name="j_2_reg_701">32, 0, 32, 0</column>
<column name="j_3_reg_622">32, 0, 32, 0</column>
<column name="j_4_reg_656">31, 0, 31, 0</column>
<column name="j_reg_679">31, 0, 31, 0</column>
<column name="k_reg_554">32, 0, 32, 0</column>
<column name="mul150_reg_2208">32, 0, 32, 0</column>
<column name="mul_ln105_reg_2054">16, 0, 16, 0</column>
<column name="mul_ln1116_reg_2159">16, 0, 16, 0</column>
<column name="mul_ln41_reg_1692">65, 0, 65, 0</column>
<column name="mul_ln53_1_reg_1798">31, 0, 31, 0</column>
<column name="mul_ln53_2_reg_1810">38, 0, 38, 0</column>
<column name="mul_ln53_reg_1769">31, 0, 31, 0</column>
<column name="mul_ln67_reg_2102">16, 0, 16, 0</column>
<column name="mul_ln88_reg_1876">16, 0, 16, 0</column>
<column name="mul_ln92_reg_1900">63, 0, 63, 0</column>
<column name="num_iters_reg_1712">27, 0, 27, 0</column>
<column name="phi_mul_reg_565">38, 0, 38, 0</column>
<column name="reg_732">16, 0, 16, 0</column>
<column name="reg_737">16, 0, 16, 0</column>
<column name="rhs_reg_712">16, 0, 16, 0</column>
<column name="select_ln92_2_reg_1919">10, 0, 10, 0</column>
<column name="select_ln92_3_reg_1930">31, 0, 31, 0</column>
<column name="select_ln92_reg_1914">32, 0, 32, 0</column>
<column name="sext_ln115_1_reg_2228">32, 0, 32, 0</column>
<column name="sext_ln115_reg_2223">32, 0, 32, 0</column>
<column name="sext_ln49_1_reg_1764">32, 0, 32, 0</column>
<column name="sext_ln49_reg_1759">39, 0, 39, 0</column>
<column name="sub_ln41_1_reg_1703">27, 0, 27, 0</column>
<column name="tmp_2_reg_1697">27, 0, 27, 0</column>
<column name="tmp_reg_1681">1, 0, 1, 0</column>
<column name="trunc_ln103_reg_2025">31, 0, 31, 0</column>
<column name="trunc_ln1118_reg_1935">16, 0, 16, 0</column>
<column name="trunc_ln115_reg_2218">31, 0, 31, 0</column>
<column name="trunc_ln43_reg_1723">31, 0, 31, 0</column>
<column name="trunc_ln44_reg_1737">10, 0, 10, 0</column>
<column name="trunc_ln44_reg_1737_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="trunc_ln49_reg_1747">31, 0, 31, 0</column>
<column name="trunc_ln54_reg_1815">10, 0, 10, 0</column>
<column name="trunc_ln65_reg_1836">31, 0, 31, 0</column>
<column name="trunc_ln67_reg_2092">6, 0, 6, 0</column>
<column name="trunc_ln72_reg_2134">10, 0, 10, 0</column>
<column name="trunc_ln86_reg_1830">31, 0, 31, 0</column>
<column name="trunc_ln88_reg_1866">6, 0, 6, 0</column>
<column name="ub_reg_1821">32, 0, 32, 0</column>
<column name="wt_read_reg_1676">32, 0, 32, 0</column>
<column name="xdim_read_reg_1635">32, 0, 32, 0</column>
<column name="y_addr_reg_2149">10, 0, 10, 0</column>
<column name="ydim_read_reg_1623">32, 0, 32, 0</column>
<column name="zext_ln1118_reg_1940">16, 0, 32, 16</column>
<column name="zext_ln92_reg_1774">32, 0, 63, 31</column>
<column name="gmem2_addr_1_reg_2258">64, 32, 32, 0</column>
<column name="icmp_ln115_1_reg_2238">64, 32, 1, 0</column>
<column name="icmp_ln76_reg_2169">64, 32, 1, 0</column>
<column name="icmp_ln92_reg_1910">64, 32, 1, 0</column>
<column name="zext_ln1118_reg_1940">64, 32, 32, 16</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fcc_combined, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fcc_combined, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fcc_combined, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="x_Addr_A">out, 32, bram, x, array</column>
<column name="x_EN_A">out, 1, bram, x, array</column>
<column name="x_WEN_A">out, 2, bram, x, array</column>
<column name="x_Din_A">out, 16, bram, x, array</column>
<column name="x_Dout_A">in, 16, bram, x, array</column>
<column name="x_Clk_A">out, 1, bram, x, array</column>
<column name="x_Rst_A">out, 1, bram, x, array</column>
<column name="dx_Addr_A">out, 32, bram, dx, array</column>
<column name="dx_EN_A">out, 1, bram, dx, array</column>
<column name="dx_WEN_A">out, 2, bram, dx, array</column>
<column name="dx_Din_A">out, 16, bram, dx, array</column>
<column name="dx_Dout_A">in, 16, bram, dx, array</column>
<column name="dx_Clk_A">out, 1, bram, dx, array</column>
<column name="dx_Rst_A">out, 1, bram, dx, array</column>
<column name="y_Addr_A">out, 32, bram, y, array</column>
<column name="y_EN_A">out, 1, bram, y, array</column>
<column name="y_WEN_A">out, 2, bram, y, array</column>
<column name="y_Din_A">out, 16, bram, y, array</column>
<column name="y_Dout_A">in, 16, bram, y, array</column>
<column name="y_Clk_A">out, 1, bram, y, array</column>
<column name="y_Rst_A">out, 1, bram, y, array</column>
<column name="dy_Addr_A">out, 32, bram, dy, array</column>
<column name="dy_EN_A">out, 1, bram, dy, array</column>
<column name="dy_WEN_A">out, 2, bram, dy, array</column>
<column name="dy_Din_A">out, 16, bram, dy, array</column>
<column name="dy_Dout_A">in, 16, bram, dy, array</column>
<column name="dy_Clk_A">out, 1, bram, dy, array</column>
<column name="dy_Rst_A">out, 1, bram, dy, array</column>
</table>
</item>
</section>
</profile>
