module wideexpr_00405(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {4{{3{+((2'sb01)^~(s2))}}}};
  assign y1 = (ctrl[6]?s7:$signed(($signed($signed((s0)^~(2'sb11))))&(5'sb10000)));
  assign y2 = {1{(6'b110011)>>((ctrl[2]?($signed($unsigned((ctrl[3]?($signed(s5))^(5'sb00011):(ctrl[7]?-(s0):s4)))))-($signed(((6'sb110111)>>(($unsigned(s0))-((5'b10001)>>(u5))))+($signed((ctrl[7]?+(6'sb110000):(s7)&(4'sb0111)))))):$signed(s0)))}};
  assign y3 = 1'sb0;
  assign y4 = (ctrl[3]?2'sb00:$signed(((-($signed((((3'sb101)>>(s6))<(4'sb1110))^~(!(3'sb100)))))^~(((ctrl[7]?s7:s1))-(5'sb00101)))!=((ctrl[1]?s2:(((ctrl[7]?((ctrl[2]?6'sb001111:5'sb00111))>>({4{u3}}):($signed(3'sb001))<<((u7)>>(s1))))>>>((5'sb00101)+((+(1'sb0))|($signed(2'sb00)))))|((ctrl[0]?4'sb1011:(ctrl[6]?$signed(6'sb101000):4'sb1011)))))));
  assign y5 = (ctrl[6]?6'sb001101:(((({3{(3'b100)^(2'b01)}})-(&((ctrl[2]?6'sb101101:s2))))<<((ctrl[3]?+(1'sb1):(2'sb10)^(+(s3)))))<<(s5))<<<(2'sb11));
  assign y6 = $signed($unsigned($signed({s1,(s5)>>>((6'sb010010)>>>(s4))})));
  assign y7 = 2'sb00;
endmodule
