

================================================================
== Vitis HLS Report for 'PE_wrapper_6_1_x0'
================================================================
* Date:           Sun Sep 18 12:40:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    67648|    67648|  0.225 ms|  0.225 ms|  67648|  67648|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                   Loop Name                                  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- PE_wrapper_6_1_x0_loop_1_PE_wrapper_6_1_x0_loop_2                           |     2048|     2048|         2|          2|          2|   1024|       yes|
        |- PE_wrapper_6_1_x0_loop_3_PE_wrapper_6_1_x0_loop_4_PE_wrapper_6_1_x0_loop_5  |    65596|    65596|        63|          2|          2|  32768|       yes|
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      305|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     20|     1844|     1104|     -|
|Memory               |        2|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      484|     -|
|Register             |        -|      -|     1894|      320|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|     20|     3738|     2213|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U228  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U229  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U230  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U231  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U232   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U233   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U234   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U235   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  20| 1844| 1104|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |PE_wrapper_0_0_x0_local_C  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln2090_fu_366_p2                |         +|   0|  0|  17|          10|          10|
    |add_ln691_104_fu_377_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln691_105_fu_542_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln691_106_fu_608_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln691_107_fu_672_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_324_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln890_34_fu_678_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln890_35_fu_388_p2              |         +|   0|  0|  23|          16|           1|
    |add_ln890_fu_312_p2                 |         +|   0|  0|  18|          11|           1|
    |empty_1386_fu_702_p2                |         +|   0|  0|  17|          10|          10|
    |and_ln2095_fu_594_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state67_pp1_stage0_iter31  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i34_fu_568_p2                 |      icmp|   0|  0|  10|           6|           5|
    |cmp_i_i_mid1_fu_562_p2              |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln89033_fu_330_p2              |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_75_fu_382_p2             |      icmp|   0|  0|  13|          16|          17|
    |icmp_ln890_76_fu_548_p2             |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln890_77_fu_588_p2             |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_318_p2                |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage1_iter0    |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_614_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln2095_1_fu_574_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln2095_fu_554_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln890_87_fu_344_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln890_88_fu_600_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln890_89_fu_620_p3           |    select|   0|  0|   5|           1|           1|
    |select_ln890_90_fu_628_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln890_91_fu_684_p3           |    select|   0|  0|  12|           1|           1|
    |select_ln890_fu_336_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp1                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln2095_fu_582_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 305|         167|         126|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  43|          8|    1|          8|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter31                   |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_phi_fu_240_p4              |   9|          2|    6|         12|
    |ap_phi_mux_c6_V_21_phi_fu_262_p4           |   9|          2|    7|         14|
    |ap_phi_mux_c7_V_21_phi_fu_273_p4           |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten21_phi_fu_228_p4  |   9|          2|   16|         32|
    |ap_phi_mux_indvar_flatten7_phi_fu_251_p4   |   9|          2|   12|         24|
    |c5_V_reg_236                               |   9|          2|    6|         12|
    |c6_V_21_reg_258                            |   9|          2|    7|         14|
    |c6_V_reg_202                               |   9|          2|    7|         14|
    |c7_V_21_reg_269                            |   9|          2|    5|         10|
    |c7_V_reg_213                               |   9|          2|    5|         10|
    |fifo_A_PE_6_1_x035_blk_n                   |   9|          2|    1|          2|
    |fifo_A_PE_6_2_x036_blk_n                   |   9|          2|    1|          2|
    |fifo_B_PE_6_1_x075_blk_n                   |   9|          2|    1|          2|
    |fifo_B_PE_7_1_x076_blk_n                   |   9|          2|    1|          2|
    |fifo_C_drain_PE_6_1_x0102_blk_n            |   9|          2|    1|          2|
    |grp_fu_280_p0                              |  14|          3|   32|         96|
    |grp_fu_280_p1                              |  14|          3|   32|         96|
    |grp_fu_284_p0                              |  14|          3|   32|         96|
    |grp_fu_284_p1                              |  14|          3|   32|         96|
    |grp_fu_288_p0                              |  14|          3|   32|         96|
    |grp_fu_288_p1                              |  14|          3|   32|         96|
    |grp_fu_292_p0                              |  14|          3|   32|         96|
    |grp_fu_292_p1                              |  14|          3|   32|         96|
    |grp_fu_296_p0                              |  14|          3|   32|         96|
    |grp_fu_296_p1                              |  14|          3|   32|         96|
    |grp_fu_300_p0                              |  14|          3|   32|         96|
    |grp_fu_300_p1                              |  14|          3|   32|         96|
    |grp_fu_304_p0                              |  14|          3|   32|         96|
    |grp_fu_304_p1                              |  14|          3|   32|         96|
    |grp_fu_308_p0                              |  14|          3|   32|         96|
    |grp_fu_308_p1                              |  14|          3|   32|         96|
    |indvar_flatten21_reg_224                   |   9|          2|   16|         32|
    |indvar_flatten7_reg_247                    |   9|          2|   12|         24|
    |indvar_flatten_reg_191                     |   9|          2|   11|         22|
    |local_C_address1                           |  14|          3|   10|         30|
    |local_C_d1                                 |  14|          3|   32|         96|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 484|        104|  678|       1916|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_1_reg_1033            |  32|   0|   32|          0|
    |add_2_reg_1038            |  32|   0|   32|          0|
    |add_3_reg_1043            |  32|   0|   32|          0|
    |add_4_reg_1048            |  32|   0|   32|          0|
    |add_5_reg_1053            |  32|   0|   32|          0|
    |add_6_reg_1058            |  32|   0|   32|          0|
    |add_7_reg_1063            |  32|   0|   32|          0|
    |add_ln691_107_reg_927     |   5|   0|    5|          0|
    |add_ln890_35_reg_782      |  16|   0|   16|          0|
    |add_ln890_reg_749         |  11|   0|   11|          0|
    |add_reg_1028              |  32|   0|   32|          0|
    |ap_CS_fsm                 |   7|   0|    7|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |c5_V_reg_236              |   6|   0|    6|          0|
    |c6_V_21_reg_258           |   7|   0|    7|          0|
    |c6_V_reg_202              |   7|   0|    7|          0|
    |c7_V_21_reg_269           |   5|   0|    5|          0|
    |c7_V_reg_213              |   5|   0|    5|          0|
    |empty_reg_882             |   4|   0|    4|          0|
    |icmp_ln890_75_reg_778     |   1|   0|    1|          0|
    |indvar_flatten21_reg_224  |  16|   0|   16|          0|
    |indvar_flatten7_reg_247   |  12|   0|   12|          0|
    |indvar_flatten_reg_191    |  11|   0|   11|          0|
    |local_C_addr_21_reg_937   |  10|   0|   10|          0|
    |local_C_load_reg_983      |  32|   0|   32|          0|
    |mul_1_reg_993             |  32|   0|   32|          0|
    |mul_2_reg_998             |  32|   0|   32|          0|
    |mul_3_reg_1003            |  32|   0|   32|          0|
    |mul_4_reg_1008            |  32|   0|   32|          0|
    |mul_5_reg_1013            |  32|   0|   32|          0|
    |mul_6_reg_1018            |  32|   0|   32|          0|
    |mul_7_reg_1023            |  32|   0|   32|          0|
    |mul_reg_988               |  32|   0|   32|          0|
    |select_ln2095_1_reg_867   |   1|   0|    1|          0|
    |select_ln890_87_reg_762   |   7|   0|    7|          0|
    |select_ln890_88_reg_871   |   6|   0|    6|          0|
    |select_ln890_90_reg_876   |   7|   0|    7|          0|
    |select_ln890_91_reg_932   |  12|   0|   12|          0|
    |select_ln890_reg_757      |   5|   0|    5|          0|
    |trunc_ln2090_reg_768      |   4|   0|    4|          0|
    |v1_V_21_reg_822           |  32|   0|   32|          0|
    |v1_V_reg_862              |  32|   0|   32|          0|
    |v2_V_359_reg_832          |  32|   0|   32|          0|
    |v2_V_360_reg_837          |  32|   0|   32|          0|
    |v2_V_361_reg_842          |  32|   0|   32|          0|
    |v2_V_362_reg_847          |  32|   0|   32|          0|
    |v2_V_363_reg_852          |  32|   0|   32|          0|
    |v2_V_364_reg_857          |  32|   0|   32|          0|
    |v2_V_365_reg_787          |  32|   0|   32|          0|
    |v2_V_366_reg_792          |  32|   0|   32|          0|
    |v2_V_367_reg_797          |  32|   0|   32|          0|
    |v2_V_368_reg_802          |  32|   0|   32|          0|
    |v2_V_369_reg_807          |  32|   0|   32|          0|
    |v2_V_370_reg_812          |  32|   0|   32|          0|
    |v2_V_371_reg_817          |  32|   0|   32|          0|
    |v2_V_reg_827              |  32|   0|   32|          0|
    |icmp_ln890_75_reg_778     |  64|  32|    1|          0|
    |local_C_addr_21_reg_937   |  64|  32|   10|          0|
    |mul_1_reg_993             |  64|  32|   32|          0|
    |mul_2_reg_998             |  64|  32|   32|          0|
    |mul_3_reg_1003            |  64|  32|   32|          0|
    |mul_4_reg_1008            |  64|  32|   32|          0|
    |mul_5_reg_1013            |  64|  32|   32|          0|
    |mul_6_reg_1018            |  64|  32|   32|          0|
    |mul_7_reg_1023            |  64|  32|   32|          0|
    |select_ln2095_1_reg_867   |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1894| 320| 1490|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_6_1_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_6_1_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          PE_wrapper_6_1_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_6_1_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|          PE_wrapper_6_1_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_6_1_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          PE_wrapper_6_1_x0|  return value|
|fifo_A_PE_6_1_x035_dout           |   in|  256|     ap_fifo|         fifo_A_PE_6_1_x035|       pointer|
|fifo_A_PE_6_1_x035_empty_n        |   in|    1|     ap_fifo|         fifo_A_PE_6_1_x035|       pointer|
|fifo_A_PE_6_1_x035_read           |  out|    1|     ap_fifo|         fifo_A_PE_6_1_x035|       pointer|
|fifo_A_PE_6_2_x036_din            |  out|  256|     ap_fifo|         fifo_A_PE_6_2_x036|       pointer|
|fifo_A_PE_6_2_x036_full_n         |   in|    1|     ap_fifo|         fifo_A_PE_6_2_x036|       pointer|
|fifo_A_PE_6_2_x036_write          |  out|    1|     ap_fifo|         fifo_A_PE_6_2_x036|       pointer|
|fifo_B_PE_6_1_x075_dout           |   in|  256|     ap_fifo|         fifo_B_PE_6_1_x075|       pointer|
|fifo_B_PE_6_1_x075_empty_n        |   in|    1|     ap_fifo|         fifo_B_PE_6_1_x075|       pointer|
|fifo_B_PE_6_1_x075_read           |  out|    1|     ap_fifo|         fifo_B_PE_6_1_x075|       pointer|
|fifo_B_PE_7_1_x076_din            |  out|  256|     ap_fifo|         fifo_B_PE_7_1_x076|       pointer|
|fifo_B_PE_7_1_x076_full_n         |   in|    1|     ap_fifo|         fifo_B_PE_7_1_x076|       pointer|
|fifo_B_PE_7_1_x076_write          |  out|    1|     ap_fifo|         fifo_B_PE_7_1_x076|       pointer|
|fifo_C_drain_PE_6_1_x0102_din     |  out|   32|     ap_fifo|  fifo_C_drain_PE_6_1_x0102|       pointer|
|fifo_C_drain_PE_6_1_x0102_full_n  |   in|    1|     ap_fifo|  fifo_C_drain_PE_6_1_x0102|       pointer|
|fifo_C_drain_PE_6_1_x0102_write   |  out|    1|     ap_fifo|  fifo_C_drain_PE_6_1_x0102|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

