#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x63621c65eb50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x63621c65e830 .scope module, "osiris_i_tb" "osiris_i_tb" 3 3;
 .timescale -9 -12;
P_0x63621c7d9880 .param/l "ADDR_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_0x63621c7d98c0 .param/real "BAUD_RATE" 0 3 18, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x63621c7d9900 .param/real "BIT_PERIOD" 1 3 27, Cr<m4000000000000000gfc2>; value=1.00000
P_0x63621c7d9940 .param/real "CLK_PERIOD" 0 3 20, Cr<m6666666666666800gfbe>; value=0.100000
P_0x63621c7d9980 .param/real "CLOCK_FREQ" 0 3 19, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x63621c7d99c0 .param/l "CMD_READ" 1 3 23, C4<01110111>;
P_0x63621c7d9a00 .param/l "CMD_WRITE" 1 3 24, C4<10101010>;
P_0x63621c7d9a40 .param/l "DATA_MEM_ADDR_BITS" 1 3 14, +C4<00000000000000000000000000001010>;
P_0x63621c7d9a80 .param/l "DATA_MEM_SIZE" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x63621c7d9ac0 .param/l "DATA_MEM_WORDS" 1 3 12, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x63621c7d9b00 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
P_0x63621c7d9b40 .param/l "INST_MEM_ADDR_BITS" 1 3 13, +C4<00000000000000000000000000001010>;
P_0x63621c7d9b80 .param/l "INST_MEM_DEPTH" 1 3 41, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x63621c7d9bc0 .param/l "INST_MEM_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x63621c7d9c00 .param/l "INST_MEM_WORDS" 1 3 11, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x63621c7d9c40 .param/l "STATE_IDLE" 1 3 33, C4<000>;
P_0x63621c7d9c80 .param/l "STATE_READ_ADDR" 1 3 34, C4<010>;
P_0x63621c7d9cc0 .param/l "STATE_READ_DATA" 1 3 35, C4<011>;
P_0x63621c7d9d00 .param/l "STATE_SEND_DATA" 1 3 38, C4<110>;
P_0x63621c7d9d40 .param/l "STATE_WB_READ" 1 3 37, C4<101>;
P_0x63621c7d9d80 .param/l "STATE_WB_WRITE" 1 3 36, C4<100>;
P_0x63621c7d9dc0 .param/l "WAIT_BETWEEN_STEPS" 1 3 30, +C4<00000000000000000000000011001000>;
P_0x63621c7d9e00 .param/real "WAIT_BETWEEN_UART_SEND_BYTE" 1 3 28, Cr<m5000000000000000gfc5>; value=10.0000
P_0x63621c7d9e40 .param/l "WAIT_BETWEEN_UART_SEND_CMD" 1 3 29, +C4<00000000000000000000000000110010>;
v0x63621c8201d0_0 .var "clk", 0 0;
v0x63621c820290 .array "expected_addresses", 255 0, 31 0;
v0x63621c820350 .array "expected_data_array", 255 0, 31 0;
v0x63621c820420_0 .var/i "expected_result_count", 31 0;
v0x63621c820500_0 .var/i "i", 31 0;
v0x63621c820630_0 .var "i_select_mem", 0 0;
v0x63621c8206d0_0 .var "i_start_rx", 0 0;
v0x63621c820770_0 .var "i_uart_rx", 0 0;
v0x63621c820810 .array "instruction_addresses", 255 0, 31 0;
v0x63621c820940 .array "instruction_mem", 255 0, 31 0;
v0x63621c820a00_0 .var/i "it", 31 0;
v0x63621c820ae0 .array "mem_prev", 15 0, 31 0;
v0x63621c820ba0_0 .var/i "num_instructions", 31 0;
v0x63621c820c80_0 .net "o_uart_tx", 0 0, v0x63621c816b40_0;  1 drivers
v0x63621c820d20_0 .var/i "output_file", 31 0;
v0x63621c820e00_0 .var "read_data", 31 0;
v0x63621c820ee0_0 .var "rst_core", 0 0;
v0x63621c820f80_0 .var "rst_mem_uart", 0 0;
v0x63621c821020_0 .var/i "step", 31 0;
v0x63621c821100 .array "tb_mem", 1023 0, 31 0;
v0x63621c8211c0_0 .var "test_passed", 0 0;
v0x63621c80a0d0_15 .array/port v0x63621c80a0d0, 15;
v0x63621c80a0d0_14 .array/port v0x63621c80a0d0, 14;
v0x63621c80a0d0_12 .array/port v0x63621c80a0d0, 12;
v0x63621c80a0d0_11 .array/port v0x63621c80a0d0, 11;
E_0x63621c502330/0 .event edge, v0x63621c80a0d0_15, v0x63621c80a0d0_14, v0x63621c80a0d0_12, v0x63621c80a0d0_11;
v0x63621c80a0d0_10 .array/port v0x63621c80a0d0, 10;
v0x63621c80a0d0_9 .array/port v0x63621c80a0d0, 9;
v0x63621c80a0d0_8 .array/port v0x63621c80a0d0, 8;
v0x63621c80a0d0_7 .array/port v0x63621c80a0d0, 7;
E_0x63621c502330/1 .event edge, v0x63621c80a0d0_10, v0x63621c80a0d0_9, v0x63621c80a0d0_8, v0x63621c80a0d0_7;
v0x63621c80a0d0_6 .array/port v0x63621c80a0d0, 6;
v0x63621c80a0d0_5 .array/port v0x63621c80a0d0, 5;
v0x63621c80a0d0_4 .array/port v0x63621c80a0d0, 4;
v0x63621c80a0d0_3 .array/port v0x63621c80a0d0, 3;
E_0x63621c502330/2 .event edge, v0x63621c80a0d0_6, v0x63621c80a0d0_5, v0x63621c80a0d0_4, v0x63621c80a0d0_3;
v0x63621c80a0d0_2 .array/port v0x63621c80a0d0, 2;
v0x63621c80a0d0_1 .array/port v0x63621c80a0d0, 1;
v0x63621c80a0d0_0 .array/port v0x63621c80a0d0, 0;
E_0x63621c502330/3 .event edge, v0x63621c80a0d0_2, v0x63621c80a0d0_1, v0x63621c80a0d0_0;
E_0x63621c502330 .event/or E_0x63621c502330/0, E_0x63621c502330/1, E_0x63621c502330/2, E_0x63621c502330/3;
S_0x63621c539d60 .scope task, "compare_memory_data" "compare_memory_data" 3 652, 3 652 0, S_0x63621c65e830;
 .timescale -9 -12;
v0x63621c5d39d0_0 .var "address", 31 0;
v0x63621c5ef720_0 .var "expected_value", 31 0;
v0x63621c5ed2b0_0 .var "read_data", 31 0;
TD_osiris_i_tb.compare_memory_data ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c5ef720_0, 0, 32;
    %delay 1000, 0;
    %ix/getv 4, v0x63621c5d39d0_0;
    %load/vec4a v0x63621c821100, 4;
    %store/vec4 v0x63621c5ef720_0, 0, 32;
    %load/vec4 v0x63621c820630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x63621c5d39d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x63621c821100, 4;
    %store/vec4 v0x63621c5ef720_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x63621c5d39d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x63621c821100, 4;
    %store/vec4 v0x63621c5ef720_0, 0, 32;
T_0.1 ;
    %load/vec4 v0x63621c5ed2b0_0;
    %load/vec4 v0x63621c5ef720_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %vpi_call/w 3 671 "$display", "ERROR: Memory Data Mismatch at address 0x%08X! Expected 0x%08X, Got 0x%08X", v0x63621c5d39d0_0, v0x63621c5ef720_0, v0x63621c5ed2b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c8211c0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 3 676 "$display", "OK Data at address 0x%08X verified: 0x%08X", v0x63621c5d39d0_0, v0x63621c5ed2b0_0 {0 0 0};
T_0.3 ;
    %end;
S_0x63621c65ece0 .scope module, "dut" "osiris_i" 3 93, 4 1 0, S_0x63621c65e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_core";
    .port_info 2 /INPUT 1 "rst_mem_uart";
    .port_info 3 /INPUT 1 "i_uart_rx";
    .port_info 4 /INPUT 1 "i_select_mem";
    .port_info 5 /INPUT 1 "i_start_rx";
    .port_info 6 /OUTPUT 1 "o_uart_tx";
P_0x63621c628f20 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x63621c628f60 .param/real "BAUD_RATE" 0 4 6, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x63621c628fa0 .param/real "CLOCK_FREQ" 0 4 7, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x63621c628fe0 .param/l "CMD_READ" 0 4 8, C4<01110111>;
P_0x63621c629020 .param/l "CMD_WRITE" 0 4 9, C4<10101010>;
P_0x63621c629060 .param/l "DATA_MEM_SIZE" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x63621c6290a0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x63621c6290e0 .param/l "INST_MEM_SIZE" 0 4 4, +C4<00000000000000000000000000000100>;
L_0x7e0a535b9100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63621c846c10 .functor XNOR 1, v0x63621c820630_0, L_0x7e0a535b9100, C4<0>, C4<0>;
L_0x63621c846cd0 .functor AND 1, L_0x63621c846c10, v0x63621c818090_0, C4<1>, C4<1>;
L_0x63621c847150 .functor BUFZ 32, v0x63621c817fb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7e0a535b9148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63621c847260 .functor XNOR 1, v0x63621c820630_0, L_0x7e0a535b9148, C4<0>, C4<0>;
L_0x63621c847320 .functor AND 1, L_0x63621c847260, v0x63621c818090_0, C4<1>, C4<1>;
L_0x7e0a535b91d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63621c8475c0 .functor XNOR 1, v0x63621c820630_0, L_0x7e0a535b91d8, C4<0>, C4<0>;
L_0x63621c847670 .functor AND 1, L_0x63621c8475c0, v0x63621c818090_0, C4<1>, C4<1>;
L_0x7e0a535b9268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63621c847900 .functor XNOR 1, v0x63621c820630_0, L_0x7e0a535b9268, C4<0>, C4<0>;
L_0x63621c847a10 .functor AND 1, L_0x63621c847900, v0x63621c817e30_0, C4<1>, C4<1>;
L_0x63621c847cb0 .functor BUFZ 32, L_0x63621c85a010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7e0a535b92f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x63621c847e10 .functor XNOR 1, v0x63621c820630_0, L_0x7e0a535b92f8, C4<0>, C4<0>;
L_0x63621c847e80 .functor AND 1, L_0x63621c847e10, v0x63621c818090_0, C4<1>, C4<1>;
L_0x7e0a535b9340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x63621c848360 .functor XNOR 1, v0x63621c820630_0, L_0x7e0a535b9340, C4<0>, C4<0>;
L_0x63621c848420 .functor AND 1, L_0x63621c848360, v0x63621c818090_0, C4<1>, C4<1>;
L_0x7e0a535b9388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x63621c847f40 .functor XNOR 1, v0x63621c820630_0, L_0x7e0a535b9388, C4<0>, C4<0>;
L_0x63621c8486e0 .functor AND 1, L_0x63621c847f40, v0x63621c818090_0, C4<1>, C4<1>;
L_0x7e0a535b93d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x63621c848970 .functor XNOR 1, v0x63621c820630_0, L_0x7e0a535b93d0, C4<0>, C4<0>;
L_0x63621c8489e0 .functor AND 1, L_0x63621c848970, v0x63621c818090_0, C4<1>, C4<1>;
L_0x7e0a535b9460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x63621c849550 .functor XNOR 1, v0x63621c820630_0, L_0x7e0a535b9460, C4<0>, C4<0>;
L_0x63621c849610 .functor AND 1, L_0x63621c849550, v0x63621c817e30_0, C4<1>, C4<1>;
L_0x63621c849820 .functor BUFZ 32, L_0x63621c85a550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7e0a535b94f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x63621c849890 .functor XNOR 1, v0x63621c820630_0, L_0x7e0a535b94f0, C4<0>, C4<0>;
L_0x7e0a535b9658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x63621c85a6e0 .functor XNOR 1, v0x63621c820630_0, L_0x7e0a535b9658, C4<0>, C4<0>;
L_0x7e0a535b96a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63621c85a7a0 .functor XNOR 1, v0x63621c820630_0, L_0x7e0a535b96a0, C4<0>, C4<0>;
v0x63621c818400_0 .net/2u *"_ivl_0", 0 0, L_0x7e0a535b9100;  1 drivers
v0x63621c818500_0 .net/2u *"_ivl_102", 0 0, L_0x7e0a535b9658;  1 drivers
v0x63621c8185e0_0 .net *"_ivl_104", 0 0, L_0x63621c85a6e0;  1 drivers
v0x63621c8186b0_0 .net/2u *"_ivl_106", 0 0, L_0x7e0a535b96a0;  1 drivers
v0x63621c818790_0 .net *"_ivl_108", 0 0, L_0x63621c85a7a0;  1 drivers
L_0x7e0a535b96e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63621c818850_0 .net/2u *"_ivl_110", 31 0, L_0x7e0a535b96e8;  1 drivers
v0x63621c818930_0 .net *"_ivl_112", 31 0, L_0x63621c85a930;  1 drivers
v0x63621c818a10_0 .net/2u *"_ivl_14", 0 0, L_0x7e0a535b9148;  1 drivers
v0x63621c818af0_0 .net *"_ivl_16", 0 0, L_0x63621c847260;  1 drivers
v0x63621c818bb0_0 .net *"_ivl_19", 0 0, L_0x63621c847320;  1 drivers
v0x63621c818c70_0 .net *"_ivl_2", 0 0, L_0x63621c846c10;  1 drivers
L_0x7e0a535b9190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63621c818d30_0 .net/2u *"_ivl_20", 0 0, L_0x7e0a535b9190;  1 drivers
v0x63621c818e10_0 .net/2u *"_ivl_24", 0 0, L_0x7e0a535b91d8;  1 drivers
v0x63621c818ef0_0 .net *"_ivl_26", 0 0, L_0x63621c8475c0;  1 drivers
v0x63621c818fb0_0 .net *"_ivl_29", 0 0, L_0x63621c847670;  1 drivers
L_0x7e0a535b9220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63621c819070_0 .net/2u *"_ivl_30", 0 0, L_0x7e0a535b9220;  1 drivers
v0x63621c819150_0 .net/2u *"_ivl_34", 0 0, L_0x7e0a535b9268;  1 drivers
v0x63621c819340_0 .net *"_ivl_36", 0 0, L_0x63621c847900;  1 drivers
v0x63621c819400_0 .net *"_ivl_39", 0 0, L_0x63621c847a10;  1 drivers
L_0x7e0a535b92b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63621c8194c0_0 .net/2u *"_ivl_40", 0 0, L_0x7e0a535b92b0;  1 drivers
v0x63621c8195a0_0 .net/2u *"_ivl_46", 0 0, L_0x7e0a535b92f8;  1 drivers
v0x63621c819680_0 .net *"_ivl_48", 0 0, L_0x63621c847e10;  1 drivers
v0x63621c819740_0 .net *"_ivl_5", 0 0, L_0x63621c846cd0;  1 drivers
v0x63621c819800_0 .net *"_ivl_51", 0 0, L_0x63621c847e80;  1 drivers
v0x63621c8198c0_0 .net *"_ivl_53", 9 0, L_0x63621c847fb0;  1 drivers
v0x63621c8199a0_0 .net *"_ivl_55", 9 0, L_0x63621c848050;  1 drivers
v0x63621c819a80_0 .net/2u *"_ivl_58", 0 0, L_0x7e0a535b9340;  1 drivers
v0x63621c819b60_0 .net *"_ivl_60", 0 0, L_0x63621c848360;  1 drivers
v0x63621c819c20_0 .net *"_ivl_63", 0 0, L_0x63621c848420;  1 drivers
v0x63621c819ce0_0 .net/2u *"_ivl_66", 0 0, L_0x7e0a535b9388;  1 drivers
v0x63621c819dc0_0 .net *"_ivl_68", 0 0, L_0x63621c847f40;  1 drivers
v0x63621c819e80_0 .net *"_ivl_7", 9 0, L_0x63621c846de0;  1 drivers
v0x63621c819f60_0 .net *"_ivl_71", 0 0, L_0x63621c8486e0;  1 drivers
v0x63621c81a020_0 .net/2u *"_ivl_74", 0 0, L_0x7e0a535b93d0;  1 drivers
v0x63621c81a100_0 .net *"_ivl_76", 0 0, L_0x63621c848970;  1 drivers
v0x63621c81a1c0_0 .net *"_ivl_79", 0 0, L_0x63621c8489e0;  1 drivers
L_0x7e0a535b9418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63621c81a280_0 .net/2u *"_ivl_80", 0 0, L_0x7e0a535b9418;  1 drivers
v0x63621c81a360_0 .net/2u *"_ivl_84", 0 0, L_0x7e0a535b9460;  1 drivers
v0x63621c81a440_0 .net *"_ivl_86", 0 0, L_0x63621c849550;  1 drivers
v0x63621c81a500_0 .net *"_ivl_89", 0 0, L_0x63621c849610;  1 drivers
v0x63621c81a5c0_0 .net *"_ivl_9", 9 0, L_0x63621c846ed0;  1 drivers
L_0x7e0a535b94a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63621c81a6a0_0 .net/2u *"_ivl_90", 0 0, L_0x7e0a535b94a8;  1 drivers
v0x63621c81a780_0 .net/2u *"_ivl_96", 0 0, L_0x7e0a535b94f0;  1 drivers
v0x63621c81a860_0 .net *"_ivl_98", 0 0, L_0x63621c849890;  1 drivers
v0x63621c81a920_0 .net "clk", 0 0, v0x63621c8201d0_0;  1 drivers
v0x63621c81a9c0_0 .net "core_data_addr_M", 31 0, L_0x63621c8460e0;  1 drivers
v0x63621c81aa80_0 .net "core_instr_ID", 31 0, L_0x63621c847cb0;  1 drivers
v0x63621c81ab40_0 .net "core_mem_write_M", 0 0, L_0x63621c8461c0;  1 drivers
v0x63621c81abe0_0 .net "core_pc_IF", 31 0, v0x63621c800f90_0;  1 drivers
v0x63621c81aca0_0 .net "core_read_data_M", 31 0, L_0x63621c849820;  1 drivers
v0x63621c81ad60_0 .net "core_write_data_M", 31 0, L_0x63621c846150;  1 drivers
v0x63621c81ae70_0 .net "data_mem_ack_o", 0 0, v0x63621c808d40_0;  1 drivers
v0x63621c81af10_0 .net "data_mem_adr_i", 9 0, L_0x63621c8481d0;  1 drivers
v0x63621c81afb0_0 .net "data_mem_cyc_i", 0 0, L_0x63621c848aa0;  1 drivers
v0x63621c81b050_0 .net "data_mem_dat_i", 31 0, L_0x63621c848560;  1 drivers
v0x63621c81b0f0_0 .net "data_mem_dat_o", 31 0, L_0x63621c85a550;  1 drivers
v0x63621c81b1c0_0 .net "data_mem_stb_i", 0 0, L_0x63621c849350;  1 drivers
v0x63621c81b290_0 .net "data_mem_we_i", 0 0, L_0x63621c848830;  1 drivers
v0x63621c81b360_0 .net "i_select_mem", 0 0, v0x63621c820630_0;  1 drivers
v0x63621c81b400_0 .net "i_start_rx", 0 0, v0x63621c8206d0_0;  1 drivers
v0x63621c81b4f0_0 .net "i_uart_rx", 0 0, v0x63621c820770_0;  1 drivers
v0x63621c81b5e0_0 .net "inst_mem_ack_o", 0 0, v0x63621c814180_0;  1 drivers
v0x63621c81b680_0 .net "inst_mem_adr_i", 9 0, L_0x63621c846f70;  1 drivers
v0x63621c81b720_0 .net "inst_mem_cyc_i", 0 0, L_0x63621c847b20;  1 drivers
v0x63621c81b7f0_0 .net "inst_mem_dat_i", 31 0, L_0x63621c847150;  1 drivers
v0x63621c81bcd0_0 .net "inst_mem_dat_o", 31 0, L_0x63621c85a010;  1 drivers
v0x63621c81bda0_0 .net "inst_mem_stb_i", 0 0, L_0x63621c8477c0;  1 drivers
v0x63621c81be70_0 .net "inst_mem_we_i", 0 0, L_0x63621c8473e0;  1 drivers
v0x63621c81bf40_0 .net "o_uart_tx", 0 0, v0x63621c816b40_0;  alias, 1 drivers
v0x63621c81c030_0 .net "rst_core", 0 0, v0x63621c820ee0_0;  1 drivers
v0x63621c81c0d0_0 .net "rst_mem_uart", 0 0, v0x63621c820f80_0;  1 drivers
v0x63621c81c170_0 .net "uart_wb_ack_i", 0 0, L_0x63621c849a10;  1 drivers
v0x63621c81c210_0 .net "uart_wb_adr_o", 31 0, v0x63621c817c80_0;  1 drivers
v0x63621c81c2e0_0 .net "uart_wb_cyc_o", 0 0, v0x63621c817e30_0;  1 drivers
v0x63621c81c3b0_0 .net "uart_wb_dat_i", 31 0, L_0x63621c85ab00;  1 drivers
v0x63621c81c480_0 .net "uart_wb_dat_o", 31 0, v0x63621c817fb0_0;  1 drivers
v0x63621c81c550_0 .net "uart_wb_stb_o", 0 0, v0x63621c818090_0;  1 drivers
v0x63621c81c620_0 .net "uart_wb_we_o", 0 0, v0x63621c818150_0;  1 drivers
L_0x63621c846de0 .part v0x63621c817c80_0, 0, 10;
L_0x63621c846ed0 .part v0x63621c800f90_0, 0, 10;
L_0x63621c846f70 .functor MUXZ 10, L_0x63621c846ed0, L_0x63621c846de0, L_0x63621c846cd0, C4<>;
L_0x63621c8473e0 .functor MUXZ 1, L_0x7e0a535b9190, v0x63621c818150_0, L_0x63621c847320, C4<>;
L_0x63621c8477c0 .functor MUXZ 1, L_0x7e0a535b9220, v0x63621c818090_0, L_0x63621c847670, C4<>;
L_0x63621c847b20 .functor MUXZ 1, L_0x7e0a535b92b0, v0x63621c817e30_0, L_0x63621c847a10, C4<>;
L_0x63621c847fb0 .part v0x63621c817c80_0, 0, 10;
L_0x63621c848050 .part L_0x63621c8460e0, 0, 10;
L_0x63621c8481d0 .functor MUXZ 10, L_0x63621c848050, L_0x63621c847fb0, L_0x63621c847e80, C4<>;
L_0x63621c848560 .functor MUXZ 32, L_0x63621c846150, v0x63621c817fb0_0, L_0x63621c848420, C4<>;
L_0x63621c848830 .functor MUXZ 1, L_0x63621c8461c0, v0x63621c818150_0, L_0x63621c8486e0, C4<>;
L_0x63621c849350 .functor MUXZ 1, L_0x7e0a535b9418, v0x63621c818090_0, L_0x63621c8489e0, C4<>;
L_0x63621c848aa0 .functor MUXZ 1, L_0x7e0a535b94a8, v0x63621c817e30_0, L_0x63621c849610, C4<>;
L_0x63621c849a10 .functor MUXZ 1, v0x63621c814180_0, v0x63621c808d40_0, L_0x63621c849890, C4<>;
L_0x63621c85a930 .functor MUXZ 32, L_0x7e0a535b96e8, L_0x63621c85a010, L_0x63621c85a7a0, C4<>;
L_0x63621c85ab00 .functor MUXZ 32, L_0x63621c85a930, L_0x63621c85a550, L_0x63621c85a6e0, C4<>;
S_0x63621c65e9c0 .scope module, "U_CORE" "core" 4 72, 5 20 0, S_0x63621c65ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "i_instr_ID";
    .port_info 3 /INPUT 32 "i_read_data_M";
    .port_info 4 /OUTPUT 32 "o_pc_IF";
    .port_info 5 /OUTPUT 1 "o_mem_write_M";
    .port_info 6 /OUTPUT 32 "o_data_addr_M";
    .port_info 7 /OUTPUT 32 "o_write_data_M";
P_0x63621c5d4530 .param/l "DATA_WIDTH" 0 5 20, +C4<00000000000000000000000000100000>;
v0x63621c8067c0_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c806880_0 .net "i_instr_ID", 31 0, L_0x63621c847cb0;  alias, 1 drivers
v0x63621c806940_0 .net "i_pc_src_EX", 0 0, L_0x63621c82e680;  1 drivers
v0x63621c8069e0_0 .net "i_read_data_M", 31 0, L_0x63621c849820;  alias, 1 drivers
v0x63621c806ad0_0 .net "o_addr_src_ID", 0 0, L_0x63621c827e30;  1 drivers
v0x63621c806bc0_0 .net "o_alu_ctrl_ID", 4 0, L_0x63621c82e290;  1 drivers
v0x63621c806d10_0 .net "o_alu_src_ID", 0 0, L_0x63621c824b80;  1 drivers
v0x63621c806e40_0 .net "o_branch_EX", 0 0, v0x63621c588b10_0;  1 drivers
v0x63621c806ee0_0 .net "o_branch_ID", 0 0, L_0x63621c8216b0;  1 drivers
v0x63621c8070a0_0 .net "o_data_addr_M", 31 0, L_0x63621c8460e0;  alias, 1 drivers
v0x63621c807160_0 .net "o_fence_ID", 0 0, L_0x63621c828620;  1 drivers
v0x63621c807200_0 .net "o_funct3", 2 0, L_0x63621c82ebe0;  1 drivers
v0x63621c8072a0_0 .net "o_funct_7_5", 0 0, L_0x63621c82ec80;  1 drivers
v0x63621c807340_0 .net "o_imm_src_ID", 2 0, L_0x63621c825cb0;  1 drivers
v0x63621c807400_0 .net "o_jump_EX", 0 0, v0x63621c591420_0;  1 drivers
v0x63621c8074a0_0 .net "o_jump_ID", 0 0, L_0x63621c8213e0;  1 drivers
v0x63621c8075d0_0 .net "o_mem_write_ID", 0 0, L_0x63621c823310;  1 drivers
v0x63621c807670_0 .net "o_mem_write_M", 0 0, L_0x63621c8461c0;  alias, 1 drivers
v0x63621c807710_0 .net "o_op", 4 0, L_0x63621c82eb40;  1 drivers
v0x63621c807840_0 .net "o_pc_IF", 31 0, v0x63621c800f90_0;  alias, 1 drivers
v0x63621c807990_0 .net "o_reg_write_ID", 0 0, L_0x63621c822820;  1 drivers
v0x63621c807ac0_0 .net "o_result_src_ID", 1 0, L_0x63621c8234a0;  1 drivers
v0x63621c807c10_0 .net "o_write_data_M", 31 0, L_0x63621c846150;  alias, 1 drivers
v0x63621c807cd0_0 .net "o_zero", 0 0, v0x63621c7fdd10_0;  1 drivers
v0x63621c807e00_0 .net "rst", 0 0, v0x63621c820ee0_0;  alias, 1 drivers
S_0x63621c7b5300 .scope module, "U_CONTROL_UNIT" "control_unit" 5 76, 6 23 0, S_0x63621c65e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /INPUT 1 "i_branch_EX";
    .port_info 4 /INPUT 1 "i_jump_EX";
    .port_info 5 /INPUT 1 "i_zero";
    .port_info 6 /OUTPUT 1 "i_pc_src_EX";
    .port_info 7 /OUTPUT 1 "o_jump_ID";
    .port_info 8 /OUTPUT 1 "o_branch_ID";
    .port_info 9 /OUTPUT 1 "o_reg_write_ID";
    .port_info 10 /OUTPUT 2 "o_result_src_ID";
    .port_info 11 /OUTPUT 1 "o_mem_write_ID";
    .port_info 12 /OUTPUT 1 "o_alu_src_ID";
    .port_info 13 /OUTPUT 3 "o_imm_src_ID";
    .port_info 14 /OUTPUT 5 "o_alu_ctrl_ID";
    .port_info 15 /OUTPUT 1 "o_addr_src_ID";
    .port_info 16 /OUTPUT 1 "o_fence_ID";
L_0x63621c82e5a0 .functor AND 1, v0x63621c7fdd10_0, v0x63621c588b10_0, C4<1>, C4<1>;
L_0x63621c82e610 .functor OR 1, L_0x63621c82e5a0, v0x63621c591420_0, C4<0>, C4<0>;
v0x63621c791700_0 .net *"_ivl_1", 0 0, L_0x63621c82e5a0;  1 drivers
v0x63621c7917e0_0 .net *"_ivl_3", 0 0, L_0x63621c82e610;  1 drivers
L_0x7e0a535b8fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63621c78e8e0_0 .net/2u *"_ivl_4", 0 0, L_0x7e0a535b8fe0;  1 drivers
L_0x7e0a535b9028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63621c78e9d0_0 .net/2u *"_ivl_6", 0 0, L_0x7e0a535b9028;  1 drivers
v0x63621c78bac0_0 .net "alu_op", 1 0, L_0x63621c827a10;  1 drivers
v0x63621c78bbd0_0 .net "i_branch_EX", 0 0, v0x63621c588b10_0;  alias, 1 drivers
v0x63621c788ca0_0 .net "i_funct_3", 2 0, L_0x63621c82ebe0;  alias, 1 drivers
v0x63621c788db0_0 .net "i_funct_7_5", 0 0, L_0x63621c82ec80;  alias, 1 drivers
v0x63621c785e80_0 .net "i_jump_EX", 0 0, v0x63621c591420_0;  alias, 1 drivers
v0x63621c785f40_0 .net "i_op", 4 0, L_0x63621c82eb40;  alias, 1 drivers
v0x63621c786000_0 .net "i_pc_src_EX", 0 0, L_0x63621c82e680;  alias, 1 drivers
v0x63621c783060_0 .net "i_zero", 0 0, v0x63621c7fdd10_0;  alias, 1 drivers
v0x63621c783120_0 .net "o_addr_src_ID", 0 0, L_0x63621c827e30;  alias, 1 drivers
v0x63621c7831c0_0 .net "o_alu_ctrl_ID", 4 0, L_0x63621c82e290;  alias, 1 drivers
v0x63621c780240_0 .net "o_alu_src_ID", 0 0, L_0x63621c824b80;  alias, 1 drivers
v0x63621c7802e0_0 .net "o_branch_ID", 0 0, L_0x63621c8216b0;  alias, 1 drivers
v0x63621c780380_0 .net "o_fence_ID", 0 0, L_0x63621c828620;  alias, 1 drivers
v0x63621c77d420_0 .net "o_imm_src_ID", 2 0, L_0x63621c825cb0;  alias, 1 drivers
v0x63621c77d4f0_0 .net "o_jump_ID", 0 0, L_0x63621c8213e0;  alias, 1 drivers
v0x63621c77d590_0 .net "o_mem_write_ID", 0 0, L_0x63621c823310;  alias, 1 drivers
v0x63621c77a600_0 .net "o_reg_write_ID", 0 0, L_0x63621c822820;  alias, 1 drivers
v0x63621c77a6d0_0 .net "o_result_src_ID", 1 0, L_0x63621c8234a0;  alias, 1 drivers
L_0x63621c82e680 .functor MUXZ 1, L_0x7e0a535b9028, L_0x7e0a535b8fe0, L_0x63621c82e610, C4<>;
S_0x63621c796b40 .scope module, "U_ALU_DECODER" "alu_decoder" 6 92, 7 20 0, S_0x63621c7b5300;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_alu_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /OUTPUT 5 "o_alu_ctrl_ID";
L_0x63621c828b50 .functor AND 1, L_0x63621c828970, L_0x63621c828a60, C4<1>, C4<1>;
L_0x63621c828e40 .functor AND 1, L_0x63621c828c60, L_0x63621c828d50, C4<1>, C4<1>;
L_0x63621c829130 .functor AND 1, L_0x63621c828f50, L_0x63621c829040, C4<1>, C4<1>;
L_0x63621c829470 .functor AND 1, L_0x63621c829240, L_0x63621c829380, C4<1>, C4<1>;
L_0x63621c829800 .functor AND 1, L_0x63621c8295b0, L_0x63621c829730, C4<1>, C4<1>;
L_0x7e0a535b86e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63621c829910 .functor XNOR 1, L_0x63621c82ec80, L_0x7e0a535b86e0, C4<0>, C4<0>;
L_0x63621c8299d0 .functor AND 1, L_0x63621c829800, L_0x63621c829910, C4<1>, C4<1>;
L_0x63621c829d60 .functor AND 1, L_0x63621c829ae0, L_0x63621c829c40, C4<1>, C4<1>;
L_0x63621c829bd0 .functor AND 1, L_0x63621c829ec0, L_0x63621c82a060, C4<1>, C4<1>;
L_0x63621c82a4f0 .functor AND 1, L_0x63621c82a220, L_0x63621c82a3d0, C4<1>, C4<1>;
L_0x7e0a535b89b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x63621c82a660 .functor XNOR 1, L_0x63621c82ec80, L_0x7e0a535b89b0, C4<0>, C4<0>;
L_0x63621c82a6d0 .functor AND 1, L_0x63621c82a4f0, L_0x63621c82a660, C4<1>, C4<1>;
L_0x63621c82ab00 .functor AND 1, L_0x63621c82a850, L_0x63621c82a9e0, C4<1>, C4<1>;
L_0x63621c82ae60 .functor AND 1, L_0x63621c82ac10, L_0x63621c82a940, C4<1>, C4<1>;
L_0x63621c82a7e0 .functor AND 1, L_0x63621c82aff0, L_0x63621c82b1d0, C4<1>, C4<1>;
L_0x63621c82b6a0 .functor AND 1, L_0x63621c82b390, L_0x63621c82b580, C4<1>, C4<1>;
L_0x63621c82bb60 .functor AND 1, L_0x63621c82b840, L_0x63621c82ba40, C4<1>, C4<1>;
L_0x63621c82bfa0 .functor AND 1, L_0x63621c82bc70, L_0x63621c82be80, C4<1>, C4<1>;
L_0x7e0a535b8260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63621c5f7370_0 .net/2u *"_ivl_0", 1 0, L_0x7e0a535b8260;  1 drivers
L_0x7e0a535b8338 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x63621c5f7100_0 .net/2u *"_ivl_10", 2 0, L_0x7e0a535b8338;  1 drivers
L_0x7e0a535b8968 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x63621c5fea30_0 .net/2u *"_ivl_100", 2 0, L_0x7e0a535b8968;  1 drivers
v0x63621c5fed60_0 .net *"_ivl_102", 0 0, L_0x63621c82a3d0;  1 drivers
v0x63621c77acc0_0 .net *"_ivl_104", 0 0, L_0x63621c82a4f0;  1 drivers
v0x63621c77a200_0 .net/2u *"_ivl_106", 0 0, L_0x7e0a535b89b0;  1 drivers
v0x63621c777e80_0 .net *"_ivl_108", 0 0, L_0x63621c82a660;  1 drivers
v0x63621c777f40_0 .net *"_ivl_110", 0 0, L_0x63621c82a6d0;  1 drivers
L_0x7e0a535b89f8 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v0x63621c7773e0_0 .net/2u *"_ivl_112", 4 0, L_0x7e0a535b89f8;  1 drivers
L_0x7e0a535b8a40 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x63621c775060_0 .net/2u *"_ivl_114", 1 0, L_0x7e0a535b8a40;  1 drivers
v0x63621c7745c0_0 .net *"_ivl_116", 0 0, L_0x63621c82a850;  1 drivers
L_0x7e0a535b8a88 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x63621c774680_0 .net/2u *"_ivl_118", 2 0, L_0x7e0a535b8a88;  1 drivers
v0x63621c772240_0 .net *"_ivl_12", 0 0, L_0x63621c828a60;  1 drivers
v0x63621c772300_0 .net *"_ivl_120", 0 0, L_0x63621c82a9e0;  1 drivers
v0x63621c7717a0_0 .net *"_ivl_122", 0 0, L_0x63621c82ab00;  1 drivers
L_0x7e0a535b8ad0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x63621c76f420_0 .net/2u *"_ivl_124", 4 0, L_0x7e0a535b8ad0;  1 drivers
L_0x7e0a535b8b18 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x63621c76e580_0 .net/2u *"_ivl_126", 1 0, L_0x7e0a535b8b18;  1 drivers
v0x63621c76c600_0 .net *"_ivl_128", 0 0, L_0x63621c82ac10;  1 drivers
L_0x7e0a535b8b60 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x63621c76c6c0_0 .net/2u *"_ivl_130", 2 0, L_0x7e0a535b8b60;  1 drivers
v0x63621c76b760_0 .net *"_ivl_132", 0 0, L_0x63621c82a940;  1 drivers
v0x63621c76b800_0 .net *"_ivl_134", 0 0, L_0x63621c82ae60;  1 drivers
L_0x7e0a535b8ba8 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x63621c7697e0_0 .net/2u *"_ivl_136", 4 0, L_0x7e0a535b8ba8;  1 drivers
L_0x7e0a535b8bf0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x63621c768940_0 .net/2u *"_ivl_138", 1 0, L_0x7e0a535b8bf0;  1 drivers
v0x63621c7669c0_0 .net *"_ivl_14", 0 0, L_0x63621c828b50;  1 drivers
v0x63621c765b20_0 .net *"_ivl_140", 0 0, L_0x63621c82aff0;  1 drivers
L_0x7e0a535b8c38 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x63621c765be0_0 .net/2u *"_ivl_142", 2 0, L_0x7e0a535b8c38;  1 drivers
v0x63621c763ba0_0 .net *"_ivl_144", 0 0, L_0x63621c82b1d0;  1 drivers
v0x63621c763c40_0 .net *"_ivl_146", 0 0, L_0x63621c82a7e0;  1 drivers
L_0x7e0a535b8c80 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x63621c762d00_0 .net/2u *"_ivl_148", 4 0, L_0x7e0a535b8c80;  1 drivers
L_0x7e0a535b8cc8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x63621c760d80_0 .net/2u *"_ivl_150", 1 0, L_0x7e0a535b8cc8;  1 drivers
v0x63621c75fee0_0 .net *"_ivl_152", 0 0, L_0x63621c82b390;  1 drivers
L_0x7e0a535b8d10 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x63621c75ffa0_0 .net/2u *"_ivl_154", 2 0, L_0x7e0a535b8d10;  1 drivers
v0x63621c75df60_0 .net *"_ivl_156", 0 0, L_0x63621c82b580;  1 drivers
v0x63621c75e000_0 .net *"_ivl_158", 0 0, L_0x63621c82b6a0;  1 drivers
L_0x7e0a535b8380 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x63621c75d0c0_0 .net/2u *"_ivl_16", 4 0, L_0x7e0a535b8380;  1 drivers
L_0x7e0a535b8d58 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x63621c75b140_0 .net/2u *"_ivl_160", 4 0, L_0x7e0a535b8d58;  1 drivers
L_0x7e0a535b8da0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x63621c75a2a0_0 .net/2u *"_ivl_162", 1 0, L_0x7e0a535b8da0;  1 drivers
v0x63621c758320_0 .net *"_ivl_164", 0 0, L_0x63621c82b840;  1 drivers
L_0x7e0a535b8de8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x63621c7583e0_0 .net/2u *"_ivl_166", 2 0, L_0x7e0a535b8de8;  1 drivers
v0x63621c757480_0 .net *"_ivl_168", 0 0, L_0x63621c82ba40;  1 drivers
v0x63621c757520_0 .net *"_ivl_170", 0 0, L_0x63621c82bb60;  1 drivers
L_0x7e0a535b8e30 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x63621c755500_0 .net/2u *"_ivl_172", 4 0, L_0x7e0a535b8e30;  1 drivers
L_0x7e0a535b8e78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x63621c754660_0 .net/2u *"_ivl_174", 1 0, L_0x7e0a535b8e78;  1 drivers
v0x63621c7526e0_0 .net *"_ivl_176", 0 0, L_0x63621c82bc70;  1 drivers
L_0x7e0a535b8ec0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x63621c7527a0_0 .net/2u *"_ivl_178", 2 0, L_0x7e0a535b8ec0;  1 drivers
L_0x7e0a535b83c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63621c751840_0 .net/2u *"_ivl_18", 1 0, L_0x7e0a535b83c8;  1 drivers
v0x63621c751900_0 .net *"_ivl_180", 0 0, L_0x63621c82be80;  1 drivers
v0x63621c74f8c0_0 .net *"_ivl_182", 0 0, L_0x63621c82bfa0;  1 drivers
L_0x7e0a535b8f08 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0x63621c74ea20_0 .net/2u *"_ivl_184", 4 0, L_0x7e0a535b8f08;  1 drivers
L_0x7e0a535b8f50 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x63621c74caa0_0 .net/2u *"_ivl_186", 1 0, L_0x7e0a535b8f50;  1 drivers
v0x63621c74bc10_0 .net *"_ivl_188", 0 0, L_0x63621c82c150;  1 drivers
L_0x7e0a535b8f98 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x63621c74bcd0_0 .net/2u *"_ivl_190", 4 0, L_0x7e0a535b8f98;  1 drivers
o0x7e0a5384ea68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0x63621c749c90_0 name=_ivl_192
v0x63621c749d50_0 .net *"_ivl_194", 4 0, L_0x63621c82c370;  1 drivers
v0x63621c748df0_0 .net *"_ivl_196", 4 0, L_0x63621c82c4e0;  1 drivers
v0x63621c746e70_0 .net *"_ivl_198", 4 0, L_0x63621c82c780;  1 drivers
v0x63621c745fd0_0 .net *"_ivl_2", 0 0, L_0x63621c8288d0;  1 drivers
v0x63621c746090_0 .net *"_ivl_20", 0 0, L_0x63621c828c60;  1 drivers
v0x63621c744050_0 .net *"_ivl_200", 4 0, L_0x63621c82c910;  1 drivers
v0x63621c744110_0 .net *"_ivl_202", 4 0, L_0x63621c82cbc0;  1 drivers
v0x63621c7433f0_0 .net *"_ivl_204", 4 0, L_0x63621c82cd50;  1 drivers
v0x63621c743040_0 .net *"_ivl_206", 4 0, L_0x63621c82cf20;  1 drivers
v0x63621c741440_0 .net *"_ivl_208", 4 0, L_0x63621c82d0b0;  1 drivers
v0x63621c73cdd0_0 .net *"_ivl_210", 4 0, L_0x63621c82d380;  1 drivers
v0x63621c73c480_0 .net *"_ivl_212", 4 0, L_0x63621c82d510;  1 drivers
v0x63621c73d650_0 .net *"_ivl_214", 4 0, L_0x63621c82d7f0;  1 drivers
v0x63621c73d210_0 .net *"_ivl_216", 4 0, L_0x63621c82d980;  1 drivers
v0x63621c73a310_0 .net *"_ivl_218", 4 0, L_0x63621c82dc70;  1 drivers
L_0x7e0a535b8410 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x63621c7a7ec0_0 .net/2u *"_ivl_22", 2 0, L_0x7e0a535b8410;  1 drivers
v0x63621c6789a0_0 .net *"_ivl_220", 4 0, L_0x63621c82de00;  1 drivers
v0x63621c77d1c0_0 .net *"_ivl_222", 4 0, L_0x63621c82e100;  1 drivers
v0x63621c7967c0_0 .net *"_ivl_24", 0 0, L_0x63621c828d50;  1 drivers
v0x63621c796880_0 .net *"_ivl_26", 0 0, L_0x63621c828e40;  1 drivers
L_0x7e0a535b8458 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x63621c793d20_0 .net/2u *"_ivl_28", 4 0, L_0x7e0a535b8458;  1 drivers
L_0x7e0a535b84a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63621c793de0_0 .net/2u *"_ivl_30", 1 0, L_0x7e0a535b84a0;  1 drivers
v0x63621c7939a0_0 .net *"_ivl_32", 0 0, L_0x63621c828f50;  1 drivers
L_0x7e0a535b84e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x63621c793a60_0 .net/2u *"_ivl_34", 2 0, L_0x7e0a535b84e8;  1 drivers
v0x63621c790f00_0 .net *"_ivl_36", 0 0, L_0x63621c829040;  1 drivers
v0x63621c790fc0_0 .net *"_ivl_38", 0 0, L_0x63621c829130;  1 drivers
L_0x7e0a535b82a8 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x63621c790b80_0 .net/2u *"_ivl_4", 4 0, L_0x7e0a535b82a8;  1 drivers
L_0x7e0a535b8530 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x63621c790c40_0 .net/2u *"_ivl_40", 4 0, L_0x7e0a535b8530;  1 drivers
L_0x7e0a535b8578 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63621c78e0e0_0 .net/2u *"_ivl_42", 1 0, L_0x7e0a535b8578;  1 drivers
v0x63621c78e1c0_0 .net *"_ivl_44", 0 0, L_0x63621c829240;  1 drivers
L_0x7e0a535b85c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x63621c78dd60_0 .net/2u *"_ivl_46", 2 0, L_0x7e0a535b85c0;  1 drivers
v0x63621c78de40_0 .net *"_ivl_48", 0 0, L_0x63621c829380;  1 drivers
v0x63621c78b2c0_0 .net *"_ivl_50", 0 0, L_0x63621c829470;  1 drivers
L_0x7e0a535b8608 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x63621c78b380_0 .net/2u *"_ivl_52", 4 0, L_0x7e0a535b8608;  1 drivers
L_0x7e0a535b8650 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63621c78af40_0 .net/2u *"_ivl_54", 1 0, L_0x7e0a535b8650;  1 drivers
v0x63621c78b020_0 .net *"_ivl_56", 0 0, L_0x63621c8295b0;  1 drivers
L_0x7e0a535b8698 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x63621c7884a0_0 .net/2u *"_ivl_58", 2 0, L_0x7e0a535b8698;  1 drivers
L_0x7e0a535b82f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63621c788580_0 .net/2u *"_ivl_6", 1 0, L_0x7e0a535b82f0;  1 drivers
v0x63621c788120_0 .net *"_ivl_60", 0 0, L_0x63621c829730;  1 drivers
v0x63621c7881e0_0 .net *"_ivl_62", 0 0, L_0x63621c829800;  1 drivers
v0x63621c785680_0 .net/2u *"_ivl_64", 0 0, L_0x7e0a535b86e0;  1 drivers
v0x63621c785760_0 .net *"_ivl_66", 0 0, L_0x63621c829910;  1 drivers
v0x63621c785300_0 .net *"_ivl_68", 0 0, L_0x63621c8299d0;  1 drivers
L_0x7e0a535b8728 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x63621c7853e0_0 .net/2u *"_ivl_70", 4 0, L_0x7e0a535b8728;  1 drivers
L_0x7e0a535b8770 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63621c782860_0 .net/2u *"_ivl_72", 1 0, L_0x7e0a535b8770;  1 drivers
v0x63621c782940_0 .net *"_ivl_74", 0 0, L_0x63621c829ae0;  1 drivers
L_0x7e0a535b87b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x63621c7824e0_0 .net/2u *"_ivl_76", 2 0, L_0x7e0a535b87b8;  1 drivers
v0x63621c7825c0_0 .net *"_ivl_78", 0 0, L_0x63621c829c40;  1 drivers
v0x63621c77fa40_0 .net *"_ivl_8", 0 0, L_0x63621c828970;  1 drivers
v0x63621c77fb00_0 .net *"_ivl_80", 0 0, L_0x63621c829d60;  1 drivers
L_0x7e0a535b8800 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x63621c77f6c0_0 .net/2u *"_ivl_82", 4 0, L_0x7e0a535b8800;  1 drivers
L_0x7e0a535b8848 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63621c77f780_0 .net/2u *"_ivl_84", 1 0, L_0x7e0a535b8848;  1 drivers
v0x63621c77cc20_0 .net *"_ivl_86", 0 0, L_0x63621c829ec0;  1 drivers
L_0x7e0a535b8890 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x63621c77cce0_0 .net/2u *"_ivl_88", 2 0, L_0x7e0a535b8890;  1 drivers
v0x63621c77c8a0_0 .net *"_ivl_90", 0 0, L_0x63621c82a060;  1 drivers
v0x63621c77c960_0 .net *"_ivl_92", 0 0, L_0x63621c829bd0;  1 drivers
L_0x7e0a535b88d8 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x63621c779e00_0 .net/2u *"_ivl_94", 4 0, L_0x7e0a535b88d8;  1 drivers
L_0x7e0a535b8920 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63621c779ec0_0 .net/2u *"_ivl_96", 1 0, L_0x7e0a535b8920;  1 drivers
v0x63621c779a80_0 .net *"_ivl_98", 0 0, L_0x63621c82a220;  1 drivers
v0x63621c779b40_0 .net "i_alu_op", 1 0, L_0x63621c827a10;  alias, 1 drivers
v0x63621c776fe0_0 .net "i_funct_3", 2 0, L_0x63621c82ebe0;  alias, 1 drivers
v0x63621c7770c0_0 .net "i_funct_7_5", 0 0, L_0x63621c82ec80;  alias, 1 drivers
v0x63621c776c60_0 .net "o_alu_ctrl_ID", 4 0, L_0x63621c82e290;  alias, 1 drivers
L_0x63621c8288d0 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b8260;
L_0x63621c828970 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b82f0;
L_0x63621c828a60 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b8338;
L_0x63621c828c60 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b83c8;
L_0x63621c828d50 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b8410;
L_0x63621c828f50 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b84a0;
L_0x63621c829040 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b84e8;
L_0x63621c829240 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b8578;
L_0x63621c829380 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b85c0;
L_0x63621c8295b0 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b8650;
L_0x63621c829730 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b8698;
L_0x63621c829ae0 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b8770;
L_0x63621c829c40 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b87b8;
L_0x63621c829ec0 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b8848;
L_0x63621c82a060 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b8890;
L_0x63621c82a220 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b8920;
L_0x63621c82a3d0 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b8968;
L_0x63621c82a850 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b8a40;
L_0x63621c82a9e0 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b8a88;
L_0x63621c82ac10 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b8b18;
L_0x63621c82a940 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b8b60;
L_0x63621c82aff0 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b8bf0;
L_0x63621c82b1d0 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b8c38;
L_0x63621c82b390 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b8cc8;
L_0x63621c82b580 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b8d10;
L_0x63621c82b840 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b8da0;
L_0x63621c82ba40 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b8de8;
L_0x63621c82bc70 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b8e78;
L_0x63621c82be80 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b8ec0;
L_0x63621c82c150 .cmp/eq 2, L_0x63621c827a10, L_0x7e0a535b8f50;
L_0x63621c82c370 .functor MUXZ 5, o0x7e0a5384ea68, L_0x7e0a535b8f98, L_0x63621c82c150, C4<>;
L_0x63621c82c4e0 .functor MUXZ 5, L_0x63621c82c370, L_0x7e0a535b8f08, L_0x63621c82bfa0, C4<>;
L_0x63621c82c780 .functor MUXZ 5, L_0x63621c82c4e0, L_0x7e0a535b8e30, L_0x63621c82bb60, C4<>;
L_0x63621c82c910 .functor MUXZ 5, L_0x63621c82c780, L_0x7e0a535b8d58, L_0x63621c82b6a0, C4<>;
L_0x63621c82cbc0 .functor MUXZ 5, L_0x63621c82c910, L_0x7e0a535b8c80, L_0x63621c82a7e0, C4<>;
L_0x63621c82cd50 .functor MUXZ 5, L_0x63621c82cbc0, L_0x7e0a535b8ba8, L_0x63621c82ae60, C4<>;
L_0x63621c82cf20 .functor MUXZ 5, L_0x63621c82cd50, L_0x7e0a535b8ad0, L_0x63621c82ab00, C4<>;
L_0x63621c82d0b0 .functor MUXZ 5, L_0x63621c82cf20, L_0x7e0a535b89f8, L_0x63621c82a6d0, C4<>;
L_0x63621c82d380 .functor MUXZ 5, L_0x63621c82d0b0, L_0x7e0a535b88d8, L_0x63621c829bd0, C4<>;
L_0x63621c82d510 .functor MUXZ 5, L_0x63621c82d380, L_0x7e0a535b8800, L_0x63621c829d60, C4<>;
L_0x63621c82d7f0 .functor MUXZ 5, L_0x63621c82d510, L_0x7e0a535b8728, L_0x63621c8299d0, C4<>;
L_0x63621c82d980 .functor MUXZ 5, L_0x63621c82d7f0, L_0x7e0a535b8608, L_0x63621c829470, C4<>;
L_0x63621c82dc70 .functor MUXZ 5, L_0x63621c82d980, L_0x7e0a535b8530, L_0x63621c829130, C4<>;
L_0x63621c82de00 .functor MUXZ 5, L_0x63621c82dc70, L_0x7e0a535b8458, L_0x63621c828e40, C4<>;
L_0x63621c82e100 .functor MUXZ 5, L_0x63621c82de00, L_0x7e0a535b8380, L_0x63621c828b50, C4<>;
L_0x63621c82e290 .functor MUXZ 5, L_0x63621c82e100, L_0x7e0a535b82a8, L_0x63621c8288d0, C4<>;
S_0x63621c7995e0 .scope module, "U_OP_DECODER" "op_decoder" 6 72, 8 21 0, S_0x63621c7b5300;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /OUTPUT 1 "o_jump_ID";
    .port_info 4 /OUTPUT 1 "o_branch_ID";
    .port_info 5 /OUTPUT 1 "o_reg_write_ID";
    .port_info 6 /OUTPUT 2 "o_result_src_ID";
    .port_info 7 /OUTPUT 1 "o_mem_write_ID";
    .port_info 8 /OUTPUT 1 "o_alu_src_ID";
    .port_info 9 /OUTPUT 3 "o_imm_src_ID";
    .port_info 10 /OUTPUT 2 "o_alu_op";
    .port_info 11 /OUTPUT 1 "o_addr_src_ID";
    .port_info 12 /OUTPUT 1 "o_fence_ID";
L_0x63621c815120 .functor OR 1, L_0x63621c821870, L_0x63621c821960, C4<0>, C4<0>;
L_0x63621c821bd0 .functor OR 1, L_0x63621c815120, L_0x63621c821b30, C4<0>, C4<0>;
L_0x63621c821e20 .functor OR 1, L_0x63621c821bd0, L_0x63621c821ce0, C4<0>, C4<0>;
L_0x63621c822020 .functor OR 1, L_0x63621c821e20, L_0x63621c821f30, C4<0>, C4<0>;
L_0x63621c8222b0 .functor OR 1, L_0x63621c822020, L_0x63621c822160, C4<0>, C4<0>;
L_0x63621c822460 .functor OR 1, L_0x63621c8222b0, L_0x63621c822370, C4<0>, C4<0>;
L_0x63621c822710 .functor OR 1, L_0x63621c822460, L_0x63621c8225b0, C4<0>, C4<0>;
L_0x63621c8226a0 .functor OR 1, L_0x63621c8238c0, L_0x63621c823a70, C4<0>, C4<0>;
L_0x63621c823e10 .functor OR 1, L_0x63621c8226a0, L_0x63621c823c50, C4<0>, C4<0>;
L_0x63621c824010 .functor OR 1, L_0x63621c823e10, L_0x63621c823f20, C4<0>, C4<0>;
L_0x63621c824300 .functor OR 1, L_0x63621c824010, L_0x63621c824180, C4<0>, C4<0>;
L_0x63621c824500 .functor OR 1, L_0x63621c824300, L_0x63621c824410, C4<0>, C4<0>;
L_0x63621c824a70 .functor OR 1, L_0x63621c824500, L_0x63621c824890, C4<0>, C4<0>;
L_0x63621c826730 .functor AND 1, L_0x63621c826080, L_0x63621c826530, C4<1>, C4<1>;
L_0x7e0a535b7eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x63621c824610 .functor XNOR 1, L_0x63621c82ec80, L_0x7e0a535b7eb8, C4<0>, C4<0>;
L_0x63621c8269b0 .functor AND 1, L_0x63621c826870, L_0x63621c824610, C4<1>, C4<1>;
L_0x63621c826db0 .functor AND 1, L_0x63621c8269b0, L_0x63621c826b50, C4<1>, C4<1>;
L_0x63621c827220 .functor AND 1, L_0x63621c826ec0, L_0x63621c826fb0, C4<1>, C4<1>;
L_0x7e0a535b7018 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x63621c773e40_0 .net/2u *"_ivl_0", 4 0, L_0x7e0a535b7018;  1 drivers
L_0x7e0a535b70f0 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x63621c773f20_0 .net/2u *"_ivl_10", 4 0, L_0x7e0a535b70f0;  1 drivers
v0x63621c7713a0_0 .net *"_ivl_100", 0 0, L_0x63621c823630;  1 drivers
L_0x7e0a535b76d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63621c771460_0 .net/2u *"_ivl_102", 0 0, L_0x7e0a535b76d8;  1 drivers
L_0x7e0a535b7720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63621c771020_0 .net/2u *"_ivl_104", 0 0, L_0x7e0a535b7720;  1 drivers
L_0x7e0a535b7768 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x63621c76e200_0 .net/2u *"_ivl_108", 4 0, L_0x7e0a535b7768;  1 drivers
v0x63621c76e2e0_0 .net *"_ivl_110", 0 0, L_0x63621c8238c0;  1 drivers
L_0x7e0a535b77b0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x63621c76b3e0_0 .net/2u *"_ivl_112", 4 0, L_0x7e0a535b77b0;  1 drivers
v0x63621c76b4c0_0 .net *"_ivl_114", 0 0, L_0x63621c823a70;  1 drivers
v0x63621c7685c0_0 .net *"_ivl_116", 0 0, L_0x63621c8226a0;  1 drivers
L_0x7e0a535b77f8 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x63621c768680_0 .net/2u *"_ivl_118", 4 0, L_0x7e0a535b77f8;  1 drivers
v0x63621c7657a0_0 .net *"_ivl_12", 0 0, L_0x63621c821570;  1 drivers
v0x63621c765860_0 .net *"_ivl_120", 0 0, L_0x63621c823c50;  1 drivers
v0x63621c762980_0 .net *"_ivl_122", 0 0, L_0x63621c823e10;  1 drivers
L_0x7e0a535b7840 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x63621c762a60_0 .net/2u *"_ivl_124", 4 0, L_0x7e0a535b7840;  1 drivers
v0x63621c75fb60_0 .net *"_ivl_126", 0 0, L_0x63621c823f20;  1 drivers
v0x63621c75fc00_0 .net *"_ivl_128", 0 0, L_0x63621c824010;  1 drivers
L_0x7e0a535b7888 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x63621c75cd40_0 .net/2u *"_ivl_130", 4 0, L_0x7e0a535b7888;  1 drivers
v0x63621c75ce20_0 .net *"_ivl_132", 0 0, L_0x63621c824180;  1 drivers
v0x63621c759f20_0 .net *"_ivl_134", 0 0, L_0x63621c824300;  1 drivers
L_0x7e0a535b78d0 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x63621c75a000_0 .net/2u *"_ivl_136", 4 0, L_0x7e0a535b78d0;  1 drivers
v0x63621c757100_0 .net *"_ivl_138", 0 0, L_0x63621c824410;  1 drivers
L_0x7e0a535b7138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63621c7571a0_0 .net/2u *"_ivl_14", 0 0, L_0x7e0a535b7138;  1 drivers
v0x63621c7542e0_0 .net *"_ivl_140", 0 0, L_0x63621c824500;  1 drivers
L_0x7e0a535b7918 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x63621c7543c0_0 .net/2u *"_ivl_142", 4 0, L_0x7e0a535b7918;  1 drivers
v0x63621c7514c0_0 .net *"_ivl_144", 0 0, L_0x63621c824890;  1 drivers
v0x63621c751580_0 .net *"_ivl_146", 0 0, L_0x63621c824a70;  1 drivers
L_0x7e0a535b7960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63621c74e6a0_0 .net/2u *"_ivl_148", 0 0, L_0x7e0a535b7960;  1 drivers
L_0x7e0a535b79a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63621c74e760_0 .net/2u *"_ivl_150", 0 0, L_0x7e0a535b79a8;  1 drivers
L_0x7e0a535b79f0 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x63621c74b890_0 .net/2u *"_ivl_154", 4 0, L_0x7e0a535b79f0;  1 drivers
v0x63621c74b970_0 .net *"_ivl_156", 0 0, L_0x63621c824d10;  1 drivers
L_0x7e0a535b7a38 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x63621c748a70_0 .net/2u *"_ivl_158", 2 0, L_0x7e0a535b7a38;  1 drivers
L_0x7e0a535b7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63621c748b50_0 .net/2u *"_ivl_16", 0 0, L_0x7e0a535b7180;  1 drivers
L_0x7e0a535b7a80 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x63621c745c50_0 .net/2u *"_ivl_160", 4 0, L_0x7e0a535b7a80;  1 drivers
v0x63621c745d30_0 .net *"_ivl_162", 0 0, L_0x63621c824f00;  1 drivers
L_0x7e0a535b7ac8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x63621c7a7bd0_0 .net/2u *"_ivl_164", 2 0, L_0x7e0a535b7ac8;  1 drivers
L_0x7e0a535b7b10 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x63621c7a7cb0_0 .net/2u *"_ivl_166", 4 0, L_0x7e0a535b7b10;  1 drivers
v0x63621c7a7820_0 .net *"_ivl_168", 0 0, L_0x63621c824ff0;  1 drivers
L_0x7e0a535b7b58 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x63621c7a78c0_0 .net/2u *"_ivl_170", 2 0, L_0x7e0a535b7b58;  1 drivers
L_0x7e0a535b7ba0 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x63621c7a74a0_0 .net/2u *"_ivl_172", 4 0, L_0x7e0a535b7ba0;  1 drivers
v0x63621c7a7580_0 .net *"_ivl_174", 0 0, L_0x63621c8251f0;  1 drivers
L_0x7e0a535b7be8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x63621c7be240_0 .net/2u *"_ivl_176", 2 0, L_0x7e0a535b7be8;  1 drivers
L_0x7e0a535b7c30 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x63621c7be320_0 .net/2u *"_ivl_178", 4 0, L_0x7e0a535b7c30;  1 drivers
v0x63621c7ab790_0 .net *"_ivl_180", 0 0, L_0x63621c8252e0;  1 drivers
L_0x7e0a535b7c78 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x63621c7ab850_0 .net/2u *"_ivl_182", 2 0, L_0x7e0a535b7c78;  1 drivers
L_0x7e0a535b7cc0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x63621c7b7cf0_0 .net/2u *"_ivl_184", 2 0, L_0x7e0a535b7cc0;  1 drivers
v0x63621c7b7dd0_0 .net *"_ivl_186", 2 0, L_0x63621c8254f0;  1 drivers
v0x63621c7bb140_0 .net *"_ivl_188", 2 0, L_0x63621c825680;  1 drivers
v0x63621c7bb200_0 .net *"_ivl_190", 2 0, L_0x63621c825850;  1 drivers
v0x63621c798dd0_0 .net *"_ivl_192", 2 0, L_0x63621c8259e0;  1 drivers
L_0x7e0a535b7d08 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x63621c798eb0_0 .net/2u *"_ivl_196", 4 0, L_0x7e0a535b7d08;  1 drivers
v0x63621c795fb0_0 .net *"_ivl_198", 0 0, L_0x63621c825e40;  1 drivers
v0x63621c796070_0 .net *"_ivl_2", 0 0, L_0x63621c8212b0;  1 drivers
L_0x7e0a535b71c8 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x63621c793190_0 .net/2u *"_ivl_20", 4 0, L_0x7e0a535b71c8;  1 drivers
L_0x7e0a535b7d50 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x63621c793250_0 .net/2u *"_ivl_200", 1 0, L_0x7e0a535b7d50;  1 drivers
L_0x7e0a535b7d98 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x63621c790370_0 .net/2u *"_ivl_202", 4 0, L_0x7e0a535b7d98;  1 drivers
v0x63621c790450_0 .net *"_ivl_204", 0 0, L_0x63621c826080;  1 drivers
L_0x7e0a535b7de0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x63621c78d550_0 .net/2u *"_ivl_206", 2 0, L_0x7e0a535b7de0;  1 drivers
v0x63621c78d630_0 .net *"_ivl_208", 0 0, L_0x63621c826530;  1 drivers
v0x63621c78a730_0 .net *"_ivl_210", 0 0, L_0x63621c826730;  1 drivers
L_0x7e0a535b7e28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63621c78a810_0 .net/2u *"_ivl_212", 1 0, L_0x7e0a535b7e28;  1 drivers
L_0x7e0a535b7e70 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x63621c787910_0 .net/2u *"_ivl_214", 4 0, L_0x7e0a535b7e70;  1 drivers
v0x63621c7879f0_0 .net *"_ivl_216", 0 0, L_0x63621c826870;  1 drivers
v0x63621c784af0_0 .net/2u *"_ivl_218", 0 0, L_0x7e0a535b7eb8;  1 drivers
v0x63621c784bd0_0 .net *"_ivl_22", 0 0, L_0x63621c821870;  1 drivers
v0x63621c557770_0 .net *"_ivl_220", 0 0, L_0x63621c824610;  1 drivers
v0x63621c781cd0_0 .net *"_ivl_222", 0 0, L_0x63621c8269b0;  1 drivers
L_0x7e0a535b7f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x63621c781d90_0 .net/2u *"_ivl_224", 2 0, L_0x7e0a535b7f00;  1 drivers
v0x63621c77eeb0_0 .net *"_ivl_226", 0 0, L_0x63621c826b50;  1 drivers
v0x63621c77ef70_0 .net *"_ivl_228", 0 0, L_0x63621c826db0;  1 drivers
L_0x7e0a535b7f48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x63621c77c090_0 .net/2u *"_ivl_230", 1 0, L_0x7e0a535b7f48;  1 drivers
L_0x7e0a535b7f90 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x63621c77c170_0 .net/2u *"_ivl_232", 4 0, L_0x7e0a535b7f90;  1 drivers
v0x63621c779270_0 .net *"_ivl_234", 0 0, L_0x63621c826ec0;  1 drivers
L_0x7e0a535b7fd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x63621c779330_0 .net/2u *"_ivl_236", 2 0, L_0x7e0a535b7fd8;  1 drivers
v0x63621c776450_0 .net *"_ivl_238", 0 0, L_0x63621c826fb0;  1 drivers
L_0x7e0a535b7210 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x63621c776510_0 .net/2u *"_ivl_24", 4 0, L_0x7e0a535b7210;  1 drivers
v0x63621c773630_0 .net *"_ivl_240", 0 0, L_0x63621c827220;  1 drivers
L_0x7e0a535b8020 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63621c773710_0 .net/2u *"_ivl_242", 1 0, L_0x7e0a535b8020;  1 drivers
L_0x7e0a535b8068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63621c770810_0 .net/2u *"_ivl_244", 1 0, L_0x7e0a535b8068;  1 drivers
v0x63621c7708f0_0 .net *"_ivl_246", 1 0, L_0x63621c8273d0;  1 drivers
v0x63621c76d9f0_0 .net *"_ivl_248", 1 0, L_0x63621c827560;  1 drivers
v0x63621c76dab0_0 .net *"_ivl_250", 1 0, L_0x63621c827880;  1 drivers
L_0x7e0a535b80b0 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x63621c76abd0_0 .net/2u *"_ivl_254", 4 0, L_0x7e0a535b80b0;  1 drivers
v0x63621c76acb0_0 .net *"_ivl_256", 0 0, L_0x63621c827d40;  1 drivers
L_0x7e0a535b80f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63621c767db0_0 .net/2u *"_ivl_258", 0 0, L_0x7e0a535b80f8;  1 drivers
v0x63621c767e90_0 .net *"_ivl_26", 0 0, L_0x63621c821960;  1 drivers
L_0x7e0a535b8140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63621c764f90_0 .net/2u *"_ivl_260", 0 0, L_0x7e0a535b8140;  1 drivers
L_0x7e0a535b8188 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x63621c765070_0 .net/2u *"_ivl_264", 4 0, L_0x7e0a535b8188;  1 drivers
v0x63621c762170_0 .net *"_ivl_266", 0 0, L_0x63621c828120;  1 drivers
L_0x7e0a535b81d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63621c762230_0 .net/2u *"_ivl_268", 0 0, L_0x7e0a535b81d0;  1 drivers
L_0x7e0a535b8218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63621c75f350_0 .net/2u *"_ivl_270", 0 0, L_0x7e0a535b8218;  1 drivers
v0x63621c75f430_0 .net *"_ivl_28", 0 0, L_0x63621c815120;  1 drivers
L_0x7e0a535b7258 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x63621c75c530_0 .net/2u *"_ivl_30", 4 0, L_0x7e0a535b7258;  1 drivers
v0x63621c75c610_0 .net *"_ivl_32", 0 0, L_0x63621c821b30;  1 drivers
v0x63621c759710_0 .net *"_ivl_34", 0 0, L_0x63621c821bd0;  1 drivers
L_0x7e0a535b72a0 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x63621c7597f0_0 .net/2u *"_ivl_36", 4 0, L_0x7e0a535b72a0;  1 drivers
v0x63621c7568f0_0 .net *"_ivl_38", 0 0, L_0x63621c821ce0;  1 drivers
L_0x7e0a535b7060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63621c756990_0 .net/2u *"_ivl_4", 0 0, L_0x7e0a535b7060;  1 drivers
v0x63621c753ad0_0 .net *"_ivl_40", 0 0, L_0x63621c821e20;  1 drivers
L_0x7e0a535b72e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x63621c753b90_0 .net/2u *"_ivl_42", 4 0, L_0x7e0a535b72e8;  1 drivers
v0x63621c750cb0_0 .net *"_ivl_44", 0 0, L_0x63621c821f30;  1 drivers
v0x63621c750d70_0 .net *"_ivl_46", 0 0, L_0x63621c822020;  1 drivers
L_0x7e0a535b7330 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x63621c74de90_0 .net/2u *"_ivl_48", 4 0, L_0x7e0a535b7330;  1 drivers
v0x63621c74df70_0 .net *"_ivl_50", 0 0, L_0x63621c822160;  1 drivers
v0x63621c74b080_0 .net *"_ivl_52", 0 0, L_0x63621c8222b0;  1 drivers
L_0x7e0a535b7378 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x63621c74b160_0 .net/2u *"_ivl_54", 4 0, L_0x7e0a535b7378;  1 drivers
v0x63621c748260_0 .net *"_ivl_56", 0 0, L_0x63621c822370;  1 drivers
v0x63621c748320_0 .net *"_ivl_58", 0 0, L_0x63621c822460;  1 drivers
L_0x7e0a535b70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63621c745440_0 .net/2u *"_ivl_6", 0 0, L_0x7e0a535b70a8;  1 drivers
L_0x7e0a535b73c0 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x63621c745520_0 .net/2u *"_ivl_60", 4 0, L_0x7e0a535b73c0;  1 drivers
v0x63621c742830_0 .net *"_ivl_62", 0 0, L_0x63621c8225b0;  1 drivers
v0x63621c7428f0_0 .net *"_ivl_64", 0 0, L_0x63621c822710;  1 drivers
L_0x7e0a535b7408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63621c73c8c0_0 .net/2u *"_ivl_66", 0 0, L_0x7e0a535b7408;  1 drivers
L_0x7e0a535b7450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63621c73c9a0_0 .net/2u *"_ivl_68", 0 0, L_0x7e0a535b7450;  1 drivers
L_0x7e0a535b7498 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x63621c733350_0 .net/2u *"_ivl_72", 4 0, L_0x7e0a535b7498;  1 drivers
v0x63621c733410_0 .net *"_ivl_74", 0 0, L_0x63621c822ac0;  1 drivers
L_0x7e0a535b74e0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x63621c701930_0 .net/2u *"_ivl_76", 1 0, L_0x7e0a535b74e0;  1 drivers
L_0x7e0a535b7528 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x63621c7019f0_0 .net/2u *"_ivl_78", 4 0, L_0x7e0a535b7528;  1 drivers
v0x63621c6f7310_0 .net *"_ivl_80", 0 0, L_0x63621c822c30;  1 drivers
L_0x7e0a535b7570 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x63621c6f73d0_0 .net/2u *"_ivl_82", 1 0, L_0x7e0a535b7570;  1 drivers
L_0x7e0a535b75b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x63621c6fe750_0 .net/2u *"_ivl_84", 4 0, L_0x7e0a535b75b8;  1 drivers
v0x63621c6fe830_0 .net *"_ivl_86", 0 0, L_0x63621c822f30;  1 drivers
L_0x7e0a535b7600 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63621c716ab0_0 .net/2u *"_ivl_88", 1 0, L_0x7e0a535b7600;  1 drivers
L_0x7e0a535b7648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63621c716b90_0 .net/2u *"_ivl_90", 1 0, L_0x7e0a535b7648;  1 drivers
v0x63621c7cbb30_0 .net *"_ivl_92", 1 0, L_0x63621c8230b0;  1 drivers
v0x63621c7cbc10_0 .net *"_ivl_94", 1 0, L_0x63621c823270;  1 drivers
L_0x7e0a535b7690 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x63621c7a7060_0 .net/2u *"_ivl_98", 4 0, L_0x7e0a535b7690;  1 drivers
v0x63621c7a7140_0 .net "i_funct_3", 2 0, L_0x63621c82ebe0;  alias, 1 drivers
v0x63621c7495e0_0 .net "i_funct_7_5", 0 0, L_0x63621c82ec80;  alias, 1 drivers
v0x63621c749680_0 .net "i_op", 4 0, L_0x63621c82eb40;  alias, 1 drivers
v0x63621c749720_0 .net "o_addr_src_ID", 0 0, L_0x63621c827e30;  alias, 1 drivers
v0x63621c7467c0_0 .net "o_alu_op", 1 0, L_0x63621c827a10;  alias, 1 drivers
v0x63621c7468b0_0 .net "o_alu_src_ID", 0 0, L_0x63621c824b80;  alias, 1 drivers
v0x63621c79a160_0 .net "o_branch_ID", 0 0, L_0x63621c8216b0;  alias, 1 drivers
v0x63621c79a220_0 .net "o_fence_ID", 0 0, L_0x63621c828620;  alias, 1 drivers
v0x63621c79a2e0_0 .net "o_imm_src_ID", 2 0, L_0x63621c825cb0;  alias, 1 drivers
v0x63621c797340_0 .net "o_jump_ID", 0 0, L_0x63621c8213e0;  alias, 1 drivers
v0x63621c797400_0 .net "o_mem_write_ID", 0 0, L_0x63621c823310;  alias, 1 drivers
v0x63621c7974c0_0 .net "o_reg_write_ID", 0 0, L_0x63621c822820;  alias, 1 drivers
v0x63621c794520_0 .net "o_result_src_ID", 1 0, L_0x63621c8234a0;  alias, 1 drivers
L_0x63621c8212b0 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7018;
L_0x63621c8213e0 .functor MUXZ 1, L_0x7e0a535b70a8, L_0x7e0a535b7060, L_0x63621c8212b0, C4<>;
L_0x63621c821570 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b70f0;
L_0x63621c8216b0 .functor MUXZ 1, L_0x7e0a535b7180, L_0x7e0a535b7138, L_0x63621c821570, C4<>;
L_0x63621c821870 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b71c8;
L_0x63621c821960 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7210;
L_0x63621c821b30 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7258;
L_0x63621c821ce0 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b72a0;
L_0x63621c821f30 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b72e8;
L_0x63621c822160 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7330;
L_0x63621c822370 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7378;
L_0x63621c8225b0 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b73c0;
L_0x63621c822820 .functor MUXZ 1, L_0x7e0a535b7450, L_0x7e0a535b7408, L_0x63621c822710, C4<>;
L_0x63621c822ac0 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7498;
L_0x63621c822c30 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7528;
L_0x63621c822f30 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b75b8;
L_0x63621c8230b0 .functor MUXZ 2, L_0x7e0a535b7648, L_0x7e0a535b7600, L_0x63621c822f30, C4<>;
L_0x63621c823270 .functor MUXZ 2, L_0x63621c8230b0, L_0x7e0a535b7570, L_0x63621c822c30, C4<>;
L_0x63621c8234a0 .functor MUXZ 2, L_0x63621c823270, L_0x7e0a535b74e0, L_0x63621c822ac0, C4<>;
L_0x63621c823630 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7690;
L_0x63621c823310 .functor MUXZ 1, L_0x7e0a535b7720, L_0x7e0a535b76d8, L_0x63621c823630, C4<>;
L_0x63621c8238c0 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7768;
L_0x63621c823a70 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b77b0;
L_0x63621c823c50 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b77f8;
L_0x63621c823f20 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7840;
L_0x63621c824180 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7888;
L_0x63621c824410 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b78d0;
L_0x63621c824890 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7918;
L_0x63621c824b80 .functor MUXZ 1, L_0x7e0a535b79a8, L_0x7e0a535b7960, L_0x63621c824a70, C4<>;
L_0x63621c824d10 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b79f0;
L_0x63621c824f00 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7a80;
L_0x63621c824ff0 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7b10;
L_0x63621c8251f0 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7ba0;
L_0x63621c8252e0 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7c30;
L_0x63621c8254f0 .functor MUXZ 3, L_0x7e0a535b7cc0, L_0x7e0a535b7c78, L_0x63621c8252e0, C4<>;
L_0x63621c825680 .functor MUXZ 3, L_0x63621c8254f0, L_0x7e0a535b7be8, L_0x63621c8251f0, C4<>;
L_0x63621c825850 .functor MUXZ 3, L_0x63621c825680, L_0x7e0a535b7b58, L_0x63621c824ff0, C4<>;
L_0x63621c8259e0 .functor MUXZ 3, L_0x63621c825850, L_0x7e0a535b7ac8, L_0x63621c824f00, C4<>;
L_0x63621c825cb0 .functor MUXZ 3, L_0x63621c8259e0, L_0x7e0a535b7a38, L_0x63621c824d10, C4<>;
L_0x63621c825e40 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7d08;
L_0x63621c826080 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7d98;
L_0x63621c826530 .cmp/ne 3, L_0x63621c82ebe0, L_0x7e0a535b7de0;
L_0x63621c826870 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7e70;
L_0x63621c826b50 .cmp/eq 3, L_0x63621c82ebe0, L_0x7e0a535b7f00;
L_0x63621c826ec0 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b7f90;
L_0x63621c826fb0 .cmp/ne 3, L_0x63621c82ebe0, L_0x7e0a535b7fd8;
L_0x63621c8273d0 .functor MUXZ 2, L_0x7e0a535b8068, L_0x7e0a535b8020, L_0x63621c827220, C4<>;
L_0x63621c827560 .functor MUXZ 2, L_0x63621c8273d0, L_0x7e0a535b7f48, L_0x63621c826db0, C4<>;
L_0x63621c827880 .functor MUXZ 2, L_0x63621c827560, L_0x7e0a535b7e28, L_0x63621c826730, C4<>;
L_0x63621c827a10 .functor MUXZ 2, L_0x63621c827880, L_0x7e0a535b7d50, L_0x63621c825e40, C4<>;
L_0x63621c827d40 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b80b0;
L_0x63621c827e30 .functor MUXZ 1, L_0x7e0a535b8140, L_0x7e0a535b80f8, L_0x63621c827d40, C4<>;
L_0x63621c828120 .cmp/eq 5, L_0x63621c82eb40, L_0x7e0a535b8188;
L_0x63621c828620 .functor MUXZ 1, L_0x7e0a535b8218, L_0x7e0a535b81d0, L_0x63621c828120, C4<>;
S_0x63621c799960 .scope module, "U_DATAPATH" "datapath" 5 99, 9 30 0, S_0x63621c65e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_jump_ID";
    .port_info 4 /INPUT 1 "i_branch_ID";
    .port_info 5 /INPUT 1 "i_reg_write_ID";
    .port_info 6 /INPUT 2 "i_result_src_ID";
    .port_info 7 /INPUT 1 "i_mem_write_ID";
    .port_info 8 /INPUT 5 "i_alu_ctrl_ID";
    .port_info 9 /INPUT 1 "i_alu_src_ID";
    .port_info 10 /INPUT 1 "i_addr_src_ID";
    .port_info 11 /INPUT 3 "i_imm_src_ID";
    .port_info 12 /INPUT 1 "i_fence_ID";
    .port_info 13 /INPUT 32 "i_instr_IF";
    .port_info 14 /INPUT 32 "i_read_data_M";
    .port_info 15 /OUTPUT 1 "o_jump_EX";
    .port_info 16 /OUTPUT 1 "o_branch_EX";
    .port_info 17 /OUTPUT 1 "o_zero";
    .port_info 18 /OUTPUT 1 "o_mem_write_M";
    .port_info 19 /OUTPUT 32 "o_write_data_M";
    .port_info 20 /OUTPUT 32 "o_data_addr_M";
    .port_info 21 /OUTPUT 5 "o_op";
    .port_info 22 /OUTPUT 3 "o_funct3";
    .port_info 23 /OUTPUT 1 "o_funct_7_5";
    .port_info 24 /OUTPUT 32 "o_pc_IF";
P_0x63621c78bc90 .param/l "DATA_WIDTH" 0 9 31, +C4<00000000000000000000000000100000>;
L_0x63621c82e990 .functor OR 1, v0x63621c820ee0_0, L_0x63621c846a60, C4<0>, C4<0>;
L_0x63621c8460e0 .functor BUFZ 32, v0x63621c76bfe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63621c846150 .functor BUFZ 32, v0x63621c760680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63621c8461c0 .functor BUFZ 1, v0x63621c7690e0_0, C4<0>, C4<0>, C4<0>;
v0x63621c802580_0 .net "alu_ctrl_EX", 4 0, v0x63621c588970_0;  1 drivers
v0x63621c802660_0 .net "alu_result_EX", 31 0, v0x63621c7fdc50_0;  1 drivers
v0x63621c802720_0 .net "alu_result_M", 31 0, v0x63621c76bfe0_0;  1 drivers
v0x63621c8027c0_0 .net "alu_result_WB", 31 0, v0x63621c5c2b80_0;  1 drivers
v0x63621c8028d0_0 .net "alu_src_EX", 0 0, v0x63621c588a50_0;  1 drivers
v0x63621c8029c0_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c802b70_0 .net "flush_EX", 0 0, L_0x63621c846ad0;  1 drivers
v0x63621c802c60_0 .net "flush_ID", 0 0, L_0x63621c846a60;  1 drivers
v0x63621c802d00_0 .net "forward_rs1_EX", 1 0, v0x63621c55cbe0_0;  1 drivers
v0x63621c802da0_0 .net "forward_rs2_EX", 1 0, v0x63621c55ccc0_0;  1 drivers
v0x63621c802e60_0 .net "i_addr_src_ID", 0 0, L_0x63621c827e30;  alias, 1 drivers
v0x63621c802f00_0 .net "i_alu_ctrl_ID", 4 0, L_0x63621c82e290;  alias, 1 drivers
v0x63621c802fc0_0 .net "i_alu_src_ID", 0 0, L_0x63621c824b80;  alias, 1 drivers
v0x63621c803060_0 .net "i_branch_ID", 0 0, L_0x63621c8216b0;  alias, 1 drivers
v0x63621c803100_0 .net "i_fence_ID", 0 0, L_0x63621c828620;  alias, 1 drivers
v0x63621c8031f0_0 .net "i_imm_src_ID", 2 0, L_0x63621c825cb0;  alias, 1 drivers
v0x63621c803340_0 .net "i_instr_IF", 31 0, L_0x63621c847cb0;  alias, 1 drivers
v0x63621c803510_0 .net "i_jump_ID", 0 0, L_0x63621c8213e0;  alias, 1 drivers
v0x63621c8035b0_0 .net "i_mem_write_ID", 0 0, L_0x63621c823310;  alias, 1 drivers
v0x63621c803650_0 .net "i_pc_src_EX", 0 0, L_0x63621c82e680;  alias, 1 drivers
v0x63621c8036f0_0 .net "i_read_data_M", 31 0, L_0x63621c849820;  alias, 1 drivers
v0x63621c803790_0 .net "i_reg_write_ID", 0 0, L_0x63621c822820;  alias, 1 drivers
v0x63621c803830_0 .net "i_result_src_ID", 1 0, L_0x63621c8234a0;  alias, 1 drivers
v0x63621c8038d0_0 .net "if_id_rst", 0 0, L_0x63621c82e990;  1 drivers
v0x63621c803970_0 .net "imm_ex_ID", 31 0, v0x63621c5d34f0_0;  1 drivers
v0x63621c803a10_0 .net "imm_ext_EX", 31 0, v0x63621c588bb0_0;  1 drivers
v0x63621c803b60_0 .net "instr_ID", 31 0, v0x63621c5affd0_0;  1 drivers
v0x63621c803c20_0 .net "mem_write_EX", 0 0, v0x63621c5914c0_0;  1 drivers
v0x63621c803cc0_0 .net "mem_write_M", 0 0, v0x63621c7690e0_0;  1 drivers
v0x63621c803d60_0 .net "o_branch_EX", 0 0, v0x63621c588b10_0;  alias, 1 drivers
v0x63621c803e00_0 .net "o_data_addr_M", 31 0, L_0x63621c8460e0;  alias, 1 drivers
v0x63621c803ec0_0 .net "o_funct3", 2 0, L_0x63621c82ebe0;  alias, 1 drivers
v0x63621c804010_0 .net "o_funct_7_5", 0 0, L_0x63621c82ec80;  alias, 1 drivers
v0x63621c804140_0 .net "o_jump_EX", 0 0, v0x63621c591420_0;  alias, 1 drivers
v0x63621c8041e0_0 .net "o_mem_write_M", 0 0, L_0x63621c8461c0;  alias, 1 drivers
v0x63621c8042a0_0 .net "o_op", 4 0, L_0x63621c82eb40;  alias, 1 drivers
v0x63621c804360_0 .net "o_pc_IF", 31 0, v0x63621c800f90_0;  alias, 1 drivers
v0x63621c804420_0 .net "o_write_data_M", 31 0, L_0x63621c846150;  alias, 1 drivers
v0x63621c804500_0 .net "o_zero", 0 0, v0x63621c7fdd10_0;  alias, 1 drivers
v0x63621c8045a0_0 .net "pc_EX", 31 0, v0x63621c591560_0;  1 drivers
v0x63621c804660_0 .net "pc_ID", 31 0, v0x63621c5b0090_0;  1 drivers
v0x63621c804720_0 .net "pc_plus4_WB", 31 0, v0x63621c5c2c40_0;  1 drivers
v0x63621c8047e0_0 .net "pc_target_EX", 31 0, L_0x63621c82ef00;  1 drivers
v0x63621c8048a0_0 .net "pc_target_M", 31 0, v0x63621c7662c0_0;  1 drivers
v0x63621c8049b0_0 .net "pc_target_WB", 31 0, v0x63621c5c2d20_0;  1 drivers
v0x63621c804a70_0 .net "pcplus4_EX", 31 0, v0x63621c591600_0;  1 drivers
v0x63621c804b60_0 .net "pcplus4_ID", 31 0, v0x63621c5b1a20_0;  1 drivers
v0x63621c804c70_0 .net "pcplus4_IF", 31 0, L_0x63621c82e830;  1 drivers
v0x63621c804d30_0 .net "pcplus4_M", 31 0, v0x63621c7691a0_0;  1 drivers
v0x63621c804e40_0 .net "rd_EX", 3 0, v0x63621c5916c0_0;  1 drivers
v0x63621c804f00_0 .net "rd_ID", 3 0, L_0x63621c82ed20;  1 drivers
v0x63621c805010_0 .net "rd_M", 3 0, v0x63621c7663a0_0;  1 drivers
v0x63621c8050d0_0 .net "rd_WB", 3 0, v0x63621c5c2e00_0;  1 drivers
v0x63621c805220_0 .net "read_data_WB", 31 0, v0x63621c5c2ec0_0;  1 drivers
v0x63621c8052e0_0 .net "reg_write_EX", 0 0, v0x63621c5917b0_0;  1 drivers
v0x63621c8053d0_0 .net "reg_write_M", 0 0, v0x63621c7634a0_0;  1 drivers
v0x63621c805470_0 .net "reg_write_WB", 0 0, v0x63621c5c2f80_0;  1 drivers
v0x63621c8055a0_0 .net "result_WB", 31 0, v0x63621c802460_0;  1 drivers
v0x63621c805660_0 .net "result_src_EX", 1 0, v0x63621c59e830_0;  1 drivers
v0x63621c805720_0 .net "result_src_M", 1 0, v0x63621c763560_0;  1 drivers
v0x63621c8057e0_0 .net "result_src_WB", 1 0, v0x63621c613e60_0;  1 drivers
v0x63621c8058f0_0 .net "rs1Addr_EX", 3 0, v0x63621c59e920_0;  1 drivers
v0x63621c805a00_0 .net "rs1Addr_ID", 3 0, L_0x63621c82edc0;  1 drivers
v0x63621c805ac0_0 .net "rs1_EX", 31 0, v0x63621c59e9e0_0;  1 drivers
v0x63621c805b80_0 .net "rs1_ID", 31 0, v0x63621c5e6e30_0;  1 drivers
v0x63621c805c40_0 .net "rs2Addr_EX", 3 0, v0x63621c59eaa0_0;  1 drivers
v0x63621c805d50_0 .net "rs2Addr_ID", 3 0, L_0x63621c82ee60;  1 drivers
v0x63621c805e10_0 .net "rs2_EX", 31 0, v0x63621c59eb60_0;  1 drivers
v0x63621c805ed0_0 .net "rs2_ID", 31 0, v0x63621c5e6ed0_0;  1 drivers
v0x63621c805f90_0 .net "rst", 0 0, v0x63621c820ee0_0;  alias, 1 drivers
v0x63621c8060c0_0 .net "stall_ID", 0 0, L_0x63621c8469f0;  1 drivers
v0x63621c806160_0 .net "stall_IF", 0 0, L_0x63621c846930;  1 drivers
v0x63621c806200_0 .net "write_data_EX", 31 0, v0x63621c7dace0_0;  1 drivers
v0x63621c806330_0 .net "write_data_M", 31 0, v0x63621c760680_0;  1 drivers
L_0x63621c82e8a0 .reduce/nor L_0x63621c846930;
S_0x63621c733df0 .scope module, "U_EX_MEM" "ex_mem" 9 247, 10 21 0, S_0x63621c799960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_alu_result_EX";
    .port_info 2 /INPUT 32 "i_write_data_EX";
    .port_info 3 /INPUT 32 "i_pc_plus4_EX";
    .port_info 4 /INPUT 4 "i_rd_EX";
    .port_info 5 /INPUT 1 "i_reg_write_EX";
    .port_info 6 /INPUT 2 "i_result_src_EX";
    .port_info 7 /INPUT 1 "i_mem_write_EX";
    .port_info 8 /INPUT 32 "i_pc_target_EX";
    .port_info 9 /OUTPUT 32 "o_alu_result_M";
    .port_info 10 /OUTPUT 32 "o_write_data_M";
    .port_info 11 /OUTPUT 32 "o_pc_plus4_M";
    .port_info 12 /OUTPUT 4 "o_rd_M";
    .port_info 13 /OUTPUT 1 "o_reg_write_M";
    .port_info 14 /OUTPUT 2 "o_result_src_M";
    .port_info 15 /OUTPUT 1 "o_mem_write_M";
    .port_info 16 /OUTPUT 32 "o_pc_target_M";
P_0x63621c589700 .param/l "DATA_WIDTH" 0 10 21, +C4<00000000000000000000000000100000>;
P_0x63621c589740 .param/l "REG_WIDTH" 0 10 22, +C4<00000000000000000000000000000100>;
v0x63621c7778b0_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c7749c0_0 .net "i_alu_result_EX", 31 0, v0x63621c7fdc50_0;  alias, 1 drivers
v0x63621c774aa0_0 .net "i_mem_write_EX", 0 0, v0x63621c5914c0_0;  alias, 1 drivers
v0x63621c771ba0_0 .net "i_pc_plus4_EX", 31 0, v0x63621c591600_0;  alias, 1 drivers
v0x63621c771c80_0 .net "i_pc_target_EX", 31 0, L_0x63621c82ef00;  alias, 1 drivers
v0x63621c76ed20_0 .net "i_rd_EX", 3 0, v0x63621c5916c0_0;  alias, 1 drivers
v0x63621c76ede0_0 .net "i_reg_write_EX", 0 0, v0x63621c5917b0_0;  alias, 1 drivers
v0x63621c76eea0_0 .net "i_result_src_EX", 1 0, v0x63621c59e830_0;  alias, 1 drivers
v0x63621c76bf00_0 .net "i_write_data_EX", 31 0, v0x63621c7dace0_0;  alias, 1 drivers
v0x63621c76bfe0_0 .var "o_alu_result_M", 31 0;
v0x63621c7690e0_0 .var "o_mem_write_M", 0 0;
v0x63621c7691a0_0 .var "o_pc_plus4_M", 31 0;
v0x63621c7662c0_0 .var "o_pc_target_M", 31 0;
v0x63621c7663a0_0 .var "o_rd_M", 3 0;
v0x63621c7634a0_0 .var "o_reg_write_M", 0 0;
v0x63621c763560_0 .var "o_result_src_M", 1 0;
v0x63621c760680_0 .var "o_write_data_M", 31 0;
E_0x63621c53b6c0 .event posedge, v0x63621c7778b0_0;
S_0x63621c734190 .scope module, "U_HAZARD_UNIT" "hazard_unit" 9 301, 11 21 0, S_0x63621c799960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_rs1Addr_ID";
    .port_info 1 /INPUT 4 "i_rs2Addr_ID";
    .port_info 2 /INPUT 4 "i_rdAddr_EX";
    .port_info 3 /INPUT 4 "i_rs1Addr_EX";
    .port_info 4 /INPUT 4 "i_rs2Addr_EX";
    .port_info 5 /INPUT 1 "i_pcSrc_EX";
    .port_info 6 /INPUT 2 "i_result_src_EX";
    .port_info 7 /INPUT 4 "i_rdAddr_M";
    .port_info 8 /INPUT 1 "i_reg_write_M";
    .port_info 9 /INPUT 4 "i_rdAddr_WB";
    .port_info 10 /INPUT 1 "i_reg_write_WB";
    .port_info 11 /OUTPUT 1 "o_stall_IF";
    .port_info 12 /OUTPUT 1 "o_stall_ID";
    .port_info 13 /OUTPUT 1 "o_flush_EX";
    .port_info 14 /OUTPUT 1 "o_flush_ID";
    .port_info 15 /OUTPUT 2 "o_forward_rs1_EX";
    .port_info 16 /OUTPUT 2 "o_forward_rs2_EX";
P_0x63621c7779b0 .param/l "REG_WIDTH" 0 11 22, +C4<00000000000000000000000000000100>;
L_0x63621c846630 .functor OR 2, L_0x63621c846360, L_0x63621c8464f0, C4<00>, C4<00>;
L_0x63621c846740 .functor AND 2, v0x63621c59e830_0, L_0x63621c846630, C4<11>, C4<11>;
L_0x63621c846930 .functor BUFZ 1, L_0x63621c846840, C4<0>, C4<0>, C4<0>;
L_0x63621c8469f0 .functor BUFZ 1, L_0x63621c846840, C4<0>, C4<0>, C4<0>;
L_0x63621c846a60 .functor BUFZ 1, L_0x63621c82e680, C4<0>, C4<0>, C4<0>;
L_0x63621c846ad0 .functor OR 1, L_0x63621c846840, L_0x63621c82e680, C4<0>, C4<0>;
v0x63621c75d860_0 .net *"_ivl_0", 0 0, L_0x63621c846230;  1 drivers
L_0x7e0a535b90b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63621c75d940_0 .net *"_ivl_11", 0 0, L_0x7e0a535b90b8;  1 drivers
v0x63621c75aa40_0 .net *"_ivl_12", 1 0, L_0x63621c846630;  1 drivers
v0x63621c75ab30_0 .net *"_ivl_14", 1 0, L_0x63621c846740;  1 drivers
v0x63621c757c20_0 .net *"_ivl_2", 1 0, L_0x63621c846360;  1 drivers
L_0x7e0a535b9070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63621c757d50_0 .net *"_ivl_5", 0 0, L_0x7e0a535b9070;  1 drivers
v0x63621c754e00_0 .net *"_ivl_6", 0 0, L_0x63621c846450;  1 drivers
v0x63621c754ea0_0 .net *"_ivl_8", 1 0, L_0x63621c8464f0;  1 drivers
v0x63621c754f80_0 .net "i_pcSrc_EX", 0 0, L_0x63621c82e680;  alias, 1 drivers
v0x63621c751fe0_0 .net "i_rdAddr_EX", 3 0, v0x63621c5916c0_0;  alias, 1 drivers
v0x63621c7520b0_0 .net "i_rdAddr_M", 3 0, v0x63621c7663a0_0;  alias, 1 drivers
v0x63621c74f1c0_0 .net "i_rdAddr_WB", 3 0, v0x63621c5c2e00_0;  alias, 1 drivers
v0x63621c74f280_0 .net "i_reg_write_M", 0 0, v0x63621c7634a0_0;  alias, 1 drivers
v0x63621c74f350_0 .net "i_reg_write_WB", 0 0, v0x63621c5c2f80_0;  alias, 1 drivers
v0x63621c74c3b0_0 .net "i_result_src_EX", 1 0, v0x63621c59e830_0;  alias, 1 drivers
v0x63621c74c4a0_0 .net "i_rs1Addr_EX", 3 0, v0x63621c59e920_0;  alias, 1 drivers
v0x63621c53f7b0_0 .net "i_rs1Addr_ID", 3 0, L_0x63621c82edc0;  alias, 1 drivers
v0x63621c53f890_0 .net "i_rs2Addr_EX", 3 0, v0x63621c59eaa0_0;  alias, 1 drivers
v0x63621c53f970_0 .net "i_rs2Addr_ID", 3 0, L_0x63621c82ee60;  alias, 1 drivers
v0x63621c53fa50_0 .net "load_hazard_detect", 0 0, L_0x63621c846840;  1 drivers
v0x63621c55ca60_0 .net "o_flush_EX", 0 0, L_0x63621c846ad0;  alias, 1 drivers
v0x63621c55cb20_0 .net "o_flush_ID", 0 0, L_0x63621c846a60;  alias, 1 drivers
v0x63621c55cbe0_0 .var "o_forward_rs1_EX", 1 0;
v0x63621c55ccc0_0 .var "o_forward_rs2_EX", 1 0;
v0x63621c55cda0_0 .net "o_stall_ID", 0 0, L_0x63621c8469f0;  alias, 1 drivers
v0x63621c55ce60_0 .net "o_stall_IF", 0 0, L_0x63621c846930;  alias, 1 drivers
E_0x63621c53bd70/0 .event edge, v0x63621c53f890_0, v0x63621c7663a0_0, v0x63621c7634a0_0, v0x63621c74f1c0_0;
E_0x63621c53bd70/1 .event edge, v0x63621c74f350_0;
E_0x63621c53bd70 .event/or E_0x63621c53bd70/0, E_0x63621c53bd70/1;
E_0x63621c5261f0/0 .event edge, v0x63621c74c4a0_0, v0x63621c7663a0_0, v0x63621c7634a0_0, v0x63621c74f1c0_0;
E_0x63621c5261f0/1 .event edge, v0x63621c74f350_0;
E_0x63621c5261f0 .event/or E_0x63621c5261f0/0, E_0x63621c5261f0/1;
L_0x63621c846230 .cmp/eq 4, L_0x63621c82edc0, v0x63621c5916c0_0;
L_0x63621c846360 .concat [ 1 1 0 0], L_0x63621c846230, L_0x7e0a535b9070;
L_0x63621c846450 .cmp/eq 4, L_0x63621c82ee60, v0x63621c5916c0_0;
L_0x63621c8464f0 .concat [ 1 1 0 0], L_0x63621c846450, L_0x7e0a535b90b8;
L_0x63621c846840 .part L_0x63621c846740, 0, 1;
S_0x63621c7a3270 .scope module, "U_ID_EX" "id_ex" 9 193, 12 21 0, S_0x63621c799960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "i_rd_ID";
    .port_info 2 /INPUT 32 "i_rs1_ID";
    .port_info 3 /INPUT 32 "i_rs2_ID";
    .port_info 4 /INPUT 32 "i_imm_ex_ID";
    .port_info 5 /INPUT 4 "i_rs1Addr_ID";
    .port_info 6 /INPUT 4 "i_rs2Addr_ID";
    .port_info 7 /INPUT 32 "i_pc_ID";
    .port_info 8 /INPUT 32 "i_pc_plus4_ID";
    .port_info 9 /INPUT 1 "i_jump_ID";
    .port_info 10 /INPUT 1 "i_branch_ID";
    .port_info 11 /INPUT 1 "i_reg_write_ID";
    .port_info 12 /INPUT 2 "i_result_src_ID";
    .port_info 13 /INPUT 1 "i_mem_write_ID";
    .port_info 14 /INPUT 5 "i_alu_ctrl_ID";
    .port_info 15 /INPUT 1 "i_alu_src_ID";
    .port_info 16 /INPUT 1 "i_clear";
    .port_info 17 /OUTPUT 4 "o_rd_EX";
    .port_info 18 /OUTPUT 32 "o_rs1_EX";
    .port_info 19 /OUTPUT 32 "o_rs2_EX";
    .port_info 20 /OUTPUT 32 "o_imm_ex_EX";
    .port_info 21 /OUTPUT 4 "o_rs1Addr_EX";
    .port_info 22 /OUTPUT 4 "o_rs2Addr_EX";
    .port_info 23 /OUTPUT 32 "o_pc_EX";
    .port_info 24 /OUTPUT 32 "o_pc_plus4_EX";
    .port_info 25 /OUTPUT 1 "o_jump_EX";
    .port_info 26 /OUTPUT 1 "o_branch_EX";
    .port_info 27 /OUTPUT 1 "o_reg_write_EX";
    .port_info 28 /OUTPUT 2 "o_result_src_EX";
    .port_info 29 /OUTPUT 1 "o_mem_write_EX";
    .port_info 30 /OUTPUT 5 "o_alu_ctrl_EX";
    .port_info 31 /OUTPUT 1 "o_alu_src_EX";
P_0x63621c5580d0 .param/l "DATA_WIDTH" 0 12 22, +C4<00000000000000000000000000100000>;
P_0x63621c558110 .param/l "REG_WIDTH" 0 12 23, +C4<00000000000000000000000000000100>;
v0x63621c57a6d0_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c57a7a0_0 .net "i_alu_ctrl_ID", 4 0, L_0x63621c82e290;  alias, 1 drivers
v0x63621c57a890_0 .net "i_alu_src_ID", 0 0, L_0x63621c824b80;  alias, 1 drivers
v0x63621c57a980_0 .net "i_branch_ID", 0 0, L_0x63621c8216b0;  alias, 1 drivers
v0x63621c57aa70_0 .net "i_clear", 0 0, L_0x63621c846ad0;  alias, 1 drivers
v0x63621c580e10_0 .net "i_imm_ex_ID", 31 0, v0x63621c5d34f0_0;  alias, 1 drivers
v0x63621c580eb0_0 .net "i_jump_ID", 0 0, L_0x63621c8213e0;  alias, 1 drivers
v0x63621c580fa0_0 .net "i_mem_write_ID", 0 0, L_0x63621c823310;  alias, 1 drivers
v0x63621c581090_0 .net "i_pc_ID", 31 0, v0x63621c5b0090_0;  alias, 1 drivers
v0x63621c581130_0 .net "i_pc_plus4_ID", 31 0, v0x63621c5b1a20_0;  alias, 1 drivers
v0x63621c581210_0 .net "i_rd_ID", 3 0, L_0x63621c82ed20;  alias, 1 drivers
v0x63621c586c70_0 .net "i_reg_write_ID", 0 0, L_0x63621c822820;  alias, 1 drivers
v0x63621c586d10_0 .net "i_result_src_ID", 1 0, L_0x63621c8234a0;  alias, 1 drivers
v0x63621c586e20_0 .net "i_rs1Addr_ID", 3 0, L_0x63621c82edc0;  alias, 1 drivers
v0x63621c586ee0_0 .net "i_rs1_ID", 31 0, v0x63621c5e6e30_0;  alias, 1 drivers
v0x63621c586fa0_0 .net "i_rs2Addr_ID", 3 0, L_0x63621c82ee60;  alias, 1 drivers
v0x63621c587060_0 .net "i_rs2_ID", 31 0, v0x63621c5e6ed0_0;  alias, 1 drivers
v0x63621c588970_0 .var "o_alu_ctrl_EX", 4 0;
v0x63621c588a50_0 .var "o_alu_src_EX", 0 0;
v0x63621c588b10_0 .var "o_branch_EX", 0 0;
v0x63621c588bb0_0 .var "o_imm_ex_EX", 31 0;
v0x63621c591420_0 .var "o_jump_EX", 0 0;
v0x63621c5914c0_0 .var "o_mem_write_EX", 0 0;
v0x63621c591560_0 .var "o_pc_EX", 31 0;
v0x63621c591600_0 .var "o_pc_plus4_EX", 31 0;
v0x63621c5916c0_0 .var "o_rd_EX", 3 0;
v0x63621c5917b0_0 .var "o_reg_write_EX", 0 0;
v0x63621c59e830_0 .var "o_result_src_EX", 1 0;
v0x63621c59e920_0 .var "o_rs1Addr_EX", 3 0;
v0x63621c59e9e0_0 .var "o_rs1_EX", 31 0;
v0x63621c59eaa0_0 .var "o_rs2Addr_EX", 3 0;
v0x63621c59eb60_0 .var "o_rs2_EX", 31 0;
S_0x63621c7af3d0 .scope module, "U_IF_ID" "if_id" 9 160, 13 21 0, S_0x63621c799960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_flush_ID";
    .port_info 2 /INPUT 1 "i_stall_ID";
    .port_info 3 /INPUT 32 "i_pc_IF";
    .port_info 4 /OUTPUT 32 "o_pc_ID";
    .port_info 5 /INPUT 32 "i_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pcplus4_ID";
    .port_info 7 /INPUT 32 "i_instr_IF";
    .port_info 8 /OUTPUT 32 "o_instr_ID";
P_0x63621c752180 .param/l "DATA_WIDTH" 0 13 22, +C4<00000000000000000000000000100000>;
P_0x63621c7521c0 .param/l "REG_WIDTH" 0 13 23, +C4<00000000000000000000000000000100>;
v0x63621c5a9ee0_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c5a9ff0_0 .net "i_flush_ID", 0 0, L_0x63621c82e990;  alias, 1 drivers
v0x63621c5aa0b0_0 .net "i_instr_IF", 31 0, L_0x63621c847cb0;  alias, 1 drivers
v0x63621c5afd40_0 .net "i_pc_IF", 31 0, v0x63621c800f90_0;  alias, 1 drivers
v0x63621c5afe00_0 .net "i_pcplus4_IF", 31 0, L_0x63621c82e830;  alias, 1 drivers
v0x63621c5aff30_0 .net "i_stall_ID", 0 0, L_0x63621c8469f0;  alias, 1 drivers
v0x63621c5affd0_0 .var "o_instr_ID", 31 0;
v0x63621c5b0090_0 .var "o_pc_ID", 31 0;
v0x63621c5b1a20_0 .var "o_pcplus4_ID", 31 0;
S_0x63621c5b1bf0 .scope module, "U_MEM_WB" "mem_wb" 9 273, 14 21 0, S_0x63621c799960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_alu_result_M";
    .port_info 2 /INPUT 32 "i_read_data_M";
    .port_info 3 /INPUT 32 "i_pc_target_M";
    .port_info 4 /INPUT 32 "i_pc_plus4_M";
    .port_info 5 /INPUT 4 "i_rd_M";
    .port_info 6 /INPUT 1 "i_reg_write_M";
    .port_info 7 /INPUT 2 "i_result_src_M";
    .port_info 8 /OUTPUT 32 "o_alu_result_WB";
    .port_info 9 /OUTPUT 32 "o_read_data_WB";
    .port_info 10 /OUTPUT 32 "o_pc_target_WB";
    .port_info 11 /OUTPUT 32 "o_pc_plus4_WB";
    .port_info 12 /OUTPUT 4 "o_rd_WB";
    .port_info 13 /OUTPUT 1 "o_reg_write_WB";
    .port_info 14 /OUTPUT 2 "o_result_src_WB";
P_0x63621c5b1dd0 .param/l "DATA_WIDTH" 0 14 21, +C4<00000000000000000000000000100000>;
P_0x63621c5b1e10 .param/l "REG_WIDTH" 0 14 22, +C4<00000000000000000000000000000100>;
v0x63621c5b4880_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c5b4940_0 .net "i_alu_result_M", 31 0, v0x63621c76bfe0_0;  alias, 1 drivers
v0x63621c5b4a30_0 .net "i_pc_plus4_M", 31 0, v0x63621c7691a0_0;  alias, 1 drivers
v0x63621c5b9d00_0 .net "i_pc_target_M", 31 0, v0x63621c7662c0_0;  alias, 1 drivers
v0x63621c5b9dd0_0 .net "i_rd_M", 3 0, v0x63621c7663a0_0;  alias, 1 drivers
v0x63621c5b9f10_0 .net "i_read_data_M", 31 0, L_0x63621c849820;  alias, 1 drivers
v0x63621c5b9fb0_0 .net "i_reg_write_M", 0 0, v0x63621c7634a0_0;  alias, 1 drivers
v0x63621c5ba0a0_0 .net "i_result_src_M", 1 0, v0x63621c763560_0;  alias, 1 drivers
v0x63621c5c2b80_0 .var "o_alu_result_WB", 31 0;
v0x63621c5c2c40_0 .var "o_pc_plus4_WB", 31 0;
v0x63621c5c2d20_0 .var "o_pc_target_WB", 31 0;
v0x63621c5c2e00_0 .var "o_rd_WB", 3 0;
v0x63621c5c2ec0_0 .var "o_read_data_WB", 31 0;
v0x63621c5c2f80_0 .var "o_reg_write_WB", 0 0;
v0x63621c613e60_0 .var "o_result_src_WB", 1 0;
S_0x63621c6140e0 .scope module, "U_STAGE_DECODE" "stage_decode" 9 173, 15 24 0, S_0x63621c799960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_rst_ID";
    .port_info 2 /INPUT 32 "i_instr_ID";
    .port_info 3 /INPUT 32 "i_data_WB";
    .port_info 4 /INPUT 4 "i_rd_WB";
    .port_info 5 /INPUT 1 "i_write_en_WB";
    .port_info 6 /INPUT 3 "i_imm_src_ID";
    .port_info 7 /OUTPUT 5 "o_op";
    .port_info 8 /OUTPUT 3 "o_funct3";
    .port_info 9 /OUTPUT 1 "o_funct_7_5";
    .port_info 10 /OUTPUT 4 "o_rd_ID";
    .port_info 11 /OUTPUT 32 "o_rs1_ID";
    .port_info 12 /OUTPUT 32 "o_rs2_ID";
    .port_info 13 /OUTPUT 4 "o_rs1Addr_ID";
    .port_info 14 /OUTPUT 4 "o_rs2Addr_ID";
    .port_info 15 /OUTPUT 32 "o_imm_ex_ID";
v0x63621c5e9340_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c5e9400_0 .net "i_data_WB", 31 0, v0x63621c802460_0;  alias, 1 drivers
v0x63621c5e94c0_0 .net "i_imm_src_ID", 2 0, L_0x63621c825cb0;  alias, 1 drivers
v0x63621c5e9590_0 .net "i_instr_ID", 31 0, v0x63621c5affd0_0;  alias, 1 drivers
v0x63621c5ecb50_0 .net "i_rd_WB", 3 0, v0x63621c5c2e00_0;  alias, 1 drivers
v0x63621c5ecc60_0 .net "i_rst_ID", 0 0, v0x63621c820ee0_0;  alias, 1 drivers
v0x63621c5ecd00_0 .net "i_write_en_WB", 0 0, v0x63621c5c2f80_0;  alias, 1 drivers
v0x63621c5ecda0_0 .net "o_funct3", 2 0, L_0x63621c82ebe0;  alias, 1 drivers
v0x63621c5ece40_0 .net "o_funct_7_5", 0 0, L_0x63621c82ec80;  alias, 1 drivers
v0x63621c5ecf70_0 .net "o_imm_ex_ID", 31 0, v0x63621c5d34f0_0;  alias, 1 drivers
v0x63621c5f6aa0_0 .net "o_op", 4 0, L_0x63621c82eb40;  alias, 1 drivers
v0x63621c5f6b90_0 .net "o_rd_ID", 3 0, L_0x63621c82ed20;  alias, 1 drivers
v0x63621c5f6c50_0 .net "o_rs1Addr_ID", 3 0, L_0x63621c82edc0;  alias, 1 drivers
v0x63621c5f6d60_0 .net "o_rs1_ID", 31 0, v0x63621c5e6e30_0;  alias, 1 drivers
v0x63621c5f6e70_0 .net "o_rs2Addr_ID", 3 0, L_0x63621c82ee60;  alias, 1 drivers
v0x63621c5fe440_0 .net "o_rs2_ID", 31 0, v0x63621c5e6ed0_0;  alias, 1 drivers
L_0x63621c82eaa0 .part v0x63621c5affd0_0, 7, 25;
L_0x63621c82eb40 .part v0x63621c5affd0_0, 2, 5;
L_0x63621c82ebe0 .part v0x63621c5affd0_0, 12, 3;
L_0x63621c82ec80 .part v0x63621c5affd0_0, 30, 1;
L_0x63621c82ed20 .part v0x63621c5affd0_0, 7, 4;
L_0x63621c82edc0 .part v0x63621c5affd0_0, 15, 4;
L_0x63621c82ee60 .part v0x63621c5affd0_0, 20, 4;
S_0x63621c5d1bb0 .scope module, "U_EXTEND_UNIT" "extend_unit" 15 76, 16 24 0, S_0x63621c6140e0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "i_imm_ID";
    .port_info 1 /INPUT 3 "i_imm_src_ID";
    .port_info 2 /OUTPUT 32 "o_imm_ex_ID";
v0x63621c5d1e40_0 .net "i_imm_ID", 24 0, L_0x63621c82eaa0;  1 drivers
v0x63621c5d3400_0 .net "i_imm_src_ID", 2 0, L_0x63621c825cb0;  alias, 1 drivers
v0x63621c5d34f0_0 .var "o_imm_ex_ID", 31 0;
E_0x63621c7d7700 .event edge, v0x63621c5d1e40_0, v0x63621c79a2e0_0;
S_0x63621c5d3620 .scope module, "U_REGISTER_FILE" "register_file" 15 86, 17 21 0, S_0x63621c6140e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_rst_ID";
    .port_info 2 /INPUT 1 "i_write_en_WB";
    .port_info 3 /INPUT 32 "i_data_WB";
    .port_info 4 /INPUT 4 "i_rd_WB";
    .port_info 5 /INPUT 32 "i_instr_ID";
    .port_info 6 /OUTPUT 32 "o_rs1_ID";
    .port_info 7 /OUTPUT 32 "o_rs2_ID";
P_0x63621c5d9bd0 .param/l "DATA_WIDTH" 0 17 22, +C4<00000000000000000000000000100000>;
P_0x63621c5d9c10 .param/l "INDEX_WIDTH" 0 17 24, +C4<00000000000000000000000000000100>;
P_0x63621c5d9c50 .param/l "NUM_REGS" 0 17 23, +C4<00000000000000000000000000010000>;
v0x63621c5e08a0_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c5e0960_0 .net "i_data_WB", 31 0, v0x63621c802460_0;  alias, 1 drivers
v0x63621c5d3800_0 .net "i_instr_ID", 31 0, v0x63621c5affd0_0;  alias, 1 drivers
v0x63621c5e6bb0_0 .net "i_rd_WB", 3 0, v0x63621c5c2e00_0;  alias, 1 drivers
v0x63621c5e6c50_0 .net "i_rst_ID", 0 0, v0x63621c820ee0_0;  alias, 1 drivers
v0x63621c5e6d40_0 .net "i_write_en_WB", 0 0, v0x63621c5c2f80_0;  alias, 1 drivers
v0x63621c5e6e30_0 .var "o_rs1_ID", 31 0;
v0x63621c5e6ed0_0 .var "o_rs2_ID", 31 0;
v0x63621c5e6f70 .array "registers", 0 15, 31 0;
E_0x63621c5d9fd0 .event negedge, v0x63621c7778b0_0;
S_0x63621c5e05a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 17 61, 17 61 0, S_0x63621c5d3620;
 .timescale 0 0;
v0x63621c5e07a0_0 .var/i "i", 31 0;
S_0x63621c501cf0 .scope module, "U_STAGE_EXECUTE" "stage_execute" 9 229, 18 21 0, S_0x63621c799960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_rd1_EX";
    .port_info 1 /INPUT 32 "i_rd2_EX";
    .port_info 2 /INPUT 32 "i_pc_EX";
    .port_info 3 /INPUT 32 "i_imm_ext_EX";
    .port_info 4 /INPUT 1 "i_alu_src_EX";
    .port_info 5 /INPUT 32 "i_result_WB";
    .port_info 6 /INPUT 32 "i_alu_result_M";
    .port_info 7 /INPUT 2 "i_forward_rs1_EX";
    .port_info 8 /INPUT 2 "i_forward_rs2_EX";
    .port_info 9 /INPUT 5 "i_alu_ctrl_EX";
    .port_info 10 /OUTPUT 1 "o_equal_EX";
    .port_info 11 /OUTPUT 32 "o_alu_result_EX";
    .port_info 12 /OUTPUT 32 "o_write_data_EX";
    .port_info 13 /OUTPUT 32 "o_pc_target_EX";
P_0x63621c614270 .param/l "DATA_WIDTH" 0 18 21, +C4<00000000000000000000000000100000>;
P_0x63621c6142b0 .param/l "REG_WIDTH" 0 18 22, +C4<00000000000000000000000000000100>;
v0x63621c7ff6a0_0 .net "i_alu_ctrl_EX", 4 0, v0x63621c588970_0;  alias, 1 drivers
v0x63621c7ff7b0_0 .net "i_alu_result_M", 31 0, v0x63621c76bfe0_0;  alias, 1 drivers
v0x63621c7ff870_0 .net "i_alu_src_EX", 0 0, v0x63621c588a50_0;  alias, 1 drivers
v0x63621c7ff910_0 .net "i_forward_rs1_EX", 1 0, v0x63621c55cbe0_0;  alias, 1 drivers
v0x63621c7ffa00_0 .net "i_forward_rs2_EX", 1 0, v0x63621c55ccc0_0;  alias, 1 drivers
v0x63621c7ffb60_0 .net "i_imm_ext_EX", 31 0, v0x63621c588bb0_0;  alias, 1 drivers
v0x63621c7ffc20_0 .net "i_pc_EX", 31 0, v0x63621c591560_0;  alias, 1 drivers
v0x63621c7ffd30_0 .net "i_rd1_EX", 31 0, v0x63621c59e9e0_0;  alias, 1 drivers
v0x63621c7ffe40_0 .net "i_rd2_EX", 31 0, v0x63621c59eb60_0;  alias, 1 drivers
v0x63621c7fff90_0 .net "i_result_WB", 31 0, v0x63621c802460_0;  alias, 1 drivers
v0x63621c8000e0_0 .net "o_alu_result_EX", 31 0, v0x63621c7fdc50_0;  alias, 1 drivers
v0x63621c8001a0_0 .net "o_equal_EX", 0 0, v0x63621c7fdd10_0;  alias, 1 drivers
v0x63621c800290_0 .net "o_pc_target_EX", 31 0, L_0x63621c82ef00;  alias, 1 drivers
v0x63621c8003a0_0 .net "o_write_data_EX", 31 0, v0x63621c7dace0_0;  alias, 1 drivers
v0x63621c800460_0 .net "srcA_EX", 31 0, v0x63621c7fee70_0;  1 drivers
v0x63621c800520_0 .net "srcB_EX", 31 0, L_0x63621c845f20;  1 drivers
S_0x63621c7da6a0 .scope module, "U2_MUX_4X1" "mux_4x1" 18 96, 19 20 0, S_0x63621c501cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /INPUT 32 "i_c";
    .port_info 4 /INPUT 32 "i_d";
    .port_info 5 /OUTPUT 32 "o_mux";
v0x63621c7da830_0 .net "i_a", 31 0, v0x63621c59eb60_0;  alias, 1 drivers
v0x63621c7da8f0_0 .net "i_b", 31 0, v0x63621c802460_0;  alias, 1 drivers
v0x63621c7daa00_0 .net "i_c", 31 0, v0x63621c76bfe0_0;  alias, 1 drivers
o0x7e0a53853a18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63621c7daaf0_0 .net "i_d", 31 0, o0x7e0a53853a18;  0 drivers
v0x63621c7dabd0_0 .net "i_sel", 1 0, v0x63621c55ccc0_0;  alias, 1 drivers
v0x63621c7dace0_0 .var "o_mux", 31 0;
E_0x63621c5ba180/0 .event edge, v0x63621c55ccc0_0, v0x63621c59eb60_0, v0x63621c5e0960_0, v0x63621c76bfe0_0;
E_0x63621c5ba180/1 .event edge, v0x63621c7daaf0_0;
E_0x63621c5ba180 .event/or E_0x63621c5ba180/0, E_0x63621c5ba180/1;
S_0x63621c7dae60 .scope module, "U_ALU" "alu" 18 80, 20 20 0, S_0x63621c501cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_alu_ctrl_EX";
    .port_info 1 /INPUT 32 "i_rd1_EX";
    .port_info 2 /INPUT 32 "i_rd2_EX";
    .port_info 3 /OUTPUT 32 "o_alu_result_EX";
    .port_info 4 /OUTPUT 1 "o_equal_EX";
P_0x63621c7db060 .param/l "ADD" 1 20 44, C4<00011>;
P_0x63621c7db0a0 .param/l "AND" 1 20 41, C4<00000>;
P_0x63621c7db0e0 .param/l "AUIPC" 1 20 58, C4<10001>;
P_0x63621c7db120 .param/l "BEQ" 1 20 51, C4<01010>;
P_0x63621c7db160 .param/l "BGE" 1 20 55, C4<01110>;
P_0x63621c7db1a0 .param/l "BGEU" 1 20 56, C4<01111>;
P_0x63621c7db1e0 .param/l "BLT" 1 20 53, C4<01100>;
P_0x63621c7db220 .param/l "BLTU" 1 20 54, C4<01101>;
P_0x63621c7db260 .param/l "BNE" 1 20 52, C4<01011>;
P_0x63621c7db2a0 .param/l "EBREAK" 1 20 61, C4<10100>;
P_0x63621c7db2e0 .param/l "ECALL" 1 20 60, C4<10011>;
P_0x63621c7db320 .param/l "FENCE" 1 20 59, C4<10010>;
P_0x63621c7db360 .param/l "LUI" 1 20 57, C4<10000>;
P_0x63621c7db3a0 .param/l "OR" 1 20 42, C4<00001>;
P_0x63621c7db3e0 .param/l "SLL" 1 20 46, C4<00101>;
P_0x63621c7db420 .param/l "SLT" 1 20 48, C4<00111>;
P_0x63621c7db460 .param/l "SLTU" 1 20 49, C4<01000>;
P_0x63621c7db4a0 .param/l "SRA" 1 20 50, C4<01001>;
P_0x63621c7db4e0 .param/l "SRL" 1 20 47, C4<00110>;
P_0x63621c7db520 .param/l "SUB" 1 20 45, C4<00100>;
P_0x63621c7db560 .param/l "WIDTH" 0 20 21, +C4<00000000000000000000000000100000>;
P_0x63621c7db5a0 .param/l "XOR" 1 20 43, C4<00010>;
L_0x63621c82efa0 .functor NOT 32, L_0x63621c845f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x63621c7fd710_0 .net "adder_result", 31 0, L_0x63621c845e10;  1 drivers
v0x63621c7fd7f0_0 .var "cin", 0 0;
v0x63621c7fd8e0_0 .net "i_alu_ctrl_EX", 4 0, v0x63621c588970_0;  alias, 1 drivers
v0x63621c7fd9b0_0 .net "i_rd1_EX", 31 0, v0x63621c7fee70_0;  alias, 1 drivers
v0x63621c7fda80_0 .net "i_rd2_EX", 31 0, L_0x63621c845f20;  alias, 1 drivers
v0x63621c7fdb70_0 .net "not_i_rd2_EX", 31 0, L_0x63621c82efa0;  1 drivers
v0x63621c7fdc50_0 .var "o_alu_result_EX", 31 0;
v0x63621c7fdd10_0 .var "o_equal_EX", 0 0;
v0x63621c7fdde0_0 .var "rd2_operand", 31 0;
E_0x63621c5ba140/0 .event edge, v0x63621c588970_0, v0x63621c7fd150_0, v0x63621c7fda80_0, v0x63621c7fd580_0;
E_0x63621c5ba140/1 .event edge, v0x63621c7fdb70_0;
E_0x63621c5ba140 .event/or E_0x63621c5ba140/0, E_0x63621c5ba140/1;
S_0x63621c7dbfc0 .scope module, "U_ADDER" "adder" 20 80, 21 20 0, S_0x63621c7dae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "sum";
P_0x63621c7dc1c0 .param/l "WIDTH" 0 21 21, +C4<00000000000000000000000000100000>;
L_0x63621c845e10 .functor BUFZ 32, L_0x63621c844a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7e0a53859388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x63621c7fd050_0 name=_ivl_226
v0x63621c7fd150_0 .net "a", 31 0, v0x63621c7fee70_0;  alias, 1 drivers
v0x63621c7fd230_0 .net "b", 31 0, v0x63621c7fdde0_0;  1 drivers
v0x63621c7fd2f0_0 .net "carry", 31 0, L_0x63621c85ad60;  1 drivers
v0x63621c7fd3d0_0 .net "cin", 0 0, v0x63621c7fd7f0_0;  1 drivers
v0x63621c7fd4c0_0 .net "internal_sum", 31 0, L_0x63621c844a50;  1 drivers
v0x63621c7fd580_0 .net "sum", 31 0, L_0x63621c845e10;  alias, 1 drivers
L_0x63621c82f450 .part v0x63621c7fee70_0, 0, 1;
L_0x63621c82f610 .part v0x63621c7fdde0_0, 0, 1;
L_0x63621c82fc70 .part v0x63621c7fee70_0, 1, 1;
L_0x63621c82fda0 .part v0x63621c7fdde0_0, 1, 1;
L_0x63621c82fed0 .part L_0x63621c85ad60, 0, 1;
L_0x63621c830340 .part v0x63621c7fee70_0, 2, 1;
L_0x63621c830470 .part v0x63621c7fdde0_0, 2, 1;
L_0x63621c830630 .part L_0x63621c85ad60, 1, 1;
L_0x63621c830ca0 .part v0x63621c7fee70_0, 3, 1;
L_0x63621c830dd0 .part v0x63621c7fdde0_0, 3, 1;
L_0x63621c830f60 .part L_0x63621c85ad60, 2, 1;
L_0x63621c8314e0 .part v0x63621c7fee70_0, 4, 1;
L_0x63621c831680 .part v0x63621c7fdde0_0, 4, 1;
L_0x63621c831720 .part L_0x63621c85ad60, 3, 1;
L_0x63621c831d40 .part v0x63621c7fee70_0, 5, 1;
L_0x63621c831e70 .part v0x63621c7fdde0_0, 5, 1;
L_0x63621c832030 .part L_0x63621c85ad60, 4, 1;
L_0x63621c832600 .part v0x63621c7fee70_0, 6, 1;
L_0x63621c8327d0 .part v0x63621c7fdde0_0, 6, 1;
L_0x63621c832980 .part L_0x63621c85ad60, 5, 1;
L_0x63621c832730 .part v0x63621c7fee70_0, 7, 1;
L_0x63621c833000 .part v0x63621c7fdde0_0, 7, 1;
L_0x63621c8331f0 .part L_0x63621c85ad60, 6, 1;
L_0x63621c8337c0 .part v0x63621c7fee70_0, 8, 1;
L_0x63621c8339c0 .part v0x63621c7fdde0_0, 8, 1;
L_0x63621c833af0 .part L_0x63621c85ad60, 7, 1;
L_0x63621c8342f0 .part v0x63621c7fee70_0, 9, 1;
L_0x63621c834390 .part v0x63621c7fdde0_0, 9, 1;
L_0x63621c8345b0 .part L_0x63621c85ad60, 8, 1;
L_0x63621c834bc0 .part v0x63621c7fee70_0, 10, 1;
L_0x63621c834df0 .part v0x63621c7fdde0_0, 10, 1;
L_0x63621c834f20 .part L_0x63621c85ad60, 9, 1;
L_0x63621c835640 .part v0x63621c7fee70_0, 11, 1;
L_0x63621c835770 .part v0x63621c7fdde0_0, 11, 1;
L_0x63621c8359c0 .part L_0x63621c85ad60, 10, 1;
L_0x63621c835fd0 .part v0x63621c7fee70_0, 12, 1;
L_0x63621c8358a0 .part v0x63621c7fdde0_0, 12, 1;
L_0x63621c8364d0 .part L_0x63621c85ad60, 11, 1;
L_0x63621c836bb0 .part v0x63621c7fee70_0, 13, 1;
L_0x63621c836ce0 .part v0x63621c7fdde0_0, 13, 1;
L_0x63621c836f60 .part L_0x63621c85ad60, 12, 1;
L_0x63621c8375a0 .part v0x63621c7fee70_0, 14, 1;
L_0x63621c837830 .part v0x63621c7fdde0_0, 14, 1;
L_0x63621c837b70 .part L_0x63621c85ad60, 13, 1;
L_0x63621c838320 .part v0x63621c7fee70_0, 15, 1;
L_0x63621c838450 .part v0x63621c7fdde0_0, 15, 1;
L_0x63621c838700 .part L_0x63621c85ad60, 14, 1;
L_0x63621c838d70 .part v0x63621c7fee70_0, 16, 1;
L_0x63621c839030 .part v0x63621c7fdde0_0, 16, 1;
L_0x63621c839160 .part L_0x63621c85ad60, 15, 1;
L_0x63621c839b80 .part v0x63621c7fee70_0, 17, 1;
L_0x63621c839cb0 .part v0x63621c7fdde0_0, 17, 1;
L_0x63621c839f90 .part L_0x63621c85ad60, 16, 1;
L_0x63621c83a600 .part v0x63621c7fee70_0, 18, 1;
L_0x63621c83a8f0 .part v0x63621c7fdde0_0, 18, 1;
L_0x63621c83aa20 .part L_0x63621c85ad60, 17, 1;
L_0x63621c83b260 .part v0x63621c7fee70_0, 19, 1;
L_0x63621c83b390 .part v0x63621c7fdde0_0, 19, 1;
L_0x63621c83b6a0 .part L_0x63621c85ad60, 18, 1;
L_0x63621c83bd10 .part v0x63621c7fee70_0, 20, 1;
L_0x63621c83c030 .part v0x63621c7fdde0_0, 20, 1;
L_0x63621c83c160 .part L_0x63621c85ad60, 19, 1;
L_0x63621c83c9d0 .part v0x63621c7fee70_0, 21, 1;
L_0x63621c83cb00 .part v0x63621c7fdde0_0, 21, 1;
L_0x63621c83ce40 .part L_0x63621c85ad60, 20, 1;
L_0x63621c83d4b0 .part v0x63621c7fee70_0, 22, 1;
L_0x63621c83d800 .part v0x63621c7fdde0_0, 22, 1;
L_0x63621c83d930 .part L_0x63621c85ad60, 21, 1;
L_0x63621c83e1d0 .part v0x63621c7fee70_0, 23, 1;
L_0x63621c83e300 .part v0x63621c7fdde0_0, 23, 1;
L_0x63621c83e670 .part L_0x63621c85ad60, 22, 1;
L_0x63621c83ece0 .part v0x63621c7fee70_0, 24, 1;
L_0x63621c83f060 .part v0x63621c7fdde0_0, 24, 1;
L_0x63621c83f190 .part L_0x63621c85ad60, 23, 1;
L_0x63621c83fa60 .part v0x63621c7fee70_0, 25, 1;
L_0x63621c83fb90 .part v0x63621c7fdde0_0, 25, 1;
L_0x63621c83ff30 .part L_0x63621c85ad60, 24, 1;
L_0x63621c8405a0 .part v0x63621c7fee70_0, 26, 1;
L_0x63621c840950 .part v0x63621c7fdde0_0, 26, 1;
L_0x63621c840a80 .part L_0x63621c85ad60, 25, 1;
L_0x63621c841380 .part v0x63621c7fee70_0, 27, 1;
L_0x63621c8414b0 .part v0x63621c7fdde0_0, 27, 1;
L_0x63621c841880 .part L_0x63621c85ad60, 26, 1;
L_0x63621c841ef0 .part v0x63621c7fee70_0, 28, 1;
L_0x63621c8426e0 .part v0x63621c7fdde0_0, 28, 1;
L_0x63621c842810 .part L_0x63621c85ad60, 27, 1;
L_0x63621c843140 .part v0x63621c7fee70_0, 29, 1;
L_0x63621c843270 .part v0x63621c7fdde0_0, 29, 1;
L_0x63621c843670 .part L_0x63621c85ad60, 28, 1;
L_0x63621c843ce0 .part v0x63621c7fee70_0, 30, 1;
L_0x63621c8440f0 .part v0x63621c7fdde0_0, 30, 1;
L_0x63621c844630 .part L_0x63621c85ad60, 29, 1;
LS_0x63621c844a50_0_0 .concat8 [ 1 1 1 1], L_0x63621c82f080, L_0x63621c82f7b0, L_0x63621c830000, L_0x63621c830820;
LS_0x63621c844a50_0_4 .concat8 [ 1 1 1 1], L_0x63621c831100, L_0x63621c831960, L_0x63621c8321d0, L_0x63621c832b40;
LS_0x63621c844a50_0_8 .concat8 [ 1 1 1 1], L_0x63621c833390, L_0x63621c833e80, L_0x63621c834750, L_0x63621c8351d0;
LS_0x63621c844a50_0_12 .concat8 [ 1 1 1 1], L_0x63621c835b60, L_0x63621c836740, L_0x63621c837100, L_0x63621c837e80;
LS_0x63621c844a50_0_16 .concat8 [ 1 1 1 1], L_0x63621c8388a0, L_0x63621c8396b0, L_0x63621c83a130, L_0x63621c83ad90;
LS_0x63621c844a50_0_20 .concat8 [ 1 1 1 1], L_0x63621c83b840, L_0x63621c83c500, L_0x63621c83cfe0, L_0x63621c83dd00;
LS_0x63621c844a50_0_24 .concat8 [ 1 1 1 1], L_0x63621c83e810, L_0x63621c83f590, L_0x63621c8400d0, L_0x63621c840eb0;
LS_0x63621c844a50_0_28 .concat8 [ 1 1 1 1], L_0x63621c841a20, L_0x63621c842c70, L_0x63621c843810, L_0x63621c845cb0;
LS_0x63621c844a50_1_0 .concat8 [ 4 4 4 4], LS_0x63621c844a50_0_0, LS_0x63621c844a50_0_4, LS_0x63621c844a50_0_8, LS_0x63621c844a50_0_12;
LS_0x63621c844a50_1_4 .concat8 [ 4 4 4 4], LS_0x63621c844a50_0_16, LS_0x63621c844a50_0_20, LS_0x63621c844a50_0_24, LS_0x63621c844a50_0_28;
L_0x63621c844a50 .concat8 [ 16 16 0 0], LS_0x63621c844a50_1_0, LS_0x63621c844a50_1_4;
L_0x63621c8453b0 .part v0x63621c7fee70_0, 31, 1;
L_0x63621c845750 .part v0x63621c7fdde0_0, 31, 1;
L_0x63621c845900 .part L_0x63621c85ad60, 30, 1;
LS_0x63621c85ad60_0_0 .concat [ 1 1 1 1], L_0x63621c82f340, L_0x63621c82fb60, L_0x63621c830230, L_0x63621c830b90;
LS_0x63621c85ad60_0_4 .concat [ 1 1 1 1], L_0x63621c8313d0, L_0x63621c831c30, L_0x63621c8324f0, L_0x63621c832e60;
LS_0x63621c85ad60_0_8 .concat [ 1 1 1 1], L_0x63621c8336b0, L_0x63621c8341e0, L_0x63621c834ab0, L_0x63621c835530;
LS_0x63621c85ad60_0_12 .concat [ 1 1 1 1], L_0x63621c835ec0, L_0x63621c836aa0, L_0x63621c837490, L_0x63621c838210;
LS_0x63621c85ad60_0_16 .concat [ 1 1 1 1], L_0x63621c838c60, L_0x63621c839a70, L_0x63621c83a4f0, L_0x63621c83b150;
LS_0x63621c85ad60_0_20 .concat [ 1 1 1 1], L_0x63621c83bc00, L_0x63621c83c8c0, L_0x63621c83d3a0, L_0x63621c83e0c0;
LS_0x63621c85ad60_0_24 .concat [ 1 1 1 1], L_0x63621c83ebd0, L_0x63621c83f950, L_0x63621c840490, L_0x63621c841270;
LS_0x63621c85ad60_0_28 .concat [ 1 1 1 1], L_0x63621c841de0, L_0x63621c843030, L_0x63621c843bd0, o0x7e0a53859388;
LS_0x63621c85ad60_1_0 .concat [ 4 4 4 4], LS_0x63621c85ad60_0_0, LS_0x63621c85ad60_0_4, LS_0x63621c85ad60_0_8, LS_0x63621c85ad60_0_12;
LS_0x63621c85ad60_1_4 .concat [ 4 4 4 4], LS_0x63621c85ad60_0_16, LS_0x63621c85ad60_0_20, LS_0x63621c85ad60_0_24, LS_0x63621c85ad60_0_28;
L_0x63621c85ad60 .concat [ 16 16 0 0], LS_0x63621c85ad60_1_0, LS_0x63621c85ad60_1_4;
S_0x63621c7dc260 .scope generate, "genblk1[0]" "genblk1[0]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7dc480 .param/l "i" 0 21 34, +C4<00>;
S_0x63621c7dc560 .scope generate, "genblk2" "genblk2" 21 35, 21 35 0, S_0x63621c7dc260;
 .timescale 0 0;
S_0x63621c7dc740 .scope module, "FA0" "full_adder" 21 36, 22 20 0, S_0x63621c7dc560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c82f010 .functor XOR 1, L_0x63621c82f450, L_0x63621c82f610, C4<0>, C4<0>;
L_0x63621c82f080 .functor XOR 1, L_0x63621c82f010, v0x63621c7fd7f0_0, C4<0>, C4<0>;
L_0x63621c82f0f0 .functor AND 1, L_0x63621c82f450, L_0x63621c82f610, C4<1>, C4<1>;
L_0x63621c82f160 .functor AND 1, L_0x63621c82f610, v0x63621c7fd7f0_0, C4<1>, C4<1>;
L_0x63621c82f1d0 .functor OR 1, L_0x63621c82f0f0, L_0x63621c82f160, C4<0>, C4<0>;
L_0x63621c82f290 .functor AND 1, L_0x63621c82f450, v0x63621c7fd7f0_0, C4<1>, C4<1>;
L_0x63621c82f340 .functor OR 1, L_0x63621c82f1d0, L_0x63621c82f290, C4<0>, C4<0>;
v0x63621c7dc940_0 .net *"_ivl_0", 0 0, L_0x63621c82f010;  1 drivers
v0x63621c7dca40_0 .net *"_ivl_10", 0 0, L_0x63621c82f290;  1 drivers
v0x63621c7dcb20_0 .net *"_ivl_4", 0 0, L_0x63621c82f0f0;  1 drivers
v0x63621c7dcbe0_0 .net *"_ivl_6", 0 0, L_0x63621c82f160;  1 drivers
v0x63621c7dccc0_0 .net *"_ivl_8", 0 0, L_0x63621c82f1d0;  1 drivers
v0x63621c7dcdf0_0 .net "a", 0 0, L_0x63621c82f450;  1 drivers
v0x63621c7dceb0_0 .net "b", 0 0, L_0x63621c82f610;  1 drivers
v0x63621c7dcf70_0 .net "cin", 0 0, v0x63621c7fd7f0_0;  alias, 1 drivers
v0x63621c7dd030_0 .net "cout", 0 0, L_0x63621c82f340;  1 drivers
v0x63621c7dd0f0_0 .net "sum", 0 0, L_0x63621c82f080;  1 drivers
S_0x63621c7dd250 .scope generate, "genblk1[1]" "genblk1[1]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7dd420 .param/l "i" 0 21 34, +C4<01>;
S_0x63621c7dd4e0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7dd250;
 .timescale 0 0;
S_0x63621c7dd6c0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7dd4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c82f740 .functor XOR 1, L_0x63621c82fc70, L_0x63621c82fda0, C4<0>, C4<0>;
L_0x63621c82f7b0 .functor XOR 1, L_0x63621c82f740, L_0x63621c82fed0, C4<0>, C4<0>;
L_0x63621c82f820 .functor AND 1, L_0x63621c82fc70, L_0x63621c82fda0, C4<1>, C4<1>;
L_0x63621c82f8e0 .functor AND 1, L_0x63621c82fda0, L_0x63621c82fed0, C4<1>, C4<1>;
L_0x63621c82f9a0 .functor OR 1, L_0x63621c82f820, L_0x63621c82f8e0, C4<0>, C4<0>;
L_0x63621c82fab0 .functor AND 1, L_0x63621c82fc70, L_0x63621c82fed0, C4<1>, C4<1>;
L_0x63621c82fb60 .functor OR 1, L_0x63621c82f9a0, L_0x63621c82fab0, C4<0>, C4<0>;
v0x63621c7dd8c0_0 .net *"_ivl_0", 0 0, L_0x63621c82f740;  1 drivers
v0x63621c7dd9c0_0 .net *"_ivl_10", 0 0, L_0x63621c82fab0;  1 drivers
v0x63621c7ddaa0_0 .net *"_ivl_4", 0 0, L_0x63621c82f820;  1 drivers
v0x63621c7ddb90_0 .net *"_ivl_6", 0 0, L_0x63621c82f8e0;  1 drivers
v0x63621c7ddc70_0 .net *"_ivl_8", 0 0, L_0x63621c82f9a0;  1 drivers
v0x63621c7ddda0_0 .net "a", 0 0, L_0x63621c82fc70;  1 drivers
v0x63621c7dde60_0 .net "b", 0 0, L_0x63621c82fda0;  1 drivers
v0x63621c7ddf20_0 .net "cin", 0 0, L_0x63621c82fed0;  1 drivers
v0x63621c7ddfe0_0 .net "cout", 0 0, L_0x63621c82fb60;  1 drivers
v0x63621c7de130_0 .net "sum", 0 0, L_0x63621c82f7b0;  1 drivers
S_0x63621c7de290 .scope generate, "genblk1[2]" "genblk1[2]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7de440 .param/l "i" 0 21 34, +C4<010>;
S_0x63621c7de500 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7de290;
 .timescale 0 0;
S_0x63621c7de6e0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7de500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c760e40 .functor XOR 1, L_0x63621c830340, L_0x63621c830470, C4<0>, C4<0>;
L_0x63621c830000 .functor XOR 1, L_0x63621c760e40, L_0x63621c830630, C4<0>, C4<0>;
L_0x63621c830070 .functor AND 1, L_0x63621c830340, L_0x63621c830470, C4<1>, C4<1>;
L_0x63621c8300e0 .functor AND 1, L_0x63621c830470, L_0x63621c830630, C4<1>, C4<1>;
L_0x63621c830150 .functor OR 1, L_0x63621c830070, L_0x63621c8300e0, C4<0>, C4<0>;
L_0x63621c8301c0 .functor AND 1, L_0x63621c830340, L_0x63621c830630, C4<1>, C4<1>;
L_0x63621c830230 .functor OR 1, L_0x63621c830150, L_0x63621c8301c0, C4<0>, C4<0>;
v0x63621c7de910_0 .net *"_ivl_0", 0 0, L_0x63621c760e40;  1 drivers
v0x63621c7dea10_0 .net *"_ivl_10", 0 0, L_0x63621c8301c0;  1 drivers
v0x63621c7deaf0_0 .net *"_ivl_4", 0 0, L_0x63621c830070;  1 drivers
v0x63621c7debe0_0 .net *"_ivl_6", 0 0, L_0x63621c8300e0;  1 drivers
v0x63621c7decc0_0 .net *"_ivl_8", 0 0, L_0x63621c830150;  1 drivers
v0x63621c7dedf0_0 .net "a", 0 0, L_0x63621c830340;  1 drivers
v0x63621c7deeb0_0 .net "b", 0 0, L_0x63621c830470;  1 drivers
v0x63621c7def70_0 .net "cin", 0 0, L_0x63621c830630;  1 drivers
v0x63621c7df030_0 .net "cout", 0 0, L_0x63621c830230;  1 drivers
v0x63621c7df180_0 .net "sum", 0 0, L_0x63621c830000;  1 drivers
S_0x63621c7df2e0 .scope generate, "genblk1[3]" "genblk1[3]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7df490 .param/l "i" 0 21 34, +C4<011>;
S_0x63621c7df570 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7df2e0;
 .timescale 0 0;
S_0x63621c7df750 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7df570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c8307b0 .functor XOR 1, L_0x63621c830ca0, L_0x63621c830dd0, C4<0>, C4<0>;
L_0x63621c830820 .functor XOR 1, L_0x63621c8307b0, L_0x63621c830f60, C4<0>, C4<0>;
L_0x63621c830890 .functor AND 1, L_0x63621c830ca0, L_0x63621c830dd0, C4<1>, C4<1>;
L_0x63621c830950 .functor AND 1, L_0x63621c830dd0, L_0x63621c830f60, C4<1>, C4<1>;
L_0x63621c830a10 .functor OR 1, L_0x63621c830890, L_0x63621c830950, C4<0>, C4<0>;
L_0x63621c830b20 .functor AND 1, L_0x63621c830ca0, L_0x63621c830f60, C4<1>, C4<1>;
L_0x63621c830b90 .functor OR 1, L_0x63621c830a10, L_0x63621c830b20, C4<0>, C4<0>;
v0x63621c7df950_0 .net *"_ivl_0", 0 0, L_0x63621c8307b0;  1 drivers
v0x63621c7dfa50_0 .net *"_ivl_10", 0 0, L_0x63621c830b20;  1 drivers
v0x63621c7dfb30_0 .net *"_ivl_4", 0 0, L_0x63621c830890;  1 drivers
v0x63621c7dfc20_0 .net *"_ivl_6", 0 0, L_0x63621c830950;  1 drivers
v0x63621c7dfd00_0 .net *"_ivl_8", 0 0, L_0x63621c830a10;  1 drivers
v0x63621c7dfe30_0 .net "a", 0 0, L_0x63621c830ca0;  1 drivers
v0x63621c7dfef0_0 .net "b", 0 0, L_0x63621c830dd0;  1 drivers
v0x63621c7dffb0_0 .net "cin", 0 0, L_0x63621c830f60;  1 drivers
v0x63621c7e0070_0 .net "cout", 0 0, L_0x63621c830b90;  1 drivers
v0x63621c7e01c0_0 .net "sum", 0 0, L_0x63621c830820;  1 drivers
S_0x63621c7e0320 .scope generate, "genblk1[4]" "genblk1[4]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7e0520 .param/l "i" 0 21 34, +C4<0100>;
S_0x63621c7e0600 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7e0320;
 .timescale 0 0;
S_0x63621c7e07e0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7e0600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c831090 .functor XOR 1, L_0x63621c8314e0, L_0x63621c831680, C4<0>, C4<0>;
L_0x63621c831100 .functor XOR 1, L_0x63621c831090, L_0x63621c831720, C4<0>, C4<0>;
L_0x63621c831170 .functor AND 1, L_0x63621c8314e0, L_0x63621c831680, C4<1>, C4<1>;
L_0x63621c8311e0 .functor AND 1, L_0x63621c831680, L_0x63621c831720, C4<1>, C4<1>;
L_0x63621c831250 .functor OR 1, L_0x63621c831170, L_0x63621c8311e0, C4<0>, C4<0>;
L_0x63621c831360 .functor AND 1, L_0x63621c8314e0, L_0x63621c831720, C4<1>, C4<1>;
L_0x63621c8313d0 .functor OR 1, L_0x63621c831250, L_0x63621c831360, C4<0>, C4<0>;
v0x63621c7e0a60_0 .net *"_ivl_0", 0 0, L_0x63621c831090;  1 drivers
v0x63621c7e0b60_0 .net *"_ivl_10", 0 0, L_0x63621c831360;  1 drivers
v0x63621c7e0c40_0 .net *"_ivl_4", 0 0, L_0x63621c831170;  1 drivers
v0x63621c7e0d00_0 .net *"_ivl_6", 0 0, L_0x63621c8311e0;  1 drivers
v0x63621c7e0de0_0 .net *"_ivl_8", 0 0, L_0x63621c831250;  1 drivers
v0x63621c7e0f10_0 .net "a", 0 0, L_0x63621c8314e0;  1 drivers
v0x63621c7e0fd0_0 .net "b", 0 0, L_0x63621c831680;  1 drivers
v0x63621c7e1090_0 .net "cin", 0 0, L_0x63621c831720;  1 drivers
v0x63621c7e1150_0 .net "cout", 0 0, L_0x63621c8313d0;  1 drivers
v0x63621c7e12a0_0 .net "sum", 0 0, L_0x63621c831100;  1 drivers
S_0x63621c7e1400 .scope generate, "genblk1[5]" "genblk1[5]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7e15b0 .param/l "i" 0 21 34, +C4<0101>;
S_0x63621c7e1690 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7e1400;
 .timescale 0 0;
S_0x63621c7e1870 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7e1690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c831610 .functor XOR 1, L_0x63621c831d40, L_0x63621c831e70, C4<0>, C4<0>;
L_0x63621c831960 .functor XOR 1, L_0x63621c831610, L_0x63621c832030, C4<0>, C4<0>;
L_0x63621c8319d0 .functor AND 1, L_0x63621c831d40, L_0x63621c831e70, C4<1>, C4<1>;
L_0x63621c831a40 .functor AND 1, L_0x63621c831e70, L_0x63621c832030, C4<1>, C4<1>;
L_0x63621c831ab0 .functor OR 1, L_0x63621c8319d0, L_0x63621c831a40, C4<0>, C4<0>;
L_0x63621c831bc0 .functor AND 1, L_0x63621c831d40, L_0x63621c832030, C4<1>, C4<1>;
L_0x63621c831c30 .functor OR 1, L_0x63621c831ab0, L_0x63621c831bc0, C4<0>, C4<0>;
v0x63621c7e1af0_0 .net *"_ivl_0", 0 0, L_0x63621c831610;  1 drivers
v0x63621c7e1bf0_0 .net *"_ivl_10", 0 0, L_0x63621c831bc0;  1 drivers
v0x63621c7e1cd0_0 .net *"_ivl_4", 0 0, L_0x63621c8319d0;  1 drivers
v0x63621c7e1dc0_0 .net *"_ivl_6", 0 0, L_0x63621c831a40;  1 drivers
v0x63621c7e1ea0_0 .net *"_ivl_8", 0 0, L_0x63621c831ab0;  1 drivers
v0x63621c7e1fd0_0 .net "a", 0 0, L_0x63621c831d40;  1 drivers
v0x63621c7e2090_0 .net "b", 0 0, L_0x63621c831e70;  1 drivers
v0x63621c7e2150_0 .net "cin", 0 0, L_0x63621c832030;  1 drivers
v0x63621c7e2210_0 .net "cout", 0 0, L_0x63621c831c30;  1 drivers
v0x63621c7e2360_0 .net "sum", 0 0, L_0x63621c831960;  1 drivers
S_0x63621c7e24c0 .scope generate, "genblk1[6]" "genblk1[6]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7e2670 .param/l "i" 0 21 34, +C4<0110>;
S_0x63621c7e2750 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7e24c0;
 .timescale 0 0;
S_0x63621c7e2930 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7e2750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c832160 .functor XOR 1, L_0x63621c832600, L_0x63621c8327d0, C4<0>, C4<0>;
L_0x63621c8321d0 .functor XOR 1, L_0x63621c832160, L_0x63621c832980, C4<0>, C4<0>;
L_0x63621c832240 .functor AND 1, L_0x63621c832600, L_0x63621c8327d0, C4<1>, C4<1>;
L_0x63621c8322b0 .functor AND 1, L_0x63621c8327d0, L_0x63621c832980, C4<1>, C4<1>;
L_0x63621c832370 .functor OR 1, L_0x63621c832240, L_0x63621c8322b0, C4<0>, C4<0>;
L_0x63621c832480 .functor AND 1, L_0x63621c832600, L_0x63621c832980, C4<1>, C4<1>;
L_0x63621c8324f0 .functor OR 1, L_0x63621c832370, L_0x63621c832480, C4<0>, C4<0>;
v0x63621c7e2bb0_0 .net *"_ivl_0", 0 0, L_0x63621c832160;  1 drivers
v0x63621c7e2cb0_0 .net *"_ivl_10", 0 0, L_0x63621c832480;  1 drivers
v0x63621c7e2d90_0 .net *"_ivl_4", 0 0, L_0x63621c832240;  1 drivers
v0x63621c7e2e80_0 .net *"_ivl_6", 0 0, L_0x63621c8322b0;  1 drivers
v0x63621c7e2f60_0 .net *"_ivl_8", 0 0, L_0x63621c832370;  1 drivers
v0x63621c7e3090_0 .net "a", 0 0, L_0x63621c832600;  1 drivers
v0x63621c7e3150_0 .net "b", 0 0, L_0x63621c8327d0;  1 drivers
v0x63621c7e3210_0 .net "cin", 0 0, L_0x63621c832980;  1 drivers
v0x63621c7e32d0_0 .net "cout", 0 0, L_0x63621c8324f0;  1 drivers
v0x63621c7e3420_0 .net "sum", 0 0, L_0x63621c8321d0;  1 drivers
S_0x63621c7e3580 .scope generate, "genblk1[7]" "genblk1[7]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7e3730 .param/l "i" 0 21 34, +C4<0111>;
S_0x63621c7e3810 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7e3580;
 .timescale 0 0;
S_0x63621c7e39f0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7e3810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c832ad0 .functor XOR 1, L_0x63621c832730, L_0x63621c833000, C4<0>, C4<0>;
L_0x63621c832b40 .functor XOR 1, L_0x63621c832ad0, L_0x63621c8331f0, C4<0>, C4<0>;
L_0x63621c832bb0 .functor AND 1, L_0x63621c832730, L_0x63621c833000, C4<1>, C4<1>;
L_0x63621c832c20 .functor AND 1, L_0x63621c833000, L_0x63621c8331f0, C4<1>, C4<1>;
L_0x63621c832ce0 .functor OR 1, L_0x63621c832bb0, L_0x63621c832c20, C4<0>, C4<0>;
L_0x63621c832df0 .functor AND 1, L_0x63621c832730, L_0x63621c8331f0, C4<1>, C4<1>;
L_0x63621c832e60 .functor OR 1, L_0x63621c832ce0, L_0x63621c832df0, C4<0>, C4<0>;
v0x63621c7e3c70_0 .net *"_ivl_0", 0 0, L_0x63621c832ad0;  1 drivers
v0x63621c7e3d70_0 .net *"_ivl_10", 0 0, L_0x63621c832df0;  1 drivers
v0x63621c7e3e50_0 .net *"_ivl_4", 0 0, L_0x63621c832bb0;  1 drivers
v0x63621c7e3f40_0 .net *"_ivl_6", 0 0, L_0x63621c832c20;  1 drivers
v0x63621c7e4020_0 .net *"_ivl_8", 0 0, L_0x63621c832ce0;  1 drivers
v0x63621c7e4150_0 .net "a", 0 0, L_0x63621c832730;  1 drivers
v0x63621c7e4210_0 .net "b", 0 0, L_0x63621c833000;  1 drivers
v0x63621c7e42d0_0 .net "cin", 0 0, L_0x63621c8331f0;  1 drivers
v0x63621c7e4390_0 .net "cout", 0 0, L_0x63621c832e60;  1 drivers
v0x63621c7e44e0_0 .net "sum", 0 0, L_0x63621c832b40;  1 drivers
S_0x63621c7e4640 .scope generate, "genblk1[8]" "genblk1[8]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7e04d0 .param/l "i" 0 21 34, +C4<01000>;
S_0x63621c7e4910 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7e4640;
 .timescale 0 0;
S_0x63621c7e4af0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7e4910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c833320 .functor XOR 1, L_0x63621c8337c0, L_0x63621c8339c0, C4<0>, C4<0>;
L_0x63621c833390 .functor XOR 1, L_0x63621c833320, L_0x63621c833af0, C4<0>, C4<0>;
L_0x63621c833400 .functor AND 1, L_0x63621c8337c0, L_0x63621c8339c0, C4<1>, C4<1>;
L_0x63621c833470 .functor AND 1, L_0x63621c8339c0, L_0x63621c833af0, C4<1>, C4<1>;
L_0x63621c833530 .functor OR 1, L_0x63621c833400, L_0x63621c833470, C4<0>, C4<0>;
L_0x63621c833640 .functor AND 1, L_0x63621c8337c0, L_0x63621c833af0, C4<1>, C4<1>;
L_0x63621c8336b0 .functor OR 1, L_0x63621c833530, L_0x63621c833640, C4<0>, C4<0>;
v0x63621c7e4d70_0 .net *"_ivl_0", 0 0, L_0x63621c833320;  1 drivers
v0x63621c7e4e70_0 .net *"_ivl_10", 0 0, L_0x63621c833640;  1 drivers
v0x63621c7e4f50_0 .net *"_ivl_4", 0 0, L_0x63621c833400;  1 drivers
v0x63621c7e5040_0 .net *"_ivl_6", 0 0, L_0x63621c833470;  1 drivers
v0x63621c7e5120_0 .net *"_ivl_8", 0 0, L_0x63621c833530;  1 drivers
v0x63621c7e5250_0 .net "a", 0 0, L_0x63621c8337c0;  1 drivers
v0x63621c7e5310_0 .net "b", 0 0, L_0x63621c8339c0;  1 drivers
v0x63621c7e53d0_0 .net "cin", 0 0, L_0x63621c833af0;  1 drivers
v0x63621c7e5490_0 .net "cout", 0 0, L_0x63621c8336b0;  1 drivers
v0x63621c7e55e0_0 .net "sum", 0 0, L_0x63621c833390;  1 drivers
S_0x63621c7e5740 .scope generate, "genblk1[9]" "genblk1[9]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7e58f0 .param/l "i" 0 21 34, +C4<01001>;
S_0x63621c7e59d0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7e5740;
 .timescale 0 0;
S_0x63621c7e5bb0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7e59d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c833e10 .functor XOR 1, L_0x63621c8342f0, L_0x63621c834390, C4<0>, C4<0>;
L_0x63621c833e80 .functor XOR 1, L_0x63621c833e10, L_0x63621c8345b0, C4<0>, C4<0>;
L_0x63621c833ef0 .functor AND 1, L_0x63621c8342f0, L_0x63621c834390, C4<1>, C4<1>;
L_0x63621c833f60 .functor AND 1, L_0x63621c834390, L_0x63621c8345b0, C4<1>, C4<1>;
L_0x63621c834020 .functor OR 1, L_0x63621c833ef0, L_0x63621c833f60, C4<0>, C4<0>;
L_0x63621c834130 .functor AND 1, L_0x63621c8342f0, L_0x63621c8345b0, C4<1>, C4<1>;
L_0x63621c8341e0 .functor OR 1, L_0x63621c834020, L_0x63621c834130, C4<0>, C4<0>;
v0x63621c7e5e30_0 .net *"_ivl_0", 0 0, L_0x63621c833e10;  1 drivers
v0x63621c7e5f30_0 .net *"_ivl_10", 0 0, L_0x63621c834130;  1 drivers
v0x63621c7e6010_0 .net *"_ivl_4", 0 0, L_0x63621c833ef0;  1 drivers
v0x63621c7e6100_0 .net *"_ivl_6", 0 0, L_0x63621c833f60;  1 drivers
v0x63621c7e61e0_0 .net *"_ivl_8", 0 0, L_0x63621c834020;  1 drivers
v0x63621c7e6310_0 .net "a", 0 0, L_0x63621c8342f0;  1 drivers
v0x63621c7e63d0_0 .net "b", 0 0, L_0x63621c834390;  1 drivers
v0x63621c7e6490_0 .net "cin", 0 0, L_0x63621c8345b0;  1 drivers
v0x63621c7e6550_0 .net "cout", 0 0, L_0x63621c8341e0;  1 drivers
v0x63621c7e66a0_0 .net "sum", 0 0, L_0x63621c833e80;  1 drivers
S_0x63621c7e6800 .scope generate, "genblk1[10]" "genblk1[10]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7e69b0 .param/l "i" 0 21 34, +C4<01010>;
S_0x63621c7e6a90 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7e6800;
 .timescale 0 0;
S_0x63621c7e6c70 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7e6a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c8346e0 .functor XOR 1, L_0x63621c834bc0, L_0x63621c834df0, C4<0>, C4<0>;
L_0x63621c834750 .functor XOR 1, L_0x63621c8346e0, L_0x63621c834f20, C4<0>, C4<0>;
L_0x63621c8347c0 .functor AND 1, L_0x63621c834bc0, L_0x63621c834df0, C4<1>, C4<1>;
L_0x63621c834830 .functor AND 1, L_0x63621c834df0, L_0x63621c834f20, C4<1>, C4<1>;
L_0x63621c8348f0 .functor OR 1, L_0x63621c8347c0, L_0x63621c834830, C4<0>, C4<0>;
L_0x63621c834a00 .functor AND 1, L_0x63621c834bc0, L_0x63621c834f20, C4<1>, C4<1>;
L_0x63621c834ab0 .functor OR 1, L_0x63621c8348f0, L_0x63621c834a00, C4<0>, C4<0>;
v0x63621c7e6ef0_0 .net *"_ivl_0", 0 0, L_0x63621c8346e0;  1 drivers
v0x63621c7e6ff0_0 .net *"_ivl_10", 0 0, L_0x63621c834a00;  1 drivers
v0x63621c7e70d0_0 .net *"_ivl_4", 0 0, L_0x63621c8347c0;  1 drivers
v0x63621c7e71c0_0 .net *"_ivl_6", 0 0, L_0x63621c834830;  1 drivers
v0x63621c7e72a0_0 .net *"_ivl_8", 0 0, L_0x63621c8348f0;  1 drivers
v0x63621c7e73d0_0 .net "a", 0 0, L_0x63621c834bc0;  1 drivers
v0x63621c7e7490_0 .net "b", 0 0, L_0x63621c834df0;  1 drivers
v0x63621c7e7550_0 .net "cin", 0 0, L_0x63621c834f20;  1 drivers
v0x63621c7e7610_0 .net "cout", 0 0, L_0x63621c834ab0;  1 drivers
v0x63621c7e7760_0 .net "sum", 0 0, L_0x63621c834750;  1 drivers
S_0x63621c7e78c0 .scope generate, "genblk1[11]" "genblk1[11]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7e7a70 .param/l "i" 0 21 34, +C4<01011>;
S_0x63621c7e7b50 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7e78c0;
 .timescale 0 0;
S_0x63621c7e7d30 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7e7b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c835160 .functor XOR 1, L_0x63621c835640, L_0x63621c835770, C4<0>, C4<0>;
L_0x63621c8351d0 .functor XOR 1, L_0x63621c835160, L_0x63621c8359c0, C4<0>, C4<0>;
L_0x63621c835240 .functor AND 1, L_0x63621c835640, L_0x63621c835770, C4<1>, C4<1>;
L_0x63621c8352b0 .functor AND 1, L_0x63621c835770, L_0x63621c8359c0, C4<1>, C4<1>;
L_0x63621c835370 .functor OR 1, L_0x63621c835240, L_0x63621c8352b0, C4<0>, C4<0>;
L_0x63621c835480 .functor AND 1, L_0x63621c835640, L_0x63621c8359c0, C4<1>, C4<1>;
L_0x63621c835530 .functor OR 1, L_0x63621c835370, L_0x63621c835480, C4<0>, C4<0>;
v0x63621c7e7fb0_0 .net *"_ivl_0", 0 0, L_0x63621c835160;  1 drivers
v0x63621c7e80b0_0 .net *"_ivl_10", 0 0, L_0x63621c835480;  1 drivers
v0x63621c7e8190_0 .net *"_ivl_4", 0 0, L_0x63621c835240;  1 drivers
v0x63621c7e8280_0 .net *"_ivl_6", 0 0, L_0x63621c8352b0;  1 drivers
v0x63621c7e8360_0 .net *"_ivl_8", 0 0, L_0x63621c835370;  1 drivers
v0x63621c7e8490_0 .net "a", 0 0, L_0x63621c835640;  1 drivers
v0x63621c7e8550_0 .net "b", 0 0, L_0x63621c835770;  1 drivers
v0x63621c7e8610_0 .net "cin", 0 0, L_0x63621c8359c0;  1 drivers
v0x63621c7e86d0_0 .net "cout", 0 0, L_0x63621c835530;  1 drivers
v0x63621c7e8820_0 .net "sum", 0 0, L_0x63621c8351d0;  1 drivers
S_0x63621c7e8980 .scope generate, "genblk1[12]" "genblk1[12]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7e8b30 .param/l "i" 0 21 34, +C4<01100>;
S_0x63621c7e8c10 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7e8980;
 .timescale 0 0;
S_0x63621c7e8df0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7e8c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c835af0 .functor XOR 1, L_0x63621c835fd0, L_0x63621c8358a0, C4<0>, C4<0>;
L_0x63621c835b60 .functor XOR 1, L_0x63621c835af0, L_0x63621c8364d0, C4<0>, C4<0>;
L_0x63621c835bd0 .functor AND 1, L_0x63621c835fd0, L_0x63621c8358a0, C4<1>, C4<1>;
L_0x63621c835c40 .functor AND 1, L_0x63621c8358a0, L_0x63621c8364d0, C4<1>, C4<1>;
L_0x63621c835d00 .functor OR 1, L_0x63621c835bd0, L_0x63621c835c40, C4<0>, C4<0>;
L_0x63621c835e10 .functor AND 1, L_0x63621c835fd0, L_0x63621c8364d0, C4<1>, C4<1>;
L_0x63621c835ec0 .functor OR 1, L_0x63621c835d00, L_0x63621c835e10, C4<0>, C4<0>;
v0x63621c7e9070_0 .net *"_ivl_0", 0 0, L_0x63621c835af0;  1 drivers
v0x63621c7e9170_0 .net *"_ivl_10", 0 0, L_0x63621c835e10;  1 drivers
v0x63621c7e9250_0 .net *"_ivl_4", 0 0, L_0x63621c835bd0;  1 drivers
v0x63621c7e9340_0 .net *"_ivl_6", 0 0, L_0x63621c835c40;  1 drivers
v0x63621c7e9420_0 .net *"_ivl_8", 0 0, L_0x63621c835d00;  1 drivers
v0x63621c7e9550_0 .net "a", 0 0, L_0x63621c835fd0;  1 drivers
v0x63621c7e9610_0 .net "b", 0 0, L_0x63621c8358a0;  1 drivers
v0x63621c7e96d0_0 .net "cin", 0 0, L_0x63621c8364d0;  1 drivers
v0x63621c7e9790_0 .net "cout", 0 0, L_0x63621c835ec0;  1 drivers
v0x63621c7e98e0_0 .net "sum", 0 0, L_0x63621c835b60;  1 drivers
S_0x63621c7e9a40 .scope generate, "genblk1[13]" "genblk1[13]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7e9bf0 .param/l "i" 0 21 34, +C4<01101>;
S_0x63621c7e9cd0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7e9a40;
 .timescale 0 0;
S_0x63621c7e9eb0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7e9cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c835940 .functor XOR 1, L_0x63621c836bb0, L_0x63621c836ce0, C4<0>, C4<0>;
L_0x63621c836740 .functor XOR 1, L_0x63621c835940, L_0x63621c836f60, C4<0>, C4<0>;
L_0x63621c8367b0 .functor AND 1, L_0x63621c836bb0, L_0x63621c836ce0, C4<1>, C4<1>;
L_0x63621c836820 .functor AND 1, L_0x63621c836ce0, L_0x63621c836f60, C4<1>, C4<1>;
L_0x63621c8368e0 .functor OR 1, L_0x63621c8367b0, L_0x63621c836820, C4<0>, C4<0>;
L_0x63621c8369f0 .functor AND 1, L_0x63621c836bb0, L_0x63621c836f60, C4<1>, C4<1>;
L_0x63621c836aa0 .functor OR 1, L_0x63621c8368e0, L_0x63621c8369f0, C4<0>, C4<0>;
v0x63621c7ea130_0 .net *"_ivl_0", 0 0, L_0x63621c835940;  1 drivers
v0x63621c7ea230_0 .net *"_ivl_10", 0 0, L_0x63621c8369f0;  1 drivers
v0x63621c7ea310_0 .net *"_ivl_4", 0 0, L_0x63621c8367b0;  1 drivers
v0x63621c7ea400_0 .net *"_ivl_6", 0 0, L_0x63621c836820;  1 drivers
v0x63621c7ea4e0_0 .net *"_ivl_8", 0 0, L_0x63621c8368e0;  1 drivers
v0x63621c7ea610_0 .net "a", 0 0, L_0x63621c836bb0;  1 drivers
v0x63621c7ea6d0_0 .net "b", 0 0, L_0x63621c836ce0;  1 drivers
v0x63621c7ea790_0 .net "cin", 0 0, L_0x63621c836f60;  1 drivers
v0x63621c7ea850_0 .net "cout", 0 0, L_0x63621c836aa0;  1 drivers
v0x63621c7ea9a0_0 .net "sum", 0 0, L_0x63621c836740;  1 drivers
S_0x63621c7eab00 .scope generate, "genblk1[14]" "genblk1[14]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7eacb0 .param/l "i" 0 21 34, +C4<01110>;
S_0x63621c7ead90 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7eab00;
 .timescale 0 0;
S_0x63621c7eaf70 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7ead90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c837090 .functor XOR 1, L_0x63621c8375a0, L_0x63621c837830, C4<0>, C4<0>;
L_0x63621c837100 .functor XOR 1, L_0x63621c837090, L_0x63621c837b70, C4<0>, C4<0>;
L_0x63621c837170 .functor AND 1, L_0x63621c8375a0, L_0x63621c837830, C4<1>, C4<1>;
L_0x63621c8371e0 .functor AND 1, L_0x63621c837830, L_0x63621c837b70, C4<1>, C4<1>;
L_0x63621c8372d0 .functor OR 1, L_0x63621c837170, L_0x63621c8371e0, C4<0>, C4<0>;
L_0x63621c8373e0 .functor AND 1, L_0x63621c8375a0, L_0x63621c837b70, C4<1>, C4<1>;
L_0x63621c837490 .functor OR 1, L_0x63621c8372d0, L_0x63621c8373e0, C4<0>, C4<0>;
v0x63621c7eb1f0_0 .net *"_ivl_0", 0 0, L_0x63621c837090;  1 drivers
v0x63621c7eb2f0_0 .net *"_ivl_10", 0 0, L_0x63621c8373e0;  1 drivers
v0x63621c7eb3d0_0 .net *"_ivl_4", 0 0, L_0x63621c837170;  1 drivers
v0x63621c7eb4c0_0 .net *"_ivl_6", 0 0, L_0x63621c8371e0;  1 drivers
v0x63621c7eb5a0_0 .net *"_ivl_8", 0 0, L_0x63621c8372d0;  1 drivers
v0x63621c7eb6d0_0 .net "a", 0 0, L_0x63621c8375a0;  1 drivers
v0x63621c7eb790_0 .net "b", 0 0, L_0x63621c837830;  1 drivers
v0x63621c7eb850_0 .net "cin", 0 0, L_0x63621c837b70;  1 drivers
v0x63621c7eb910_0 .net "cout", 0 0, L_0x63621c837490;  1 drivers
v0x63621c7eba60_0 .net "sum", 0 0, L_0x63621c837100;  1 drivers
S_0x63621c7ebbc0 .scope generate, "genblk1[15]" "genblk1[15]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7ebd70 .param/l "i" 0 21 34, +C4<01111>;
S_0x63621c7ebe50 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7ebbc0;
 .timescale 0 0;
S_0x63621c7ec030 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7ebe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c837e10 .functor XOR 1, L_0x63621c838320, L_0x63621c838450, C4<0>, C4<0>;
L_0x63621c837e80 .functor XOR 1, L_0x63621c837e10, L_0x63621c838700, C4<0>, C4<0>;
L_0x63621c837ef0 .functor AND 1, L_0x63621c838320, L_0x63621c838450, C4<1>, C4<1>;
L_0x63621c837f60 .functor AND 1, L_0x63621c838450, L_0x63621c838700, C4<1>, C4<1>;
L_0x63621c838050 .functor OR 1, L_0x63621c837ef0, L_0x63621c837f60, C4<0>, C4<0>;
L_0x63621c838160 .functor AND 1, L_0x63621c838320, L_0x63621c838700, C4<1>, C4<1>;
L_0x63621c838210 .functor OR 1, L_0x63621c838050, L_0x63621c838160, C4<0>, C4<0>;
v0x63621c7ec2b0_0 .net *"_ivl_0", 0 0, L_0x63621c837e10;  1 drivers
v0x63621c7ec3b0_0 .net *"_ivl_10", 0 0, L_0x63621c838160;  1 drivers
v0x63621c7ec490_0 .net *"_ivl_4", 0 0, L_0x63621c837ef0;  1 drivers
v0x63621c7ec580_0 .net *"_ivl_6", 0 0, L_0x63621c837f60;  1 drivers
v0x63621c7ec660_0 .net *"_ivl_8", 0 0, L_0x63621c838050;  1 drivers
v0x63621c7ec790_0 .net "a", 0 0, L_0x63621c838320;  1 drivers
v0x63621c7ec850_0 .net "b", 0 0, L_0x63621c838450;  1 drivers
v0x63621c7ec910_0 .net "cin", 0 0, L_0x63621c838700;  1 drivers
v0x63621c7ec9d0_0 .net "cout", 0 0, L_0x63621c838210;  1 drivers
v0x63621c7ecb20_0 .net "sum", 0 0, L_0x63621c837e80;  1 drivers
S_0x63621c7ecc80 .scope generate, "genblk1[16]" "genblk1[16]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7ece30 .param/l "i" 0 21 34, +C4<010000>;
S_0x63621c7ecf10 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7ecc80;
 .timescale 0 0;
S_0x63621c7ed0f0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7ecf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c838830 .functor XOR 1, L_0x63621c838d70, L_0x63621c839030, C4<0>, C4<0>;
L_0x63621c8388a0 .functor XOR 1, L_0x63621c838830, L_0x63621c839160, C4<0>, C4<0>;
L_0x63621c838910 .functor AND 1, L_0x63621c838d70, L_0x63621c839030, C4<1>, C4<1>;
L_0x63621c8389b0 .functor AND 1, L_0x63621c839030, L_0x63621c839160, C4<1>, C4<1>;
L_0x63621c838aa0 .functor OR 1, L_0x63621c838910, L_0x63621c8389b0, C4<0>, C4<0>;
L_0x63621c838bb0 .functor AND 1, L_0x63621c838d70, L_0x63621c839160, C4<1>, C4<1>;
L_0x63621c838c60 .functor OR 1, L_0x63621c838aa0, L_0x63621c838bb0, C4<0>, C4<0>;
v0x63621c7ed370_0 .net *"_ivl_0", 0 0, L_0x63621c838830;  1 drivers
v0x63621c7ed470_0 .net *"_ivl_10", 0 0, L_0x63621c838bb0;  1 drivers
v0x63621c7ed550_0 .net *"_ivl_4", 0 0, L_0x63621c838910;  1 drivers
v0x63621c7ed640_0 .net *"_ivl_6", 0 0, L_0x63621c8389b0;  1 drivers
v0x63621c7ed720_0 .net *"_ivl_8", 0 0, L_0x63621c838aa0;  1 drivers
v0x63621c7ed850_0 .net "a", 0 0, L_0x63621c838d70;  1 drivers
v0x63621c7ed910_0 .net "b", 0 0, L_0x63621c839030;  1 drivers
v0x63621c7ed9d0_0 .net "cin", 0 0, L_0x63621c839160;  1 drivers
v0x63621c7eda90_0 .net "cout", 0 0, L_0x63621c838c60;  1 drivers
v0x63621c7edb50_0 .net "sum", 0 0, L_0x63621c8388a0;  1 drivers
S_0x63621c7edcb0 .scope generate, "genblk1[17]" "genblk1[17]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7ede60 .param/l "i" 0 21 34, +C4<010001>;
S_0x63621c7edf40 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7edcb0;
 .timescale 0 0;
S_0x63621c7ee120 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7edf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c839640 .functor XOR 1, L_0x63621c839b80, L_0x63621c839cb0, C4<0>, C4<0>;
L_0x63621c8396b0 .functor XOR 1, L_0x63621c839640, L_0x63621c839f90, C4<0>, C4<0>;
L_0x63621c839720 .functor AND 1, L_0x63621c839b80, L_0x63621c839cb0, C4<1>, C4<1>;
L_0x63621c8397c0 .functor AND 1, L_0x63621c839cb0, L_0x63621c839f90, C4<1>, C4<1>;
L_0x63621c8398b0 .functor OR 1, L_0x63621c839720, L_0x63621c8397c0, C4<0>, C4<0>;
L_0x63621c8399c0 .functor AND 1, L_0x63621c839b80, L_0x63621c839f90, C4<1>, C4<1>;
L_0x63621c839a70 .functor OR 1, L_0x63621c8398b0, L_0x63621c8399c0, C4<0>, C4<0>;
v0x63621c7ee3a0_0 .net *"_ivl_0", 0 0, L_0x63621c839640;  1 drivers
v0x63621c7ee4a0_0 .net *"_ivl_10", 0 0, L_0x63621c8399c0;  1 drivers
v0x63621c7ee580_0 .net *"_ivl_4", 0 0, L_0x63621c839720;  1 drivers
v0x63621c7ee670_0 .net *"_ivl_6", 0 0, L_0x63621c8397c0;  1 drivers
v0x63621c7ee750_0 .net *"_ivl_8", 0 0, L_0x63621c8398b0;  1 drivers
v0x63621c7ee880_0 .net "a", 0 0, L_0x63621c839b80;  1 drivers
v0x63621c7ee940_0 .net "b", 0 0, L_0x63621c839cb0;  1 drivers
v0x63621c7eea00_0 .net "cin", 0 0, L_0x63621c839f90;  1 drivers
v0x63621c7eeac0_0 .net "cout", 0 0, L_0x63621c839a70;  1 drivers
v0x63621c7eec10_0 .net "sum", 0 0, L_0x63621c8396b0;  1 drivers
S_0x63621c7eed70 .scope generate, "genblk1[18]" "genblk1[18]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7eef20 .param/l "i" 0 21 34, +C4<010010>;
S_0x63621c7ef000 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7eed70;
 .timescale 0 0;
S_0x63621c7ef1e0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7ef000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c83a0c0 .functor XOR 1, L_0x63621c83a600, L_0x63621c83a8f0, C4<0>, C4<0>;
L_0x63621c83a130 .functor XOR 1, L_0x63621c83a0c0, L_0x63621c83aa20, C4<0>, C4<0>;
L_0x63621c83a1a0 .functor AND 1, L_0x63621c83a600, L_0x63621c83a8f0, C4<1>, C4<1>;
L_0x63621c83a240 .functor AND 1, L_0x63621c83a8f0, L_0x63621c83aa20, C4<1>, C4<1>;
L_0x63621c83a330 .functor OR 1, L_0x63621c83a1a0, L_0x63621c83a240, C4<0>, C4<0>;
L_0x63621c83a440 .functor AND 1, L_0x63621c83a600, L_0x63621c83aa20, C4<1>, C4<1>;
L_0x63621c83a4f0 .functor OR 1, L_0x63621c83a330, L_0x63621c83a440, C4<0>, C4<0>;
v0x63621c7ef460_0 .net *"_ivl_0", 0 0, L_0x63621c83a0c0;  1 drivers
v0x63621c7ef560_0 .net *"_ivl_10", 0 0, L_0x63621c83a440;  1 drivers
v0x63621c7ef640_0 .net *"_ivl_4", 0 0, L_0x63621c83a1a0;  1 drivers
v0x63621c7ef730_0 .net *"_ivl_6", 0 0, L_0x63621c83a240;  1 drivers
v0x63621c7ef810_0 .net *"_ivl_8", 0 0, L_0x63621c83a330;  1 drivers
v0x63621c7ef940_0 .net "a", 0 0, L_0x63621c83a600;  1 drivers
v0x63621c7efa00_0 .net "b", 0 0, L_0x63621c83a8f0;  1 drivers
v0x63621c7efac0_0 .net "cin", 0 0, L_0x63621c83aa20;  1 drivers
v0x63621c7efb80_0 .net "cout", 0 0, L_0x63621c83a4f0;  1 drivers
v0x63621c7efcd0_0 .net "sum", 0 0, L_0x63621c83a130;  1 drivers
S_0x63621c7efe30 .scope generate, "genblk1[19]" "genblk1[19]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7effe0 .param/l "i" 0 21 34, +C4<010011>;
S_0x63621c7f00c0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7efe30;
 .timescale 0 0;
S_0x63621c7f02a0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7f00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c83ad20 .functor XOR 1, L_0x63621c83b260, L_0x63621c83b390, C4<0>, C4<0>;
L_0x63621c83ad90 .functor XOR 1, L_0x63621c83ad20, L_0x63621c83b6a0, C4<0>, C4<0>;
L_0x63621c83ae00 .functor AND 1, L_0x63621c83b260, L_0x63621c83b390, C4<1>, C4<1>;
L_0x63621c83aea0 .functor AND 1, L_0x63621c83b390, L_0x63621c83b6a0, C4<1>, C4<1>;
L_0x63621c83af90 .functor OR 1, L_0x63621c83ae00, L_0x63621c83aea0, C4<0>, C4<0>;
L_0x63621c83b0a0 .functor AND 1, L_0x63621c83b260, L_0x63621c83b6a0, C4<1>, C4<1>;
L_0x63621c83b150 .functor OR 1, L_0x63621c83af90, L_0x63621c83b0a0, C4<0>, C4<0>;
v0x63621c7f0520_0 .net *"_ivl_0", 0 0, L_0x63621c83ad20;  1 drivers
v0x63621c7f0620_0 .net *"_ivl_10", 0 0, L_0x63621c83b0a0;  1 drivers
v0x63621c7f0700_0 .net *"_ivl_4", 0 0, L_0x63621c83ae00;  1 drivers
v0x63621c7f07f0_0 .net *"_ivl_6", 0 0, L_0x63621c83aea0;  1 drivers
v0x63621c7f08d0_0 .net *"_ivl_8", 0 0, L_0x63621c83af90;  1 drivers
v0x63621c7f0a00_0 .net "a", 0 0, L_0x63621c83b260;  1 drivers
v0x63621c7f0ac0_0 .net "b", 0 0, L_0x63621c83b390;  1 drivers
v0x63621c7f0b80_0 .net "cin", 0 0, L_0x63621c83b6a0;  1 drivers
v0x63621c7f0c40_0 .net "cout", 0 0, L_0x63621c83b150;  1 drivers
v0x63621c7f0d90_0 .net "sum", 0 0, L_0x63621c83ad90;  1 drivers
S_0x63621c7f0ef0 .scope generate, "genblk1[20]" "genblk1[20]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7f10a0 .param/l "i" 0 21 34, +C4<010100>;
S_0x63621c7f1180 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7f0ef0;
 .timescale 0 0;
S_0x63621c7f1360 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7f1180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c83b7d0 .functor XOR 1, L_0x63621c83bd10, L_0x63621c83c030, C4<0>, C4<0>;
L_0x63621c83b840 .functor XOR 1, L_0x63621c83b7d0, L_0x63621c83c160, C4<0>, C4<0>;
L_0x63621c83b8b0 .functor AND 1, L_0x63621c83bd10, L_0x63621c83c030, C4<1>, C4<1>;
L_0x63621c83b950 .functor AND 1, L_0x63621c83c030, L_0x63621c83c160, C4<1>, C4<1>;
L_0x63621c83ba40 .functor OR 1, L_0x63621c83b8b0, L_0x63621c83b950, C4<0>, C4<0>;
L_0x63621c83bb50 .functor AND 1, L_0x63621c83bd10, L_0x63621c83c160, C4<1>, C4<1>;
L_0x63621c83bc00 .functor OR 1, L_0x63621c83ba40, L_0x63621c83bb50, C4<0>, C4<0>;
v0x63621c7f15e0_0 .net *"_ivl_0", 0 0, L_0x63621c83b7d0;  1 drivers
v0x63621c7f16e0_0 .net *"_ivl_10", 0 0, L_0x63621c83bb50;  1 drivers
v0x63621c7f17c0_0 .net *"_ivl_4", 0 0, L_0x63621c83b8b0;  1 drivers
v0x63621c7f18b0_0 .net *"_ivl_6", 0 0, L_0x63621c83b950;  1 drivers
v0x63621c7f1990_0 .net *"_ivl_8", 0 0, L_0x63621c83ba40;  1 drivers
v0x63621c7f1ac0_0 .net "a", 0 0, L_0x63621c83bd10;  1 drivers
v0x63621c7f1b80_0 .net "b", 0 0, L_0x63621c83c030;  1 drivers
v0x63621c7f1c40_0 .net "cin", 0 0, L_0x63621c83c160;  1 drivers
v0x63621c7f1d00_0 .net "cout", 0 0, L_0x63621c83bc00;  1 drivers
v0x63621c7f1e50_0 .net "sum", 0 0, L_0x63621c83b840;  1 drivers
S_0x63621c7f1fb0 .scope generate, "genblk1[21]" "genblk1[21]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7f2160 .param/l "i" 0 21 34, +C4<010101>;
S_0x63621c7f2240 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7f1fb0;
 .timescale 0 0;
S_0x63621c7f2420 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7f2240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c83c490 .functor XOR 1, L_0x63621c83c9d0, L_0x63621c83cb00, C4<0>, C4<0>;
L_0x63621c83c500 .functor XOR 1, L_0x63621c83c490, L_0x63621c83ce40, C4<0>, C4<0>;
L_0x63621c83c570 .functor AND 1, L_0x63621c83c9d0, L_0x63621c83cb00, C4<1>, C4<1>;
L_0x63621c83c610 .functor AND 1, L_0x63621c83cb00, L_0x63621c83ce40, C4<1>, C4<1>;
L_0x63621c83c700 .functor OR 1, L_0x63621c83c570, L_0x63621c83c610, C4<0>, C4<0>;
L_0x63621c83c810 .functor AND 1, L_0x63621c83c9d0, L_0x63621c83ce40, C4<1>, C4<1>;
L_0x63621c83c8c0 .functor OR 1, L_0x63621c83c700, L_0x63621c83c810, C4<0>, C4<0>;
v0x63621c7f26a0_0 .net *"_ivl_0", 0 0, L_0x63621c83c490;  1 drivers
v0x63621c7f27a0_0 .net *"_ivl_10", 0 0, L_0x63621c83c810;  1 drivers
v0x63621c7f2880_0 .net *"_ivl_4", 0 0, L_0x63621c83c570;  1 drivers
v0x63621c7f2970_0 .net *"_ivl_6", 0 0, L_0x63621c83c610;  1 drivers
v0x63621c7f2a50_0 .net *"_ivl_8", 0 0, L_0x63621c83c700;  1 drivers
v0x63621c7f2b80_0 .net "a", 0 0, L_0x63621c83c9d0;  1 drivers
v0x63621c7f2c40_0 .net "b", 0 0, L_0x63621c83cb00;  1 drivers
v0x63621c7f2d00_0 .net "cin", 0 0, L_0x63621c83ce40;  1 drivers
v0x63621c7f2dc0_0 .net "cout", 0 0, L_0x63621c83c8c0;  1 drivers
v0x63621c7f2f10_0 .net "sum", 0 0, L_0x63621c83c500;  1 drivers
S_0x63621c7f3070 .scope generate, "genblk1[22]" "genblk1[22]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7f3220 .param/l "i" 0 21 34, +C4<010110>;
S_0x63621c7f3300 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7f3070;
 .timescale 0 0;
S_0x63621c7f34e0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7f3300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c83cf70 .functor XOR 1, L_0x63621c83d4b0, L_0x63621c83d800, C4<0>, C4<0>;
L_0x63621c83cfe0 .functor XOR 1, L_0x63621c83cf70, L_0x63621c83d930, C4<0>, C4<0>;
L_0x63621c83d050 .functor AND 1, L_0x63621c83d4b0, L_0x63621c83d800, C4<1>, C4<1>;
L_0x63621c83d0f0 .functor AND 1, L_0x63621c83d800, L_0x63621c83d930, C4<1>, C4<1>;
L_0x63621c83d1e0 .functor OR 1, L_0x63621c83d050, L_0x63621c83d0f0, C4<0>, C4<0>;
L_0x63621c83d2f0 .functor AND 1, L_0x63621c83d4b0, L_0x63621c83d930, C4<1>, C4<1>;
L_0x63621c83d3a0 .functor OR 1, L_0x63621c83d1e0, L_0x63621c83d2f0, C4<0>, C4<0>;
v0x63621c7f3760_0 .net *"_ivl_0", 0 0, L_0x63621c83cf70;  1 drivers
v0x63621c7f3860_0 .net *"_ivl_10", 0 0, L_0x63621c83d2f0;  1 drivers
v0x63621c7f3940_0 .net *"_ivl_4", 0 0, L_0x63621c83d050;  1 drivers
v0x63621c7f3a30_0 .net *"_ivl_6", 0 0, L_0x63621c83d0f0;  1 drivers
v0x63621c7f3b10_0 .net *"_ivl_8", 0 0, L_0x63621c83d1e0;  1 drivers
v0x63621c7f3c40_0 .net "a", 0 0, L_0x63621c83d4b0;  1 drivers
v0x63621c7f3d00_0 .net "b", 0 0, L_0x63621c83d800;  1 drivers
v0x63621c7f3dc0_0 .net "cin", 0 0, L_0x63621c83d930;  1 drivers
v0x63621c7f3e80_0 .net "cout", 0 0, L_0x63621c83d3a0;  1 drivers
v0x63621c7f3fd0_0 .net "sum", 0 0, L_0x63621c83cfe0;  1 drivers
S_0x63621c7f4130 .scope generate, "genblk1[23]" "genblk1[23]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7f42e0 .param/l "i" 0 21 34, +C4<010111>;
S_0x63621c7f43c0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7f4130;
 .timescale 0 0;
S_0x63621c7f45a0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7f43c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c83dc90 .functor XOR 1, L_0x63621c83e1d0, L_0x63621c83e300, C4<0>, C4<0>;
L_0x63621c83dd00 .functor XOR 1, L_0x63621c83dc90, L_0x63621c83e670, C4<0>, C4<0>;
L_0x63621c83dd70 .functor AND 1, L_0x63621c83e1d0, L_0x63621c83e300, C4<1>, C4<1>;
L_0x63621c83de10 .functor AND 1, L_0x63621c83e300, L_0x63621c83e670, C4<1>, C4<1>;
L_0x63621c83df00 .functor OR 1, L_0x63621c83dd70, L_0x63621c83de10, C4<0>, C4<0>;
L_0x63621c83e010 .functor AND 1, L_0x63621c83e1d0, L_0x63621c83e670, C4<1>, C4<1>;
L_0x63621c83e0c0 .functor OR 1, L_0x63621c83df00, L_0x63621c83e010, C4<0>, C4<0>;
v0x63621c7f4820_0 .net *"_ivl_0", 0 0, L_0x63621c83dc90;  1 drivers
v0x63621c7f4920_0 .net *"_ivl_10", 0 0, L_0x63621c83e010;  1 drivers
v0x63621c7f4a00_0 .net *"_ivl_4", 0 0, L_0x63621c83dd70;  1 drivers
v0x63621c7f4af0_0 .net *"_ivl_6", 0 0, L_0x63621c83de10;  1 drivers
v0x63621c7f4bd0_0 .net *"_ivl_8", 0 0, L_0x63621c83df00;  1 drivers
v0x63621c7f4d00_0 .net "a", 0 0, L_0x63621c83e1d0;  1 drivers
v0x63621c7f4dc0_0 .net "b", 0 0, L_0x63621c83e300;  1 drivers
v0x63621c7f4e80_0 .net "cin", 0 0, L_0x63621c83e670;  1 drivers
v0x63621c7f4f40_0 .net "cout", 0 0, L_0x63621c83e0c0;  1 drivers
v0x63621c7f5090_0 .net "sum", 0 0, L_0x63621c83dd00;  1 drivers
S_0x63621c7f51f0 .scope generate, "genblk1[24]" "genblk1[24]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7f53a0 .param/l "i" 0 21 34, +C4<011000>;
S_0x63621c7f5480 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7f51f0;
 .timescale 0 0;
S_0x63621c7f5660 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7f5480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c83e7a0 .functor XOR 1, L_0x63621c83ece0, L_0x63621c83f060, C4<0>, C4<0>;
L_0x63621c83e810 .functor XOR 1, L_0x63621c83e7a0, L_0x63621c83f190, C4<0>, C4<0>;
L_0x63621c83e880 .functor AND 1, L_0x63621c83ece0, L_0x63621c83f060, C4<1>, C4<1>;
L_0x63621c83e920 .functor AND 1, L_0x63621c83f060, L_0x63621c83f190, C4<1>, C4<1>;
L_0x63621c83ea10 .functor OR 1, L_0x63621c83e880, L_0x63621c83e920, C4<0>, C4<0>;
L_0x63621c83eb20 .functor AND 1, L_0x63621c83ece0, L_0x63621c83f190, C4<1>, C4<1>;
L_0x63621c83ebd0 .functor OR 1, L_0x63621c83ea10, L_0x63621c83eb20, C4<0>, C4<0>;
v0x63621c7f58e0_0 .net *"_ivl_0", 0 0, L_0x63621c83e7a0;  1 drivers
v0x63621c7f59e0_0 .net *"_ivl_10", 0 0, L_0x63621c83eb20;  1 drivers
v0x63621c7f5ac0_0 .net *"_ivl_4", 0 0, L_0x63621c83e880;  1 drivers
v0x63621c7f5bb0_0 .net *"_ivl_6", 0 0, L_0x63621c83e920;  1 drivers
v0x63621c7f5c90_0 .net *"_ivl_8", 0 0, L_0x63621c83ea10;  1 drivers
v0x63621c7f5dc0_0 .net "a", 0 0, L_0x63621c83ece0;  1 drivers
v0x63621c7f5e80_0 .net "b", 0 0, L_0x63621c83f060;  1 drivers
v0x63621c7f5f40_0 .net "cin", 0 0, L_0x63621c83f190;  1 drivers
v0x63621c7f6000_0 .net "cout", 0 0, L_0x63621c83ebd0;  1 drivers
v0x63621c7f6150_0 .net "sum", 0 0, L_0x63621c83e810;  1 drivers
S_0x63621c7f62b0 .scope generate, "genblk1[25]" "genblk1[25]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7f6460 .param/l "i" 0 21 34, +C4<011001>;
S_0x63621c7f6540 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7f62b0;
 .timescale 0 0;
S_0x63621c7f6720 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7f6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c83f520 .functor XOR 1, L_0x63621c83fa60, L_0x63621c83fb90, C4<0>, C4<0>;
L_0x63621c83f590 .functor XOR 1, L_0x63621c83f520, L_0x63621c83ff30, C4<0>, C4<0>;
L_0x63621c83f600 .functor AND 1, L_0x63621c83fa60, L_0x63621c83fb90, C4<1>, C4<1>;
L_0x63621c83f6a0 .functor AND 1, L_0x63621c83fb90, L_0x63621c83ff30, C4<1>, C4<1>;
L_0x63621c83f790 .functor OR 1, L_0x63621c83f600, L_0x63621c83f6a0, C4<0>, C4<0>;
L_0x63621c83f8a0 .functor AND 1, L_0x63621c83fa60, L_0x63621c83ff30, C4<1>, C4<1>;
L_0x63621c83f950 .functor OR 1, L_0x63621c83f790, L_0x63621c83f8a0, C4<0>, C4<0>;
v0x63621c7f69a0_0 .net *"_ivl_0", 0 0, L_0x63621c83f520;  1 drivers
v0x63621c7f6aa0_0 .net *"_ivl_10", 0 0, L_0x63621c83f8a0;  1 drivers
v0x63621c7f6b80_0 .net *"_ivl_4", 0 0, L_0x63621c83f600;  1 drivers
v0x63621c7f6c70_0 .net *"_ivl_6", 0 0, L_0x63621c83f6a0;  1 drivers
v0x63621c7f6d50_0 .net *"_ivl_8", 0 0, L_0x63621c83f790;  1 drivers
v0x63621c7f6e80_0 .net "a", 0 0, L_0x63621c83fa60;  1 drivers
v0x63621c7f6f40_0 .net "b", 0 0, L_0x63621c83fb90;  1 drivers
v0x63621c7f7000_0 .net "cin", 0 0, L_0x63621c83ff30;  1 drivers
v0x63621c7f70c0_0 .net "cout", 0 0, L_0x63621c83f950;  1 drivers
v0x63621c7f7210_0 .net "sum", 0 0, L_0x63621c83f590;  1 drivers
S_0x63621c7f7370 .scope generate, "genblk1[26]" "genblk1[26]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7f7520 .param/l "i" 0 21 34, +C4<011010>;
S_0x63621c7f7600 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7f7370;
 .timescale 0 0;
S_0x63621c7f77e0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7f7600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c840060 .functor XOR 1, L_0x63621c8405a0, L_0x63621c840950, C4<0>, C4<0>;
L_0x63621c8400d0 .functor XOR 1, L_0x63621c840060, L_0x63621c840a80, C4<0>, C4<0>;
L_0x63621c840140 .functor AND 1, L_0x63621c8405a0, L_0x63621c840950, C4<1>, C4<1>;
L_0x63621c8401e0 .functor AND 1, L_0x63621c840950, L_0x63621c840a80, C4<1>, C4<1>;
L_0x63621c8402d0 .functor OR 1, L_0x63621c840140, L_0x63621c8401e0, C4<0>, C4<0>;
L_0x63621c8403e0 .functor AND 1, L_0x63621c8405a0, L_0x63621c840a80, C4<1>, C4<1>;
L_0x63621c840490 .functor OR 1, L_0x63621c8402d0, L_0x63621c8403e0, C4<0>, C4<0>;
v0x63621c7f7a60_0 .net *"_ivl_0", 0 0, L_0x63621c840060;  1 drivers
v0x63621c7f7b60_0 .net *"_ivl_10", 0 0, L_0x63621c8403e0;  1 drivers
v0x63621c7f7c40_0 .net *"_ivl_4", 0 0, L_0x63621c840140;  1 drivers
v0x63621c7f7d30_0 .net *"_ivl_6", 0 0, L_0x63621c8401e0;  1 drivers
v0x63621c7f7e10_0 .net *"_ivl_8", 0 0, L_0x63621c8402d0;  1 drivers
v0x63621c7f7f40_0 .net "a", 0 0, L_0x63621c8405a0;  1 drivers
v0x63621c7f8000_0 .net "b", 0 0, L_0x63621c840950;  1 drivers
v0x63621c7f80c0_0 .net "cin", 0 0, L_0x63621c840a80;  1 drivers
v0x63621c7f8180_0 .net "cout", 0 0, L_0x63621c840490;  1 drivers
v0x63621c7f82d0_0 .net "sum", 0 0, L_0x63621c8400d0;  1 drivers
S_0x63621c7f8430 .scope generate, "genblk1[27]" "genblk1[27]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7f85e0 .param/l "i" 0 21 34, +C4<011011>;
S_0x63621c7f86c0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7f8430;
 .timescale 0 0;
S_0x63621c7f88a0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7f86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c840e40 .functor XOR 1, L_0x63621c841380, L_0x63621c8414b0, C4<0>, C4<0>;
L_0x63621c840eb0 .functor XOR 1, L_0x63621c840e40, L_0x63621c841880, C4<0>, C4<0>;
L_0x63621c840f20 .functor AND 1, L_0x63621c841380, L_0x63621c8414b0, C4<1>, C4<1>;
L_0x63621c840fc0 .functor AND 1, L_0x63621c8414b0, L_0x63621c841880, C4<1>, C4<1>;
L_0x63621c8410b0 .functor OR 1, L_0x63621c840f20, L_0x63621c840fc0, C4<0>, C4<0>;
L_0x63621c8411c0 .functor AND 1, L_0x63621c841380, L_0x63621c841880, C4<1>, C4<1>;
L_0x63621c841270 .functor OR 1, L_0x63621c8410b0, L_0x63621c8411c0, C4<0>, C4<0>;
v0x63621c7f8b20_0 .net *"_ivl_0", 0 0, L_0x63621c840e40;  1 drivers
v0x63621c7f8c20_0 .net *"_ivl_10", 0 0, L_0x63621c8411c0;  1 drivers
v0x63621c7f8d00_0 .net *"_ivl_4", 0 0, L_0x63621c840f20;  1 drivers
v0x63621c7f8df0_0 .net *"_ivl_6", 0 0, L_0x63621c840fc0;  1 drivers
v0x63621c7f8ed0_0 .net *"_ivl_8", 0 0, L_0x63621c8410b0;  1 drivers
v0x63621c7f9000_0 .net "a", 0 0, L_0x63621c841380;  1 drivers
v0x63621c7f90c0_0 .net "b", 0 0, L_0x63621c8414b0;  1 drivers
v0x63621c7f9180_0 .net "cin", 0 0, L_0x63621c841880;  1 drivers
v0x63621c7f9240_0 .net "cout", 0 0, L_0x63621c841270;  1 drivers
v0x63621c7f9390_0 .net "sum", 0 0, L_0x63621c840eb0;  1 drivers
S_0x63621c7f94f0 .scope generate, "genblk1[28]" "genblk1[28]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7f96a0 .param/l "i" 0 21 34, +C4<011100>;
S_0x63621c7f9780 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7f94f0;
 .timescale 0 0;
S_0x63621c7f9960 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7f9780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c8419b0 .functor XOR 1, L_0x63621c841ef0, L_0x63621c8426e0, C4<0>, C4<0>;
L_0x63621c841a20 .functor XOR 1, L_0x63621c8419b0, L_0x63621c842810, C4<0>, C4<0>;
L_0x63621c841a90 .functor AND 1, L_0x63621c841ef0, L_0x63621c8426e0, C4<1>, C4<1>;
L_0x63621c841b30 .functor AND 1, L_0x63621c8426e0, L_0x63621c842810, C4<1>, C4<1>;
L_0x63621c841c20 .functor OR 1, L_0x63621c841a90, L_0x63621c841b30, C4<0>, C4<0>;
L_0x63621c841d30 .functor AND 1, L_0x63621c841ef0, L_0x63621c842810, C4<1>, C4<1>;
L_0x63621c841de0 .functor OR 1, L_0x63621c841c20, L_0x63621c841d30, C4<0>, C4<0>;
v0x63621c7f9be0_0 .net *"_ivl_0", 0 0, L_0x63621c8419b0;  1 drivers
v0x63621c7f9ce0_0 .net *"_ivl_10", 0 0, L_0x63621c841d30;  1 drivers
v0x63621c7f9dc0_0 .net *"_ivl_4", 0 0, L_0x63621c841a90;  1 drivers
v0x63621c7f9eb0_0 .net *"_ivl_6", 0 0, L_0x63621c841b30;  1 drivers
v0x63621c7f9f90_0 .net *"_ivl_8", 0 0, L_0x63621c841c20;  1 drivers
v0x63621c7fa0c0_0 .net "a", 0 0, L_0x63621c841ef0;  1 drivers
v0x63621c7fa180_0 .net "b", 0 0, L_0x63621c8426e0;  1 drivers
v0x63621c7fa240_0 .net "cin", 0 0, L_0x63621c842810;  1 drivers
v0x63621c7fa300_0 .net "cout", 0 0, L_0x63621c841de0;  1 drivers
v0x63621c7fa450_0 .net "sum", 0 0, L_0x63621c841a20;  1 drivers
S_0x63621c7fa5b0 .scope generate, "genblk1[29]" "genblk1[29]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7fa760 .param/l "i" 0 21 34, +C4<011101>;
S_0x63621c7fa840 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7fa5b0;
 .timescale 0 0;
S_0x63621c7faa20 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7fa840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c842c00 .functor XOR 1, L_0x63621c843140, L_0x63621c843270, C4<0>, C4<0>;
L_0x63621c842c70 .functor XOR 1, L_0x63621c842c00, L_0x63621c843670, C4<0>, C4<0>;
L_0x63621c842ce0 .functor AND 1, L_0x63621c843140, L_0x63621c843270, C4<1>, C4<1>;
L_0x63621c842d80 .functor AND 1, L_0x63621c843270, L_0x63621c843670, C4<1>, C4<1>;
L_0x63621c842e70 .functor OR 1, L_0x63621c842ce0, L_0x63621c842d80, C4<0>, C4<0>;
L_0x63621c842f80 .functor AND 1, L_0x63621c843140, L_0x63621c843670, C4<1>, C4<1>;
L_0x63621c843030 .functor OR 1, L_0x63621c842e70, L_0x63621c842f80, C4<0>, C4<0>;
v0x63621c7faca0_0 .net *"_ivl_0", 0 0, L_0x63621c842c00;  1 drivers
v0x63621c7fada0_0 .net *"_ivl_10", 0 0, L_0x63621c842f80;  1 drivers
v0x63621c7fae80_0 .net *"_ivl_4", 0 0, L_0x63621c842ce0;  1 drivers
v0x63621c7faf70_0 .net *"_ivl_6", 0 0, L_0x63621c842d80;  1 drivers
v0x63621c7fb050_0 .net *"_ivl_8", 0 0, L_0x63621c842e70;  1 drivers
v0x63621c7fb180_0 .net "a", 0 0, L_0x63621c843140;  1 drivers
v0x63621c7fb240_0 .net "b", 0 0, L_0x63621c843270;  1 drivers
v0x63621c7fb300_0 .net "cin", 0 0, L_0x63621c843670;  1 drivers
v0x63621c7fb3c0_0 .net "cout", 0 0, L_0x63621c843030;  1 drivers
v0x63621c7fb510_0 .net "sum", 0 0, L_0x63621c842c70;  1 drivers
S_0x63621c7fb670 .scope generate, "genblk1[30]" "genblk1[30]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7fb820 .param/l "i" 0 21 34, +C4<011110>;
S_0x63621c7fb900 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x63621c7fb670;
 .timescale 0 0;
S_0x63621c7fbae0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x63621c7fb900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63621c8437a0 .functor XOR 1, L_0x63621c843ce0, L_0x63621c8440f0, C4<0>, C4<0>;
L_0x63621c843810 .functor XOR 1, L_0x63621c8437a0, L_0x63621c844630, C4<0>, C4<0>;
L_0x63621c843880 .functor AND 1, L_0x63621c843ce0, L_0x63621c8440f0, C4<1>, C4<1>;
L_0x63621c843920 .functor AND 1, L_0x63621c8440f0, L_0x63621c844630, C4<1>, C4<1>;
L_0x63621c843a10 .functor OR 1, L_0x63621c843880, L_0x63621c843920, C4<0>, C4<0>;
L_0x63621c843b20 .functor AND 1, L_0x63621c843ce0, L_0x63621c844630, C4<1>, C4<1>;
L_0x63621c843bd0 .functor OR 1, L_0x63621c843a10, L_0x63621c843b20, C4<0>, C4<0>;
v0x63621c7fbd60_0 .net *"_ivl_0", 0 0, L_0x63621c8437a0;  1 drivers
v0x63621c7fbe60_0 .net *"_ivl_10", 0 0, L_0x63621c843b20;  1 drivers
v0x63621c7fbf40_0 .net *"_ivl_4", 0 0, L_0x63621c843880;  1 drivers
v0x63621c7fc030_0 .net *"_ivl_6", 0 0, L_0x63621c843920;  1 drivers
v0x63621c7fc110_0 .net *"_ivl_8", 0 0, L_0x63621c843a10;  1 drivers
v0x63621c7fc240_0 .net "a", 0 0, L_0x63621c843ce0;  1 drivers
v0x63621c7fc300_0 .net "b", 0 0, L_0x63621c8440f0;  1 drivers
v0x63621c7fc3c0_0 .net "cin", 0 0, L_0x63621c844630;  1 drivers
v0x63621c7fc480_0 .net "cout", 0 0, L_0x63621c843bd0;  1 drivers
v0x63621c7fc5d0_0 .net "sum", 0 0, L_0x63621c843810;  1 drivers
S_0x63621c7fc730 .scope generate, "genblk1[31]" "genblk1[31]" 21 34, 21 34 0, S_0x63621c7dbfc0;
 .timescale 0 0;
P_0x63621c7fc8e0 .param/l "i" 0 21 34, +C4<011111>;
S_0x63621c7fc9c0 .scope generate, "genblk4" "genblk4" 21 45, 21 45 0, S_0x63621c7fc730;
 .timescale 0 0;
L_0x63621c8457f0 .functor XOR 1, L_0x63621c8453b0, L_0x63621c845750, C4<0>, C4<0>;
L_0x63621c845cb0 .functor XOR 1, L_0x63621c8457f0, L_0x63621c845900, C4<0>, C4<0>;
v0x63621c7fcba0_0 .net *"_ivl_0", 0 0, L_0x63621c8453b0;  1 drivers
v0x63621c7fcca0_0 .net *"_ivl_1", 0 0, L_0x63621c845750;  1 drivers
v0x63621c7fcd80_0 .net *"_ivl_2", 0 0, L_0x63621c8457f0;  1 drivers
v0x63621c7fce40_0 .net *"_ivl_4", 0 0, L_0x63621c845900;  1 drivers
v0x63621c7fcf20_0 .net *"_ivl_5", 0 0, L_0x63621c845cb0;  1 drivers
S_0x63621c7fdfd0 .scope module, "U_MUX_2X1" "mux_2x1" 18 104, 23 1 0, S_0x63621c501cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /OUTPUT 32 "o_mux";
P_0x63621c7fe160 .param/l "DATA_WIDTH" 0 23 1, +C4<00000000000000000000000000100000>;
v0x63621c7fe2f0_0 .net "i_a", 31 0, v0x63621c7dace0_0;  alias, 1 drivers
v0x63621c7fe400_0 .net "i_b", 31 0, v0x63621c588bb0_0;  alias, 1 drivers
v0x63621c7fe4c0_0 .net "i_sel", 0 0, v0x63621c588a50_0;  alias, 1 drivers
v0x63621c7fe5c0_0 .net "o_mux", 31 0, L_0x63621c845f20;  alias, 1 drivers
L_0x63621c845f20 .functor MUXZ 32, v0x63621c7dace0_0, v0x63621c588bb0_0, v0x63621c588a50_0, C4<>;
S_0x63621c7fe6e0 .scope module, "U_MUX_4X1" "mux_4x1" 18 88, 19 20 0, S_0x63621c501cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /INPUT 32 "i_c";
    .port_info 4 /INPUT 32 "i_d";
    .port_info 5 /OUTPUT 32 "o_mux";
v0x63621c7fea30_0 .net "i_a", 31 0, v0x63621c59e9e0_0;  alias, 1 drivers
v0x63621c7feb10_0 .net "i_b", 31 0, v0x63621c802460_0;  alias, 1 drivers
v0x63621c7febb0_0 .net "i_c", 31 0, v0x63621c76bfe0_0;  alias, 1 drivers
o0x7e0a53859778 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63621c7fec80_0 .net "i_d", 31 0, o0x7e0a53859778;  0 drivers
v0x63621c7fed60_0 .net "i_sel", 1 0, v0x63621c55cbe0_0;  alias, 1 drivers
v0x63621c7fee70_0 .var "o_mux", 31 0;
E_0x63621c7fe9a0/0 .event edge, v0x63621c55cbe0_0, v0x63621c59e9e0_0, v0x63621c5e0960_0, v0x63621c76bfe0_0;
E_0x63621c7fe9a0/1 .event edge, v0x63621c7fec80_0;
E_0x63621c7fe9a0 .event/or E_0x63621c7fe9a0/0, E_0x63621c7fe9a0/1;
S_0x63621c7ff060 .scope module, "U_PC_TARGET" "pc_target" 18 72, 24 21 0, S_0x63621c501cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_pc_EX";
    .port_info 1 /INPUT 32 "i_imm_ext_EX";
    .port_info 2 /OUTPUT 32 "o_pc_target_EX";
P_0x63621c7ff290 .param/l "WIDTH" 0 24 22, +C4<00000000000000000000000000100000>;
v0x63621c7ff3a0_0 .net "i_imm_ext_EX", 31 0, v0x63621c588bb0_0;  alias, 1 drivers
v0x63621c7ff4d0_0 .net "i_pc_EX", 31 0, v0x63621c591560_0;  alias, 1 drivers
v0x63621c7ff590_0 .net "o_pc_target_EX", 31 0, L_0x63621c82ef00;  alias, 1 drivers
L_0x63621c82ef00 .arith/sum 32, v0x63621c591560_0, v0x63621c588bb0_0;
S_0x63621c800870 .scope module, "U_STAGE_FETCH" "stage_fetch" 9 148, 25 23 0, S_0x63621c799960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_pc_target_EX";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_rst_IF";
    .port_info 4 /INPUT 1 "i_en_IF";
    .port_info 5 /OUTPUT 32 "o_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pc_IF";
v0x63621c8018b0_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c801970_0 .net "i_en_IF", 0 0, L_0x63621c82e8a0;  1 drivers
v0x63621c801a30_0 .net "i_pc_src_EX", 0 0, L_0x63621c82e680;  alias, 1 drivers
v0x63621c801ad0_0 .net "i_pc_target_EX", 31 0, L_0x63621c82ef00;  alias, 1 drivers
v0x63621c801c00_0 .net "i_rst_IF", 0 0, v0x63621c820ee0_0;  alias, 1 drivers
v0x63621c801ca0_0 .net "o_pc_IF", 31 0, v0x63621c800f90_0;  alias, 1 drivers
v0x63621c801d40_0 .net "o_pcplus4_IF", 31 0, L_0x63621c82e830;  alias, 1 drivers
S_0x63621c800b00 .scope module, "U_NEXT_PC" "next_pc" 25 56, 26 21 0, S_0x63621c800870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_pc_target_EX";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_rst_IF";
    .port_info 4 /INPUT 1 "i_en_IF";
    .port_info 5 /OUTPUT 32 "o_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pc_IF";
L_0x63621c82e830 .functor BUFZ 32, v0x63621c8016d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x63621c800ed0_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c800f90_0 .var "current_pc", 31 0;
v0x63621c801070_0 .net "i_en_IF", 0 0, L_0x63621c82e8a0;  alias, 1 drivers
v0x63621c801110_0 .net "i_pc_src_EX", 0 0, L_0x63621c82e680;  alias, 1 drivers
v0x63621c801200_0 .net "i_pc_target_EX", 31 0, L_0x63621c82ef00;  alias, 1 drivers
v0x63621c801310_0 .net "i_rst_IF", 0 0, v0x63621c820ee0_0;  alias, 1 drivers
v0x63621c801400_0 .var "muxed_input", 31 0;
v0x63621c8014e0_0 .net "o_pc_IF", 31 0, v0x63621c800f90_0;  alias, 1 drivers
v0x63621c8015a0_0 .net "o_pcplus4_IF", 31 0, L_0x63621c82e830;  alias, 1 drivers
v0x63621c8016d0_0 .var "pc_plus_4", 31 0;
E_0x63621c800df0 .event posedge, v0x63621c5e6c50_0, v0x63621c7778b0_0;
E_0x63621c800e70 .event edge, v0x63621c786000_0, v0x63621c8016d0_0, v0x63621c771c80_0;
S_0x63621c801f10 .scope module, "U_STAGE_WRITE_BACK" "stage_write_back" 9 292, 27 20 0, S_0x63621c799960;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_result_src_WB";
    .port_info 1 /INPUT 32 "i_alu_result_WB";
    .port_info 2 /INPUT 32 "i_result_data_WB";
    .port_info 3 /INPUT 32 "i_pcplus4_WB";
    .port_info 4 /OUTPUT 32 "o_result_WB";
v0x63621c8021a0_0 .net "i_alu_result_WB", 31 0, v0x63621c5c2b80_0;  alias, 1 drivers
v0x63621c802280_0 .net "i_pcplus4_WB", 31 0, v0x63621c5c2c40_0;  alias, 1 drivers
v0x63621c802320_0 .net "i_result_data_WB", 31 0, v0x63621c5c2ec0_0;  alias, 1 drivers
v0x63621c8023c0_0 .net "i_result_src_WB", 1 0, v0x63621c613e60_0;  alias, 1 drivers
v0x63621c802460_0 .var "o_result_WB", 31 0;
E_0x63621c7fe8c0 .event edge, v0x63621c5c2c40_0, v0x63621c5c2ec0_0, v0x63621c5c2b80_0, v0x63621c613e60_0;
S_0x63621c807f80 .scope module, "U_DATA_MEM" "mem" 4 168, 28 1 0, S_0x63621c65ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 1 "wb_stb_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /OUTPUT 32 "wb_dat_o";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_0x63621c7777e0 .param/l "DATA_WIDTH" 0 28 2, +C4<00000000000000000000000000100000>;
P_0x63621c777820 .param/l "MEM_DEPTH" 1 28 26, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x63621c777860 .param/l "MEM_SIZE" 0 28 4, +C4<00000000000000000000000000000100>;
L_0x63621c85a150 .functor AND 1, L_0x63621c848aa0, L_0x63621c849350, C4<1>, C4<1>;
L_0x63621c85a260 .functor AND 1, L_0x63621c85a150, L_0x63621c85a1c0, C4<1>, C4<1>;
v0x63621c8084a0_0 .net *"_ivl_1", 0 0, L_0x63621c85a150;  1 drivers
L_0x7e0a535b95c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63621c808560_0 .net *"_ivl_11", 1 0, L_0x7e0a535b95c8;  1 drivers
L_0x7e0a535b9610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63621c808640_0 .net/2u *"_ivl_12", 31 0, L_0x7e0a535b9610;  1 drivers
v0x63621c808700_0 .net *"_ivl_3", 0 0, L_0x63621c85a1c0;  1 drivers
v0x63621c8087c0_0 .net *"_ivl_5", 0 0, L_0x63621c85a260;  1 drivers
v0x63621c808880_0 .net *"_ivl_6", 31 0, L_0x63621c85a370;  1 drivers
v0x63621c808960_0 .net *"_ivl_8", 11 0, L_0x63621c85a410;  1 drivers
v0x63621c808a40_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c808ae0_0 .var/i "i", 31 0;
v0x63621c808bc0 .array "mem", 1023 0, 31 0;
v0x63621c808c80_0 .net "rst", 0 0, v0x63621c820f80_0;  alias, 1 drivers
v0x63621c808d40_0 .var "wb_ack_o", 0 0;
v0x63621c808e00_0 .net "wb_adr_i", 9 0, L_0x63621c8481d0;  alias, 1 drivers
v0x63621c808ee0_0 .net "wb_cyc_i", 0 0, L_0x63621c848aa0;  alias, 1 drivers
v0x63621c808fa0_0 .net "wb_dat_i", 31 0, L_0x63621c848560;  alias, 1 drivers
v0x63621c809080_0 .net "wb_dat_o", 31 0, L_0x63621c85a550;  alias, 1 drivers
v0x63621c809160_0 .net "wb_stb_i", 0 0, L_0x63621c849350;  alias, 1 drivers
v0x63621c809330_0 .net "wb_we_i", 0 0, L_0x63621c848830;  alias, 1 drivers
L_0x63621c85a1c0 .reduce/nor L_0x63621c848830;
L_0x63621c85a370 .array/port v0x63621c808bc0, L_0x63621c85a410;
L_0x63621c85a410 .concat [ 10 2 0 0], L_0x63621c8481d0, L_0x7e0a535b95c8;
L_0x63621c85a550 .functor MUXZ 32, L_0x7e0a535b9610, L_0x63621c85a370, L_0x63621c85a260, C4<>;
S_0x63621c8081c0 .scope module, "U_INST_MEM" "mem" 4 149, 28 1 0, S_0x63621c65ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 1 "wb_stb_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /OUTPUT 32 "wb_dat_o";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_0x63621c809510 .param/l "DATA_WIDTH" 0 28 2, +C4<00000000000000000000000000100000>;
P_0x63621c809550 .param/l "MEM_DEPTH" 1 28 26, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x63621c809590 .param/l "MEM_SIZE" 0 28 4, +C4<00000000000000000000000000000100>;
L_0x63621c8493f0 .functor AND 1, L_0x63621c847b20, L_0x63621c8477c0, C4<1>, C4<1>;
L_0x63621c849d10 .functor AND 1, L_0x63621c8493f0, L_0x63621c849c70, C4<1>, C4<1>;
v0x63621c8099b0_0 .net *"_ivl_1", 0 0, L_0x63621c8493f0;  1 drivers
L_0x7e0a535b9538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63621c809a70_0 .net *"_ivl_11", 1 0, L_0x7e0a535b9538;  1 drivers
L_0x7e0a535b9580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63621c809b50_0 .net/2u *"_ivl_12", 31 0, L_0x7e0a535b9580;  1 drivers
v0x63621c809c10_0 .net *"_ivl_3", 0 0, L_0x63621c849c70;  1 drivers
v0x63621c809cd0_0 .net *"_ivl_5", 0 0, L_0x63621c849d10;  1 drivers
v0x63621c809d90_0 .net *"_ivl_6", 31 0, L_0x63621c849e20;  1 drivers
v0x63621c809e70_0 .net *"_ivl_8", 11 0, L_0x63621c849ec0;  1 drivers
v0x63621c809f50_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c809ff0_0 .var/i "i", 31 0;
v0x63621c80a0d0 .array "mem", 1023 0, 31 0;
v0x63621c8140e0_0 .net "rst", 0 0, v0x63621c820f80_0;  alias, 1 drivers
v0x63621c814180_0 .var "wb_ack_o", 0 0;
v0x63621c814220_0 .net "wb_adr_i", 9 0, L_0x63621c846f70;  alias, 1 drivers
v0x63621c814300_0 .net "wb_cyc_i", 0 0, L_0x63621c847b20;  alias, 1 drivers
v0x63621c8143c0_0 .net "wb_dat_i", 31 0, L_0x63621c847150;  alias, 1 drivers
v0x63621c8144a0_0 .net "wb_dat_o", 31 0, L_0x63621c85a010;  alias, 1 drivers
v0x63621c814580_0 .net "wb_stb_i", 0 0, L_0x63621c8477c0;  alias, 1 drivers
v0x63621c814750_0 .net "wb_we_i", 0 0, L_0x63621c8473e0;  alias, 1 drivers
L_0x63621c849c70 .reduce/nor L_0x63621c8473e0;
L_0x63621c849e20 .array/port v0x63621c80a0d0, L_0x63621c849ec0;
L_0x63621c849ec0 .concat [ 10 2 0 0], L_0x63621c846f70, L_0x7e0a535b9538;
L_0x63621c85a010 .functor MUXZ 32, L_0x7e0a535b9580, L_0x63621c849e20, L_0x63621c849d10, C4<>;
S_0x63621c809680 .scope module, "U_UART_WB_BRIDGE" "uart_wbs_bridge" 4 52, 29 1 0, S_0x63621c65ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_uart_rx";
    .port_info 3 /OUTPUT 1 "o_uart_tx";
    .port_info 4 /INPUT 1 "i_start_rx";
    .port_info 5 /OUTPUT 1 "wb_cyc_o";
    .port_info 6 /OUTPUT 1 "wb_stb_o";
    .port_info 7 /OUTPUT 1 "wb_we_o";
    .port_info 8 /OUTPUT 32 "wb_adr_o";
    .port_info 9 /OUTPUT 32 "wb_dat_o";
    .port_info 10 /INPUT 32 "wb_dat_i";
    .port_info 11 /INPUT 1 "wb_ack_i";
P_0x63621c814930 .param/l "ADDR_WIDTH" 0 29 3, +C4<00000000000000000000000000100000>;
P_0x63621c814970 .param/real "BAUD_RATE" 0 29 4, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x63621c8149b0 .param/real "CLOCK_FREQ" 0 29 5, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x63621c8149f0 .param/l "CMD_READ" 0 29 6, C4<01110111>;
P_0x63621c814a30 .param/l "CMD_WRITE" 0 29 7, C4<10101010>;
P_0x63621c814a70 .param/l "DATA_WIDTH" 0 29 2, +C4<00000000000000000000000000100000>;
P_0x63621c814ab0 .param/l "IDLE" 1 29 88, C4<000>;
P_0x63621c814af0 .param/l "READ_ADDR" 1 29 89, C4<010>;
P_0x63621c814b30 .param/l "READ_DATA" 1 29 90, C4<011>;
P_0x63621c814b70 .param/l "SEND_DATA" 1 29 93, C4<110>;
P_0x63621c814bb0 .param/l "WB_READ" 1 29 92, C4<101>;
P_0x63621c814bf0 .param/l "WB_WRITE" 1 29 91, C4<100>;
v0x63621c816fd0_0 .var "addr_reg", 31 0;
v0x63621c8170d0_0 .var "byte_count", 3 0;
v0x63621c8171b0_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c817250_0 .var "cmd_reg", 7 0;
v0x63621c817310_0 .var "data_reg", 31 0;
v0x63621c8173f0_0 .net "i_start_rx", 0 0, v0x63621c8206d0_0;  alias, 1 drivers
v0x63621c817490_0 .net "i_uart_rx", 0 0, v0x63621c820770_0;  alias, 1 drivers
v0x63621c817530_0 .net "o_uart_tx", 0 0, v0x63621c816b40_0;  alias, 1 drivers
v0x63621c8175d0_0 .net "rst", 0 0, v0x63621c820f80_0;  alias, 1 drivers
v0x63621c817790_0 .var "state", 2 0;
v0x63621c817830_0 .net "uart_rx_data", 7 0, v0x63621c815be0_0;  1 drivers
v0x63621c8178d0_0 .net "uart_rx_valid", 0 0, v0x63621c815cc0_0;  1 drivers
v0x63621c817970_0 .var "uart_tx_data", 7 0;
v0x63621c817a40_0 .net "uart_tx_ready", 0 0, v0x63621c816a80_0;  1 drivers
v0x63621c817b10_0 .var "uart_tx_valid", 0 0;
v0x63621c817be0_0 .net "wb_ack_i", 0 0, L_0x63621c849a10;  alias, 1 drivers
v0x63621c817c80_0 .var "wb_adr_o", 31 0;
v0x63621c817e30_0 .var "wb_cyc_o", 0 0;
v0x63621c817ed0_0 .net "wb_dat_i", 31 0, L_0x63621c85ab00;  alias, 1 drivers
v0x63621c817fb0_0 .var "wb_dat_o", 31 0;
v0x63621c818090_0 .var "wb_stb_o", 0 0;
v0x63621c818150_0 .var "wb_we_o", 0 0;
S_0x63621c8152c0 .scope module, "uart_rx_inst" "uart_receiver" 29 38, 30 1 0, S_0x63621c809680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_rx";
    .port_info 3 /INPUT 1 "i_start_rx";
    .port_info 4 /OUTPUT 8 "o_data";
    .port_info 5 /OUTPUT 1 "o_data_valid";
P_0x63621c815450 .param/real "BAUD_RATE" 0 30 2, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x63621c815490 .param/real "BIT_TIME" 1 30 16, Cr<m5000000000000000gfc5>; value=10.0000
P_0x63621c8154d0 .param/real "CLOCK_FREQ" 0 30 3, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x63621c815510 .param/real "HALF_BIT_TIME" 1 30 17, Cr<m5000000000000000gfc4>; value=5.00000
v0x63621c815800_0 .var "bit_index", 3 0;
v0x63621c815900_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c8159c0_0 .var "clock_count", 15 0;
v0x63621c815a60_0 .net "i_rx", 0 0, v0x63621c820770_0;  alias, 1 drivers
v0x63621c815b20_0 .net "i_start_rx", 0 0, v0x63621c8206d0_0;  alias, 1 drivers
v0x63621c815be0_0 .var "o_data", 7 0;
v0x63621c815cc0_0 .var "o_data_valid", 0 0;
v0x63621c815d80_0 .var "receiving", 0 0;
v0x63621c815e40_0 .net "rst", 0 0, v0x63621c820f80_0;  alias, 1 drivers
v0x63621c815ee0_0 .var "rx_sync_1", 0 0;
v0x63621c815fa0_0 .var "rx_sync_2", 0 0;
v0x63621c816060_0 .var "shift_reg", 7 0;
E_0x63621c815780 .event posedge, v0x63621c808c80_0, v0x63621c7778b0_0;
S_0x63621c816240 .scope module, "uart_tx_inst" "uart_transmitter" 29 51, 31 1 0, S_0x63621c809680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "i_data";
    .port_info 3 /INPUT 1 "i_data_valid";
    .port_info 4 /OUTPUT 1 "o_tx";
    .port_info 5 /OUTPUT 1 "o_ready";
P_0x63621c8163f0 .param/real "BAUD_RATE" 0 31 2, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x63621c816430 .param/real "BIT_TIME" 1 31 13, Cr<m5000000000000000gfc5>; value=10.0000
P_0x63621c816470 .param/real "CLOCK_FREQ" 0 31 3, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
v0x63621c816650_0 .var "bit_index", 3 0;
v0x63621c816730_0 .net "clk", 0 0, v0x63621c8201d0_0;  alias, 1 drivers
v0x63621c8167f0_0 .var "clock_count", 15 0;
v0x63621c816890_0 .net "i_data", 7 0, v0x63621c817970_0;  1 drivers
v0x63621c816970_0 .net "i_data_valid", 0 0, v0x63621c817b10_0;  1 drivers
v0x63621c816a80_0 .var "o_ready", 0 0;
v0x63621c816b40_0 .var "o_tx", 0 0;
v0x63621c816c00_0 .net "rst", 0 0, v0x63621c820f80_0;  alias, 1 drivers
v0x63621c816ca0_0 .var "shift_reg", 9 0;
v0x63621c816e10_0 .var "transmitting", 0 0;
S_0x63621c81c6f0 .scope task, "read_expected_results_from_file" "read_expected_results_from_file" 3 333, 3 333 0, S_0x63621c65e830;
 .timescale -9 -12;
P_0x63621c81c900 .param/l "MAX_LINE_LENGTH" 0 3 338, +C4<00000000000000000000000000001000>;
v0x63621c81c9d0_0 .var/i "code", 31 0;
v0x63621c81ca70_0 .var/2u "exit_loop", 0 0;
v0x63621c81cb10_0 .var/i "expected_file", 31 0;
v0x63621c81cbe0_0 .var/str "filename";
v0x63621c81cca0_0 .var "hex_value", 31 0;
v0x63621c81cdd0_0 .var "line", 63 0;
TD_osiris_i_tb.read_expected_results_from_file ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c81ca70_0, 0, 1;
    %vpi_call/w 3 345 "$display", "\012\012----------------- read_expected_results_from_file ----------------------------" {0 0 0};
    %vpi_call/w 3 346 "$display", "Starting read_expected_results_from_file for file: %s", v0x63621c81cbe0_0 {0 0 0};
    %vpi_func 3 349 "$fopen" 32, v0x63621c81cbe0_0, "r" {0 0 0};
    %store/vec4 v0x63621c81cb10_0, 0, 32;
    %load/vec4 v0x63621c81cb10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %vpi_call/w 3 352 "$display", "Error: Cannot open %s", v0x63621c81cbe0_0 {0 0 0};
    %vpi_call/w 3 353 "$finish" {0 0 0};
T_1.4 ;
    %vpi_call/w 3 355 "$display", "File opened successfully." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c820420_0, 0, 32;
    %vpi_call/w 3 360 "$display", "Beginning file read loop..." {0 0 0};
T_1.6 ;
    %vpi_func 3 361 "$feof" 32, v0x63621c81cb10_0 {0 0 0};
    %nor/r;
    %load/vec4 v0x63621c81ca70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.7, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x63621c81cdd0_0, 0, 64;
    %vpi_func 3 367 "$fgets" 32, v0x63621c81cdd0_0, v0x63621c81cb10_0 {0 0 0};
    %store/vec4 v0x63621c81c9d0_0, 0, 32;
    %load/vec4 v0x63621c81cdd0_0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 10, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_1.8, 4;
    %vpi_call/w 3 379 "$display", "\000" {0 0 0};
    %jmp T_1.9;
T_1.8 ;
    %vpi_call/w 3 381 "$display", "At line %0d -> Raw line read: %s", v0x63621c820420_0, v0x63621c81cdd0_0 {0 0 0};
    %vpi_call/w 3 382 "$sscanf", v0x63621c81cdd0_0, "%h", v0x63621c81cca0_0 {0 0 0};
    %load/vec4 v0x63621c820420_0;
    %ix/getv/s 4, v0x63621c820420_0;
    %store/vec4a v0x63621c820290, 4, 0;
    %load/vec4 v0x63621c81cca0_0;
    %ix/getv/s 4, v0x63621c820420_0;
    %store/vec4a v0x63621c820350, 4, 0;
    %vpi_call/w 3 389 "$display", "Stored expected result at index %0d: data = %h", v0x63621c820420_0, v0x63621c81cca0_0 {0 0 0};
    %load/vec4 v0x63621c820420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c820420_0, 0, 32;
    %load/vec4 v0x63621c820420_0;
    %cmpi/s 48, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.10, 5;
    %vpi_call/w 3 396 "$display", "Reached maximum expected result limit of %0d.", 32'sb00000000000000000000000000110000 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c81ca70_0, 0, 1;
T_1.10 ;
T_1.9 ;
    %jmp T_1.6;
T_1.7 ;
    %vpi_call/w 3 404 "$fclose", v0x63621c81cb10_0 {0 0 0};
    %vpi_call/w 3 405 "$display", "File closed successfully." {0 0 0};
    %vpi_call/w 3 408 "$display", "Loaded %0d expected results from %s.", v0x63621c820420_0, v0x63621c81cbe0_0 {0 0 0};
    %end;
S_0x63621c81ceb0 .scope task, "read_instructions_from_file" "read_instructions_from_file" 3 255, 3 255 0, S_0x63621c65e830;
 .timescale -9 -12;
P_0x63621c81d090 .param/l "MAX_LINE_LENGTH" 0 3 260, +C4<00000000000000000000000000001000>;
v0x63621c81d130_0 .var/i "code", 31 0;
v0x63621c81d230_0 .var/2u "exit_loop", 0 0;
v0x63621c81d2f0_0 .var/str "filename";
v0x63621c81d3c0_0 .var "hex_value", 31 0;
v0x63621c81d4a0_0 .var/i "instr_file", 31 0;
v0x63621c81d5d0_0 .var "line", 63 0;
TD_osiris_i_tb.read_instructions_from_file ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c81d230_0, 0, 1;
    %vpi_call/w 3 267 "$display", "\012\012----------------- read_instructions_from_file ----------------------------" {0 0 0};
    %vpi_call/w 3 268 "$display", "Starting read_instructions_from_file for file: %s", v0x63621c81d2f0_0 {0 0 0};
    %vpi_func 3 271 "$fopen" 32, v0x63621c81d2f0_0, "r" {0 0 0};
    %store/vec4 v0x63621c81d4a0_0, 0, 32;
    %vpi_call/w 3 272 "$display", "File opened, file descriptor: %0h", v0x63621c81d4a0_0 {0 0 0};
    %load/vec4 v0x63621c81d4a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %vpi_call/w 3 276 "$display", "Error: Cannot open %s", v0x63621c81d2f0_0 {0 0 0};
    %vpi_call/w 3 277 "$finish" {0 0 0};
T_2.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c820ba0_0, 0, 32;
    %vpi_call/w 3 282 "$display", "Beginning file read loop..." {0 0 0};
T_2.14 ;
    %vpi_func 3 283 "$feof" 32, v0x63621c81d4a0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.15, 8;
    %load/vec4 v0x63621c81d230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x63621c81d5d0_0, 0, 64;
    %vpi_func 3 290 "$fgets" 32, v0x63621c81d5d0_0, v0x63621c81d4a0_0 {0 0 0};
    %store/vec4 v0x63621c81d130_0, 0, 32;
    %load/vec4 v0x63621c81d130_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0x63621c820ba0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 293 "$display", "Warning: fgets failed at line %0d", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c81d230_0, 0, 1;
T_2.18 ;
    %load/vec4 v0x63621c81d5d0_0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 10, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_2.20, 4;
    %vpi_call/w 3 298 "$display", "\000" {0 0 0};
    %jmp T_2.21;
T_2.20 ;
    %vpi_call/w 3 300 "$display", "At line %0d -> Raw line read: %s", v0x63621c820ba0_0, v0x63621c81d5d0_0 {0 0 0};
    %vpi_call/w 3 301 "$sscanf", v0x63621c81d5d0_0, "%h", v0x63621c81d3c0_0 {0 0 0};
    %load/vec4 v0x63621c820ba0_0;
    %ix/getv/s 4, v0x63621c820ba0_0;
    %store/vec4a v0x63621c820810, 4, 0;
    %load/vec4 v0x63621c81d3c0_0;
    %ix/getv/s 4, v0x63621c820ba0_0;
    %store/vec4a v0x63621c820940, 4, 0;
    %vpi_call/w 3 307 "$display", "Stored instruction at index %0d", v0x63621c820ba0_0 {0 0 0};
    %load/vec4 v0x63621c820ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c820ba0_0, 0, 32;
    %load/vec4 v0x63621c820ba0_0;
    %cmpi/s 17, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.22, 5;
    %vpi_call/w 3 314 "$display", "Reached maximum instruction limit of %0d.", 32'sb00000000000000000000000000010001 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c81d230_0, 0, 1;
T_2.22 ;
T_2.21 ;
T_2.16 ;
    %jmp T_2.14;
T_2.15 ;
    %vpi_call/w 3 322 "$fclose", v0x63621c81d4a0_0 {0 0 0};
    %vpi_call/w 3 323 "$display", "File closed successfully." {0 0 0};
    %vpi_call/w 3 326 "$display", "Loaded %0d instructions from %s.", v0x63621c820ba0_0, v0x63621c81d2f0_0 {0 0 0};
    %end;
S_0x63621c81d6b0 .scope task, "test_memory" "test_memory" 3 413, 3 413 0, S_0x63621c65e830;
 .timescale -9 -12;
v0x63621c81d8e0_0 .var "expected_data", 31 0;
v0x63621c81d9e0_0 .var "first_address", 31 0;
v0x63621c81dac0_0 .var "first_data_value", 31 0;
v0x63621c81db80_0 .var/i "it", 31 0;
v0x63621c81dc60_0 .var "read_data", 31 0;
v0x63621c81dd90_0 .var "select_mem", 0 0;
v0x63621c81de50_0 .var "test_address", 31 0;
TD_osiris_i_tb.test_memory ;
    %load/vec4 v0x63621c81dd90_0;
    %store/vec4 v0x63621c820630_0, 0, 1;
    %load/vec4 v0x63621c821020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c821020_0, 0, 32;
    %vpi_call/w 3 428 "$display", "\012\012====================================================" {0 0 0};
    %load/vec4 v0x63621c81dd90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %vpi_call/w 3 433 "$display", "\012 Test 1: Writing Data to Instruction Memory via UART..." {0 0 0};
    %jmp T_3.25;
T_3.24 ;
    %vpi_call/w 3 435 "$display", "\012 Test 1: Writing Data to Data Memory via UART..." {0 0 0};
T_3.25 ;
    %pushi/vec4 4026531980, 0, 32;
    %store/vec4 v0x63621c81de50_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x63621c81d8e0_0, 0, 32;
    %load/vec4 v0x63621c81de50_0;
    %store/vec4 v0x63621c81e510_0, 0, 32;
    %load/vec4 v0x63621c81d8e0_0;
    %store/vec4 v0x63621c81e610_0, 0, 32;
    %fork TD_osiris_i_tb.test_write_to_memory, S_0x63621c81e2f0;
    %join;
    %delay 200000, 0;
    %load/vec4 v0x63621c821020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c821020_0, 0, 32;
    %vpi_call/w 3 447 "$display", "\012\012 --------------------------------------------" {0 0 0};
    %load/vec4 v0x63621c81dd90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %vpi_call/w 3 449 "$display", "\012Test 1: Writing Data to Instruction Memory via UART..." {0 0 0};
    %jmp T_3.27;
T_3.26 ;
    %vpi_call/w 3 451 "$display", "\012Test 1: Writing Data to Data Memory via UART..." {0 0 0};
T_3.27 ;
    %vpi_call/w 3 453 "$display", " --------------------------------------------" {0 0 0};
    %pushi/vec4 4026531976, 0, 32;
    %store/vec4 v0x63621c81de50_0, 0, 32;
    %pushi/vec4 3490557967, 0, 32;
    %store/vec4 v0x63621c81d8e0_0, 0, 32;
    %vpi_call/w 3 459 "$display", "\012Test 1: Writing Data to Memory..." {0 0 0};
    %load/vec4 v0x63621c81de50_0;
    %store/vec4 v0x63621c81e510_0, 0, 32;
    %load/vec4 v0x63621c81d8e0_0;
    %store/vec4 v0x63621c81e610_0, 0, 32;
    %fork TD_osiris_i_tb.test_write_to_memory, S_0x63621c81e2f0;
    %join;
    %delay 200000, 0;
    %load/vec4 v0x63621c821020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c821020_0, 0, 32;
    %load/vec4 v0x63621c81d9e0_0;
    %store/vec4 v0x63621c81de50_0, 0, 32;
    %load/vec4 v0x63621c81dac0_0;
    %store/vec4 v0x63621c81d8e0_0, 0, 32;
    %delay 50000, 0;
    %vpi_call/w 3 471 "$display", "\012 Test 1: Writing Data to Memory recursively" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c81db80_0, 0, 32;
T_3.28 ;
    %load/vec4 v0x63621c81db80_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.29, 5;
    %load/vec4 v0x63621c81de50_0;
    %load/vec4 v0x63621c81db80_0;
    %add;
    %load/vec4 v0x63621c81d8e0_0;
    %load/vec4 v0x63621c81db80_0;
    %add;
    %vpi_call/w 3 473 "$display", "\012 Test 1: [%1d] Sending to addr: %h the data: %h", v0x63621c81db80_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x63621c821020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c821020_0, 0, 32;
    %load/vec4 v0x63621c81de50_0;
    %load/vec4 v0x63621c81db80_0;
    %add;
    %store/vec4 v0x63621c81e510_0, 0, 32;
    %load/vec4 v0x63621c81d8e0_0;
    %load/vec4 v0x63621c81db80_0;
    %add;
    %store/vec4 v0x63621c81e610_0, 0, 32;
    %fork TD_osiris_i_tb.test_write_to_memory, S_0x63621c81e2f0;
    %join;
    %vpi_call/w 3 476 "$display", " Test 1: [%1d] Completed write iteration", v0x63621c81db80_0 {0 0 0};
    %load/vec4 v0x63621c81db80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c81db80_0, 0, 32;
    %jmp T_3.28;
T_3.29 ;
    %delay 1000000, 0;
    %load/vec4 v0x63621c821020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c821020_0, 0, 32;
    %vpi_call/w 3 482 "$display", "\012\012 --------------------------------------------" {0 0 0};
    %load/vec4 v0x63621c81dd90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %vpi_call/w 3 484 "$display", " Test 2: Reading Data from Instruction Memory via UART..." {0 0 0};
    %jmp T_3.31;
T_3.30 ;
    %vpi_call/w 3 486 "$display", " Test 2: Reading Data from Data Memory via UART..." {0 0 0};
T_3.31 ;
    %vpi_call/w 3 488 "$display", " --------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c81db80_0, 0, 32;
T_3.32 ;
    %load/vec4 v0x63621c81db80_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.33, 5;
    %load/vec4 v0x63621c81de50_0;
    %load/vec4 v0x63621c81db80_0;
    %add;
    %store/vec4 v0x63621c81e110_0, 0, 32;
    %fork TD_osiris_i_tb.test_read_from_memory, S_0x63621c81df30;
    %join;
    %load/vec4 v0x63621c81e210_0;
    %store/vec4 v0x63621c81dc60_0, 0, 32;
    %load/vec4 v0x63621c81de50_0;
    %load/vec4 v0x63621c81db80_0;
    %add;
    %vpi_call/w 3 491 "$display", "\012Test 2: [%1d] Read from addr: %h the data: %h", v0x63621c81db80_0, S<0,vec4,u32>, v0x63621c81dc60_0 {1 0 0};
    %load/vec4 v0x63621c81de50_0;
    %load/vec4 v0x63621c81db80_0;
    %add;
    %store/vec4 v0x63621c5d39d0_0, 0, 32;
    %load/vec4 v0x63621c81dc60_0;
    %store/vec4 v0x63621c5ed2b0_0, 0, 32;
    %fork TD_osiris_i_tb.compare_memory_data, S_0x63621c539d60;
    %join;
    %load/vec4 v0x63621c81db80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c81db80_0, 0, 32;
    %jmp T_3.32;
T_3.33 ;
    %end;
S_0x63621c81df30 .scope task, "test_read_from_memory" "test_read_from_memory" 3 532, 3 532 0, S_0x63621c65e830;
 .timescale -9 -12;
v0x63621c81e110_0 .var "address", 31 0;
v0x63621c81e210_0 .var "data", 31 0;
TD_osiris_i_tb.test_read_from_memory ;
    %pushi/vec4 119, 0, 8;
    %store/vec4 v0x63621c81f240_0, 0, 8;
    %fork TD_osiris_i_tb.uart_send_byte, S_0x63621c81efb0;
    %join;
    %vpi_call/w 3 536 "$display", "Sent CMD_READ Command." {0 0 0};
    %delay 50000, 0;
    %load/vec4 v0x63621c81e110_0;
    %store/vec4 v0x63621c820000_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x63621c8200f0_0, 0, 32;
    %fork TD_osiris_i_tb.uart_send_word2, S_0x63621c81fc40;
    %join;
    %vpi_call/w 3 541 "$display", "Sent Address: 0x%08X", v0x63621c81e110_0 {0 0 0};
    %fork TD_osiris_i_tb.uart_receive_word, S_0x63621c81eb30;
    %join;
    %load/vec4 v0x63621c81ee10_0;
    %store/vec4 v0x63621c81e210_0, 0, 32;
    %vpi_call/w 3 545 "$display", "Received Data: 0x%08X", v0x63621c81e210_0 {0 0 0};
    %end;
S_0x63621c81e2f0 .scope task, "test_write_to_memory" "test_write_to_memory" 3 498, 3 498 0, S_0x63621c65e830;
 .timescale -9 -12;
v0x63621c81e510_0 .var "address", 31 0;
v0x63621c81e610_0 .var "data", 31 0;
E_0x63621c53baa0 .event edge, v0x63621c817790_0;
TD_osiris_i_tb.test_write_to_memory ;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x63621c81f240_0, 0, 8;
    %fork TD_osiris_i_tb.uart_send_byte, S_0x63621c81efb0;
    %join;
    %vpi_call/w 3 502 "$display", "\012Sent CMD_WRITE Command." {0 0 0};
    %delay 50000, 0;
    %load/vec4 v0x63621c81e510_0;
    %store/vec4 v0x63621c81faa0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x63621c81fb60_0, 0, 32;
    %fork TD_osiris_i_tb.uart_send_word, S_0x63621c81f6e0;
    %join;
    %vpi_call/w 3 507 "$display", "Sent Address: 0x%08X", v0x63621c81e510_0 {0 0 0};
    %load/vec4 v0x63621c81e610_0;
    %store/vec4 v0x63621c81faa0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x63621c81fb60_0, 0, 32;
    %fork TD_osiris_i_tb.uart_send_word, S_0x63621c81f6e0;
    %join;
    %vpi_call/w 3 511 "$display", "Sent Data: 0x%08X", v0x63621c81e610_0 {0 0 0};
    %load/vec4 v0x63621c820630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.34, 8;
    %load/vec4 v0x63621c81e610_0;
    %load/vec4 v0x63621c81e510_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x63621c821100, 4, 0;
    %vpi_call/w 3 517 "$display", "tb_mem: Writing on addr: %h, the data:%h", v0x63621c81e510_0, v0x63621c81e610_0 {0 0 0};
    %load/vec4 v0x63621c81e510_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x63621c821100, 4;
    %vpi_call/w 3 518 "$display", "tb_mem[%h]:%h", &PV<v0x63621c81e510_0, 0, 10>, S<0,vec4,u32> {1 0 0};
    %jmp T_5.35;
T_5.34 ;
    %load/vec4 v0x63621c81e610_0;
    %load/vec4 v0x63621c81e510_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x63621c821100, 4, 0;
    %vpi_call/w 3 521 "$display", "tb_mem: Writing on addr: %h, the data:%h", v0x63621c81e510_0, v0x63621c81e610_0 {0 0 0};
    %load/vec4 v0x63621c81e510_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x63621c821100, 4;
    %vpi_call/w 3 522 "$display", "tb_mem[%h]:%h", &PV<v0x63621c81e510_0, 0, 10>, S<0,vec4,u32> {1 0 0};
T_5.35 ;
T_5.36 ;
    %load/vec4 v0x63621c817790_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.37, 6;
    %wait E_0x63621c53baa0;
    %jmp T_5.36;
T_5.37 ;
    %delay 100, 0;
    %end;
S_0x63621c81e6f0 .scope task, "uart_capture_byte" "uart_capture_byte" 3 632, 3 632 0, S_0x63621c65e830;
 .timescale -9 -12;
v0x63621c81e950_0 .var/i "bit_idx", 31 0;
v0x63621c81ea50_0 .var "data", 7 0;
E_0x63621c81e8d0 .event edge, v0x63621c816b40_0;
TD_osiris_i_tb.uart_capture_byte ;
T_6.38 ;
    %load/vec4 v0x63621c820c80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.39, 6;
    %wait E_0x63621c81e8d0;
    %jmp T_6.38;
T_6.39 ;
    %delay 500, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c81e950_0, 0, 32;
T_6.40 ;
    %load/vec4 v0x63621c81e950_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.41, 5;
    %delay 1000, 0;
    %load/vec4 v0x63621c820c80_0;
    %ix/getv/s 4, v0x63621c81e950_0;
    %store/vec4 v0x63621c81ea50_0, 4, 1;
    %load/vec4 v0x63621c81e950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c81e950_0, 0, 32;
    %jmp T_6.40;
T_6.41 ;
    %delay 1000, 0;
    %end;
S_0x63621c81eb30 .scope task, "uart_receive_word" "uart_receive_word" 3 619, 3 619 0, S_0x63621c65e830;
 .timescale -9 -12;
v0x63621c81ed10_0 .var/i "byte_count", 31 0;
v0x63621c81ee10_0 .var "data", 31 0;
v0x63621c81eef0_0 .var "received_byte", 7 0;
TD_osiris_i_tb.uart_receive_word ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c81ee10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c81ed10_0, 0, 32;
T_7.42 ;
    %load/vec4 v0x63621c81ed10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.43, 5;
    %fork TD_osiris_i_tb.uart_capture_byte, S_0x63621c81e6f0;
    %join;
    %load/vec4 v0x63621c81ea50_0;
    %store/vec4 v0x63621c81eef0_0, 0, 8;
    %load/vec4 v0x63621c81ee10_0;
    %load/vec4 v0x63621c81eef0_0;
    %pad/u 32;
    %load/vec4 v0x63621c81ed10_0;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x63621c81ee10_0, 0, 32;
    %load/vec4 v0x63621c81ed10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c81ed10_0, 0, 32;
    %jmp T_7.42;
T_7.43 ;
    %end;
S_0x63621c81efb0 .scope task, "uart_send_byte" "uart_send_byte" 3 573, 3 573 0, S_0x63621c65e830;
 .timescale -9 -12;
v0x63621c81f140_0 .var/i "bit_idx", 31 0;
v0x63621c81f240_0 .var "data", 7 0;
TD_osiris_i_tb.uart_send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c820770_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c81f140_0, 0, 32;
T_8.44 ;
    %load/vec4 v0x63621c81f140_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.45, 5;
    %load/vec4 v0x63621c81f240_0;
    %load/vec4 v0x63621c81f140_0;
    %part/s 1;
    %store/vec4 v0x63621c820770_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x63621c81f140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c81f140_0, 0, 32;
    %jmp T_8.44;
T_8.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c820770_0, 0, 1;
    %delay 1000, 0;
    %delay 10000, 0;
    %end;
S_0x63621c81f320 .scope task, "uart_send_byte2" "uart_send_byte2" 3 596, 3 596 0, S_0x63621c65e830;
 .timescale -9 -12;
v0x63621c81f500_0 .var/i "bit_idx", 31 0;
v0x63621c81f600_0 .var "data", 7 0;
TD_osiris_i_tb.uart_send_byte2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c820770_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c81f500_0, 0, 32;
T_9.46 ;
    %load/vec4 v0x63621c81f500_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.47, 5;
    %load/vec4 v0x63621c81f600_0;
    %load/vec4 v0x63621c81f500_0;
    %part/s 1;
    %store/vec4 v0x63621c820770_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x63621c81f500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c81f500_0, 0, 32;
    %jmp T_9.46;
T_9.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c820770_0, 0, 1;
    %delay 1000, 0;
    %end;
S_0x63621c81f6e0 .scope task, "uart_send_word" "uart_send_word" 3 550, 3 550 0, S_0x63621c65e830;
 .timescale -9 -12;
v0x63621c81f8c0_0 .var/i "byte_count", 31 0;
v0x63621c81f9c0_0 .var "byte_data", 7 0;
v0x63621c81faa0_0 .var "data", 31 0;
v0x63621c81fb60_0 .var/i "width", 31 0;
TD_osiris_i_tb.uart_send_word ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c81f8c0_0, 0, 32;
T_10.48 ;
    %load/vec4 v0x63621c81f8c0_0;
    %load/vec4 v0x63621c81fb60_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %cmp/s;
    %jmp/0xz T_10.49, 5;
    %load/vec4 v0x63621c81faa0_0;
    %load/vec4 v0x63621c81f8c0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x63621c81f9c0_0, 0, 8;
    %load/vec4 v0x63621c81f9c0_0;
    %store/vec4 v0x63621c81f240_0, 0, 8;
    %fork TD_osiris_i_tb.uart_send_byte, S_0x63621c81efb0;
    %join;
    %load/vec4 v0x63621c81f8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c81f8c0_0, 0, 32;
    %jmp T_10.48;
T_10.49 ;
    %end;
S_0x63621c81fc40 .scope task, "uart_send_word2" "uart_send_word2" 3 561, 3 561 0, S_0x63621c65e830;
 .timescale -9 -12;
v0x63621c81fe20_0 .var/i "byte_count", 31 0;
v0x63621c81ff20_0 .var "byte_data", 7 0;
v0x63621c820000_0 .var "data", 31 0;
v0x63621c8200f0_0 .var/i "width", 31 0;
TD_osiris_i_tb.uart_send_word2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c81fe20_0, 0, 32;
T_11.50 ;
    %load/vec4 v0x63621c81fe20_0;
    %load/vec4 v0x63621c8200f0_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %cmp/s;
    %jmp/0xz T_11.51, 5;
    %load/vec4 v0x63621c820000_0;
    %load/vec4 v0x63621c81fe20_0;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x63621c81ff20_0, 0, 8;
    %load/vec4 v0x63621c81ff20_0;
    %store/vec4 v0x63621c81f600_0, 0, 8;
    %fork TD_osiris_i_tb.uart_send_byte2, S_0x63621c81f320;
    %join;
    %load/vec4 v0x63621c81fe20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c81fe20_0, 0, 32;
    %jmp T_11.50;
T_11.51 ;
    %end;
    .scope S_0x63621c8152c0;
T_12 ;
    %wait E_0x63621c815780;
    %load/vec4 v0x63621c815e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c815ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c815fa0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x63621c815a60_0;
    %assign/vec4 v0x63621c815ee0_0, 0;
    %load/vec4 v0x63621c815ee0_0;
    %assign/vec4 v0x63621c815fa0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x63621c8152c0;
T_13 ;
    %wait E_0x63621c815780;
    %load/vec4 v0x63621c815e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63621c815800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63621c8159c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63621c816060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c815d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c815cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63621c815be0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c815cc0_0, 0;
    %load/vec4 v0x63621c815d80_0;
    %nor/r;
    %load/vec4 v0x63621c815b20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63621c815800_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0x63621c8159c0_0, 0;
    %load/vec4 v0x63621c815fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c815d80_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c815d80_0, 0;
T_13.5 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x63621c815d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x63621c8159c0_0;
    %cvt/rv;
    %pushi/real 1207959552, 4069; load=9.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63621c8159c0_0, 0;
    %load/vec4 v0x63621c815800_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %load/vec4 v0x63621c815800_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x63621c815800_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x63621c815800_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_13.12, 5;
    %load/vec4 v0x63621c815fa0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x63621c815800_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x63621c816060_0, 4, 5;
    %load/vec4 v0x63621c815800_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x63621c815800_0, 0;
    %jmp T_13.13;
T_13.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c815d80_0, 0;
    %load/vec4 v0x63621c816060_0;
    %assign/vec4 v0x63621c815be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c815cc0_0, 0;
T_13.13 ;
T_13.11 ;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x63621c8159c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x63621c8159c0_0, 0;
T_13.9 ;
T_13.6 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x63621c816240;
T_14 ;
    %wait E_0x63621c815780;
    %load/vec4 v0x63621c816c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c816b40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63621c816650_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63621c8167f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c816e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c816a80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x63621c816ca0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x63621c816e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x63621c8167f0_0;
    %cvt/rv;
    %pushi/real 1207959552, 4069; load=9.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63621c8167f0_0, 0;
    %load/vec4 v0x63621c816650_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x63621c816650_0, 0;
    %load/vec4 v0x63621c816650_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_14.6, 5;
    %load/vec4 v0x63621c816ca0_0;
    %load/vec4 v0x63621c816650_0;
    %part/u 1;
    %assign/vec4 v0x63621c816b40_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c816e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c816a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c816b40_0, 0;
T_14.7 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x63621c8167f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x63621c8167f0_0, 0;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x63621c816970_0;
    %load/vec4 v0x63621c816a80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x63621c816890_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x63621c816ca0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x63621c816650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c816e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c816a80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63621c8167f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c816b40_0, 0;
T_14.8 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x63621c809680;
T_15 ;
    %wait E_0x63621c815780;
    %load/vec4 v0x63621c8175d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63621c817790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c817e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c818090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c818150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c817c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c817fb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63621c817250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c816fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c817310_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63621c8170d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c817b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63621c817970_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x63621c817790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63621c817790_0, 0;
    %jmp T_15.9;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c817e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c818090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c818150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c817b10_0, 0;
    %load/vec4 v0x63621c8178d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %load/vec4 v0x63621c817830_0;
    %assign/vec4 v0x63621c817250_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63621c8170d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c816fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c817310_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63621c817970_0, 0;
    %load/vec4 v0x63621c817830_0;
    %cmpi/e 119, 0, 8;
    %jmp/0xz  T_15.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x63621c817790_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x63621c817830_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_15.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x63621c817790_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63621c817790_0, 0;
T_15.15 ;
T_15.13 ;
T_15.10 ;
    %jmp T_15.9;
T_15.3 ;
    %load/vec4 v0x63621c8178d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.16, 8;
    %load/vec4 v0x63621c816fd0_0;
    %load/vec4 v0x63621c817830_0;
    %pad/u 32;
    %load/vec4 v0x63621c8170d0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x63621c816fd0_0, 0;
    %load/vec4 v0x63621c8170d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63621c8170d0_0, 0;
    %load/vec4 v0x63621c817250_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_15.20, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x63621c817790_0, 0;
    %jmp T_15.21;
T_15.20 ;
    %load/vec4 v0x63621c817250_0;
    %cmpi/e 119, 0, 8;
    %jmp/0xz  T_15.22, 4;
    %load/vec4 v0x63621c816fd0_0;
    %assign/vec4 v0x63621c817c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c818150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c818090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c817e30_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x63621c817790_0, 0;
    %jmp T_15.23;
T_15.22 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63621c817790_0, 0;
T_15.23 ;
T_15.21 ;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0x63621c8170d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x63621c8170d0_0, 0;
T_15.19 ;
T_15.16 ;
    %jmp T_15.9;
T_15.4 ;
    %load/vec4 v0x63621c8178d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.24, 8;
    %load/vec4 v0x63621c817310_0;
    %load/vec4 v0x63621c817830_0;
    %pad/u 32;
    %load/vec4 v0x63621c8170d0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x63621c817310_0, 0;
    %load/vec4 v0x63621c8170d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x63621c8170d0_0, 0;
    %load/vec4 v0x63621c8170d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.26, 4;
    %load/vec4 v0x63621c816fd0_0;
    %assign/vec4 v0x63621c817c80_0, 0;
    %load/vec4 v0x63621c817830_0;
    %load/vec4 v0x63621c817310_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x63621c817fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c818150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c818090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c817e30_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x63621c817790_0, 0;
T_15.26 ;
T_15.24 ;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v0x63621c817be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c818090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c817e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c818150_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63621c817790_0, 0;
T_15.28 ;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v0x63621c817be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c818150_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63621c8170d0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x63621c817790_0, 0;
T_15.30 ;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0x63621c817a40_0;
    %load/vec4 v0x63621c817b10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.32, 8;
    %load/vec4 v0x63621c817ed0_0;
    %load/vec4 v0x63621c8170d0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x63621c817970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c817b10_0, 0;
    %load/vec4 v0x63621c8170d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x63621c8170d0_0, 0;
    %load/vec4 v0x63621c8170d0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_15.34, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c818090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c817e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c817b10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63621c817790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63621c817970_0, 0;
T_15.34 ;
    %jmp T_15.33;
T_15.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c817b10_0, 0;
T_15.33 ;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x63621c800b00;
T_16 ;
    %wait E_0x63621c800e70;
    %load/vec4 v0x63621c801110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x63621c8016d0_0;
    %store/vec4 v0x63621c801400_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x63621c801200_0;
    %store/vec4 v0x63621c801400_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x63621c800b00;
T_17 ;
    %wait E_0x63621c800df0;
    %load/vec4 v0x63621c801310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c800f90_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x63621c8016d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x63621c801070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x63621c801400_0;
    %assign/vec4 v0x63621c800f90_0, 0;
    %load/vec4 v0x63621c801400_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63621c8016d0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x63621c7af3d0;
T_18 ;
    %wait E_0x63621c53b6c0;
    %load/vec4 v0x63621c5a9ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c5b1a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c5b0090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c5affd0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x63621c5aff30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x63621c5afe00_0;
    %assign/vec4 v0x63621c5b1a20_0, 0;
    %load/vec4 v0x63621c5afd40_0;
    %assign/vec4 v0x63621c5b0090_0, 0;
    %load/vec4 v0x63621c5aa0b0_0;
    %assign/vec4 v0x63621c5affd0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x63621c5d1bb0;
T_19 ;
    %wait E_0x63621c7d7700;
    %load/vec4 v0x63621c5d3400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c5d34f0_0, 0, 32;
    %jmp T_19.6;
T_19.0 ;
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x63621c5d34f0_0, 0, 32;
    %jmp T_19.6;
T_19.1 ;
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x63621c5d34f0_0, 0, 32;
    %jmp T_19.6;
T_19.2 ;
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x63621c5d34f0_0, 0, 32;
    %jmp T_19.6;
T_19.3 ;
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x63621c5d34f0_0, 0, 32;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x63621c5d1e40_0;
    %parti/s 20, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x63621c5d34f0_0, 0, 32;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x63621c5d3620;
T_20 ;
    %wait E_0x63621c53b6c0;
    %load/vec4 v0x63621c5e6c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %fork t_1, S_0x63621c5e05a0;
    %jmp t_0;
    .scope S_0x63621c5e05a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c5e07a0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x63621c5e07a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x63621c5e07a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63621c5e6f70, 0, 4;
    %load/vec4 v0x63621c5e07a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c5e07a0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %end;
    .scope S_0x63621c5d3620;
t_0 %join;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x63621c5e6d40_0;
    %load/vec4 v0x63621c5e6bb0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x63621c5e0960_0;
    %load/vec4 v0x63621c5e6bb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63621c5e6f70, 0, 4;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x63621c5d3620;
T_21 ;
    %wait E_0x63621c5d9fd0;
    %load/vec4 v0x63621c5d3800_0;
    %parti/s 4, 15, 5;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x63621c5e6f70, 4;
    %assign/vec4 v0x63621c5e6e30_0, 0;
    %load/vec4 v0x63621c5d3800_0;
    %parti/s 4, 20, 6;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x63621c5e6f70, 4;
    %assign/vec4 v0x63621c5e6ed0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x63621c7a3270;
T_22 ;
    %wait E_0x63621c53b6c0;
    %load/vec4 v0x63621c57aa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63621c5916c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c59e9e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c59eb60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c588bb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63621c59e920_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63621c59eaa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c591560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63621c591600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c591420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c588b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c5917b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x63621c59e830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c5914c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x63621c588970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c588a50_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x63621c581210_0;
    %assign/vec4 v0x63621c5916c0_0, 0;
    %load/vec4 v0x63621c586ee0_0;
    %assign/vec4 v0x63621c59e9e0_0, 0;
    %load/vec4 v0x63621c587060_0;
    %assign/vec4 v0x63621c59eb60_0, 0;
    %load/vec4 v0x63621c580e10_0;
    %assign/vec4 v0x63621c588bb0_0, 0;
    %load/vec4 v0x63621c586e20_0;
    %assign/vec4 v0x63621c59e920_0, 0;
    %load/vec4 v0x63621c586fa0_0;
    %assign/vec4 v0x63621c59eaa0_0, 0;
    %load/vec4 v0x63621c581090_0;
    %assign/vec4 v0x63621c591560_0, 0;
    %load/vec4 v0x63621c581130_0;
    %assign/vec4 v0x63621c591600_0, 0;
    %load/vec4 v0x63621c580eb0_0;
    %assign/vec4 v0x63621c591420_0, 0;
    %load/vec4 v0x63621c57a980_0;
    %assign/vec4 v0x63621c588b10_0, 0;
    %load/vec4 v0x63621c586c70_0;
    %assign/vec4 v0x63621c5917b0_0, 0;
    %load/vec4 v0x63621c586d10_0;
    %assign/vec4 v0x63621c59e830_0, 0;
    %load/vec4 v0x63621c580fa0_0;
    %assign/vec4 v0x63621c5914c0_0, 0;
    %load/vec4 v0x63621c57a7a0_0;
    %assign/vec4 v0x63621c588970_0, 0;
    %load/vec4 v0x63621c57a890_0;
    %assign/vec4 v0x63621c588a50_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x63621c7dae60;
T_23 ;
    %wait E_0x63621c5ba140;
    %load/vec4 v0x63621c7fd8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %load/vec4 v0x63621c7fda80_0;
    %assign/vec4 v0x63621c7fdde0_0, 0;
    %jmp T_23.22;
T_23.0 ;
    %load/vec4 v0x63621c7fd9b0_0;
    %load/vec4 v0x63621c7fda80_0;
    %and;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.1 ;
    %load/vec4 v0x63621c7fd9b0_0;
    %load/vec4 v0x63621c7fda80_0;
    %or;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.2 ;
    %load/vec4 v0x63621c7fd9b0_0;
    %load/vec4 v0x63621c7fda80_0;
    %xor;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c7fd7f0_0, 0, 1;
    %load/vec4 v0x63621c7fda80_0;
    %assign/vec4 v0x63621c7fdde0_0, 0;
    %load/vec4 v0x63621c7fd710_0;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c7fd7f0_0, 0, 1;
    %load/vec4 v0x63621c7fdb70_0;
    %assign/vec4 v0x63621c7fdde0_0, 0;
    %load/vec4 v0x63621c7fd710_0;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.5 ;
    %load/vec4 v0x63621c7fd9b0_0;
    %load/vec4 v0x63621c7fda80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.6 ;
    %load/vec4 v0x63621c7fd9b0_0;
    %load/vec4 v0x63621c7fda80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.7 ;
    %load/vec4 v0x63621c7fd9b0_0;
    %load/vec4 v0x63621c7fda80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %load/vec4 v0x63621c7fd9b0_0;
    %load/vec4 v0x63621c7fda80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.8 ;
    %load/vec4 v0x63621c7fd9b0_0;
    %load/vec4 v0x63621c7fda80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %load/vec4 v0x63621c7fd9b0_0;
    %load/vec4 v0x63621c7fda80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.9 ;
    %load/vec4 v0x63621c7fd9b0_0;
    %load/vec4 v0x63621c7fda80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.10 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %load/vec4 v0x63621c7fd9b0_0;
    %load/vec4 v0x63621c7fda80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.11 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %load/vec4 v0x63621c7fd9b0_0;
    %load/vec4 v0x63621c7fda80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.12 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %load/vec4 v0x63621c7fd9b0_0;
    %load/vec4 v0x63621c7fda80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.13 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %load/vec4 v0x63621c7fd9b0_0;
    %load/vec4 v0x63621c7fda80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.14 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %load/vec4 v0x63621c7fda80_0;
    %load/vec4 v0x63621c7fd9b0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.15 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %load/vec4 v0x63621c7fda80_0;
    %load/vec4 v0x63621c7fd9b0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.16 ;
    %load/vec4 v0x63621c7fda80_0;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.17 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.18 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.19 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.20 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x63621c7fdc50_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x63621c7fdd10_0, 0, 1;
    %jmp T_23.22;
T_23.22 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x63621c7fe6e0;
T_24 ;
    %wait E_0x63621c7fe9a0;
    %load/vec4 v0x63621c7fed60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0x63621c7fea30_0;
    %assign/vec4 v0x63621c7fee70_0, 0;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0x63621c7feb10_0;
    %assign/vec4 v0x63621c7fee70_0, 0;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x63621c7febb0_0;
    %assign/vec4 v0x63621c7fee70_0, 0;
    %jmp T_24.4;
T_24.3 ;
    %load/vec4 v0x63621c7fec80_0;
    %assign/vec4 v0x63621c7fee70_0, 0;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x63621c7da6a0;
T_25 ;
    %wait E_0x63621c5ba180;
    %load/vec4 v0x63621c7dabd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0x63621c7da830_0;
    %assign/vec4 v0x63621c7dace0_0, 0;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0x63621c7da8f0_0;
    %assign/vec4 v0x63621c7dace0_0, 0;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0x63621c7daa00_0;
    %assign/vec4 v0x63621c7dace0_0, 0;
    %jmp T_25.4;
T_25.3 ;
    %load/vec4 v0x63621c7daaf0_0;
    %assign/vec4 v0x63621c7dace0_0, 0;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x63621c733df0;
T_26 ;
    %wait E_0x63621c53b6c0;
    %load/vec4 v0x63621c7749c0_0;
    %assign/vec4 v0x63621c76bfe0_0, 0;
    %load/vec4 v0x63621c76bf00_0;
    %assign/vec4 v0x63621c760680_0, 0;
    %load/vec4 v0x63621c771ba0_0;
    %assign/vec4 v0x63621c7691a0_0, 0;
    %load/vec4 v0x63621c76ed20_0;
    %assign/vec4 v0x63621c7663a0_0, 0;
    %load/vec4 v0x63621c76ede0_0;
    %assign/vec4 v0x63621c7634a0_0, 0;
    %load/vec4 v0x63621c76eea0_0;
    %assign/vec4 v0x63621c763560_0, 0;
    %load/vec4 v0x63621c774aa0_0;
    %assign/vec4 v0x63621c7690e0_0, 0;
    %load/vec4 v0x63621c771c80_0;
    %assign/vec4 v0x63621c7662c0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x63621c5b1bf0;
T_27 ;
    %wait E_0x63621c53b6c0;
    %load/vec4 v0x63621c5b4940_0;
    %assign/vec4 v0x63621c5c2b80_0, 0;
    %load/vec4 v0x63621c5b9f10_0;
    %assign/vec4 v0x63621c5c2ec0_0, 0;
    %load/vec4 v0x63621c5b9d00_0;
    %assign/vec4 v0x63621c5c2d20_0, 0;
    %load/vec4 v0x63621c5b4a30_0;
    %assign/vec4 v0x63621c5c2c40_0, 0;
    %load/vec4 v0x63621c5b9dd0_0;
    %assign/vec4 v0x63621c5c2e00_0, 0;
    %load/vec4 v0x63621c5b9fb0_0;
    %assign/vec4 v0x63621c5c2f80_0, 0;
    %load/vec4 v0x63621c5ba0a0_0;
    %assign/vec4 v0x63621c613e60_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x63621c801f10;
T_28 ;
    %wait E_0x63621c7fe8c0;
    %load/vec4 v0x63621c8023c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x63621c802460_0, 0, 32;
    %jmp T_28.4;
T_28.0 ;
    %load/vec4 v0x63621c8021a0_0;
    %store/vec4 v0x63621c802460_0, 0, 32;
    %jmp T_28.4;
T_28.1 ;
    %load/vec4 v0x63621c802280_0;
    %store/vec4 v0x63621c802460_0, 0, 32;
    %jmp T_28.4;
T_28.2 ;
    %load/vec4 v0x63621c802320_0;
    %store/vec4 v0x63621c802460_0, 0, 32;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x63621c734190;
T_29 ;
    %wait E_0x63621c5261f0;
    %load/vec4 v0x63621c74c4a0_0;
    %load/vec4 v0x63621c7520b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x63621c74f280_0;
    %and;
    %load/vec4 v0x63621c74c4a0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x63621c55cbe0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x63621c74c4a0_0;
    %load/vec4 v0x63621c74f1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x63621c74f350_0;
    %and;
    %load/vec4 v0x63621c74c4a0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x63621c55cbe0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x63621c55cbe0_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x63621c734190;
T_30 ;
    %wait E_0x63621c53bd70;
    %load/vec4 v0x63621c53f890_0;
    %load/vec4 v0x63621c7520b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x63621c74f280_0;
    %and;
    %load/vec4 v0x63621c53f890_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x63621c55ccc0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x63621c53f890_0;
    %load/vec4 v0x63621c74f1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x63621c74f350_0;
    %and;
    %load/vec4 v0x63621c53f890_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x63621c55ccc0_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x63621c55ccc0_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x63621c8081c0;
T_31 ;
    %wait E_0x63621c53b6c0;
    %load/vec4 v0x63621c8140e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c814180_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c809ff0_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x63621c809ff0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 2863311530, 0, 32;
    %ix/getv/s 3, v0x63621c809ff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63621c80a0d0, 0, 4;
    %load/vec4 v0x63621c809ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c809ff0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x63621c814300_0;
    %load/vec4 v0x63621c814580_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c814180_0, 0;
    %load/vec4 v0x63621c814750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x63621c8143c0_0;
    %load/vec4 v0x63621c814220_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63621c80a0d0, 0, 4;
T_31.6 ;
    %jmp T_31.5;
T_31.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c814180_0, 0;
T_31.5 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x63621c807f80;
T_32 ;
    %wait E_0x63621c53b6c0;
    %load/vec4 v0x63621c808c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c808d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c808ae0_0, 0, 32;
T_32.2 ;
    %load/vec4 v0x63621c808ae0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_32.3, 5;
    %pushi/vec4 2863311530, 0, 32;
    %ix/getv/s 3, v0x63621c808ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63621c808bc0, 0, 4;
    %load/vec4 v0x63621c808ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c808ae0_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x63621c808ee0_0;
    %load/vec4 v0x63621c809160_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63621c808d40_0, 0;
    %load/vec4 v0x63621c809330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x63621c808fa0_0;
    %load/vec4 v0x63621c808e00_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63621c808bc0, 0, 4;
T_32.6 ;
    %jmp T_32.5;
T_32.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63621c808d40_0, 0;
T_32.5 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x63621c65e830;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c820500_0, 0, 32;
T_33.0 ;
    %load/vec4 v0x63621c820500_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_33.1, 5;
    %ix/getv/s 4, v0x63621c820500_0;
    %load/vec4a v0x63621c80a0d0, 4;
    %ix/getv/s 4, v0x63621c820500_0;
    %store/vec4a v0x63621c820ae0, 4, 0;
    %load/vec4 v0x63621c820500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c820500_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .thread T_33;
    .scope S_0x63621c65e830;
T_34 ;
    %wait E_0x63621c502330;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c820500_0, 0, 32;
T_34.0 ;
    %load/vec4 v0x63621c820500_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_34.1, 5;
    %ix/getv/s 4, v0x63621c820500_0;
    %load/vec4a v0x63621c80a0d0, 4;
    %ix/getv/s 4, v0x63621c820500_0;
    %load/vec4a v0x63621c820ae0, 4;
    %cmp/ne;
    %jmp/0xz  T_34.2, 6;
    %vpi_call/w 3 62 "$display", "At time %t: mem[%0d] changed from %h to %h", $time, v0x63621c820500_0, &A<v0x63621c821100, v0x63621c820500_0 >, &A<v0x63621c80a0d0, v0x63621c820500_0 > {0 0 0};
    %ix/getv/s 4, v0x63621c820500_0;
    %load/vec4a v0x63621c80a0d0, 4;
    %ix/getv/s 4, v0x63621c820500_0;
    %store/vec4a v0x63621c820ae0, 4, 0;
T_34.2 ;
    %load/vec4 v0x63621c820500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c820500_0, 0, 32;
    %jmp T_34.0;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x63621c65e830;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c8201d0_0, 0, 1;
T_35.0 ;
    %delay 50, 0;
    %load/vec4 v0x63621c8201d0_0;
    %inv;
    %store/vec4 v0x63621c8201d0_0, 0, 1;
    %jmp T_35.0;
    %end;
    .thread T_35;
    .scope S_0x63621c65e830;
T_36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c820ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c820f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c8206d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c820630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c820770_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c820f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c8206d0_0, 0, 1;
    %delay 50000000, 0;
    %vpi_call/w 3 120 "$display", "finish prevent" {0 0 0};
    %vpi_call/w 3 120 "$finish" {0 0 0};
    %end;
    .thread T_36;
    .scope S_0x63621c65e830;
T_37 ;
    %vpi_call/w 3 125 "$dumpfile", "osiris_i.vcd" {0 0 0};
    %vpi_call/w 3 126 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x63621c65e830 {0 0 0};
    %end;
    .thread T_37;
    .scope S_0x63621c65e830;
T_38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c8211c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c820ee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c821020_0, 0, 32;
    %vpi_call/w 3 156 "$display", "Starting osiris_i Testbench..." {0 0 0};
    %delay 200000, 0;
    %load/vec4 v0x63621c820630_0;
    %store/vec4 v0x63621c81dd90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c81d9e0_0, 0, 32;
    %pushi/vec4 3202351104, 0, 32;
    %store/vec4 v0x63621c81dac0_0, 0, 32;
    %fork TD_osiris_i_tb.test_memory, S_0x63621c81d6b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c820630_0, 0, 1;
    %load/vec4 v0x63621c820630_0;
    %store/vec4 v0x63621c81dd90_0, 0, 1;
    %pushi/vec4 4026531847, 0, 32;
    %store/vec4 v0x63621c81d9e0_0, 0, 32;
    %pushi/vec4 3131047936, 0, 32;
    %store/vec4 v0x63621c81dac0_0, 0, 32;
    %fork TD_osiris_i_tb.test_memory, S_0x63621c81d6b0;
    %join;
    %delay 200000, 0;
    %vpi_call/w 3 165 "$display", "\012\012 --------------------------------------------" {0 0 0};
    %vpi_call/w 3 166 "$display", " Test 5: Run Program on Core and Verify Result in Data Memory " {0 0 0};
    %vpi_call/w 3 167 "$display", " --------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c821020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c820630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c820f80_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c820f80_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 176 "$display", "Reading instructions from fibonacci_assembly_hex.txt..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c820ba0_0, 0, 32;
    %pushi/str "fibonacci_assembly_hex.txt";
    %store/str v0x63621c81d2f0_0;
    %fork TD_osiris_i_tb.read_instructions_from_file, S_0x63621c81ceb0;
    %join;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c821020_0, 0, 32;
    %vpi_call/w 3 182 "$display", "Loading instructions into Instruction Memory..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c820500_0, 0, 32;
T_38.0 ;
    %load/vec4 v0x63621c820500_0;
    %load/vec4 v0x63621c820ba0_0;
    %cmp/s;
    %jmp/0xz T_38.1, 5;
    %ix/getv/s 4, v0x63621c820500_0;
    %load/vec4a v0x63621c820810, 4;
    %store/vec4 v0x63621c81e510_0, 0, 32;
    %ix/getv/s 4, v0x63621c820500_0;
    %load/vec4a v0x63621c820940, 4;
    %store/vec4 v0x63621c81e610_0, 0, 32;
    %fork TD_osiris_i_tb.test_write_to_memory, S_0x63621c81e2f0;
    %join;
    %load/vec4 v0x63621c820500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c820500_0, 0, 32;
    %jmp T_38.0;
T_38.1 ;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c821020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c8206d0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c820ee0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x63621c821020_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c8206d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c820ee0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 211 "$display", "Reading expected results from fibonacci_hex_47_32bit.txt..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c820420_0, 0, 32;
    %pushi/str "fibonacci_hex_47_32bit.txt";
    %store/str v0x63621c81cbe0_0;
    %fork TD_osiris_i_tb.read_expected_results_from_file, S_0x63621c81c6f0;
    %join;
    %vpi_func 3 216 "$fopen" 32, "risc_outputs.txt", "w" {0 0 0};
    %store/vec4 v0x63621c820d20_0, 0, 32;
    %load/vec4 v0x63621c820d20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.2, 4;
    %vpi_call/w 3 218 "$display", "Error: Cannot open risc_outputs.txt for writing" {0 0 0};
    %vpi_call/w 3 219 "$finish" {0 0 0};
T_38.2 ;
    %vpi_call/w 3 222 "$display", "\012\012-------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 224 "$display", "Verifying results and writing outputs to risc_outputs.txt..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63621c820630_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63621c820a00_0, 0, 32;
T_38.4 ;
    %load/vec4 v0x63621c820a00_0;
    %load/vec4 v0x63621c820420_0;
    %cmp/s;
    %jmp/0xz T_38.5, 5;
    %ix/getv/s 4, v0x63621c820a00_0;
    %load/vec4a v0x63621c820290, 4;
    %store/vec4 v0x63621c81e110_0, 0, 32;
    %fork TD_osiris_i_tb.test_read_from_memory, S_0x63621c81df30;
    %join;
    %load/vec4 v0x63621c81e210_0;
    %store/vec4 v0x63621c820e00_0, 0, 32;
    %load/vec4 v0x63621c820e00_0;
    %ix/getv/s 4, v0x63621c820a00_0;
    %load/vec4a v0x63621c820350, 4;
    %cmp/ne;
    %jmp/0xz  T_38.6, 6;
    %vpi_call/w 3 232 "$display", "ERROR: Data mismatch at address 0x%08X! Expected 0x%08X, Got 0x%08X", &A<v0x63621c820290, v0x63621c820a00_0 >, &A<v0x63621c820350, v0x63621c820a00_0 >, v0x63621c820e00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63621c8211c0_0, 0, 1;
    %jmp T_38.7;
T_38.6 ;
    %vpi_call/w 3 236 "$display", "Data at address 0x%08X verified: 0x%08X", &A<v0x63621c820290, v0x63621c820a00_0 >, v0x63621c820e00_0 {0 0 0};
T_38.7 ;
    %load/vec4 v0x63621c820a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63621c820a00_0, 0, 32;
    %jmp T_38.4;
T_38.5 ;
    %vpi_call/w 3 242 "$fclose", v0x63621c820d20_0 {0 0 0};
    %load/vec4 v0x63621c8211c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.8, 8;
    %vpi_call/w 3 246 "$display", "\012All tests PASSED!" {0 0 0};
    %jmp T_38.9;
T_38.8 ;
    %vpi_call/w 3 248 "$display", "\012Error: Some tests FAILED." {0 0 0};
T_38.9 ;
    %delay 10000000, 0;
    %vpi_call/w 3 251 "$finish" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 32;
    "N/A";
    "<interactive>";
    "-";
    "tb_osiris_i.sv";
    "../rtl/osiris_i/osiris_i.v";
    "../rtl/osiris_i/core.v";
    "../rtl/osiris_i/control_unit.v";
    "../rtl/osiris_i/alu_decoder.v";
    "../rtl/osiris_i/op_decoder.v";
    "../rtl/osiris_i/datapath.v";
    "../rtl/osiris_i/ex_mem.v";
    "../rtl/osiris_i/hazard_unit.v";
    "../rtl/osiris_i/id_ex.v";
    "../rtl/osiris_i/if_id.v";
    "../rtl/osiris_i/mem_wb.v";
    "../rtl/osiris_i/stage_decode.v";
    "../rtl/osiris_i/extend_unit.v";
    "../rtl/osiris_i/register_file.v";
    "../rtl/osiris_i/stage_execute.v";
    "../rtl/osiris_i/mux_4x1.v";
    "../rtl/osiris_i/alu.v";
    "../rtl/osiris_i/adder.v";
    "../rtl/osiris_i/full_adder.v";
    "../rtl/osiris_i/mux_2x1.v";
    "../rtl/osiris_i/pc_target.v";
    "../rtl/osiris_i/stage_fetch.v";
    "../rtl/osiris_i/next_pc.v";
    "../rtl/osiris_i/stage_write_back.v";
    "../rtl/osiris_i/mem.v";
    "../rtl/osiris_i/uart_wbs_bridge.v";
    "../rtl/osiris_i/uart_receiver.v";
    "../rtl/osiris_i/uart_transmitter.v";
