{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760331606775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760331606782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 22:00:06 2025 " "Processing started: Sun Oct 12 22:00:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760331606782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331606782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculadora_Acc -c Calculadora_Acc " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculadora_Acc -c Calculadora_Acc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331606782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760331607293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760331607293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_calc_accum_final.v 1 1 " "Found 1 design units, including 1 entities, in source file top_calc_accum_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_calc_accum_final " "Found entity 1: top_calc_accum_final" {  } { { "top_calc_accum_final.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/top_calc_accum_final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760331619674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331619674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_driver_top.v 1 1 " "Found 1 design units, including 1 entities, in source file display_driver_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_driver_top " "Found entity 1: display_driver_top" {  } { { "display_driver_top.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/display_driver_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760331619679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331619679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760331619683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331619683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2decimal_fixed.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2decimal_fixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2decimal_fixed_combined " "Found entity 1: bin2decimal_fixed_combined" {  } { { "bin2decimal_fixed.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/bin2decimal_fixed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760331619688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331619688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760331619692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331619692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file overflow_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_controller " "Found entity 1: overflow_controller" {  } { { "overflow_controller.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/overflow_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760331619697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331619697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file result_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 result_mux " "Found entity 1: result_mux" {  } { { "result_mux.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/result_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760331619701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331619701 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "alu_shift_mul2_div2.v(17) " "Verilog HDL error at alu_shift_mul2_div2.v(17): constant value overflow" {  } { { "alu_shift_mul2_div2.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/alu_shift_mul2_div2.v" 17 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1760331619704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_shift_mul2_div2.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_shift_mul2_div2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_shift_mul2_div2_fixed " "Found entity 1: alu_shift_mul2_div2_fixed" {  } { { "alu_shift_mul2_div2.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/alu_shift_mul2_div2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760331619705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331619705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_add_sub " "Found entity 1: alu_add_sub" {  } { { "alu_add_sub.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/alu_add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760331619710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331619710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file op_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_decoder " "Found entity 1: op_decoder" {  } { { "op_decoder.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/op_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760331619715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331619715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_button.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_button_shift " "Found entity 1: debounce_button_shift" {  } { { "debounce_button.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/debounce_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760331619720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331619720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/synchronizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760331619725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331619725 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frac_manager.v(14) " "Verilog HDL information at frac_manager.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "frac_manager.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/frac_manager.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1760331619728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frac_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file frac_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 fraction_manager " "Found entity 1: fraction_manager" {  } { { "frac_manager.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/frac_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760331619729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331619729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_calc_accum_final " "Elaborating entity \"top_calc_accum_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760331619940 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_sub_local top_calc_accum_final.v(59) " "Verilog HDL or VHDL warning at top_calc_accum_final.v(59): object \"op_sub_local\" assigned a value but never read" {  } { { "top_calc_accum_final.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/top_calc_accum_final.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760331619940 "|top_calc_accum_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_div2_local top_calc_accum_final.v(61) " "Verilog HDL or VHDL warning at top_calc_accum_final.v(61): object \"op_div2_local\" assigned a value but never read" {  } { { "top_calc_accum_final.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/top_calc_accum_final.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760331619940 "|top_calc_accum_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:sync_op " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:sync_op\"" {  } { { "top_calc_accum_final.v" "sync_op" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/top_calc_accum_final.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760331619951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:sync_data " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:sync_data\"" {  } { { "top_calc_accum_final.v" "sync_data" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/top_calc_accum_final.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760331619954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_button_shift debounce_button_shift:db " "Elaborating entity \"debounce_button_shift\" for hierarchy \"debounce_button_shift:db\"" {  } { { "top_calc_accum_final.v" "db" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/top_calc_accum_final.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760331619956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_add_sub alu_add_sub:u_addsub " "Elaborating entity \"alu_add_sub\" for hierarchy \"alu_add_sub:u_addsub\"" {  } { { "top_calc_accum_final.v" "u_addsub" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/top_calc_accum_final.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760331619958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fraction_manager fraction_manager:u_frac " "Elaborating entity \"fraction_manager\" for hierarchy \"fraction_manager:u_frac\"" {  } { { "top_calc_accum_final.v" "u_frac" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/top_calc_accum_final.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760331619968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 frac_manager.v(30) " "Verilog HDL assignment warning at frac_manager.v(30): truncated value with size 32 to match size of target (7)" {  } { { "frac_manager.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/frac_manager.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760331619973 "|top_calc_accum_final|fraction_manager:u_frac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_mux result_mux:u_mux " "Elaborating entity \"result_mux\" for hierarchy \"result_mux:u_mux\"" {  } { { "top_calc_accum_final.v" "u_mux" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/top_calc_accum_final.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760331619974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflow_controller overflow_controller:u_ovf " "Elaborating entity \"overflow_controller\" for hierarchy \"overflow_controller:u_ovf\"" {  } { { "top_calc_accum_final.v" "u_ovf" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/top_calc_accum_final.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760331619977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:u_acc " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:u_acc\"" {  } { { "top_calc_accum_final.v" "u_acc" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/top_calc_accum_final.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760331619979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2decimal_fixed_combined bin2decimal_fixed_combined:u_b2d " "Elaborating entity \"bin2decimal_fixed_combined\" for hierarchy \"bin2decimal_fixed_combined:u_b2d\"" {  } { { "top_calc_accum_final.v" "u_b2d" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/top_calc_accum_final.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760331619980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2decimal_fixed.v(15) " "Verilog HDL assignment warning at bin2decimal_fixed.v(15): truncated value with size 32 to match size of target (4)" {  } { { "bin2decimal_fixed.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/bin2decimal_fixed.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760331619981 "|top_calc_accum_final|bin2decimal_fixed_combined:u_b2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2decimal_fixed.v(16) " "Verilog HDL assignment warning at bin2decimal_fixed.v(16): truncated value with size 32 to match size of target (4)" {  } { { "bin2decimal_fixed.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/bin2decimal_fixed.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760331619981 "|top_calc_accum_final|bin2decimal_fixed_combined:u_b2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2decimal_fixed.v(17) " "Verilog HDL assignment warning at bin2decimal_fixed.v(17): truncated value with size 32 to match size of target (4)" {  } { { "bin2decimal_fixed.v" "" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/bin2decimal_fixed.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760331619981 "|top_calc_accum_final|bin2decimal_fixed_combined:u_b2d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_driver_top display_driver_top:u_displays " "Elaborating entity \"display_driver_top\" for hierarchy \"display_driver_top:u_displays\"" {  } { { "top_calc_accum_final.v" "u_displays" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/top_calc_accum_final.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760331619982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder display_driver_top:u_displays\|seven_seg_decoder:dec4 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"display_driver_top:u_displays\|seven_seg_decoder:dec4\"" {  } { { "display_driver_top.v" "dec4" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/display_driver_top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760331619985 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_muldiv alu_shift_mul2_div2 " "Node instance \"u_muldiv\" instantiates undefined entity \"alu_shift_mul2_div2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top_calc_accum_final.v" "u_muldiv" { Text "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/top_calc_accum_final.v" 76 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1760331619987 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jo_ra/OneDrive/Escritorio/calculadora/output_files/Calculadora_Acc.map.smsg " "Generated suppressed messages file C:/Users/jo_ra/OneDrive/Escritorio/calculadora/output_files/Calculadora_Acc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331620034 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760331620085 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 12 22:00:20 2025 " "Processing ended: Sun Oct 12 22:00:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760331620085 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760331620085 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760331620085 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331620085 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760331620689 ""}
