INFO-FLOW: Workspace /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1 opened at Mon Dec 02 09:45:05 EST 2024
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 1.41 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.13 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.61 sec.
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_directive_unroll -factor 32 dense_lay/dense_inner 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
Execute     set_directive_array_partition -type complete -dim 1 dense_lay input 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 1 mlp_xcel w1 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw1 complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 1 mlp_xcel w2 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw2 complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 1 mlp_xcel w3 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw3 complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 1 mlp_xcel w4 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw3 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw4 complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 1 mlp_xcel w5 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw3 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw4 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw5 complete=positionBoolean0type dim=1 
Execute     set_directive_unroll final/final_inner 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw3 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw4 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw5 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_array_partition -type complete -dim 1 final input 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw3 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw4 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw5 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 1 final weight 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw3 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw4 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw5 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredweight complete=positionBoolean0type dim=1 
Execute     set_directive_unroll relu/relu_outer 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw3 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw4 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw5 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredweight complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_array_partition -type complete -dim 1 relu data 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw3 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw4 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw5 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredweight complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
Execute     set_directive_unroll generate_binary_matrix/gen_neur 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw3 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw4 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw5 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredweight complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_array_partition -type complete -dim 2 generate_binary_matrix matrix 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw3 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw4 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw5 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredweight complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmatrix complete=positionBoolean0type dim=2 
Execute     csim_design -O 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp_test.cpp 
Execute       is_xip /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp_test.cpp 
Execute       is_encrypted /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.cpp 
Execute       is_xip /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 12.5 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 19.1 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'mlp.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling mlp.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         is_encrypted mlp.cpp 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "mlp.cpp"   -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E mlp.cpp -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp
Command         clang done; 1.14 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 0.8 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp"  -o "/home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.54 sec.
INFO-FLOW: Done: GCC PP time: 3.5 seconds per iteration
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw3 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw4 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw5 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredweight complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmatrix complete=positionBoolean0type dim=2 
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'UNROLL' factor=32 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw3 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw4 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredw5 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredweight complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmatrix complete=positionBoolean0type dim=2 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp std=c++11 -directive=/home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 0.69 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp std=c++11 -directive=/home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 1.22 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.mlp.pp.0.cpp.diag.yml /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.mlp.pp.0.cpp.out.log 2> /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.mlp.pp.0.cpp.err.log 
Command         ap_eval done; 0.79 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp std=c++11 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/tidy-3.1.mlp.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 > /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/tidy-3.1.mlp.pp.0.cpp.out.log 2> /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/tidy-3.1.mlp.pp.0.cpp.err.log 
Command           ap_eval done; 1.23 sec.
Execute           source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 > /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.mlp.pp.0.cpp.out.log 2> /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.mlp.pp.0.cpp.err.log 
Command           ap_eval done; 0.61 sec.
Command         tidy_31 done; 1.86 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pragma.1.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pragma.1.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 1.3 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pragma.2.cpp"  -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pragma.2.cpp -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.bc
Command         clang done; 1.57 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.g.bc -hls-opt -except-internalize dut -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.64 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 2714 ; free virtual = 13111
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 2714 ; free virtual = 13111
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.pp.bc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.07 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dut -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.0.bc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'dense_inner' (./layer.h:23) in function 'void dense_lay<9, 64>(ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0> const*, bool*)': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=9).
INFO: [XFORM 203-501] Unrolling loop 'dense_inner' (./layer.h:23) in function 'void dense_lay<32, 16>(ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0> const*, bool*)': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32).
INFO: [XFORM 203-501] Unrolling loop 'dense_inner' (./layer.h:23) in function 'void dense_lay<16, 16>(ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0> const*, bool*)': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=16).
Command           transform done; 8.9 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1172.363 ; gain = 534.340 ; free physical = 2624 ; free virtual = 13031
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.1.bc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'generate_binary_matrix<100, 64>' (./layer.h:79) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'generate_binary_matrix<100, 32>' (./layer.h:79) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'generate_binary_matrix<100, 16>' (./layer.h:79) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'calculate_variance' (./layer.h:73) automatically.
INFO: [XFORM 203-602] Inlining function 'relu<64>' into 'mlp_xcel' (mlp.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'relu<32>' into 'mlp_xcel' (mlp.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'final<16, 1>' into 'mlp_xcel' (mlp.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_mean' into 'mlp_xcel' (mlp.cpp:75) automatically.
Command           transform done; 11.68 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./layer.h:73: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1172.363 ; gain = 534.340 ; free physical = 2601 ; free virtual = 13011
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.1.bc to /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.o.1.bc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'final_outer' (./layer.h:34) in function 'final<16, 1>' automatically.
INFO: [HLS 200-489] Unrolling loop 'final_outer' (./layer.h:34) in function 'final<16, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'final_inner' (./layer.h:37) in function 'final<16, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'relu_outer' (./layer.h:48) in function 'relu<16>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'relu_outer' (./layer.h:48) in function 'relu<32>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'relu_outer' (./layer.h:48) in function 'relu<64>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'gen_neur' (./layer.h:89) in function 'generate_binary_matrix<100, 16>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'gen_neur' (./layer.h:89) in function 'generate_binary_matrix<100, 32>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'gen_neur' (./layer.h:89) in function 'generate_binary_matrix<100, 64>' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'dense_inner' (./layer.h:23) in function 'dense_lay<16, 16>': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'dense_inner' (./layer.h:23) in function 'dense_lay<16, 16>' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'dense_inner' (./layer.h:23) in function 'dense_lay<32, 16>': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32).
INFO: [HLS 200-489] Unrolling loop 'dense_inner' (./layer.h:23) in function 'dense_lay<32, 16>' completely with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'dense_inner' (./layer.h:23) in function 'dense_lay<64, 32>' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'dense_inner' (./layer.h:23) in function 'dense_lay<9, 64>': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=9).
INFO: [HLS 200-489] Unrolling loop 'dense_inner' (./layer.h:23) in function 'dense_lay<9, 64>' completely with a factor of 9.
INFO: [XFORM 203-102] Partitioning array 'dense4.V' (mlp.cpp:58) automatically.
INFO: [XFORM 203-101] Partitioning array 'w1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense3.V' (mlp.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense2.V' (mlp.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense1.V' (mlp.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense0.V' (mlp.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask2' (mlp.cpp:45) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mask3' (mlp.cpp:46) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mask1' (mlp.cpp:44) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mask0' (mlp.cpp:43) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (mlp.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dense0.V' (mlp.cpp:54) accessed through non-constant indices on dimension 1 (./layer.h:24:14), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'w2.V'  accessed through non-constant indices on dimension 1 (./layer.h:24:14), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'mask0' (mlp.cpp:43) accessed through non-constant indices on dimension 2 (./layer.h:26:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.15' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'w5.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.15' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'generate_binary_matrix<100, 64>' (./layer.h:79) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'generate_binary_matrix<100, 32>' (./layer.h:79) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'generate_binary_matrix<100, 16>' (./layer.h:79) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'calculate_variance' (./layer.h:73) automatically.
INFO: [XFORM 203-602] Inlining function 'final<16, 1>' into 'mlp_xcel' (mlp.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_mean' into 'mlp_xcel' (mlp.cpp:75) automatically.
Command           transform done; 15.38 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:73:39) to (./layer.h:73:39) in function 'calculate_variance'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'relu<32>' into 'mlp_xcel' (mlp.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'relu<16>' into 'mlp_xcel' (mlp.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'generate_binary_matrix<100, 64>' (./layer.h:77)...192 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generate_binary_matrix<100, 32>' (./layer.h:77)...96 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generate_binary_matrix<100, 16>' (./layer.h:77)...48 expression(s) balanced.
Command           transform done; 4.2 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2531 ; free virtual = 12949
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.o.2.bc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'generate_binary_matrix<100, 64>' to 'generate_binary_matr' (./layer.h:84:44)
WARNING: [XFORM 203-631] Renaming function 'generate_binary_matrix<100, 32>' to 'generate_binary_matr.1' (./layer.h:84:44)
WARNING: [XFORM 203-631] Renaming function 'generate_binary_matrix<100, 16>' to 'generate_binary_matr.2' (./layer.h:15:44)
INFO: [HLS 200-472] Inferring partial write operation for 'outputs.V' (mlp.cpp:73:5)
INFO: [HLS 200-472] Inferring partial write operation for 'matrix[0]' (./layer.h:96:9)
INFO: [HLS 200-472] Inferring partial write operation for 'matrix[0]' (./layer.h:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'matrix[0]' (./layer.h:96:9)
INFO: [HLS 200-472] Inferring partial write operation for 'matrix[0]' (./layer.h:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'matrix[0]' (./layer.h:96:9)
INFO: [HLS 200-472] Inferring partial write operation for 'matrix[0]' (./layer.h:101:9)
Command           transform done; 7.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 1424.148 ; gain = 786.125 ; free physical = 2393 ; free virtual = 12814
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 48.56 sec.
Command       elaborate done; 60.4 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
Execute         ap_set_top_model dut 
WARNING: [SYN 201-103] Legalizing function name 'generate_binary_matr.1' to 'generate_binary_matr_1'.
WARNING: [SYN 201-103] Legalizing function name 'generate_binary_matr.2' to 'generate_binary_matr_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_lay<9, 64>' to 'dense_lay_9_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<64>' to 'relu_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_lay<64, 32>' to 'dense_lay_64_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_lay<32, 16>' to 'dense_lay_32_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_lay<16, 16>' to 'dense_lay_16_16_s'.
Execute         get_model_list dut -filter all-wo-channel -topdown 
Execute         preproc_iomode -model dut 
Execute         preproc_iomode -model mlp_xcel 
Execute         preproc_iomode -model calculate_variance 
Execute         preproc_iomode -model dense_lay<16, 16> 
Execute         preproc_iomode -model dense_lay<32, 16> 
Execute         preproc_iomode -model dense_lay<64, 32> 
Execute         preproc_iomode -model relu<64> 
Execute         preproc_iomode -model dense_lay<9, 64> 
Execute         preproc_iomode -model generate_binary_matr.2 
Execute         preproc_iomode -model generate_binary_matr.1 
Execute         preproc_iomode -model generate_binary_matr 
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Model list for configure: generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut
INFO-FLOW: Configuring Module : generate_binary_matr ...
Execute         set_default_model generate_binary_matr 
Execute         apply_spec_resource_limit generate_binary_matr 
INFO-FLOW: Configuring Module : generate_binary_matr.1 ...
Execute         set_default_model generate_binary_matr.1 
Execute         apply_spec_resource_limit generate_binary_matr.1 
INFO-FLOW: Configuring Module : generate_binary_matr.2 ...
Execute         set_default_model generate_binary_matr.2 
Execute         apply_spec_resource_limit generate_binary_matr.2 
INFO-FLOW: Configuring Module : dense_lay<9, 64> ...
Execute         set_default_model dense_lay<9, 64> 
Execute         apply_spec_resource_limit dense_lay<9, 64> 
INFO-FLOW: Configuring Module : relu<64> ...
Execute         set_default_model relu<64> 
Execute         apply_spec_resource_limit relu<64> 
INFO-FLOW: Configuring Module : dense_lay<64, 32> ...
Execute         set_default_model dense_lay<64, 32> 
Execute         apply_spec_resource_limit dense_lay<64, 32> 
INFO-FLOW: Configuring Module : dense_lay<32, 16> ...
Execute         set_default_model dense_lay<32, 16> 
Execute         apply_spec_resource_limit dense_lay<32, 16> 
INFO-FLOW: Configuring Module : dense_lay<16, 16> ...
Execute         set_default_model dense_lay<16, 16> 
Execute         apply_spec_resource_limit dense_lay<16, 16> 
INFO-FLOW: Configuring Module : calculate_variance ...
Execute         set_default_model calculate_variance 
Execute         apply_spec_resource_limit calculate_variance 
INFO-FLOW: Configuring Module : mlp_xcel ...
Execute         set_default_model mlp_xcel 
Execute         apply_spec_resource_limit mlp_xcel 
INFO-FLOW: Configuring Module : dut ...
Execute         set_default_model dut 
Execute         apply_spec_resource_limit dut 
INFO-FLOW: Model list for preprocess: generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut
INFO-FLOW: Preprocessing Module: generate_binary_matr ...
Execute         set_default_model generate_binary_matr 
Execute         cdfg_preprocess -model generate_binary_matr 
Execute         rtl_gen_preprocess generate_binary_matr 
INFO-FLOW: Preprocessing Module: generate_binary_matr.1 ...
Execute         set_default_model generate_binary_matr.1 
Execute         cdfg_preprocess -model generate_binary_matr.1 
Execute         rtl_gen_preprocess generate_binary_matr.1 
INFO-FLOW: Preprocessing Module: generate_binary_matr.2 ...
Execute         set_default_model generate_binary_matr.2 
Execute         cdfg_preprocess -model generate_binary_matr.2 
Execute         rtl_gen_preprocess generate_binary_matr.2 
INFO-FLOW: Preprocessing Module: dense_lay<9, 64> ...
Execute         set_default_model dense_lay<9, 64> 
Execute         cdfg_preprocess -model dense_lay<9, 64> 
Execute         rtl_gen_preprocess dense_lay<9, 64> 
INFO-FLOW: Preprocessing Module: relu<64> ...
Execute         set_default_model relu<64> 
Execute         cdfg_preprocess -model relu<64> 
Execute         rtl_gen_preprocess relu<64> 
INFO-FLOW: Preprocessing Module: dense_lay<64, 32> ...
Execute         set_default_model dense_lay<64, 32> 
Execute         cdfg_preprocess -model dense_lay<64, 32> 
Execute         rtl_gen_preprocess dense_lay<64, 32> 
INFO-FLOW: Preprocessing Module: dense_lay<32, 16> ...
Execute         set_default_model dense_lay<32, 16> 
Execute         cdfg_preprocess -model dense_lay<32, 16> 
Execute         rtl_gen_preprocess dense_lay<32, 16> 
INFO-FLOW: Preprocessing Module: dense_lay<16, 16> ...
Execute         set_default_model dense_lay<16, 16> 
Execute         cdfg_preprocess -model dense_lay<16, 16> 
Execute         rtl_gen_preprocess dense_lay<16, 16> 
INFO-FLOW: Preprocessing Module: calculate_variance ...
Execute         set_default_model calculate_variance 
Execute         cdfg_preprocess -model calculate_variance 
Execute         rtl_gen_preprocess calculate_variance 
INFO-FLOW: Preprocessing Module: mlp_xcel ...
Execute         set_default_model mlp_xcel 
Execute         cdfg_preprocess -model mlp_xcel 
Execute         rtl_gen_preprocess mlp_xcel 
INFO-FLOW: Preprocessing Module: dut ...
Execute         set_default_model dut 
Execute         cdfg_preprocess -model dut 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for synthesis: generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_binary_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generate_binary_matr 
Execute         schedule -model generate_binary_matr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 82.18 seconds; current allocated memory: 417.759 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.verbose.sched.rpt 
Command         syn_report done; 0.73 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.sched.adb -f 
Command         db_write done; 0.65 sec.
INFO-FLOW: Finish scheduling generate_binary_matr.
Execute         set_default_model generate_binary_matr 
Execute         bind -model generate_binary_matr 
BIND OPTION: model=generate_binary_matr
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 422.685 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.verbose.bind.rpt 
Command         syn_report done; 0.95 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.bind.adb -f 
Command         db_write done; 0.69 sec.
INFO-FLOW: Finish binding generate_binary_matr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_binary_matr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generate_binary_matr.1 
Execute         schedule -model generate_binary_matr.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 425.068 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.verbose.sched.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.sched.adb -f 
Command         db_write done; 0.34 sec.
INFO-FLOW: Finish scheduling generate_binary_matr.1.
Execute         set_default_model generate_binary_matr.1 
Execute         bind -model generate_binary_matr.1 
BIND OPTION: model=generate_binary_matr.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 427.549 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.verbose.bind.rpt 
Command         syn_report done; 0.48 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.bind.adb -f 
Command         db_write done; 0.38 sec.
INFO-FLOW: Finish binding generate_binary_matr.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_binary_matr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generate_binary_matr.2 
Execute         schedule -model generate_binary_matr.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 428.933 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.verbose.sched.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.sched.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling generate_binary_matr.2.
Execute         set_default_model generate_binary_matr.2 
Execute         bind -model generate_binary_matr.2 
BIND OPTION: model=generate_binary_matr.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 430.349 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.verbose.bind.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.bind.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish binding generate_binary_matr.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_lay_9_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_lay<9, 64> 
Execute         schedule -model dense_lay<9, 64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 432.884 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.verbose.sched.rpt 
Command         syn_report done; 0.49 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.sched.adb -f 
Command         db_write done; 0.55 sec.
INFO-FLOW: Finish scheduling dense_lay<9, 64>.
Execute         set_default_model dense_lay<9, 64> 
Execute         bind -model dense_lay<9, 64> 
BIND OPTION: model=dense_lay<9, 64>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 436.432 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.verbose.bind.rpt 
Command         syn_report done; 0.57 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.bind.adb -f 
Command         db_write done; 0.51 sec.
INFO-FLOW: Finish binding dense_lay<9, 64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<64> 
Execute         schedule -model relu<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 437.549 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.verbose.sched.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling relu<64>.
Execute         set_default_model relu<64> 
Execute         bind -model relu<64> 
BIND OPTION: model=relu<64>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 439.074 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.verbose.bind.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.bind.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish binding relu<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_lay_64_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_lay<64, 32> 
Execute         schedule -model dense_lay<64, 32> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 441.665 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.verbose.sched.rpt 
Command         syn_report done; 0.57 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.sched.adb -f 
Command         db_write done; 0.56 sec.
INFO-FLOW: Finish scheduling dense_lay<64, 32>.
Execute         set_default_model dense_lay<64, 32> 
Execute         bind -model dense_lay<64, 32> 
BIND OPTION: model=dense_lay<64, 32>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 445.843 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.verbose.bind.rpt 
Command         syn_report done; 0.74 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.bind.adb -f 
Command         db_write done; 0.6 sec.
INFO-FLOW: Finish binding dense_lay<64, 32>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_lay_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_lay<32, 16> 
Execute         schedule -model dense_lay<32, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 447.493 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.verbose.sched.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.sched.adb -f 
Command         db_write done; 0.27 sec.
INFO-FLOW: Finish scheduling dense_lay<32, 16>.
Execute         set_default_model dense_lay<32, 16> 
Execute         bind -model dense_lay<32, 16> 
BIND OPTION: model=dense_lay<32, 16>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 449.629 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.verbose.bind.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.bind.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish binding dense_lay<32, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_lay_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_lay<16, 16> 
Execute         schedule -model dense_lay<16, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 450.723 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.verbose.sched.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.sched.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling dense_lay<16, 16>.
Execute         set_default_model dense_lay<16, 16> 
Execute         bind -model dense_lay<16, 16> 
BIND OPTION: model=dense_lay<16, 16>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 452.291 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.verbose.bind.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.bind.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish binding dense_lay<16, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_variance' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model calculate_variance 
Execute         schedule -model calculate_variance 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 452.808 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.verbose.sched.rpt 
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.sched.adb -f 
INFO-FLOW: Finish scheduling calculate_variance.
Execute         set_default_model calculate_variance 
Execute         bind -model calculate_variance 
BIND OPTION: model=calculate_variance
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 453.348 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.verbose.bind.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.bind.adb -f 
INFO-FLOW: Finish binding calculate_variance.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_xcel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mlp_xcel 
Execute         schedule -model mlp_xcel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 455.772 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.verbose.sched.rpt 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.sched.adb -f 
Command         db_write done; 0.52 sec.
INFO-FLOW: Finish scheduling mlp_xcel.
Execute         set_default_model mlp_xcel 
Execute         bind -model mlp_xcel 
BIND OPTION: model=mlp_xcel
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.63 sec.
INFO: [HLS 200-111]  Elapsed time: 3.58 seconds; current allocated memory: 463.757 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.verbose.bind.rpt 
Command         syn_report done; 1.61 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.bind.adb -f 
Command         db_write done; 0.55 sec.
INFO-FLOW: Finish binding mlp_xcel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut 
Execute         schedule -model dut 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 465.823 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.verbose.sched.rpt 
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.sched.adb -f 
INFO-FLOW: Finish scheduling dut.
Execute         set_default_model dut 
Execute         bind -model dut 
BIND OPTION: model=dut
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.56 sec.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 466.940 MB.
Execute         syn_report -verbosereport -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.verbose.bind.rpt 
Command         syn_report done; 1.42 sec.
Execute         db_write -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.bind.adb -f 
INFO-FLOW: Finish binding dut.
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess generate_binary_matr 
Execute         rtl_gen_preprocess generate_binary_matr.1 
Execute         rtl_gen_preprocess generate_binary_matr.2 
Execute         rtl_gen_preprocess dense_lay<9, 64> 
Execute         rtl_gen_preprocess relu<64> 
Execute         rtl_gen_preprocess dense_lay<64, 32> 
Execute         rtl_gen_preprocess dense_lay<32, 16> 
Execute         rtl_gen_preprocess dense_lay<16, 16> 
Execute         rtl_gen_preprocess calculate_variance 
Execute         rtl_gen_preprocess mlp_xcel 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for RTL generation: generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_binary_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model generate_binary_matr -vendor xilinx -mg_file /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_binary_matr'.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 475.840 MB.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl generate_binary_matr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/systemc/generate_binary_matr -synmodules generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut 
Execute         gen_rtl generate_binary_matr -style xilinx -f -lang vhdl -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/vhdl/generate_binary_matr 
Execute         gen_rtl generate_binary_matr -style xilinx -f -lang vlog -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/verilog/generate_binary_matr 
Execute         syn_report -csynth -model generate_binary_matr -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/generate_binary_matr_csynth.rpt 
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model generate_binary_matr -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/generate_binary_matr_csynth.xml 
Execute         syn_report -verbosereport -model generate_binary_matr -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.verbose.rpt 
Command         syn_report done; 1.07 sec.
Execute         db_write -model generate_binary_matr -f -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.adb 
Command         db_write done; 1.17 sec.
Execute         gen_tb_info generate_binary_matr -p /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_binary_matr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model generate_binary_matr.1 -vendor xilinx -mg_file /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_binary_matr_1'.
INFO: [HLS 200-111]  Elapsed time: 2.79 seconds; current allocated memory: 501.427 MB.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl generate_binary_matr.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/systemc/generate_binary_matr_1 -synmodules generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut 
Execute         gen_rtl generate_binary_matr.1 -style xilinx -f -lang vhdl -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/vhdl/generate_binary_matr_1 
Execute         gen_rtl generate_binary_matr.1 -style xilinx -f -lang vlog -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/verilog/generate_binary_matr_1 
Execute         syn_report -csynth -model generate_binary_matr.1 -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/generate_binary_matr_1_csynth.rpt 
Execute         syn_report -rtlxml -model generate_binary_matr.1 -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/generate_binary_matr_1_csynth.xml 
Execute         syn_report -verbosereport -model generate_binary_matr.1 -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.verbose.rpt 
Command         syn_report done; 0.55 sec.
Execute         db_write -model generate_binary_matr.1 -f -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.adb 
Command         db_write done; 0.79 sec.
Execute         gen_tb_info generate_binary_matr.1 -p /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_binary_matr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model generate_binary_matr.2 -vendor xilinx -mg_file /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dut_fmul_32ns_32ns_32_4_max_dsp_1' to 'dut_fmul_32ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_binary_matr_2'.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 514.364 MB.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl generate_binary_matr.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/systemc/generate_binary_matr_2 -synmodules generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut 
Execute         gen_rtl generate_binary_matr.2 -style xilinx -f -lang vhdl -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/vhdl/generate_binary_matr_2 
Execute         gen_rtl generate_binary_matr.2 -style xilinx -f -lang vlog -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/verilog/generate_binary_matr_2 
Execute         syn_report -csynth -model generate_binary_matr.2 -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/generate_binary_matr_2_csynth.rpt 
Execute         syn_report -rtlxml -model generate_binary_matr.2 -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/generate_binary_matr_2_csynth.xml 
Execute         syn_report -verbosereport -model generate_binary_matr.2 -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.verbose.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -model generate_binary_matr.2 -f -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.adb 
Command         db_write done; 0.53 sec.
Execute         gen_tb_info generate_binary_matr.2 -p /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_lay_9_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_lay<9, 64> -vendor xilinx -mg_file /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_b1_V' to 'dense_lay_9_64_s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_0' to 'dense_lay_9_64_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_1' to 'dense_lay_9_64_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_2' to 'dense_lay_9_64_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_3' to 'dense_lay_9_64_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_4' to 'dense_lay_9_64_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_5' to 'dense_lay_9_64_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_6' to 'dense_lay_9_64_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_7' to 'dense_lay_9_64_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_8' to 'dense_lay_9_64_s_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mux_646_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_lay_9_64_s'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 533.615 MB.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_lay<9, 64> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/systemc/dense_lay_9_64_s -synmodules generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut 
Execute         gen_rtl dense_lay<9, 64> -style xilinx -f -lang vhdl -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/vhdl/dense_lay_9_64_s 
Execute         gen_rtl dense_lay<9, 64> -style xilinx -f -lang vlog -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/verilog/dense_lay_9_64_s 
Execute         syn_report -csynth -model dense_lay<9, 64> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/dense_lay_9_64_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_lay<9, 64> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/dense_lay_9_64_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_lay<9, 64> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.verbose.rpt 
Command         syn_report done; 0.62 sec.
Execute         db_write -model dense_lay<9, 64> -f -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.adb 
Command         db_write done; 0.9 sec.
Execute         gen_tb_info dense_lay<9, 64> -p /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<64> -vendor xilinx -mg_file /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_64_s'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 557.975 MB.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<64> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/systemc/relu_64_s -synmodules generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut 
Execute         gen_rtl relu<64> -style xilinx -f -lang vhdl -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/vhdl/relu_64_s 
Execute         gen_rtl relu<64> -style xilinx -f -lang vlog -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/verilog/relu_64_s 
Execute         syn_report -csynth -model relu<64> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/relu_64_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<64> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/relu_64_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<64> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.verbose.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -model relu<64> -f -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.adb 
Command         db_write done; 0.55 sec.
Execute         gen_tb_info relu<64> -p /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_lay_64_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_lay<64, 32> -vendor xilinx -mg_file /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_b2_V' to 'dense_lay_64_32_smb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_0' to 'dense_lay_64_32_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_1' to 'dense_lay_64_32_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_2' to 'dense_lay_64_32_spcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_3' to 'dense_lay_64_32_sqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_4' to 'dense_lay_64_32_srcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_5' to 'dense_lay_64_32_ssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_6' to 'dense_lay_64_32_stde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_7' to 'dense_lay_64_32_sudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_8' to 'dense_lay_64_32_svdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_9' to 'dense_lay_64_32_swdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_10' to 'dense_lay_64_32_sxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_11' to 'dense_lay_64_32_syd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_12' to 'dense_lay_64_32_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_13' to 'dense_lay_64_32_sAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_14' to 'dense_lay_64_32_sBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_15' to 'dense_lay_64_32_sCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_16' to 'dense_lay_64_32_sDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_17' to 'dense_lay_64_32_sEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_18' to 'dense_lay_64_32_sFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_19' to 'dense_lay_64_32_sGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_20' to 'dense_lay_64_32_sHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_21' to 'dense_lay_64_32_sIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_22' to 'dense_lay_64_32_sJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_23' to 'dense_lay_64_32_sKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_24' to 'dense_lay_64_32_sLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_25' to 'dense_lay_64_32_sMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_26' to 'dense_lay_64_32_sNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_27' to 'dense_lay_64_32_sOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_28' to 'dense_lay_64_32_sPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_29' to 'dense_lay_64_32_sQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_30' to 'dense_lay_64_32_sRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_31' to 'dense_lay_64_32_sShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_63' to 'dense_lay_64_32_sThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_62' to 'dense_lay_64_32_sUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_61' to 'dense_lay_64_32_sVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_60' to 'dense_lay_64_32_sWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_59' to 'dense_lay_64_32_sXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_58' to 'dense_lay_64_32_sYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_57' to 'dense_lay_64_32_sZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_56' to 'dense_lay_64_32_s0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_55' to 'dense_lay_64_32_s1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_54' to 'dense_lay_64_32_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_53' to 'dense_lay_64_32_s3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_52' to 'dense_lay_64_32_s4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_51' to 'dense_lay_64_32_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_50' to 'dense_lay_64_32_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_49' to 'dense_lay_64_32_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_48' to 'dense_lay_64_32_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_47' to 'dense_lay_64_32_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_46' to 'dense_lay_64_32_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_45' to 'dense_lay_64_32_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_44' to 'dense_lay_64_32_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_43' to 'dense_lay_64_32_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_42' to 'dense_lay_64_32_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_41' to 'dense_lay_64_32_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_40' to 'dense_lay_64_32_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_39' to 'dense_lay_64_32_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_38' to 'dense_lay_64_32_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_37' to 'dense_lay_64_32_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_36' to 'dense_lay_64_32_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_35' to 'dense_lay_64_32_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_34' to 'dense_lay_64_32_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_33' to 'dense_lay_64_32_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_32' to 'dense_lay_64_32_sbom' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mux_325_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_lay_64_32_s'.
Command         create_rtl_model done; 1.15 sec.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 571.271 MB.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_lay<64, 32> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/systemc/dense_lay_64_32_s -synmodules generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut 
Execute         gen_rtl dense_lay<64, 32> -style xilinx -f -lang vhdl -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/vhdl/dense_lay_64_32_s 
Execute         gen_rtl dense_lay<64, 32> -style xilinx -f -lang vlog -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/verilog/dense_lay_64_32_s 
Execute         syn_report -csynth -model dense_lay<64, 32> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/dense_lay_64_32_s_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model dense_lay<64, 32> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/dense_lay_64_32_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_lay<64, 32> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.verbose.rpt 
Command         syn_report done; 0.82 sec.
Execute         db_write -model dense_lay<64, 32> -f -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.adb 
Command         db_write done; 1.05 sec.
Execute         gen_tb_info dense_lay<64, 32> -p /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_lay_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_lay<32, 16> -vendor xilinx -mg_file /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_b3_V' to 'dense_lay_32_16_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_0' to 'dense_lay_32_16_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_1' to 'dense_lay_32_16_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_2' to 'dense_lay_32_16_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_3' to 'dense_lay_32_16_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_4' to 'dense_lay_32_16_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_5' to 'dense_lay_32_16_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_6' to 'dense_lay_32_16_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_7' to 'dense_lay_32_16_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_8' to 'dense_lay_32_16_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_9' to 'dense_lay_32_16_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_10' to 'dense_lay_32_16_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_11' to 'dense_lay_32_16_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_12' to 'dense_lay_32_16_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_13' to 'dense_lay_32_16_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_14' to 'dense_lay_32_16_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_15' to 'dense_lay_32_16_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_16' to 'dense_lay_32_16_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_17' to 'dense_lay_32_16_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_18' to 'dense_lay_32_16_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_19' to 'dense_lay_32_16_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_20' to 'dense_lay_32_16_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_21' to 'dense_lay_32_16_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_22' to 'dense_lay_32_16_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_23' to 'dense_lay_32_16_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_24' to 'dense_lay_32_16_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_25' to 'dense_lay_32_16_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_26' to 'dense_lay_32_16_sbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_27' to 'dense_lay_32_16_sbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_28' to 'dense_lay_32_16_sbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_29' to 'dense_lay_32_16_sbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_30' to 'dense_lay_32_16_sbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_31' to 'dense_lay_32_16_sbVr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mux_164_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_lay_32_16_s'.
Command         create_rtl_model done; 1.08 sec.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 590.804 MB.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_lay<32, 16> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/systemc/dense_lay_32_16_s -synmodules generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut 
Execute         gen_rtl dense_lay<32, 16> -style xilinx -f -lang vhdl -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/vhdl/dense_lay_32_16_s 
Execute         gen_rtl dense_lay<32, 16> -style xilinx -f -lang vlog -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/verilog/dense_lay_32_16_s 
Execute         syn_report -csynth -model dense_lay<32, 16> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/dense_lay_32_16_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_lay<32, 16> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/dense_lay_32_16_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_lay<32, 16> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.verbose.rpt 
Command         syn_report done; 0.43 sec.
Execute         db_write -model dense_lay<32, 16> -f -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.adb 
Command         db_write done; 0.89 sec.
Execute         gen_tb_info dense_lay<32, 16> -p /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_lay_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_lay<16, 16> -vendor xilinx -mg_file /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_b4_V' to 'dense_lay_16_16_sbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_0' to 'dense_lay_16_16_sbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_1' to 'dense_lay_16_16_sbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_2' to 'dense_lay_16_16_sbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_3' to 'dense_lay_16_16_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_4' to 'dense_lay_16_16_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_5' to 'dense_lay_16_16_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_6' to 'dense_lay_16_16_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_7' to 'dense_lay_16_16_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_8' to 'dense_lay_16_16_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_9' to 'dense_lay_16_16_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_10' to 'dense_lay_16_16_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_11' to 'dense_lay_16_16_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_12' to 'dense_lay_16_16_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_13' to 'dense_lay_16_16_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_14' to 'dense_lay_16_16_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_15' to 'dense_lay_16_16_sccu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mux_164_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_lay_16_16_s'.
Command         create_rtl_model done; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 2.21 seconds; current allocated memory: 601.683 MB.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_lay<16, 16> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/systemc/dense_lay_16_16_s -synmodules generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut 
Execute         gen_rtl dense_lay<16, 16> -style xilinx -f -lang vhdl -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/vhdl/dense_lay_16_16_s 
Execute         gen_rtl dense_lay<16, 16> -style xilinx -f -lang vlog -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/verilog/dense_lay_16_16_s 
Execute         syn_report -csynth -model dense_lay<16, 16> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/dense_lay_16_16_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_lay<16, 16> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/dense_lay_16_16_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_lay<16, 16> -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.verbose.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -model dense_lay<16, 16> -f -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.adb 
Command         db_write done; 0.84 sec.
Execute         gen_tb_info dense_lay<16, 16> -p /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_variance' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model calculate_variance -vendor xilinx -mg_file /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dut_fpext_32ns_64_2_1' to 'dut_fpext_32ns_64cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_fsqrt_32ns_32ns_32_12_1' to 'dut_fsqrt_32ns_32ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mul_57ns_55s_111_2_1' to 'dut_mul_57ns_55s_cfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_fpext_32ns_64cdu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fsqrt_32ns_32ceu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_57ns_55s_cfu': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_variance'.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 608.581 MB.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl calculate_variance -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/systemc/calculate_variance -synmodules generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut 
Execute         gen_rtl calculate_variance -style xilinx -f -lang vhdl -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/vhdl/calculate_variance 
Execute         gen_rtl calculate_variance -style xilinx -f -lang vlog -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/verilog/calculate_variance 
Execute         syn_report -csynth -model calculate_variance -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/calculate_variance_csynth.rpt 
Execute         syn_report -rtlxml -model calculate_variance -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/calculate_variance_csynth.xml 
Execute         syn_report -verbosereport -model calculate_variance -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.verbose.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -model calculate_variance -f -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.adb 
Command         db_write done; 0.52 sec.
Execute         gen_tb_info calculate_variance -p /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_xcel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model mlp_xcel -vendor xilinx -mg_file /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'global_lfsr_seed_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_xcel'.
Command         create_rtl_model done; 6.66 sec.
INFO: [HLS 200-111]  Elapsed time: 7.41 seconds; current allocated memory: 634.988 MB.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl mlp_xcel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/systemc/mlp_xcel -synmodules generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut 
Execute         gen_rtl mlp_xcel -style xilinx -f -lang vhdl -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/vhdl/mlp_xcel 
Execute         gen_rtl mlp_xcel -style xilinx -f -lang vlog -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/verilog/mlp_xcel 
Execute         syn_report -csynth -model mlp_xcel -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/mlp_xcel_csynth.rpt 
Command         syn_report done; 0.29 sec.
Execute         syn_report -rtlxml -model mlp_xcel -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/mlp_xcel_csynth.xml 
Command         syn_report done; 0.14 sec.
Execute         syn_report -verbosereport -model mlp_xcel -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.verbose.rpt 
Command         syn_report done; 1.76 sec.
Execute         db_write -model mlp_xcel -f -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.adb 
Command         db_write done; 1.43 sec.
Execute         gen_tb_info mlp_xcel -p /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut -vendor xilinx -mg_file /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 654.392 MB.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/systemc/dut -synmodules generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vhdl -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/vhdl/dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vlog -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/verilog/dut 
Execute         syn_report -csynth -model dut -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/dut_csynth.rpt 
Execute         syn_report -rtlxml -model dut -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/syn/report/dut_csynth.xml 
Execute         syn_report -verbosereport -model dut -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.verbose.rpt 
Command         syn_report done; 1.4 sec.
Execute         db_write -model dut -f -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.adb 
Command         db_write done; 0.61 sec.
Execute         gen_tb_info dut -p /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut 
Execute         export_constraint_db -f -tool general -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         syn_report -designview -model dut -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.design.xml 
Command         syn_report done; 1.07 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model dut -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model dut -o /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks dut 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain dut 
INFO-FLOW: Model list for RTL component generation: generate_binary_matr generate_binary_matr.1 generate_binary_matr.2 {dense_lay<9, 64>} relu<64> {dense_lay<64, 32>} {dense_lay<32, 16>} {dense_lay<16, 16>} calculate_variance mlp_xcel dut
INFO-FLOW: Handling components in module [generate_binary_matr] ... 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.compgen.tcl 
INFO-FLOW: Handling components in module [generate_binary_matr_1] ... 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.compgen.tcl 
INFO-FLOW: Handling components in module [generate_binary_matr_2] ... 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.compgen.tcl 
INFO-FLOW: Found component dut_fmul_32ns_32nbkb.
INFO-FLOW: Append model dut_fmul_32ns_32nbkb
INFO-FLOW: Handling components in module [dense_lay_9_64_s] ... 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.compgen.tcl 
INFO-FLOW: Found component dut_mux_646_1_1_1.
INFO-FLOW: Append model dut_mux_646_1_1_1
INFO-FLOW: Found component dense_lay_9_64_s_cud.
INFO-FLOW: Append model dense_lay_9_64_s_cud
INFO-FLOW: Found component dense_lay_9_64_s_dEe.
INFO-FLOW: Append model dense_lay_9_64_s_dEe
INFO-FLOW: Found component dense_lay_9_64_s_eOg.
INFO-FLOW: Append model dense_lay_9_64_s_eOg
INFO-FLOW: Found component dense_lay_9_64_s_fYi.
INFO-FLOW: Append model dense_lay_9_64_s_fYi
INFO-FLOW: Found component dense_lay_9_64_s_g8j.
INFO-FLOW: Append model dense_lay_9_64_s_g8j
INFO-FLOW: Found component dense_lay_9_64_s_hbi.
INFO-FLOW: Append model dense_lay_9_64_s_hbi
INFO-FLOW: Found component dense_lay_9_64_s_ibs.
INFO-FLOW: Append model dense_lay_9_64_s_ibs
INFO-FLOW: Found component dense_lay_9_64_s_jbC.
INFO-FLOW: Append model dense_lay_9_64_s_jbC
INFO-FLOW: Found component dense_lay_9_64_s_kbM.
INFO-FLOW: Append model dense_lay_9_64_s_kbM
INFO-FLOW: Found component dense_lay_9_64_s_lbW.
INFO-FLOW: Append model dense_lay_9_64_s_lbW
INFO-FLOW: Handling components in module [relu_64_s] ... 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_lay_64_32_s] ... 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.compgen.tcl 
INFO-FLOW: Found component dut_mux_325_1_1_1.
INFO-FLOW: Append model dut_mux_325_1_1_1
INFO-FLOW: Found component dense_lay_64_32_smb6.
INFO-FLOW: Append model dense_lay_64_32_smb6
INFO-FLOW: Found component dense_lay_64_32_sncg.
INFO-FLOW: Append model dense_lay_64_32_sncg
INFO-FLOW: Found component dense_lay_64_32_socq.
INFO-FLOW: Append model dense_lay_64_32_socq
INFO-FLOW: Found component dense_lay_64_32_spcA.
INFO-FLOW: Append model dense_lay_64_32_spcA
INFO-FLOW: Found component dense_lay_64_32_sqcK.
INFO-FLOW: Append model dense_lay_64_32_sqcK
INFO-FLOW: Found component dense_lay_64_32_srcU.
INFO-FLOW: Append model dense_lay_64_32_srcU
INFO-FLOW: Found component dense_lay_64_32_ssc4.
INFO-FLOW: Append model dense_lay_64_32_ssc4
INFO-FLOW: Found component dense_lay_64_32_stde.
INFO-FLOW: Append model dense_lay_64_32_stde
INFO-FLOW: Found component dense_lay_64_32_sudo.
INFO-FLOW: Append model dense_lay_64_32_sudo
INFO-FLOW: Found component dense_lay_64_32_svdy.
INFO-FLOW: Append model dense_lay_64_32_svdy
INFO-FLOW: Found component dense_lay_64_32_swdI.
INFO-FLOW: Append model dense_lay_64_32_swdI
INFO-FLOW: Found component dense_lay_64_32_sxdS.
INFO-FLOW: Append model dense_lay_64_32_sxdS
INFO-FLOW: Found component dense_lay_64_32_syd2.
INFO-FLOW: Append model dense_lay_64_32_syd2
INFO-FLOW: Found component dense_lay_64_32_szec.
INFO-FLOW: Append model dense_lay_64_32_szec
INFO-FLOW: Found component dense_lay_64_32_sAem.
INFO-FLOW: Append model dense_lay_64_32_sAem
INFO-FLOW: Found component dense_lay_64_32_sBew.
INFO-FLOW: Append model dense_lay_64_32_sBew
INFO-FLOW: Found component dense_lay_64_32_sCeG.
INFO-FLOW: Append model dense_lay_64_32_sCeG
INFO-FLOW: Found component dense_lay_64_32_sDeQ.
INFO-FLOW: Append model dense_lay_64_32_sDeQ
INFO-FLOW: Found component dense_lay_64_32_sEe0.
INFO-FLOW: Append model dense_lay_64_32_sEe0
INFO-FLOW: Found component dense_lay_64_32_sFfa.
INFO-FLOW: Append model dense_lay_64_32_sFfa
INFO-FLOW: Found component dense_lay_64_32_sGfk.
INFO-FLOW: Append model dense_lay_64_32_sGfk
INFO-FLOW: Found component dense_lay_64_32_sHfu.
INFO-FLOW: Append model dense_lay_64_32_sHfu
INFO-FLOW: Found component dense_lay_64_32_sIfE.
INFO-FLOW: Append model dense_lay_64_32_sIfE
INFO-FLOW: Found component dense_lay_64_32_sJfO.
INFO-FLOW: Append model dense_lay_64_32_sJfO
INFO-FLOW: Found component dense_lay_64_32_sKfY.
INFO-FLOW: Append model dense_lay_64_32_sKfY
INFO-FLOW: Found component dense_lay_64_32_sLf8.
INFO-FLOW: Append model dense_lay_64_32_sLf8
INFO-FLOW: Found component dense_lay_64_32_sMgi.
INFO-FLOW: Append model dense_lay_64_32_sMgi
INFO-FLOW: Found component dense_lay_64_32_sNgs.
INFO-FLOW: Append model dense_lay_64_32_sNgs
INFO-FLOW: Found component dense_lay_64_32_sOgC.
INFO-FLOW: Append model dense_lay_64_32_sOgC
INFO-FLOW: Found component dense_lay_64_32_sPgM.
INFO-FLOW: Append model dense_lay_64_32_sPgM
INFO-FLOW: Found component dense_lay_64_32_sQgW.
INFO-FLOW: Append model dense_lay_64_32_sQgW
INFO-FLOW: Found component dense_lay_64_32_sRg6.
INFO-FLOW: Append model dense_lay_64_32_sRg6
INFO-FLOW: Found component dense_lay_64_32_sShg.
INFO-FLOW: Append model dense_lay_64_32_sShg
INFO-FLOW: Found component dense_lay_64_32_sThq.
INFO-FLOW: Append model dense_lay_64_32_sThq
INFO-FLOW: Found component dense_lay_64_32_sUhA.
INFO-FLOW: Append model dense_lay_64_32_sUhA
INFO-FLOW: Found component dense_lay_64_32_sVhK.
INFO-FLOW: Append model dense_lay_64_32_sVhK
INFO-FLOW: Found component dense_lay_64_32_sWhU.
INFO-FLOW: Append model dense_lay_64_32_sWhU
INFO-FLOW: Found component dense_lay_64_32_sXh4.
INFO-FLOW: Append model dense_lay_64_32_sXh4
INFO-FLOW: Found component dense_lay_64_32_sYie.
INFO-FLOW: Append model dense_lay_64_32_sYie
INFO-FLOW: Found component dense_lay_64_32_sZio.
INFO-FLOW: Append model dense_lay_64_32_sZio
INFO-FLOW: Found component dense_lay_64_32_s0iy.
INFO-FLOW: Append model dense_lay_64_32_s0iy
INFO-FLOW: Found component dense_lay_64_32_s1iI.
INFO-FLOW: Append model dense_lay_64_32_s1iI
INFO-FLOW: Found component dense_lay_64_32_s2iS.
INFO-FLOW: Append model dense_lay_64_32_s2iS
INFO-FLOW: Found component dense_lay_64_32_s3i2.
INFO-FLOW: Append model dense_lay_64_32_s3i2
INFO-FLOW: Found component dense_lay_64_32_s4jc.
INFO-FLOW: Append model dense_lay_64_32_s4jc
INFO-FLOW: Found component dense_lay_64_32_s5jm.
INFO-FLOW: Append model dense_lay_64_32_s5jm
INFO-FLOW: Found component dense_lay_64_32_s6jw.
INFO-FLOW: Append model dense_lay_64_32_s6jw
INFO-FLOW: Found component dense_lay_64_32_s7jG.
INFO-FLOW: Append model dense_lay_64_32_s7jG
INFO-FLOW: Found component dense_lay_64_32_s8jQ.
INFO-FLOW: Append model dense_lay_64_32_s8jQ
INFO-FLOW: Found component dense_lay_64_32_s9j0.
INFO-FLOW: Append model dense_lay_64_32_s9j0
INFO-FLOW: Found component dense_lay_64_32_sbak.
INFO-FLOW: Append model dense_lay_64_32_sbak
INFO-FLOW: Found component dense_lay_64_32_sbbk.
INFO-FLOW: Append model dense_lay_64_32_sbbk
INFO-FLOW: Found component dense_lay_64_32_sbck.
INFO-FLOW: Append model dense_lay_64_32_sbck
INFO-FLOW: Found component dense_lay_64_32_sbdk.
INFO-FLOW: Append model dense_lay_64_32_sbdk
INFO-FLOW: Found component dense_lay_64_32_sbek.
INFO-FLOW: Append model dense_lay_64_32_sbek
INFO-FLOW: Found component dense_lay_64_32_sbfk.
INFO-FLOW: Append model dense_lay_64_32_sbfk
INFO-FLOW: Found component dense_lay_64_32_sbgk.
INFO-FLOW: Append model dense_lay_64_32_sbgk
INFO-FLOW: Found component dense_lay_64_32_sbhl.
INFO-FLOW: Append model dense_lay_64_32_sbhl
INFO-FLOW: Found component dense_lay_64_32_sbil.
INFO-FLOW: Append model dense_lay_64_32_sbil
INFO-FLOW: Found component dense_lay_64_32_sbjl.
INFO-FLOW: Append model dense_lay_64_32_sbjl
INFO-FLOW: Found component dense_lay_64_32_sbkl.
INFO-FLOW: Append model dense_lay_64_32_sbkl
INFO-FLOW: Found component dense_lay_64_32_sbll.
INFO-FLOW: Append model dense_lay_64_32_sbll
INFO-FLOW: Found component dense_lay_64_32_sbml.
INFO-FLOW: Append model dense_lay_64_32_sbml
INFO-FLOW: Found component dense_lay_64_32_sbnm.
INFO-FLOW: Append model dense_lay_64_32_sbnm
INFO-FLOW: Found component dense_lay_64_32_sbom.
INFO-FLOW: Append model dense_lay_64_32_sbom
INFO-FLOW: Handling components in module [dense_lay_32_16_s] ... 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.compgen.tcl 
INFO-FLOW: Found component dut_mux_164_1_1_1.
INFO-FLOW: Append model dut_mux_164_1_1_1
INFO-FLOW: Found component dense_lay_32_16_sbpm.
INFO-FLOW: Append model dense_lay_32_16_sbpm
INFO-FLOW: Found component dense_lay_32_16_sbqm.
INFO-FLOW: Append model dense_lay_32_16_sbqm
INFO-FLOW: Found component dense_lay_32_16_sbrm.
INFO-FLOW: Append model dense_lay_32_16_sbrm
INFO-FLOW: Found component dense_lay_32_16_sbsm.
INFO-FLOW: Append model dense_lay_32_16_sbsm
INFO-FLOW: Found component dense_lay_32_16_sbtn.
INFO-FLOW: Append model dense_lay_32_16_sbtn
INFO-FLOW: Found component dense_lay_32_16_sbun.
INFO-FLOW: Append model dense_lay_32_16_sbun
INFO-FLOW: Found component dense_lay_32_16_sbvn.
INFO-FLOW: Append model dense_lay_32_16_sbvn
INFO-FLOW: Found component dense_lay_32_16_sbwn.
INFO-FLOW: Append model dense_lay_32_16_sbwn
INFO-FLOW: Found component dense_lay_32_16_sbxn.
INFO-FLOW: Append model dense_lay_32_16_sbxn
INFO-FLOW: Found component dense_lay_32_16_sbyn.
INFO-FLOW: Append model dense_lay_32_16_sbyn
INFO-FLOW: Found component dense_lay_32_16_sbzo.
INFO-FLOW: Append model dense_lay_32_16_sbzo
INFO-FLOW: Found component dense_lay_32_16_sbAo.
INFO-FLOW: Append model dense_lay_32_16_sbAo
INFO-FLOW: Found component dense_lay_32_16_sbBo.
INFO-FLOW: Append model dense_lay_32_16_sbBo
INFO-FLOW: Found component dense_lay_32_16_sbCo.
INFO-FLOW: Append model dense_lay_32_16_sbCo
INFO-FLOW: Found component dense_lay_32_16_sbDo.
INFO-FLOW: Append model dense_lay_32_16_sbDo
INFO-FLOW: Found component dense_lay_32_16_sbEo.
INFO-FLOW: Append model dense_lay_32_16_sbEo
INFO-FLOW: Found component dense_lay_32_16_sbFp.
INFO-FLOW: Append model dense_lay_32_16_sbFp
INFO-FLOW: Found component dense_lay_32_16_sbGp.
INFO-FLOW: Append model dense_lay_32_16_sbGp
INFO-FLOW: Found component dense_lay_32_16_sbHp.
INFO-FLOW: Append model dense_lay_32_16_sbHp
INFO-FLOW: Found component dense_lay_32_16_sbIp.
INFO-FLOW: Append model dense_lay_32_16_sbIp
INFO-FLOW: Found component dense_lay_32_16_sbJp.
INFO-FLOW: Append model dense_lay_32_16_sbJp
INFO-FLOW: Found component dense_lay_32_16_sbKp.
INFO-FLOW: Append model dense_lay_32_16_sbKp
INFO-FLOW: Found component dense_lay_32_16_sbLp.
INFO-FLOW: Append model dense_lay_32_16_sbLp
INFO-FLOW: Found component dense_lay_32_16_sbMq.
INFO-FLOW: Append model dense_lay_32_16_sbMq
INFO-FLOW: Found component dense_lay_32_16_sbNq.
INFO-FLOW: Append model dense_lay_32_16_sbNq
INFO-FLOW: Found component dense_lay_32_16_sbOq.
INFO-FLOW: Append model dense_lay_32_16_sbOq
INFO-FLOW: Found component dense_lay_32_16_sbPq.
INFO-FLOW: Append model dense_lay_32_16_sbPq
INFO-FLOW: Found component dense_lay_32_16_sbQq.
INFO-FLOW: Append model dense_lay_32_16_sbQq
INFO-FLOW: Found component dense_lay_32_16_sbRq.
INFO-FLOW: Append model dense_lay_32_16_sbRq
INFO-FLOW: Found component dense_lay_32_16_sbSr.
INFO-FLOW: Append model dense_lay_32_16_sbSr
INFO-FLOW: Found component dense_lay_32_16_sbTr.
INFO-FLOW: Append model dense_lay_32_16_sbTr
INFO-FLOW: Found component dense_lay_32_16_sbUr.
INFO-FLOW: Append model dense_lay_32_16_sbUr
INFO-FLOW: Found component dense_lay_32_16_sbVr.
INFO-FLOW: Append model dense_lay_32_16_sbVr
INFO-FLOW: Handling components in module [dense_lay_16_16_s] ... 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.compgen.tcl 
INFO-FLOW: Found component dense_lay_16_16_sbWr.
INFO-FLOW: Append model dense_lay_16_16_sbWr
INFO-FLOW: Found component dense_lay_16_16_sbXr.
INFO-FLOW: Append model dense_lay_16_16_sbXr
INFO-FLOW: Found component dense_lay_16_16_sbYs.
INFO-FLOW: Append model dense_lay_16_16_sbYs
INFO-FLOW: Found component dense_lay_16_16_sbZs.
INFO-FLOW: Append model dense_lay_16_16_sbZs
INFO-FLOW: Found component dense_lay_16_16_sb0s.
INFO-FLOW: Append model dense_lay_16_16_sb0s
INFO-FLOW: Found component dense_lay_16_16_sb1s.
INFO-FLOW: Append model dense_lay_16_16_sb1s
INFO-FLOW: Found component dense_lay_16_16_sb2s.
INFO-FLOW: Append model dense_lay_16_16_sb2s
INFO-FLOW: Found component dense_lay_16_16_sb3s.
INFO-FLOW: Append model dense_lay_16_16_sb3s
INFO-FLOW: Found component dense_lay_16_16_sb4t.
INFO-FLOW: Append model dense_lay_16_16_sb4t
INFO-FLOW: Found component dense_lay_16_16_sb5t.
INFO-FLOW: Append model dense_lay_16_16_sb5t
INFO-FLOW: Found component dense_lay_16_16_sb6t.
INFO-FLOW: Append model dense_lay_16_16_sb6t
INFO-FLOW: Found component dense_lay_16_16_sb7t.
INFO-FLOW: Append model dense_lay_16_16_sb7t
INFO-FLOW: Found component dense_lay_16_16_sb8t.
INFO-FLOW: Append model dense_lay_16_16_sb8t
INFO-FLOW: Found component dense_lay_16_16_sb9t.
INFO-FLOW: Append model dense_lay_16_16_sb9t
INFO-FLOW: Found component dense_lay_16_16_scau.
INFO-FLOW: Append model dense_lay_16_16_scau
INFO-FLOW: Found component dense_lay_16_16_scbu.
INFO-FLOW: Append model dense_lay_16_16_scbu
INFO-FLOW: Found component dense_lay_16_16_sccu.
INFO-FLOW: Append model dense_lay_16_16_sccu
INFO-FLOW: Handling components in module [calculate_variance] ... 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.compgen.tcl 
INFO-FLOW: Found component dut_fpext_32ns_64cdu.
INFO-FLOW: Append model dut_fpext_32ns_64cdu
INFO-FLOW: Found component dut_fsqrt_32ns_32ceu.
INFO-FLOW: Append model dut_fsqrt_32ns_32ceu
INFO-FLOW: Found component dut_mul_57ns_55s_cfu.
INFO-FLOW: Append model dut_mul_57ns_55s_cfu
INFO-FLOW: Handling components in module [mlp_xcel] ... 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.compgen.tcl 
INFO-FLOW: Found component mlp_xcel_outputs_V.
INFO-FLOW: Append model mlp_xcel_outputs_V
INFO-FLOW: Found component mlp_xcel_mask0_0.
INFO-FLOW: Append model mlp_xcel_mask0_0
INFO-FLOW: Handling components in module [dut] ... 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: Append model generate_binary_matr
INFO-FLOW: Append model generate_binary_matr_1
INFO-FLOW: Append model generate_binary_matr_2
INFO-FLOW: Append model dense_lay_9_64_s
INFO-FLOW: Append model relu_64_s
INFO-FLOW: Append model dense_lay_64_32_s
INFO-FLOW: Append model dense_lay_32_16_s
INFO-FLOW: Append model dense_lay_16_16_s
INFO-FLOW: Append model calculate_variance
INFO-FLOW: Append model mlp_xcel
INFO-FLOW: Append model dut
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dut_fmul_32ns_32nbkb dut_mux_646_1_1_1 dense_lay_9_64_s_cud dense_lay_9_64_s_dEe dense_lay_9_64_s_eOg dense_lay_9_64_s_fYi dense_lay_9_64_s_g8j dense_lay_9_64_s_hbi dense_lay_9_64_s_ibs dense_lay_9_64_s_jbC dense_lay_9_64_s_kbM dense_lay_9_64_s_lbW dut_mux_325_1_1_1 dense_lay_64_32_smb6 dense_lay_64_32_sncg dense_lay_64_32_socq dense_lay_64_32_spcA dense_lay_64_32_sqcK dense_lay_64_32_srcU dense_lay_64_32_ssc4 dense_lay_64_32_stde dense_lay_64_32_sudo dense_lay_64_32_svdy dense_lay_64_32_swdI dense_lay_64_32_sxdS dense_lay_64_32_syd2 dense_lay_64_32_szec dense_lay_64_32_sAem dense_lay_64_32_sBew dense_lay_64_32_sCeG dense_lay_64_32_sDeQ dense_lay_64_32_sEe0 dense_lay_64_32_sFfa dense_lay_64_32_sGfk dense_lay_64_32_sHfu dense_lay_64_32_sIfE dense_lay_64_32_sJfO dense_lay_64_32_sKfY dense_lay_64_32_sLf8 dense_lay_64_32_sMgi dense_lay_64_32_sNgs dense_lay_64_32_sOgC dense_lay_64_32_sPgM dense_lay_64_32_sQgW dense_lay_64_32_sRg6 dense_lay_64_32_sShg dense_lay_64_32_sThq dense_lay_64_32_sUhA dense_lay_64_32_sVhK dense_lay_64_32_sWhU dense_lay_64_32_sXh4 dense_lay_64_32_sYie dense_lay_64_32_sZio dense_lay_64_32_s0iy dense_lay_64_32_s1iI dense_lay_64_32_s2iS dense_lay_64_32_s3i2 dense_lay_64_32_s4jc dense_lay_64_32_s5jm dense_lay_64_32_s6jw dense_lay_64_32_s7jG dense_lay_64_32_s8jQ dense_lay_64_32_s9j0 dense_lay_64_32_sbak dense_lay_64_32_sbbk dense_lay_64_32_sbck dense_lay_64_32_sbdk dense_lay_64_32_sbek dense_lay_64_32_sbfk dense_lay_64_32_sbgk dense_lay_64_32_sbhl dense_lay_64_32_sbil dense_lay_64_32_sbjl dense_lay_64_32_sbkl dense_lay_64_32_sbll dense_lay_64_32_sbml dense_lay_64_32_sbnm dense_lay_64_32_sbom dut_mux_164_1_1_1 dense_lay_32_16_sbpm dense_lay_32_16_sbqm dense_lay_32_16_sbrm dense_lay_32_16_sbsm dense_lay_32_16_sbtn dense_lay_32_16_sbun dense_lay_32_16_sbvn dense_lay_32_16_sbwn dense_lay_32_16_sbxn dense_lay_32_16_sbyn dense_lay_32_16_sbzo dense_lay_32_16_sbAo dense_lay_32_16_sbBo dense_lay_32_16_sbCo dense_lay_32_16_sbDo dense_lay_32_16_sbEo dense_lay_32_16_sbFp dense_lay_32_16_sbGp dense_lay_32_16_sbHp dense_lay_32_16_sbIp dense_lay_32_16_sbJp dense_lay_32_16_sbKp dense_lay_32_16_sbLp dense_lay_32_16_sbMq dense_lay_32_16_sbNq dense_lay_32_16_sbOq dense_lay_32_16_sbPq dense_lay_32_16_sbQq dense_lay_32_16_sbRq dense_lay_32_16_sbSr dense_lay_32_16_sbTr dense_lay_32_16_sbUr dense_lay_32_16_sbVr dense_lay_16_16_sbWr dense_lay_16_16_sbXr dense_lay_16_16_sbYs dense_lay_16_16_sbZs dense_lay_16_16_sb0s dense_lay_16_16_sb1s dense_lay_16_16_sb2s dense_lay_16_16_sb3s dense_lay_16_16_sb4t dense_lay_16_16_sb5t dense_lay_16_16_sb6t dense_lay_16_16_sb7t dense_lay_16_16_sb8t dense_lay_16_16_sb9t dense_lay_16_16_scau dense_lay_16_16_scbu dense_lay_16_16_sccu dut_fpext_32ns_64cdu dut_fsqrt_32ns_32ceu dut_mul_57ns_55s_cfu mlp_xcel_outputs_V mlp_xcel_mask0_0 generate_binary_matr generate_binary_matr_1 generate_binary_matr_2 dense_lay_9_64_s relu_64_s dense_lay_64_32_s dense_lay_32_16_s dense_lay_16_16_s calculate_variance mlp_xcel dut
INFO-FLOW: To file: write model dut_fmul_32ns_32nbkb
INFO-FLOW: To file: write model dut_mux_646_1_1_1
INFO-FLOW: To file: write model dense_lay_9_64_s_cud
INFO-FLOW: To file: write model dense_lay_9_64_s_dEe
INFO-FLOW: To file: write model dense_lay_9_64_s_eOg
INFO-FLOW: To file: write model dense_lay_9_64_s_fYi
INFO-FLOW: To file: write model dense_lay_9_64_s_g8j
INFO-FLOW: To file: write model dense_lay_9_64_s_hbi
INFO-FLOW: To file: write model dense_lay_9_64_s_ibs
INFO-FLOW: To file: write model dense_lay_9_64_s_jbC
INFO-FLOW: To file: write model dense_lay_9_64_s_kbM
INFO-FLOW: To file: write model dense_lay_9_64_s_lbW
INFO-FLOW: To file: write model dut_mux_325_1_1_1
INFO-FLOW: To file: write model dense_lay_64_32_smb6
INFO-FLOW: To file: write model dense_lay_64_32_sncg
INFO-FLOW: To file: write model dense_lay_64_32_socq
INFO-FLOW: To file: write model dense_lay_64_32_spcA
INFO-FLOW: To file: write model dense_lay_64_32_sqcK
INFO-FLOW: To file: write model dense_lay_64_32_srcU
INFO-FLOW: To file: write model dense_lay_64_32_ssc4
INFO-FLOW: To file: write model dense_lay_64_32_stde
INFO-FLOW: To file: write model dense_lay_64_32_sudo
INFO-FLOW: To file: write model dense_lay_64_32_svdy
INFO-FLOW: To file: write model dense_lay_64_32_swdI
INFO-FLOW: To file: write model dense_lay_64_32_sxdS
INFO-FLOW: To file: write model dense_lay_64_32_syd2
INFO-FLOW: To file: write model dense_lay_64_32_szec
INFO-FLOW: To file: write model dense_lay_64_32_sAem
INFO-FLOW: To file: write model dense_lay_64_32_sBew
INFO-FLOW: To file: write model dense_lay_64_32_sCeG
INFO-FLOW: To file: write model dense_lay_64_32_sDeQ
INFO-FLOW: To file: write model dense_lay_64_32_sEe0
INFO-FLOW: To file: write model dense_lay_64_32_sFfa
INFO-FLOW: To file: write model dense_lay_64_32_sGfk
INFO-FLOW: To file: write model dense_lay_64_32_sHfu
INFO-FLOW: To file: write model dense_lay_64_32_sIfE
INFO-FLOW: To file: write model dense_lay_64_32_sJfO
INFO-FLOW: To file: write model dense_lay_64_32_sKfY
INFO-FLOW: To file: write model dense_lay_64_32_sLf8
INFO-FLOW: To file: write model dense_lay_64_32_sMgi
INFO-FLOW: To file: write model dense_lay_64_32_sNgs
INFO-FLOW: To file: write model dense_lay_64_32_sOgC
INFO-FLOW: To file: write model dense_lay_64_32_sPgM
INFO-FLOW: To file: write model dense_lay_64_32_sQgW
INFO-FLOW: To file: write model dense_lay_64_32_sRg6
INFO-FLOW: To file: write model dense_lay_64_32_sShg
INFO-FLOW: To file: write model dense_lay_64_32_sThq
INFO-FLOW: To file: write model dense_lay_64_32_sUhA
INFO-FLOW: To file: write model dense_lay_64_32_sVhK
INFO-FLOW: To file: write model dense_lay_64_32_sWhU
INFO-FLOW: To file: write model dense_lay_64_32_sXh4
INFO-FLOW: To file: write model dense_lay_64_32_sYie
INFO-FLOW: To file: write model dense_lay_64_32_sZio
INFO-FLOW: To file: write model dense_lay_64_32_s0iy
INFO-FLOW: To file: write model dense_lay_64_32_s1iI
INFO-FLOW: To file: write model dense_lay_64_32_s2iS
INFO-FLOW: To file: write model dense_lay_64_32_s3i2
INFO-FLOW: To file: write model dense_lay_64_32_s4jc
INFO-FLOW: To file: write model dense_lay_64_32_s5jm
INFO-FLOW: To file: write model dense_lay_64_32_s6jw
INFO-FLOW: To file: write model dense_lay_64_32_s7jG
INFO-FLOW: To file: write model dense_lay_64_32_s8jQ
INFO-FLOW: To file: write model dense_lay_64_32_s9j0
INFO-FLOW: To file: write model dense_lay_64_32_sbak
INFO-FLOW: To file: write model dense_lay_64_32_sbbk
INFO-FLOW: To file: write model dense_lay_64_32_sbck
INFO-FLOW: To file: write model dense_lay_64_32_sbdk
INFO-FLOW: To file: write model dense_lay_64_32_sbek
INFO-FLOW: To file: write model dense_lay_64_32_sbfk
INFO-FLOW: To file: write model dense_lay_64_32_sbgk
INFO-FLOW: To file: write model dense_lay_64_32_sbhl
INFO-FLOW: To file: write model dense_lay_64_32_sbil
INFO-FLOW: To file: write model dense_lay_64_32_sbjl
INFO-FLOW: To file: write model dense_lay_64_32_sbkl
INFO-FLOW: To file: write model dense_lay_64_32_sbll
INFO-FLOW: To file: write model dense_lay_64_32_sbml
INFO-FLOW: To file: write model dense_lay_64_32_sbnm
INFO-FLOW: To file: write model dense_lay_64_32_sbom
INFO-FLOW: To file: write model dut_mux_164_1_1_1
INFO-FLOW: To file: write model dense_lay_32_16_sbpm
INFO-FLOW: To file: write model dense_lay_32_16_sbqm
INFO-FLOW: To file: write model dense_lay_32_16_sbrm
INFO-FLOW: To file: write model dense_lay_32_16_sbsm
INFO-FLOW: To file: write model dense_lay_32_16_sbtn
INFO-FLOW: To file: write model dense_lay_32_16_sbun
INFO-FLOW: To file: write model dense_lay_32_16_sbvn
INFO-FLOW: To file: write model dense_lay_32_16_sbwn
INFO-FLOW: To file: write model dense_lay_32_16_sbxn
INFO-FLOW: To file: write model dense_lay_32_16_sbyn
INFO-FLOW: To file: write model dense_lay_32_16_sbzo
INFO-FLOW: To file: write model dense_lay_32_16_sbAo
INFO-FLOW: To file: write model dense_lay_32_16_sbBo
INFO-FLOW: To file: write model dense_lay_32_16_sbCo
INFO-FLOW: To file: write model dense_lay_32_16_sbDo
INFO-FLOW: To file: write model dense_lay_32_16_sbEo
INFO-FLOW: To file: write model dense_lay_32_16_sbFp
INFO-FLOW: To file: write model dense_lay_32_16_sbGp
INFO-FLOW: To file: write model dense_lay_32_16_sbHp
INFO-FLOW: To file: write model dense_lay_32_16_sbIp
INFO-FLOW: To file: write model dense_lay_32_16_sbJp
INFO-FLOW: To file: write model dense_lay_32_16_sbKp
INFO-FLOW: To file: write model dense_lay_32_16_sbLp
INFO-FLOW: To file: write model dense_lay_32_16_sbMq
INFO-FLOW: To file: write model dense_lay_32_16_sbNq
INFO-FLOW: To file: write model dense_lay_32_16_sbOq
INFO-FLOW: To file: write model dense_lay_32_16_sbPq
INFO-FLOW: To file: write model dense_lay_32_16_sbQq
INFO-FLOW: To file: write model dense_lay_32_16_sbRq
INFO-FLOW: To file: write model dense_lay_32_16_sbSr
INFO-FLOW: To file: write model dense_lay_32_16_sbTr
INFO-FLOW: To file: write model dense_lay_32_16_sbUr
INFO-FLOW: To file: write model dense_lay_32_16_sbVr
INFO-FLOW: To file: write model dense_lay_16_16_sbWr
INFO-FLOW: To file: write model dense_lay_16_16_sbXr
INFO-FLOW: To file: write model dense_lay_16_16_sbYs
INFO-FLOW: To file: write model dense_lay_16_16_sbZs
INFO-FLOW: To file: write model dense_lay_16_16_sb0s
INFO-FLOW: To file: write model dense_lay_16_16_sb1s
INFO-FLOW: To file: write model dense_lay_16_16_sb2s
INFO-FLOW: To file: write model dense_lay_16_16_sb3s
INFO-FLOW: To file: write model dense_lay_16_16_sb4t
INFO-FLOW: To file: write model dense_lay_16_16_sb5t
INFO-FLOW: To file: write model dense_lay_16_16_sb6t
INFO-FLOW: To file: write model dense_lay_16_16_sb7t
INFO-FLOW: To file: write model dense_lay_16_16_sb8t
INFO-FLOW: To file: write model dense_lay_16_16_sb9t
INFO-FLOW: To file: write model dense_lay_16_16_scau
INFO-FLOW: To file: write model dense_lay_16_16_scbu
INFO-FLOW: To file: write model dense_lay_16_16_sccu
INFO-FLOW: To file: write model dut_fpext_32ns_64cdu
INFO-FLOW: To file: write model dut_fsqrt_32ns_32ceu
INFO-FLOW: To file: write model dut_mul_57ns_55s_cfu
INFO-FLOW: To file: write model mlp_xcel_outputs_V
INFO-FLOW: To file: write model mlp_xcel_mask0_0
INFO-FLOW: To file: write model generate_binary_matr
INFO-FLOW: To file: write model generate_binary_matr_1
INFO-FLOW: To file: write model generate_binary_matr_2
INFO-FLOW: To file: write model dense_lay_9_64_s
INFO-FLOW: To file: write model relu_64_s
INFO-FLOW: To file: write model dense_lay_64_32_s
INFO-FLOW: To file: write model dense_lay_32_16_s
INFO-FLOW: To file: write model dense_lay_16_16_s
INFO-FLOW: To file: write model calculate_variance
INFO-FLOW: To file: write model mlp_xcel
INFO-FLOW: To file: write model dut
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model dut -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_cud_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_dEe_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_eOg_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_fYi_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_g8j_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_hbi_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_ibs_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_jbC_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_kbM_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_lbW_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.44 sec.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_smb6_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sncg_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_socq_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_spcA_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sqcK_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_srcU_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_ssc4_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_stde_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sudo_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_svdy_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_swdI_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sxdS_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_syd2_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_szec_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sAem_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sBew_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sCeG_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sDeQ_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sEe0_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sFfa_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sGfk_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sHfu_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sIfE_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sJfO_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sKfY_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sLf8_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sMgi_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sNgs_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sOgC_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sPgM_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sQgW_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sRg6_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sShg_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sThq_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sUhA_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sVhK_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sWhU_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sXh4_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sYie_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sZio_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s0iy_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s1iI_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s2iS_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s3i2_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s4jc_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s5jm_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s6jw_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s7jG_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s8jQ_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s9j0_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbak_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbbk_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbck_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbdk_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbek_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbfk_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbgk_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbhl_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbil_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbjl_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbkl_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbll_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbml_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbnm_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbom_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 2.95 sec.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbpm_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbqm_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbrm_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbsm_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbtn_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbun_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbvn_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbwn_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbxn_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbyn_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbzo_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbAo_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbBo_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbCo_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbDo_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbEo_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbFp_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbGp_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbHp_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbIp_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbJp_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbKp_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbLp_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbMq_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbNq_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbOq_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbPq_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbQq_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbRq_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbSr_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbTr_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbUr_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbVr_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.62 sec.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sbWr_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sbXr_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sbYs_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sbZs_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb0s_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb1s_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb2s_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb3s_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb4t_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb5t_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb6t_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb7t_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb8t_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb9t_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_scau_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_scbu_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sccu_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.85 sec.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'dut_mul_57ns_55s_cfu_MulnS_0'
Command         ap_source done; 0.11 sec.
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'mlp_xcel_outputs_V_ram (RAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_xcel_mask0_0_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=dut xml_exists=0
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.compgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=145 #gSsdmPorts=6
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         sc_get_clocks dut 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/impl/misc/dut_ap_fmul_2_max_dsp_32_ip.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/impl/misc/dut_ap_fpext_0_no_dsp_32_ip.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/impl/misc/dut_ap_fsqrt_10_no_dsp_32_ip.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.tbgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.tbgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.tbgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.tbgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.tbgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.tbgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.tbgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.tbgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.tbgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.tbgen.tcl 
Execute         source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:04 ; elapsed = 00:02:32 . Memory (MB): peak = 1616.148 ; gain = 978.125 ; free physical = 2005 ; free virtual = 12533
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
Command       autosyn done; 70.18 sec.
Command     csynth_design done; 130.58 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_1.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/generate_binary_matr_2.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_9_64_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/relu_64_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_64_32_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_32_16_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dense_lay_16_16_s.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/calculate_variance.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_xcel.compgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=6
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=dut
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=dut
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1/impl/ip/pack.sh
Command     export_design done; 33.21 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.14 sec.
