// Seed: 514591769
module module_0 (
    id_1
);
  inout reg id_1;
  always begin : LABEL_0
    if ((1)) id_1 = 1 * id_1;
    if (1) id_1 = #1 -1'b0;
    id_1 <= id_1;
    id_1 <= id_1;
  end
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  inout wire id_2;
  module_0 modCall_1 (id_3);
  input wire id_1;
  always
    if (-1'b0) id_3 <= id_2 / id_3;
    else begin : LABEL_0
      id_3 = id_1;
    end
endmodule
