Analysis & Synthesis report for RISCV-1
Thu Nov 23 17:58:29 2017
Quartus Prime Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Source assignments for imem:inst1|altsyncram:Mem_rtl_0|altsyncram_se61:auto_generated
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Parameter Settings for Inferred Entity Instance: imem:inst1|altsyncram:Mem_rtl_0
 20. altsyncram Parameter Settings by Entity Instance
 21. SignalTap II Logic Analyzer Settings
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Connections to In-System Debugging Instance "auto_signaltap_0"
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 23 17:58:29 2017           ;
; Quartus Prime Version              ; 16.0.2 Build 222 07/20/2016 SJ Standard Edition ;
; Revision Name                      ; RISCV-1                                         ;
; Top-level Entity Name              ; RISCV-1                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 7,862                                           ;
;     Total combinational functions  ; 3,988                                           ;
;     Dedicated logic registers      ; 5,072                                           ;
; Total registers                    ; 5072                                            ;
; Total pins                         ; 2                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 69,120                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; RISCV-1            ; RISCV-1            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; test01.vhd                                                         ; yes             ; User VHDL File                                        ; /student/home/walterdo/hardware_entwurf/riskv/test01.vhd                                                         ;             ;
; RISCV-1.bdf                                                        ; yes             ; User Block Diagram/Schematic File                     ; /student/home/walterdo/hardware_entwurf/riskv/RISCV-1.bdf                                                        ;             ;
; decode.vhd                                                         ; yes             ; User VHDL File                                        ; /student/home/walterdo/hardware_entwurf/riskv/decode.vhd                                                         ;             ;
; constants.vhd                                                      ; yes             ; User VHDL File                                        ; /student/home/walterdo/hardware_entwurf/riskv/constants.vhd                                                      ;             ;
; mux.vhd                                                            ; yes             ; User VHDL File                                        ; /student/home/walterdo/hardware_entwurf/riskv/mux.vhd                                                            ;             ;
; DecodeStage.vhd                                                    ; yes             ; User VHDL File                                        ; /student/home/walterdo/hardware_entwurf/riskv/DecodeStage.vhd                                                    ;             ;
; ExecuteStage.vhd                                                   ; yes             ; User VHDL File                                        ; /student/home/walterdo/hardware_entwurf/riskv/ExecuteStage.vhd                                                   ;             ;
; MemStage.vhd                                                       ; yes             ; User VHDL File                                        ; /student/home/walterdo/hardware_entwurf/riskv/MemStage.vhd                                                       ;             ;
; Forward.vhd                                                        ; yes             ; User VHDL File                                        ; /student/home/walterdo/hardware_entwurf/riskv/Forward.vhd                                                        ;             ;
; FetchStage.vhd                                                     ; yes             ; User VHDL File                                        ; /student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd                                                     ;             ;
; Fetch.vhd                                                          ; yes             ; User VHDL File                                        ; /student/home/walterdo/hardware_entwurf/riskv/Fetch.vhd                                                          ;             ;
; ALUTest.vhd                                                        ; yes             ; Auto-Found VHDL File                                  ; /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd                                                        ;             ;
; RegSet.vhd                                                         ; yes             ; Auto-Found VHDL File                                  ; /student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                              ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_constant.inc                                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/dffeea.inc                                                    ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/aglobal160.inc                                                ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                 ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/altsyncram.tdf                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_decode.inc                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/altrom.inc                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/altram.inc                                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/altdpram.inc                                                  ;             ;
; db/altsyncram_s124.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_s124.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/altdpram.tdf                                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/others/maxplus2/memmodes.inc                                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/a_hdffe.inc                                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/altsyncram.inc                                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/muxlut.inc                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/bypassff.inc                                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/altshift.inc                                                  ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; /student/home/walterdo/hardware_entwurf/riskv/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/declut.inc                                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_compare.inc                                               ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /student/home/walterdo/hardware_entwurf/riskv/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_counter.tdf                                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/cmpconst.inc                                                  ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_counter.inc                                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; /opt/altera/16.0.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                       ;             ;
; db/cntr_bii.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /student/home/walterdo/hardware_entwurf/riskv/db/cntr_bii.tdf                                                    ;             ;
; db/cmpr_vgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /student/home/walterdo/hardware_entwurf/riskv/db/cmpr_vgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /student/home/walterdo/hardware_entwurf/riskv/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /student/home/walterdo/hardware_entwurf/riskv/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /student/home/walterdo/hardware_entwurf/riskv/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /student/home/walterdo/hardware_entwurf/riskv/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /student/home/walterdo/hardware_entwurf/riskv/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_hub.vhd                                                   ; altera_sld  ;
; db/ip/sld8ecfd4c3/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                              ;             ;
; db/altsyncram_se61.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_se61.tdf                                             ;             ;
; db/RISCV-1.ram0_imem_37c714.hdl.mif                                ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /student/home/walterdo/hardware_entwurf/riskv/db/RISCV-1.ram0_imem_37c714.hdl.mif                                ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 7,862          ;
;                                             ;                ;
; Total combinational functions               ; 3988           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2728           ;
;     -- 3 input functions                    ; 990            ;
;     -- <=2 input functions                  ; 270            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3660           ;
;     -- arithmetic mode                      ; 328            ;
;                                             ;                ;
; Total registers                             ; 5072           ;
;     -- Dedicated logic registers            ; 5072           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 2              ;
; Total memory bits                           ; 69120          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3986           ;
; Total fan-out                               ; 35268          ;
; Average fan-out                             ; 3.76           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |RISCV-1                                                                                                                                ; 3988 (0)          ; 5072 (0)     ; 69120       ; 0            ; 0       ; 0         ; 2    ; 0            ; |RISCV-1                                                                                                                                                                                                                                                                                                                                            ; RISCV-1                           ; work         ;
;    |ALUTest:alu|                                                                                                                        ; 691 (691)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|ALUTest:alu                                                                                                                                                                                                                                                                                                                                ; ALUTest                           ; work         ;
;    |DecodeStage:inst2|                                                                                                                  ; 0 (0)             ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|DecodeStage:inst2                                                                                                                                                                                                                                                                                                                          ; DecodeStage                       ; work         ;
;    |ExecuteStage:inst3|                                                                                                                 ; 89 (89)           ; 173 (173)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|ExecuteStage:inst3                                                                                                                                                                                                                                                                                                                         ; ExecuteStage                      ; work         ;
;    |Fetch:inst7|                                                                                                                        ; 114 (114)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|Fetch:inst7                                                                                                                                                                                                                                                                                                                                ; Fetch                             ; work         ;
;    |FetchStage:inst6|                                                                                                                   ; 30 (30)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|FetchStage:inst6                                                                                                                                                                                                                                                                                                                           ; FetchStage                        ; work         ;
;    |Forward:inst5|                                                                                                                      ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|Forward:inst5                                                                                                                                                                                                                                                                                                                              ; Forward                           ; work         ;
;    |MemStage:inst4|                                                                                                                     ; 0 (0)             ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|MemStage:inst4                                                                                                                                                                                                                                                                                                                             ; MemStage                          ; work         ;
;    |RegSet:registers|                                                                                                                   ; 1385 (1385)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|RegSet:registers                                                                                                                                                                                                                                                                                                                           ; RegSet                            ; work         ;
;    |decode:dec|                                                                                                                         ; 264 (264)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|decode:dec                                                                                                                                                                                                                                                                                                                                 ; decode                            ; work         ;
;    |imem:inst1|                                                                                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|imem:inst1                                                                                                                                                                                                                                                                                                                                 ; imem                              ; work         ;
;       |altsyncram:Mem_rtl_0|                                                                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|imem:inst1|altsyncram:Mem_rtl_0                                                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;          |altsyncram_se61:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|imem:inst1|altsyncram:Mem_rtl_0|altsyncram_se61:auto_generated                                                                                                                                                                                                                                                                             ; altsyncram_se61                   ; work         ;
;    |mux:inst|                                                                                                                           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|mux:inst                                                                                                                                                                                                                                                                                                                                   ; mux                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1244 (2)          ; 3684 (568)   ; 36352       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1242 (0)          ; 3116 (0)     ; 36352       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1242 (89)         ; 3116 (1210)  ; 36352       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 36352       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_s124:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 36352       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s124:auto_generated                                                                                                                                                 ; altsyncram_s124                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 665 (1)           ; 1436 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 568 (0)           ; 1420 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 852 (852)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 568 (0)           ; 568 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 96 (96)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 351 (10)          ; 335 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_bii:auto_generated|                                                                                             ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bii:auto_generated                                                             ; cntr_bii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 284 (284)         ; 284 (284)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; imem:inst1|altsyncram:Mem_rtl_0|altsyncram_se61:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; db/RISCV-1.ram0_imem_37c714.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 284          ; 128          ; 284          ; 36352 ; None                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; ALUTest:alu|Cond                                   ; ALUTest:alu|Cond    ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; DecodeStage:inst2|PCNextO[1]           ; Merged with FetchStage:inst6|PCO[1]    ;
; DecodeStage:inst2|PCNextO[0]           ; Merged with FetchStage:inst6|PCO[0]    ;
; ExecuteStage:inst3|ClearO              ; Merged with DecodeStage:inst2|ClearO   ;
; RegSet:registers|Registers[0][0]       ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][10]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][11]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][12]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][13]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][14]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][15]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][16]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][17]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][18]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][19]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][1]       ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][20]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][21]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][22]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][23]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][24]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][25]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][26]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][27]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][28]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][29]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][2]       ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][30]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][31]      ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][3]       ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][4]       ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][5]       ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][6]       ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][7]       ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][8]       ; Stuck at GND due to stuck port data_in ;
; RegSet:registers|Registers[0][9]       ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 35 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5072  ;
; Number of registers using Synchronous Clear  ; 54    ;
; Number of registers using Synchronous Load   ; 151   ;
; Number of registers using Asynchronous Clear ; 2562  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2110  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FetchStage:inst6|PCO[2]                                                                                                                                                                                                                                                                                                         ; 1       ;
; FetchStage:inst6|PCO[3]                                                                                                                                                                                                                                                                                                         ; 1       ;
; FetchStage:inst6|PCO[4]                                                                                                                                                                                                                                                                                                         ; 1       ;
; FetchStage:inst6|PCO[5]                                                                                                                                                                                                                                                                                                         ; 1       ;
; FetchStage:inst6|PCO[6]                                                                                                                                                                                                                                                                                                         ; 1       ;
; FetchStage:inst6|PCO[7]                                                                                                                                                                                                                                                                                                         ; 1       ;
; FetchStage:inst6|PCO[8]                                                                                                                                                                                                                                                                                                         ; 1       ;
; FetchStage:inst6|PCO[9]                                                                                                                                                                                                                                                                                                         ; 1       ;
; FetchStage:inst6|PCO[10]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[11]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[12]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[13]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[14]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[15]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[16]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[17]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[18]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[19]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[20]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[21]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[22]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[23]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[24]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[25]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[26]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[27]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[28]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[29]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[30]                                                                                                                                                                                                                                                                                                        ; 1       ;
; FetchStage:inst6|PCO[31]                                                                                                                                                                                                                                                                                                        ; 1       ;
; RegSet:registers|Registers[1][0]                                                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 41                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------+
; Registers Packed Into Inferred Megafunctions      ;
+---------------------+----------------------+------+
; Register Name       ; Megafunction         ; Type ;
+---------------------+----------------------+------+
; imem:inst1|q[0..31] ; imem:inst1|Mem_rtl_0 ; RAM  ;
+---------------------+----------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RISCV-1|ExecuteStage:inst3|SrcData1O[26]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RISCV-1|ExecuteStage:inst3|SrcData2O[22]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |RISCV-1|ExecuteStage:inst3|PCNextO[22]     ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |RISCV-1|ExecuteStage:inst3|ImmO[31]        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RISCV-1|ExecuteStage:inst3|FunctO[2]       ;
; 8:1                ; 11 bits   ; 55 LEs        ; 22 LEs               ; 33 LEs                 ; Yes        ; |RISCV-1|ExecuteStage:inst3|ImmO[5]         ;
; 129:1              ; 31 bits   ; 2666 LEs      ; 62 LEs               ; 2604 LEs               ; Yes        ; |RISCV-1|ExecuteStage:inst3|JumpTargetO[11] ;
; 129:1              ; 5 bits    ; 430 LEs       ; 5 LEs                ; 425 LEs                ; Yes        ; |RISCV-1|ExecuteStage:inst3|DestRegNoO[3]   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |RISCV-1|decode:dec|Mux3                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |RISCV-1|decode:dec|Mux3                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISCV-1|ALUTest:alu|X[17]                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |RISCV-1|Fetch:inst7|ImemAddr[0]            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |RISCV-1|Fetch:inst7|PCNext[30]             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |RISCV-1|decode:dec|Mux3                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |RISCV-1|RegSet:registers|Mux21             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |RISCV-1|RegSet:registers|Mux40             ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; No         ; |RISCV-1|decode:dec|SrcRegNo2[0]            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |RISCV-1|decode:dec|SrcRegNo1[3]            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; No         ; |RISCV-1|ALUTest:alu|Mux9                   ;
; 12:1               ; 8 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; No         ; |RISCV-1|ALUTest:alu|Mux21                  ;
; 14:1               ; 4 bits    ; 36 LEs        ; 28 LEs               ; 8 LEs                  ; No         ; |RISCV-1|ALUTest:alu|Mux8                   ;
; 13:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |RISCV-1|ALUTest:alu|Mux25                  ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |RISCV-1|ALUTest:alu|Mux3                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; No         ; |RISCV-1|ALUTest:alu|Mux29                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for imem:inst1|altsyncram:Mem_rtl_0|altsyncram_se61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 284                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 284                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 873                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 284                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imem:inst1|altsyncram:Mem_rtl_0          ;
+------------------------------------+-------------------------------------+----------------+
; Parameter Name                     ; Value                               ; Type           ;
+------------------------------------+-------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                 ; Untyped        ;
; WIDTH_A                            ; 32                                  ; Untyped        ;
; WIDTHAD_A                          ; 10                                  ; Untyped        ;
; NUMWORDS_A                         ; 1024                                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped        ;
; WIDTH_B                            ; 1                                   ; Untyped        ;
; WIDTHAD_B                          ; 1                                   ; Untyped        ;
; NUMWORDS_B                         ; 1                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; INIT_FILE                          ; db/RISCV-1.ram0_imem_37c714.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_se61                     ; Untyped        ;
+------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                            ;
+-------------------------------------------+---------------------------------+
; Name                                      ; Value                           ;
+-------------------------------------------+---------------------------------+
; Number of entity instances                ; 1                               ;
; Entity Instance                           ; imem:inst1|altsyncram:Mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                             ;
;     -- WIDTH_A                            ; 32                              ;
;     -- NUMWORDS_A                         ; 1024                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
+-------------------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 284                 ; 284              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 285                         ;
; cycloneiii_ff         ; 1298                        ;
;     CLR               ; 216                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SLD           ; 84                          ;
;     ENA CLR           ; 992                         ;
; cycloneiii_lcell_comb ; 2621                        ;
;     arith             ; 250                         ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 191                         ;
;     normal            ; 2371                        ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 401                         ;
;         4 data inputs ; 1896                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 7.24                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                ;
+------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; ALUTest:alu|A[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[0]     ; N/A     ;
; ALUTest:alu|A[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[0]     ; N/A     ;
; ALUTest:alu|A[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[10]    ; N/A     ;
; ALUTest:alu|A[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[10]    ; N/A     ;
; ALUTest:alu|A[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[11]    ; N/A     ;
; ALUTest:alu|A[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[11]    ; N/A     ;
; ALUTest:alu|A[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[12]    ; N/A     ;
; ALUTest:alu|A[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[12]    ; N/A     ;
; ALUTest:alu|A[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[13]    ; N/A     ;
; ALUTest:alu|A[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[13]    ; N/A     ;
; ALUTest:alu|A[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[14]    ; N/A     ;
; ALUTest:alu|A[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[14]    ; N/A     ;
; ALUTest:alu|A[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[15]    ; N/A     ;
; ALUTest:alu|A[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[15]    ; N/A     ;
; ALUTest:alu|A[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[16]    ; N/A     ;
; ALUTest:alu|A[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[16]    ; N/A     ;
; ALUTest:alu|A[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[17]    ; N/A     ;
; ALUTest:alu|A[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[17]    ; N/A     ;
; ALUTest:alu|A[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[18]    ; N/A     ;
; ALUTest:alu|A[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[18]    ; N/A     ;
; ALUTest:alu|A[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[19]    ; N/A     ;
; ALUTest:alu|A[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[19]    ; N/A     ;
; ALUTest:alu|A[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[1]     ; N/A     ;
; ALUTest:alu|A[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[1]     ; N/A     ;
; ALUTest:alu|A[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[20]    ; N/A     ;
; ALUTest:alu|A[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[20]    ; N/A     ;
; ALUTest:alu|A[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[21]    ; N/A     ;
; ALUTest:alu|A[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[21]    ; N/A     ;
; ALUTest:alu|A[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[22]    ; N/A     ;
; ALUTest:alu|A[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[22]    ; N/A     ;
; ALUTest:alu|A[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[23]    ; N/A     ;
; ALUTest:alu|A[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[23]    ; N/A     ;
; ALUTest:alu|A[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[24]    ; N/A     ;
; ALUTest:alu|A[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[24]    ; N/A     ;
; ALUTest:alu|A[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[25]    ; N/A     ;
; ALUTest:alu|A[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[25]    ; N/A     ;
; ALUTest:alu|A[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[26]    ; N/A     ;
; ALUTest:alu|A[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[26]    ; N/A     ;
; ALUTest:alu|A[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[27]    ; N/A     ;
; ALUTest:alu|A[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[27]    ; N/A     ;
; ALUTest:alu|A[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[28]    ; N/A     ;
; ALUTest:alu|A[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[28]    ; N/A     ;
; ALUTest:alu|A[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[29]    ; N/A     ;
; ALUTest:alu|A[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[29]    ; N/A     ;
; ALUTest:alu|A[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[2]     ; N/A     ;
; ALUTest:alu|A[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[2]     ; N/A     ;
; ALUTest:alu|A[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[30]    ; N/A     ;
; ALUTest:alu|A[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[30]    ; N/A     ;
; ALUTest:alu|A[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[31]    ; N/A     ;
; ALUTest:alu|A[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[31]    ; N/A     ;
; ALUTest:alu|A[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[3]     ; N/A     ;
; ALUTest:alu|A[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[3]     ; N/A     ;
; ALUTest:alu|A[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[4]     ; N/A     ;
; ALUTest:alu|A[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[4]     ; N/A     ;
; ALUTest:alu|A[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[5]     ; N/A     ;
; ALUTest:alu|A[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[5]     ; N/A     ;
; ALUTest:alu|A[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[6]     ; N/A     ;
; ALUTest:alu|A[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[6]     ; N/A     ;
; ALUTest:alu|A[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[7]     ; N/A     ;
; ALUTest:alu|A[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[7]     ; N/A     ;
; ALUTest:alu|A[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[8]     ; N/A     ;
; ALUTest:alu|A[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[8]     ; N/A     ;
; ALUTest:alu|A[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[9]     ; N/A     ;
; ALUTest:alu|A[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ExecuteStage:inst3|SrcData1O[9]     ; N/A     ;
; ALUTest:alu|B[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[0]~0                ; N/A     ;
; ALUTest:alu|B[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[0]~0                ; N/A     ;
; ALUTest:alu|B[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[10]~1               ; N/A     ;
; ALUTest:alu|B[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[10]~1               ; N/A     ;
; ALUTest:alu|B[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[11]~2               ; N/A     ;
; ALUTest:alu|B[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[11]~2               ; N/A     ;
; ALUTest:alu|B[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[12]~3               ; N/A     ;
; ALUTest:alu|B[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[12]~3               ; N/A     ;
; ALUTest:alu|B[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[13]~4               ; N/A     ;
; ALUTest:alu|B[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[13]~4               ; N/A     ;
; ALUTest:alu|B[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[14]~5               ; N/A     ;
; ALUTest:alu|B[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[14]~5               ; N/A     ;
; ALUTest:alu|B[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[15]~6               ; N/A     ;
; ALUTest:alu|B[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[15]~6               ; N/A     ;
; ALUTest:alu|B[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[16]~7               ; N/A     ;
; ALUTest:alu|B[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[16]~7               ; N/A     ;
; ALUTest:alu|B[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[17]~8               ; N/A     ;
; ALUTest:alu|B[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[17]~8               ; N/A     ;
; ALUTest:alu|B[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[18]~9               ; N/A     ;
; ALUTest:alu|B[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[18]~9               ; N/A     ;
; ALUTest:alu|B[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[19]~10              ; N/A     ;
; ALUTest:alu|B[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[19]~10              ; N/A     ;
; ALUTest:alu|B[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[1]~11               ; N/A     ;
; ALUTest:alu|B[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[1]~11               ; N/A     ;
; ALUTest:alu|B[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[20]~12              ; N/A     ;
; ALUTest:alu|B[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[20]~12              ; N/A     ;
; ALUTest:alu|B[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[21]~13              ; N/A     ;
; ALUTest:alu|B[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[21]~13              ; N/A     ;
; ALUTest:alu|B[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[22]~14              ; N/A     ;
; ALUTest:alu|B[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[22]~14              ; N/A     ;
; ALUTest:alu|B[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[23]~15              ; N/A     ;
; ALUTest:alu|B[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[23]~15              ; N/A     ;
; ALUTest:alu|B[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[24]~16              ; N/A     ;
; ALUTest:alu|B[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[24]~16              ; N/A     ;
; ALUTest:alu|B[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[25]~17              ; N/A     ;
; ALUTest:alu|B[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[25]~17              ; N/A     ;
; ALUTest:alu|B[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[26]~18              ; N/A     ;
; ALUTest:alu|B[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[26]~18              ; N/A     ;
; ALUTest:alu|B[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[27]~19              ; N/A     ;
; ALUTest:alu|B[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[27]~19              ; N/A     ;
; ALUTest:alu|B[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[28]~20              ; N/A     ;
; ALUTest:alu|B[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[28]~20              ; N/A     ;
; ALUTest:alu|B[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[29]~21              ; N/A     ;
; ALUTest:alu|B[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[29]~21              ; N/A     ;
; ALUTest:alu|B[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[2]~22               ; N/A     ;
; ALUTest:alu|B[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[2]~22               ; N/A     ;
; ALUTest:alu|B[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[30]~23              ; N/A     ;
; ALUTest:alu|B[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[30]~23              ; N/A     ;
; ALUTest:alu|B[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[31]~24              ; N/A     ;
; ALUTest:alu|B[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[31]~24              ; N/A     ;
; ALUTest:alu|B[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[3]~25               ; N/A     ;
; ALUTest:alu|B[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[3]~25               ; N/A     ;
; ALUTest:alu|B[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[4]~26               ; N/A     ;
; ALUTest:alu|B[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[4]~26               ; N/A     ;
; ALUTest:alu|B[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[5]~27               ; N/A     ;
; ALUTest:alu|B[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[5]~27               ; N/A     ;
; ALUTest:alu|B[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[6]~28               ; N/A     ;
; ALUTest:alu|B[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[6]~28               ; N/A     ;
; ALUTest:alu|B[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[7]~29               ; N/A     ;
; ALUTest:alu|B[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[7]~29               ; N/A     ;
; ALUTest:alu|B[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[8]~30               ; N/A     ;
; ALUTest:alu|B[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[8]~30               ; N/A     ;
; ALUTest:alu|B[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[9]~31               ; N/A     ;
; ALUTest:alu|B[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux:inst|output[9]~31               ; N/A     ;
; ALUTest:alu|X[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[0]~2                  ; N/A     ;
; ALUTest:alu|X[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[0]~2                  ; N/A     ;
; ALUTest:alu|X[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[10]~4                 ; N/A     ;
; ALUTest:alu|X[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[10]~4                 ; N/A     ;
; ALUTest:alu|X[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[11]~5                 ; N/A     ;
; ALUTest:alu|X[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[11]~5                 ; N/A     ;
; ALUTest:alu|X[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[12]~7                 ; N/A     ;
; ALUTest:alu|X[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[12]~7                 ; N/A     ;
; ALUTest:alu|X[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[13]~8                 ; N/A     ;
; ALUTest:alu|X[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[13]~8                 ; N/A     ;
; ALUTest:alu|X[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[14]~10                ; N/A     ;
; ALUTest:alu|X[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[14]~10                ; N/A     ;
; ALUTest:alu|X[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[15]~11                ; N/A     ;
; ALUTest:alu|X[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[15]~11                ; N/A     ;
; ALUTest:alu|X[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[16]~13                ; N/A     ;
; ALUTest:alu|X[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[16]~13                ; N/A     ;
; ALUTest:alu|X[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[17]~14                ; N/A     ;
; ALUTest:alu|X[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[17]~14                ; N/A     ;
; ALUTest:alu|X[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[18]~15                ; N/A     ;
; ALUTest:alu|X[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[18]~15                ; N/A     ;
; ALUTest:alu|X[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[19]~16                ; N/A     ;
; ALUTest:alu|X[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[19]~16                ; N/A     ;
; ALUTest:alu|X[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[1]~17                 ; N/A     ;
; ALUTest:alu|X[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[1]~17                 ; N/A     ;
; ALUTest:alu|X[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[20]~18                ; N/A     ;
; ALUTest:alu|X[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[20]~18                ; N/A     ;
; ALUTest:alu|X[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[21]~19                ; N/A     ;
; ALUTest:alu|X[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[21]~19                ; N/A     ;
; ALUTest:alu|X[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[22]~20                ; N/A     ;
; ALUTest:alu|X[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[22]~20                ; N/A     ;
; ALUTest:alu|X[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[23]~21                ; N/A     ;
; ALUTest:alu|X[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[23]~21                ; N/A     ;
; ALUTest:alu|X[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[24]~23                ; N/A     ;
; ALUTest:alu|X[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[24]~23                ; N/A     ;
; ALUTest:alu|X[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[25]~25                ; N/A     ;
; ALUTest:alu|X[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[25]~25                ; N/A     ;
; ALUTest:alu|X[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[26]~27                ; N/A     ;
; ALUTest:alu|X[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[26]~27                ; N/A     ;
; ALUTest:alu|X[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[27]~29                ; N/A     ;
; ALUTest:alu|X[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[27]~29                ; N/A     ;
; ALUTest:alu|X[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[28]~31                ; N/A     ;
; ALUTest:alu|X[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[28]~31                ; N/A     ;
; ALUTest:alu|X[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[29]~33                ; N/A     ;
; ALUTest:alu|X[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[29]~33                ; N/A     ;
; ALUTest:alu|X[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[2]~34                 ; N/A     ;
; ALUTest:alu|X[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[2]~34                 ; N/A     ;
; ALUTest:alu|X[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[30]~36                ; N/A     ;
; ALUTest:alu|X[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[30]~36                ; N/A     ;
; ALUTest:alu|X[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[31]~37                ; N/A     ;
; ALUTest:alu|X[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[31]~37                ; N/A     ;
; ALUTest:alu|X[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[3]~38                 ; N/A     ;
; ALUTest:alu|X[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[3]~38                 ; N/A     ;
; ALUTest:alu|X[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[4]~40                 ; N/A     ;
; ALUTest:alu|X[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[4]~40                 ; N/A     ;
; ALUTest:alu|X[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[5]~41                 ; N/A     ;
; ALUTest:alu|X[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[5]~41                 ; N/A     ;
; ALUTest:alu|X[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[6]~42                 ; N/A     ;
; ALUTest:alu|X[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[6]~42                 ; N/A     ;
; ALUTest:alu|X[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[7]~43                 ; N/A     ;
; ALUTest:alu|X[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[7]~43                 ; N/A     ;
; ALUTest:alu|X[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[8]~44                 ; N/A     ;
; ALUTest:alu|X[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[8]~44                 ; N/A     ;
; ALUTest:alu|X[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[9]~45                 ; N/A     ;
; ALUTest:alu|X[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[9]~45                 ; N/A     ;
; CLOCK_50                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; Fetch:inst7|ImemAddr[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~49                 ; N/A     ;
; Fetch:inst7|ImemAddr[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~49                 ; N/A     ;
; Fetch:inst7|ImemAddr[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~53                 ; N/A     ;
; Fetch:inst7|ImemAddr[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~53                 ; N/A     ;
; Fetch:inst7|ImemAddr[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~57                 ; N/A     ;
; Fetch:inst7|ImemAddr[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~57                 ; N/A     ;
; Fetch:inst7|ImemAddr[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~61                 ; N/A     ;
; Fetch:inst7|ImemAddr[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~61                 ; N/A     ;
; Fetch:inst7|ImemAddr[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~65                 ; N/A     ;
; Fetch:inst7|ImemAddr[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~65                 ; N/A     ;
; Fetch:inst7|ImemAddr[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~69                 ; N/A     ;
; Fetch:inst7|ImemAddr[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~69                 ; N/A     ;
; Fetch:inst7|ImemAddr[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~73                 ; N/A     ;
; Fetch:inst7|ImemAddr[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~73                 ; N/A     ;
; Fetch:inst7|ImemAddr[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~77                 ; N/A     ;
; Fetch:inst7|ImemAddr[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~77                 ; N/A     ;
; Fetch:inst7|ImemAddr[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~81                 ; N/A     ;
; Fetch:inst7|ImemAddr[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~81                 ; N/A     ;
; Fetch:inst7|ImemAddr[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~85                 ; N/A     ;
; Fetch:inst7|ImemAddr[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~85                 ; N/A     ;
; Fetch:inst7|Jump             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpO~3                 ; N/A     ;
; Fetch:inst7|Jump             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpO~3                 ; N/A     ;
; Fetch:inst7|PCNext[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|PCNext[0]~6             ; N/A     ;
; Fetch:inst7|PCNext[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|PCNext[0]~6             ; N/A     ;
; Fetch:inst7|PCNext[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~81                 ; N/A     ;
; Fetch:inst7|PCNext[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~81                 ; N/A     ;
; Fetch:inst7|PCNext[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~85                 ; N/A     ;
; Fetch:inst7|PCNext[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~85                 ; N/A     ;
; Fetch:inst7|PCNext[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~89                 ; N/A     ;
; Fetch:inst7|PCNext[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~89                 ; N/A     ;
; Fetch:inst7|PCNext[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~93                 ; N/A     ;
; Fetch:inst7|PCNext[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~93                 ; N/A     ;
; Fetch:inst7|PCNext[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~96                 ; N/A     ;
; Fetch:inst7|PCNext[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~96                 ; N/A     ;
; Fetch:inst7|PCNext[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~100                ; N/A     ;
; Fetch:inst7|PCNext[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~100                ; N/A     ;
; Fetch:inst7|PCNext[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~103                ; N/A     ;
; Fetch:inst7|PCNext[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~103                ; N/A     ;
; Fetch:inst7|PCNext[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~106                ; N/A     ;
; Fetch:inst7|PCNext[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~106                ; N/A     ;
; Fetch:inst7|PCNext[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~109                ; N/A     ;
; Fetch:inst7|PCNext[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~109                ; N/A     ;
; Fetch:inst7|PCNext[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~112                ; N/A     ;
; Fetch:inst7|PCNext[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~112                ; N/A     ;
; Fetch:inst7|PCNext[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|PCNext[1]~8             ; N/A     ;
; Fetch:inst7|PCNext[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|PCNext[1]~8             ; N/A     ;
; Fetch:inst7|PCNext[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~115                ; N/A     ;
; Fetch:inst7|PCNext[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~115                ; N/A     ;
; Fetch:inst7|PCNext[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~118                ; N/A     ;
; Fetch:inst7|PCNext[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~118                ; N/A     ;
; Fetch:inst7|PCNext[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~121                ; N/A     ;
; Fetch:inst7|PCNext[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~121                ; N/A     ;
; Fetch:inst7|PCNext[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~124                ; N/A     ;
; Fetch:inst7|PCNext[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~124                ; N/A     ;
; Fetch:inst7|PCNext[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~129                ; N/A     ;
; Fetch:inst7|PCNext[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~129                ; N/A     ;
; Fetch:inst7|PCNext[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~134                ; N/A     ;
; Fetch:inst7|PCNext[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~134                ; N/A     ;
; Fetch:inst7|PCNext[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~139                ; N/A     ;
; Fetch:inst7|PCNext[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~139                ; N/A     ;
; Fetch:inst7|PCNext[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~144                ; N/A     ;
; Fetch:inst7|PCNext[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~144                ; N/A     ;
; Fetch:inst7|PCNext[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~149                ; N/A     ;
; Fetch:inst7|PCNext[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~149                ; N/A     ;
; Fetch:inst7|PCNext[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~153                ; N/A     ;
; Fetch:inst7|PCNext[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~153                ; N/A     ;
; Fetch:inst7|PCNext[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~49                 ; N/A     ;
; Fetch:inst7|PCNext[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~49                 ; N/A     ;
; Fetch:inst7|PCNext[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~156                ; N/A     ;
; Fetch:inst7|PCNext[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~156                ; N/A     ;
; Fetch:inst7|PCNext[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~159                ; N/A     ;
; Fetch:inst7|PCNext[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~159                ; N/A     ;
; Fetch:inst7|PCNext[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~53                 ; N/A     ;
; Fetch:inst7|PCNext[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~53                 ; N/A     ;
; Fetch:inst7|PCNext[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~57                 ; N/A     ;
; Fetch:inst7|PCNext[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~57                 ; N/A     ;
; Fetch:inst7|PCNext[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~61                 ; N/A     ;
; Fetch:inst7|PCNext[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~61                 ; N/A     ;
; Fetch:inst7|PCNext[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~65                 ; N/A     ;
; Fetch:inst7|PCNext[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~65                 ; N/A     ;
; Fetch:inst7|PCNext[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~69                 ; N/A     ;
; Fetch:inst7|PCNext[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~69                 ; N/A     ;
; Fetch:inst7|PCNext[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~73                 ; N/A     ;
; Fetch:inst7|PCNext[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~73                 ; N/A     ;
; Fetch:inst7|PCNext[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~77                 ; N/A     ;
; Fetch:inst7|PCNext[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~77                 ; N/A     ;
; KEY[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[2]                              ; N/A     ;
; KEY[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[2]                              ; N/A     ;
; RegSet:registers|RdData1[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux31~20           ; N/A     ;
; RegSet:registers|RdData1[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux31~20           ; N/A     ;
; RegSet:registers|RdData1[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux21~20           ; N/A     ;
; RegSet:registers|RdData1[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux21~20           ; N/A     ;
; RegSet:registers|RdData1[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux20~20           ; N/A     ;
; RegSet:registers|RdData1[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux20~20           ; N/A     ;
; RegSet:registers|RdData1[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux19~20           ; N/A     ;
; RegSet:registers|RdData1[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux19~20           ; N/A     ;
; RegSet:registers|RdData1[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux18~20           ; N/A     ;
; RegSet:registers|RdData1[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux18~20           ; N/A     ;
; RegSet:registers|RdData1[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux17~20           ; N/A     ;
; RegSet:registers|RdData1[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux17~20           ; N/A     ;
; RegSet:registers|RdData1[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux16~20           ; N/A     ;
; RegSet:registers|RdData1[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux16~20           ; N/A     ;
; RegSet:registers|RdData1[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux15~20           ; N/A     ;
; RegSet:registers|RdData1[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux15~20           ; N/A     ;
; RegSet:registers|RdData1[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux14~20           ; N/A     ;
; RegSet:registers|RdData1[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux14~20           ; N/A     ;
; RegSet:registers|RdData1[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux13~20           ; N/A     ;
; RegSet:registers|RdData1[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux13~20           ; N/A     ;
; RegSet:registers|RdData1[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux12~20           ; N/A     ;
; RegSet:registers|RdData1[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux12~20           ; N/A     ;
; RegSet:registers|RdData1[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux30~20           ; N/A     ;
; RegSet:registers|RdData1[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux30~20           ; N/A     ;
; RegSet:registers|RdData1[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux11~20           ; N/A     ;
; RegSet:registers|RdData1[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux11~20           ; N/A     ;
; RegSet:registers|RdData1[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux10~20           ; N/A     ;
; RegSet:registers|RdData1[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux10~20           ; N/A     ;
; RegSet:registers|RdData1[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux9~20            ; N/A     ;
; RegSet:registers|RdData1[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux9~20            ; N/A     ;
; RegSet:registers|RdData1[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux8~20            ; N/A     ;
; RegSet:registers|RdData1[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux8~20            ; N/A     ;
; RegSet:registers|RdData1[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux7~20            ; N/A     ;
; RegSet:registers|RdData1[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux7~20            ; N/A     ;
; RegSet:registers|RdData1[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux6~20            ; N/A     ;
; RegSet:registers|RdData1[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux6~20            ; N/A     ;
; RegSet:registers|RdData1[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux5~20            ; N/A     ;
; RegSet:registers|RdData1[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux5~20            ; N/A     ;
; RegSet:registers|RdData1[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux4~20            ; N/A     ;
; RegSet:registers|RdData1[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux4~20            ; N/A     ;
; RegSet:registers|RdData1[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux3~20            ; N/A     ;
; RegSet:registers|RdData1[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux3~20            ; N/A     ;
; RegSet:registers|RdData1[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux2~20            ; N/A     ;
; RegSet:registers|RdData1[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux2~20            ; N/A     ;
; RegSet:registers|RdData1[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux29~20           ; N/A     ;
; RegSet:registers|RdData1[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux29~20           ; N/A     ;
; RegSet:registers|RdData1[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux1~20            ; N/A     ;
; RegSet:registers|RdData1[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux1~20            ; N/A     ;
; RegSet:registers|RdData1[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux0~20            ; N/A     ;
; RegSet:registers|RdData1[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux0~20            ; N/A     ;
; RegSet:registers|RdData1[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux28~20           ; N/A     ;
; RegSet:registers|RdData1[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux28~20           ; N/A     ;
; RegSet:registers|RdData1[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux27~20           ; N/A     ;
; RegSet:registers|RdData1[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux27~20           ; N/A     ;
; RegSet:registers|RdData1[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux26~20           ; N/A     ;
; RegSet:registers|RdData1[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux26~20           ; N/A     ;
; RegSet:registers|RdData1[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux25~20           ; N/A     ;
; RegSet:registers|RdData1[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux25~20           ; N/A     ;
; RegSet:registers|RdData1[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux24~20           ; N/A     ;
; RegSet:registers|RdData1[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux24~20           ; N/A     ;
; RegSet:registers|RdData1[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux23~20           ; N/A     ;
; RegSet:registers|RdData1[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux23~20           ; N/A     ;
; RegSet:registers|RdData1[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux22~20           ; N/A     ;
; RegSet:registers|RdData1[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux22~20           ; N/A     ;
; RegSet:registers|RdData2[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux63~22           ; N/A     ;
; RegSet:registers|RdData2[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux63~22           ; N/A     ;
; RegSet:registers|RdData2[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux53~22           ; N/A     ;
; RegSet:registers|RdData2[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux53~22           ; N/A     ;
; RegSet:registers|RdData2[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux52~22           ; N/A     ;
; RegSet:registers|RdData2[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux52~22           ; N/A     ;
; RegSet:registers|RdData2[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux51~22           ; N/A     ;
; RegSet:registers|RdData2[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux51~22           ; N/A     ;
; RegSet:registers|RdData2[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux50~22           ; N/A     ;
; RegSet:registers|RdData2[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux50~22           ; N/A     ;
; RegSet:registers|RdData2[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux49~22           ; N/A     ;
; RegSet:registers|RdData2[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux49~22           ; N/A     ;
; RegSet:registers|RdData2[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux48~22           ; N/A     ;
; RegSet:registers|RdData2[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux48~22           ; N/A     ;
; RegSet:registers|RdData2[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux47~22           ; N/A     ;
; RegSet:registers|RdData2[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux47~22           ; N/A     ;
; RegSet:registers|RdData2[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux46~22           ; N/A     ;
; RegSet:registers|RdData2[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux46~22           ; N/A     ;
; RegSet:registers|RdData2[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux45~22           ; N/A     ;
; RegSet:registers|RdData2[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux45~22           ; N/A     ;
; RegSet:registers|RdData2[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux44~22           ; N/A     ;
; RegSet:registers|RdData2[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux44~22           ; N/A     ;
; RegSet:registers|RdData2[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux62~22           ; N/A     ;
; RegSet:registers|RdData2[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux62~22           ; N/A     ;
; RegSet:registers|RdData2[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux43~22           ; N/A     ;
; RegSet:registers|RdData2[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux43~22           ; N/A     ;
; RegSet:registers|RdData2[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux42~22           ; N/A     ;
; RegSet:registers|RdData2[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux42~22           ; N/A     ;
; RegSet:registers|RdData2[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux41~22           ; N/A     ;
; RegSet:registers|RdData2[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux41~22           ; N/A     ;
; RegSet:registers|RdData2[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux40~22           ; N/A     ;
; RegSet:registers|RdData2[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux40~22           ; N/A     ;
; RegSet:registers|RdData2[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux39~22           ; N/A     ;
; RegSet:registers|RdData2[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux39~22           ; N/A     ;
; RegSet:registers|RdData2[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux38~22           ; N/A     ;
; RegSet:registers|RdData2[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux38~22           ; N/A     ;
; RegSet:registers|RdData2[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux37~22           ; N/A     ;
; RegSet:registers|RdData2[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux37~22           ; N/A     ;
; RegSet:registers|RdData2[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux36~22           ; N/A     ;
; RegSet:registers|RdData2[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux36~22           ; N/A     ;
; RegSet:registers|RdData2[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux35~22           ; N/A     ;
; RegSet:registers|RdData2[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux35~22           ; N/A     ;
; RegSet:registers|RdData2[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux34~22           ; N/A     ;
; RegSet:registers|RdData2[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux34~22           ; N/A     ;
; RegSet:registers|RdData2[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux61~22           ; N/A     ;
; RegSet:registers|RdData2[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux61~22           ; N/A     ;
; RegSet:registers|RdData2[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux33~22           ; N/A     ;
; RegSet:registers|RdData2[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux33~22           ; N/A     ;
; RegSet:registers|RdData2[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux32~22           ; N/A     ;
; RegSet:registers|RdData2[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux32~22           ; N/A     ;
; RegSet:registers|RdData2[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux60~22           ; N/A     ;
; RegSet:registers|RdData2[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux60~22           ; N/A     ;
; RegSet:registers|RdData2[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux59~22           ; N/A     ;
; RegSet:registers|RdData2[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux59~22           ; N/A     ;
; RegSet:registers|RdData2[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux58~22           ; N/A     ;
; RegSet:registers|RdData2[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux58~22           ; N/A     ;
; RegSet:registers|RdData2[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux57~22           ; N/A     ;
; RegSet:registers|RdData2[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux57~22           ; N/A     ;
; RegSet:registers|RdData2[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux56~22           ; N/A     ;
; RegSet:registers|RdData2[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux56~22           ; N/A     ;
; RegSet:registers|RdData2[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux55~22           ; N/A     ;
; RegSet:registers|RdData2[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux55~22           ; N/A     ;
; RegSet:registers|RdData2[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux54~22           ; N/A     ;
; RegSet:registers|RdData2[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux54~22           ; N/A     ;
; RegSet:registers|RdRegNo1[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[0]~3           ; N/A     ;
; RegSet:registers|RdRegNo1[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[0]~3           ; N/A     ;
; RegSet:registers|RdRegNo1[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[1]~4           ; N/A     ;
; RegSet:registers|RdRegNo1[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[1]~4           ; N/A     ;
; RegSet:registers|RdRegNo1[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[2]~2           ; N/A     ;
; RegSet:registers|RdRegNo1[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[2]~2           ; N/A     ;
; RegSet:registers|RdRegNo1[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[3]~1           ; N/A     ;
; RegSet:registers|RdRegNo1[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[3]~1           ; N/A     ;
; RegSet:registers|RdRegNo1[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[4]~5           ; N/A     ;
; RegSet:registers|RdRegNo1[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[4]~5           ; N/A     ;
; RegSet:registers|RdRegNo2[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[0]~3           ; N/A     ;
; RegSet:registers|RdRegNo2[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[0]~3           ; N/A     ;
; RegSet:registers|RdRegNo2[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[1]~4           ; N/A     ;
; RegSet:registers|RdRegNo2[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[1]~4           ; N/A     ;
; RegSet:registers|RdRegNo2[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[2]~2           ; N/A     ;
; RegSet:registers|RdRegNo2[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[2]~2           ; N/A     ;
; RegSet:registers|RdRegNo2[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[3]~1           ; N/A     ;
; RegSet:registers|RdRegNo2[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[3]~1           ; N/A     ;
; RegSet:registers|RdRegNo2[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[4]~5           ; N/A     ;
; RegSet:registers|RdRegNo2[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[4]~5           ; N/A     ;
; RegSet:registers|WrData[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[0]         ; N/A     ;
; RegSet:registers|WrData[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[0]         ; N/A     ;
; RegSet:registers|WrData[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[10]        ; N/A     ;
; RegSet:registers|WrData[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[10]        ; N/A     ;
; RegSet:registers|WrData[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[11]        ; N/A     ;
; RegSet:registers|WrData[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[11]        ; N/A     ;
; RegSet:registers|WrData[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[12]        ; N/A     ;
; RegSet:registers|WrData[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[12]        ; N/A     ;
; RegSet:registers|WrData[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[13]        ; N/A     ;
; RegSet:registers|WrData[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[13]        ; N/A     ;
; RegSet:registers|WrData[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[14]        ; N/A     ;
; RegSet:registers|WrData[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[14]        ; N/A     ;
; RegSet:registers|WrData[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[15]        ; N/A     ;
; RegSet:registers|WrData[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[15]        ; N/A     ;
; RegSet:registers|WrData[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[16]        ; N/A     ;
; RegSet:registers|WrData[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[16]        ; N/A     ;
; RegSet:registers|WrData[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[17]        ; N/A     ;
; RegSet:registers|WrData[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[17]        ; N/A     ;
; RegSet:registers|WrData[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[18]        ; N/A     ;
; RegSet:registers|WrData[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[18]        ; N/A     ;
; RegSet:registers|WrData[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[19]        ; N/A     ;
; RegSet:registers|WrData[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[19]        ; N/A     ;
; RegSet:registers|WrData[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[1]         ; N/A     ;
; RegSet:registers|WrData[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[1]         ; N/A     ;
; RegSet:registers|WrData[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[20]        ; N/A     ;
; RegSet:registers|WrData[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[20]        ; N/A     ;
; RegSet:registers|WrData[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[21]        ; N/A     ;
; RegSet:registers|WrData[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[21]        ; N/A     ;
; RegSet:registers|WrData[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[22]        ; N/A     ;
; RegSet:registers|WrData[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[22]        ; N/A     ;
; RegSet:registers|WrData[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[23]        ; N/A     ;
; RegSet:registers|WrData[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[23]        ; N/A     ;
; RegSet:registers|WrData[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[24]        ; N/A     ;
; RegSet:registers|WrData[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[24]        ; N/A     ;
; RegSet:registers|WrData[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[25]        ; N/A     ;
; RegSet:registers|WrData[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[25]        ; N/A     ;
; RegSet:registers|WrData[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[26]        ; N/A     ;
; RegSet:registers|WrData[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[26]        ; N/A     ;
; RegSet:registers|WrData[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[27]        ; N/A     ;
; RegSet:registers|WrData[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[27]        ; N/A     ;
; RegSet:registers|WrData[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[28]        ; N/A     ;
; RegSet:registers|WrData[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[28]        ; N/A     ;
; RegSet:registers|WrData[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[29]        ; N/A     ;
; RegSet:registers|WrData[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[29]        ; N/A     ;
; RegSet:registers|WrData[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[2]         ; N/A     ;
; RegSet:registers|WrData[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[2]         ; N/A     ;
; RegSet:registers|WrData[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[30]        ; N/A     ;
; RegSet:registers|WrData[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[30]        ; N/A     ;
; RegSet:registers|WrData[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[31]        ; N/A     ;
; RegSet:registers|WrData[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[31]        ; N/A     ;
; RegSet:registers|WrData[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[3]         ; N/A     ;
; RegSet:registers|WrData[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[3]         ; N/A     ;
; RegSet:registers|WrData[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[4]         ; N/A     ;
; RegSet:registers|WrData[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[4]         ; N/A     ;
; RegSet:registers|WrData[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[5]         ; N/A     ;
; RegSet:registers|WrData[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[5]         ; N/A     ;
; RegSet:registers|WrData[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[6]         ; N/A     ;
; RegSet:registers|WrData[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[6]         ; N/A     ;
; RegSet:registers|WrData[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[7]         ; N/A     ;
; RegSet:registers|WrData[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[7]         ; N/A     ;
; RegSet:registers|WrData[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[8]         ; N/A     ;
; RegSet:registers|WrData[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[8]         ; N/A     ;
; RegSet:registers|WrData[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[9]         ; N/A     ;
; RegSet:registers|WrData[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestDataO[9]         ; N/A     ;
; RegSet:registers|WrEn        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestWrEnO            ; N/A     ;
; RegSet:registers|WrEn        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestWrEnO            ; N/A     ;
; RegSet:registers|WrRegNo[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[0]        ; N/A     ;
; RegSet:registers|WrRegNo[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[0]        ; N/A     ;
; RegSet:registers|WrRegNo[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[1]        ; N/A     ;
; RegSet:registers|WrRegNo[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[1]        ; N/A     ;
; RegSet:registers|WrRegNo[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[2]        ; N/A     ;
; RegSet:registers|WrRegNo[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[2]        ; N/A     ;
; RegSet:registers|WrRegNo[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[3]        ; N/A     ;
; RegSet:registers|WrRegNo[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[3]        ; N/A     ;
; RegSet:registers|WrRegNo[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[4]        ; N/A     ;
; RegSet:registers|WrRegNo[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[4]        ; N/A     ;
; decode:dec|Insn[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[0]          ; N/A     ;
; decode:dec|Insn[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[0]          ; N/A     ;
; decode:dec|Insn[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[10]         ; N/A     ;
; decode:dec|Insn[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[10]         ; N/A     ;
; decode:dec|Insn[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[11]         ; N/A     ;
; decode:dec|Insn[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[11]         ; N/A     ;
; decode:dec|Insn[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[12]         ; N/A     ;
; decode:dec|Insn[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[12]         ; N/A     ;
; decode:dec|Insn[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[13]         ; N/A     ;
; decode:dec|Insn[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[13]         ; N/A     ;
; decode:dec|Insn[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[14]         ; N/A     ;
; decode:dec|Insn[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[14]         ; N/A     ;
; decode:dec|Insn[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[15]         ; N/A     ;
; decode:dec|Insn[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[15]         ; N/A     ;
; decode:dec|Insn[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[16]         ; N/A     ;
; decode:dec|Insn[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[16]         ; N/A     ;
; decode:dec|Insn[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[17]         ; N/A     ;
; decode:dec|Insn[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[17]         ; N/A     ;
; decode:dec|Insn[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[18]         ; N/A     ;
; decode:dec|Insn[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[18]         ; N/A     ;
; decode:dec|Insn[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[19]         ; N/A     ;
; decode:dec|Insn[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[19]         ; N/A     ;
; decode:dec|Insn[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[1]          ; N/A     ;
; decode:dec|Insn[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[1]          ; N/A     ;
; decode:dec|Insn[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[20]         ; N/A     ;
; decode:dec|Insn[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[20]         ; N/A     ;
; decode:dec|Insn[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[21]         ; N/A     ;
; decode:dec|Insn[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[21]         ; N/A     ;
; decode:dec|Insn[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[22]         ; N/A     ;
; decode:dec|Insn[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[22]         ; N/A     ;
; decode:dec|Insn[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[23]         ; N/A     ;
; decode:dec|Insn[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[23]         ; N/A     ;
; decode:dec|Insn[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[24]         ; N/A     ;
; decode:dec|Insn[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[24]         ; N/A     ;
; decode:dec|Insn[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[25]         ; N/A     ;
; decode:dec|Insn[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[25]         ; N/A     ;
; decode:dec|Insn[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[26]         ; N/A     ;
; decode:dec|Insn[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[26]         ; N/A     ;
; decode:dec|Insn[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[27]         ; N/A     ;
; decode:dec|Insn[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[27]         ; N/A     ;
; decode:dec|Insn[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[28]         ; N/A     ;
; decode:dec|Insn[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[28]         ; N/A     ;
; decode:dec|Insn[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[29]         ; N/A     ;
; decode:dec|Insn[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[29]         ; N/A     ;
; decode:dec|Insn[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[2]          ; N/A     ;
; decode:dec|Insn[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[2]          ; N/A     ;
; decode:dec|Insn[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[30]         ; N/A     ;
; decode:dec|Insn[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[30]         ; N/A     ;
; decode:dec|Insn[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[31]         ; N/A     ;
; decode:dec|Insn[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[31]         ; N/A     ;
; decode:dec|Insn[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[3]          ; N/A     ;
; decode:dec|Insn[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[3]          ; N/A     ;
; decode:dec|Insn[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[4]          ; N/A     ;
; decode:dec|Insn[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[4]          ; N/A     ;
; decode:dec|Insn[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[5]          ; N/A     ;
; decode:dec|Insn[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[5]          ; N/A     ;
; decode:dec|Insn[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[6]          ; N/A     ;
; decode:dec|Insn[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[6]          ; N/A     ;
; decode:dec|Insn[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[7]          ; N/A     ;
; decode:dec|Insn[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[7]          ; N/A     ;
; decode:dec|Insn[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[8]          ; N/A     ;
; decode:dec|Insn[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[8]          ; N/A     ;
; decode:dec|Insn[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[9]          ; N/A     ;
; decode:dec|Insn[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[9]          ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition
    Info: Processing started: Thu Nov 23 17:58:02 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV-1 -c RISCV-1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file test01.vhd
    Info (12022): Found design unit 1: imem-SYN File: /student/home/walterdo/hardware_entwurf/riskv/test01.vhd Line: 9
    Info (12023): Found entity 1: imem File: /student/home/walterdo/hardware_entwurf/riskv/test01.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd
    Info (12022): Found design unit 1: Inc3Bit-Behavioral File: /student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd Line: 14
    Info (12023): Found entity 1: Inc3Bit File: /student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file RISCV-1.bdf
    Info (12023): Found entity 1: RISCV-1
Info (12021): Found 2 design units, including 1 entities, in source file decode.vhd
    Info (12022): Found design unit 1: decode-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/decode.vhd Line: 33
    Info (12023): Found entity 1: decode File: /student/home/walterdo/hardware_entwurf/riskv/decode.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file constants.vhd
    Info (12022): Found design unit 1: constants File: /student/home/walterdo/hardware_entwurf/riskv/constants.vhd Line: 9
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: /student/home/walterdo/hardware_entwurf/riskv/mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/mux.vhd Line: 15
    Info (12023): Found entity 1: mux File: /student/home/walterdo/hardware_entwurf/riskv/mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file DecodeStage.vhd
    Info (12022): Found design unit 1: DecodeStage-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/DecodeStage.vhd Line: 27
    Info (12023): Found entity 1: DecodeStage File: /student/home/walterdo/hardware_entwurf/riskv/DecodeStage.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ExecuteStage.vhd
    Info (12022): Found design unit 1: ExecuteStage-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/ExecuteStage.vhd Line: 49
    Info (12023): Found entity 1: ExecuteStage File: /student/home/walterdo/hardware_entwurf/riskv/ExecuteStage.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file MemStage.vhd
    Info (12022): Found design unit 1: MemStage-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/MemStage.vhd Line: 24
    Info (12023): Found entity 1: MemStage File: /student/home/walterdo/hardware_entwurf/riskv/MemStage.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Forward.vhd
    Info (12022): Found design unit 1: Forward-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/Forward.vhd Line: 29
    Info (12023): Found entity 1: Forward File: /student/home/walterdo/hardware_entwurf/riskv/Forward.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file FetchStage.vhd
    Info (12022): Found design unit 1: FetchStage-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd Line: 17
    Info (12023): Found entity 1: FetchStage File: /student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file Fetch.vhd
    Info (12022): Found design unit 1: Fetch-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/Fetch.vhd Line: 20
    Info (12023): Found entity 1: Fetch File: /student/home/walterdo/hardware_entwurf/riskv/Fetch.vhd Line: 7
Info (12127): Elaborating entity "RISCV-1" for the top level hierarchy
Warning (12125): Using design file ALUTest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ALUTest-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 37
    Info (12023): Found entity 1: ALUTest File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 6
Info (12128): Elaborating entity "ALUTest" for hierarchy "ALUTest:alu"
Warning (10541): VHDL Signal Declaration warning at ALUTest.vhd(30): used implicit default value for signal "MemAccessO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at ALUTest.vhd(31): used implicit default value for signal "MemWrData" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 31
Warning (10541): VHDL Signal Declaration warning at ALUTest.vhd(32): used implicit default value for signal "MemByteEna" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 32
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(49): signal "JumpRel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 49
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(62): signal "Aux" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 62
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(83): signal "Aux" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 83
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(96): signal "JumpRel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 96
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(98): signal "JumpTargetI" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 98
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(106): signal "JumpTargetI" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 106
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(110): signal "JumpRel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 110
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(111): signal "PCNext" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 111
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(115): signal "PCNext" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 115
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(116): signal "JumpTargetI" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 116
Warning (10631): VHDL Process Statement warning at ALUTest.vhd(39): inferring latch(es) for signal or variable "Cond", which holds its previous value in one or more paths through the process File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 39
Warning (10631): VHDL Process Statement warning at ALUTest.vhd(39): inferring latch(es) for signal or variable "Result", which holds its previous value in one or more paths through the process File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 39
Info (10041): Inferred latch for "Result[0]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[1]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[2]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[3]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[4]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[5]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[6]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[7]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[8]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[9]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[10]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[11]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[12]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[13]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[14]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[15]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[16]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[17]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[18]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[19]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[20]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[21]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[22]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[23]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[24]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[25]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[26]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[27]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[28]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[29]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[30]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Result[31]" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (10041): Inferred latch for "Cond" at ALUTest.vhd(44) File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 44
Info (12128): Elaborating entity "ExecuteStage" for hierarchy "ExecuteStage:inst3"
Info (12128): Elaborating entity "decode" for hierarchy "decode:dec"
Warning (10541): VHDL Signal Declaration warning at decode.vhd(24): used implicit default value for signal "MemAccess" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /student/home/walterdo/hardware_entwurf/riskv/decode.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at decode.vhd(25): used implicit default value for signal "MemWrEn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /student/home/walterdo/hardware_entwurf/riskv/decode.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at decode.vhd(28): used implicit default value for signal "InterlockO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /student/home/walterdo/hardware_entwurf/riskv/decode.vhd Line: 28
Info (12128): Elaborating entity "DecodeStage" for hierarchy "DecodeStage:inst2"
Info (12128): Elaborating entity "imem" for hierarchy "imem:inst1"
Info (12128): Elaborating entity "Fetch" for hierarchy "Fetch:inst7"
Info (12128): Elaborating entity "FetchStage" for hierarchy "FetchStage:inst6"
Info (12128): Elaborating entity "Forward" for hierarchy "Forward:inst5"
Warning (10492): VHDL Process Statement warning at Forward.vhd(38): signal "DestWrEn_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/Forward.vhd Line: 38
Warning (10492): VHDL Process Statement warning at Forward.vhd(39): signal "DestData_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/Forward.vhd Line: 39
Warning (10492): VHDL Process Statement warning at Forward.vhd(46): signal "DestWrEn_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/Forward.vhd Line: 46
Warning (10492): VHDL Process Statement warning at Forward.vhd(47): signal "DestData_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/Forward.vhd Line: 47
Info (12128): Elaborating entity "MemStage" for hierarchy "MemStage:inst4"
Warning (12125): Using design file RegSet.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RegSet-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd Line: 23
    Info (12023): Found entity 1: RegSet File: /student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd Line: 6
Info (12128): Elaborating entity "RegSet" for hierarchy "RegSet:registers"
Warning (10492): VHDL Process Statement warning at RegSet.vhd(51): signal "Registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd Line: 51
Warning (10492): VHDL Process Statement warning at RegSet.vhd(52): signal "Registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd Line: 52
Info (12128): Elaborating entity "mux" for hierarchy "mux:inst"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s124.tdf
    Info (12023): Found entity 1: altsyncram_s124 File: /student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_s124.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: /student/home/walterdo/hardware_entwurf/riskv/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /student/home/walterdo/hardware_entwurf/riskv/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bii.tdf
    Info (12023): Found entity 1: cntr_bii File: /student/home/walterdo/hardware_entwurf/riskv/db/cntr_bii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: /student/home/walterdo/hardware_entwurf/riskv/db/cmpr_vgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: /student/home/walterdo/hardware_entwurf/riskv/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: /student/home/walterdo/hardware_entwurf/riskv/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: /student/home/walterdo/hardware_entwurf/riskv/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /student/home/walterdo/hardware_entwurf/riskv/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /student/home/walterdo/hardware_entwurf/riskv/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.11.23.17:58:16 Progress: Loading sld8ecfd4c3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imem:inst1|Mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISCV-1.ram0_imem_37c714.hdl.mif
Info (12130): Elaborated megafunction instantiation "imem:inst1|altsyncram:Mem_rtl_0"
Info (12133): Instantiated megafunction "imem:inst1|altsyncram:Mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISCV-1.ram0_imem_37c714.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_se61.tdf
    Info (12023): Found entity 1: altsyncram_se61 File: /student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_se61.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: /student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd Line: 23
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 601 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8369 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 8046 logic cells
    Info (21064): Implemented 316 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 1434 megabytes
    Info: Processing ended: Thu Nov 23 17:58:29 2017
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:54


