#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jul  1 16:41:58 2021
# Process ID: 7951
# Current directory: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1
# Command line: vivado -log txem7310_pll__s3100_ms__top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source txem7310_pll__s3100_ms__top.tcl -notrace
# Log file: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top.vdi
# Journal file: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source txem7310_pll__s3100_ms__top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {13}  -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: link_design -top txem7310_pll__s3100_ms__top -part xc7a200tfbg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'master_drp_ug480_inst/xadc_wiz_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'master_drp_ug480_inst/xadc_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc] for cell 'TEST_fifo_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc] for cell 'TEST_fifo_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/bd_3c9d_microblaze_I_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/bd_3c9d_microblaze_I_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_2/bd_3c9d_ilmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/ilmb/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_2/bd_3c9d_ilmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/ilmb/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_3/bd_3c9d_dlmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/dlmb/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_3/bd_3c9d_dlmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/dlmb/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/mdm_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 2121.234 ; gain = 510.641 ; free physical = 2631 ; free virtual = 4172
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/mdm_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_9/bd_3c9d_iomodule_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_9/bd_3c9d_iomodule_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/microblaze_mcs_1_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/microblaze_mcs_1_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_board.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_board.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_board.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_board.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_board.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_board.xdc] for cell 'clk_wiz_2_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2.xdc] for cell 'clk_wiz_2_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/new/debug_cores.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/new/debug_cores.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_ms__top.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_ms__top.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4_clocks.xdc] for cell 'TEST_fifo_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4_clocks.xdc] for cell 'TEST_fifo_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_late.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_late.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_late.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_late.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_late.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_late.xdc] for cell 'clk_wiz_2_2_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'txem7310_pll__s3100_ms__top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 47 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 2134.234 ; gain = 968.016 ; free physical = 2647 ; free virtual = 4188
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2166.250 ; gain = 32.016 ; free physical = 2641 ; free virtual = 4182
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Netlist 29-17] Analyzing 741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Netlist 29-17] Analyzing 894 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_1
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Netlist 29-17] Analyzing 920 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2225.906 ; gain = 0.000 ; free physical = 2495 ; free virtual = 4099
Phase 1 Generate And Synthesize Debug Cores | Checksum: 14be9bc96

Time (s): cpu = 00:06:05 ; elapsed = 00:08:53 . Memory (MB): peak = 2225.906 ; gain = 59.656 ; free physical = 2495 ; free virtual = 4099
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1f8489046

Time (s): cpu = 00:06:09 ; elapsed = 00:08:56 . Memory (MB): peak = 2277.906 ; gain = 111.656 ; free physical = 2484 ; free virtual = 4089
INFO: [Opt 31-389] Phase Retarget created 1128 cells and removed 1286 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 243db5dc3

Time (s): cpu = 00:06:11 ; elapsed = 00:08:58 . Memory (MB): peak = 2277.906 ; gain = 111.656 ; free physical = 2484 ; free virtual = 4089
INFO: [Opt 31-389] Phase Constant propagation created 2227 cells and removed 4935 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 15f39ec70

Time (s): cpu = 00:06:13 ; elapsed = 00:09:00 . Memory (MB): peak = 2277.906 ; gain = 111.656 ; free physical = 2483 ; free virtual = 4088
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3838 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 15f39ec70

Time (s): cpu = 00:06:13 ; elapsed = 00:09:01 . Memory (MB): peak = 2277.906 ; gain = 111.656 ; free physical = 2484 ; free virtual = 4089
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 15f39ec70

Time (s): cpu = 00:06:13 ; elapsed = 00:09:01 . Memory (MB): peak = 2277.906 ; gain = 111.656 ; free physical = 2483 ; free virtual = 4088
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2277.906 ; gain = 0.000 ; free physical = 2483 ; free virtual = 4087
Ending Logic Optimization Task | Checksum: 15f39ec70

Time (s): cpu = 00:06:14 ; elapsed = 00:09:01 . Memory (MB): peak = 2277.906 ; gain = 111.656 ; free physical = 2483 ; free virtual = 4087

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.191 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 74
Ending PowerOpt Patch Enables Task | Checksum: 16fe5de1d

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4033
Ending Power Optimization Task | Checksum: 16fe5de1d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2637.066 ; gain = 359.160 ; free physical = 2444 ; free virtual = 4056
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:31 ; elapsed = 00:09:12 . Memory (MB): peak = 2637.066 ; gain = 502.832 ; free physical = 2445 ; free virtual = 4057
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2444 ; free virtual = 4056
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2443 ; free virtual = 4055
INFO: [runtcl-4] Executing : report_drc -file txem7310_pll__s3100_ms__top_drc_opted.rpt -pb txem7310_pll__s3100_ms__top_drc_opted.pb -rpx txem7310_pll__s3100_ms__top_drc_opted.rpx
Command: report_drc -file txem7310_pll__s3100_ms__top_drc_opted.rpt -pb txem7310_pll__s3100_ms__top_drc_opted.pb -rpx txem7310_pll__s3100_ms__top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraPostPlacementOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2438 ; free virtual = 4051
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1103ba196

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2438 ; free virtual = 4051
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2441 ; free virtual = 4054

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/EEPROM_fifo_wr_inst_i_2' is driving clock pin of 10 registers. This could lead to large hold time violations. First few involved registers are:
	control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
	control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[0] {FDCE}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[1] {FDCE}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[2] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e966b925

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2408 ; free virtual = 4025

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14515165a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2367 ; free virtual = 3985

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14515165a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2367 ; free virtual = 3985
Phase 1 Placer Initialization | Checksum: 14515165a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2367 ; free virtual = 3985

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1dc9e58b4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2331 ; free virtual = 3950

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dc9e58b4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2331 ; free virtual = 3950

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cc4eb683

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2326 ; free virtual = 3945

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1947cdd63

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2326 ; free virtual = 3945

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 172471c6e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2326 ; free virtual = 3945

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 183632698

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2290 ; free virtual = 3909
Phase 3.5 Small Shape Detail Placement | Checksum: 183632698

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2300 ; free virtual = 3919

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1baf93daa

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2301 ; free virtual = 3920

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1baf93daa

Time (s): cpu = 00:01:09 ; elapsed = 00:00:54 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2301 ; free virtual = 3920
Phase 3 Detail Placement | Checksum: 1baf93daa

Time (s): cpu = 00:01:09 ; elapsed = 00:00:54 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2301 ; free virtual = 3920

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cadb3333

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: cadb3333

Time (s): cpu = 00:01:15 ; elapsed = 00:00:58 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2311 ; free virtual = 3931
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.222. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2252e1571

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2312 ; free virtual = 3931
Phase 4.1 Post Commit Optimization | Checksum: 2252e1571

Time (s): cpu = 00:01:17 ; elapsed = 00:01:02 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2312 ; free virtual = 3931
Post Placement Optimization Initialization | Checksum: 2479e7d55
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.229. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 114b1eca1

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2305 ; free virtual = 3925

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 114b1eca1

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2305 ; free virtual = 3925

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13da8557f

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2305 ; free virtual = 3924
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13da8557f

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2305 ; free virtual = 3925
Ending Placer Task | Checksum: 12899d9af

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2344 ; free virtual = 3964
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2344 ; free virtual = 3964
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2339 ; free virtual = 3958
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2343 ; free virtual = 3962
INFO: [runtcl-4] Executing : report_io -file txem7310_pll__s3100_ms__top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2329 ; free virtual = 3948
INFO: [runtcl-4] Executing : report_utilization -file txem7310_pll__s3100_ms__top_utilization_placed.rpt -pb txem7310_pll__s3100_ms__top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2341 ; free virtual = 3961
INFO: [runtcl-4] Executing : report_control_sets -verbose -file txem7310_pll__s3100_ms__top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2341 ; free virtual = 3961
Command: phys_opt_design -directive ExploreWithHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithHoldFix
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2339 ; free virtual = 3959

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.229 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2323 ; free virtual = 3942
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.229 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 226ca9f7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2320 ; free virtual = 3941

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: 226ca9f7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2320 ; free virtual = 3941

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: 226ca9f7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 16 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 16 URAM Register Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 17 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 17 Shift Register Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 22 Critical Pin Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 24 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 24 Placement Based Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.229 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.229 | TNS=0.000 |
Phase 25 Critical Path Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: 226ca9f7e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2321 ; free virtual = 3941

Phase 27 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.229 | TNS=0.000 | WHS=-1.327 | THS=-17.641 |
INFO: [Physopt 32-45] Identified 131 candidate nets for hold slack optimization.
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Strobe' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[2]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[5]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/o_wi[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[5]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Addr_Strobe' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[2]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/wr_en' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[31]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/gunf.gunf1.gunb.UNDERFLOW_reg' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[30]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_53/r_smp_frame_data_STA_reg[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_03/o_wi[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[25]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/gunf.gunf1.gunb.UNDERFLOW_reg_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[28]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst_i_4_n_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[29]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[26]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[27]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[20]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst_i_8_n_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/EEPROM_fifo_rd_inst_i_2_n_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/w_match_IO_adrs67' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[9]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/gwakn.WR_ACK_reg_2' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[15]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/EEPROM_fifo_rd_inst_i_3_n_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[22]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_5C/r_port_ti_40_reg[0]_1' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_5C/gunf.gunf1.gunb.UNDERFLOW_reg' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst_i_12_n_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[23]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst_i_10_n_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[10]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[19]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][59]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[32]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][66]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][80]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_1/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][90]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_1/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][2]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_1/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'control_eeprom__11AA160T_inst/r_frame_data_DAT_reg_n_0_[2]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'control_eeprom__11AA160T_inst/r_frame_data_DAT_reg_n_0_[3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'control_eeprom__11AA160T_inst/r_frame_data_DAT_reg_n_0_[1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_4E/gunf.gunf1.gunb.UNDERFLOW_reg' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'control_eeprom__11AA160T_inst/i_port_to_sadrs_h1CC[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'slave_spi_mth_brd__M0_inst/r_port_to_sadrs_h1CC_ck0[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/TRIGGERED_SL_I' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[17]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/r_IO_ready_rd_reg_1' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[24]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[26]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[10]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[16]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[28]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow[4]_i_1__19_n_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[18]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[18]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_1/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][86]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[16]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][12]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][14]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[21]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in__6[5]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][84]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow[7]_i_1__19_n_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[9]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[9]_i_1__23_n_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'control_eeprom__11AA160T_inst/r_frame_data_DAT_reg_n_0_[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'control_eeprom__11AA160T_inst/r_frame_data_DAT_reg_n_0_[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'control_eeprom__11AA160T_inst/r_frame_data_DAT_reg_n_0_[4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'control_eeprom__11AA160T_inst/r_frame_data_DAT_reg_n_0_[5]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[8]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow[8]_i_1__19_n_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][96]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][49]' for hold slack optimization
INFO: [Common 17-14] Message 'Physopt 32-534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Strobe' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[2]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[5]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/o_wi[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[5]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Addr_Strobe' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[2]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/wr_en' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[31]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/gunf.gunf1.gunb.UNDERFLOW_reg' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[30]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_53/r_smp_frame_data_STA_reg[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_03/o_wi[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/gunf.gunf1.gunb.UNDERFLOW_reg_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst_i_4_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst_i_8_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/EEPROM_fifo_rd_inst_i_2_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/w_match_IO_adrs67' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[9]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/gwakn.WR_ACK_reg_2' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[15]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/EEPROM_fifo_rd_inst_i_3_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_5C/r_port_ti_40_reg[0]_1' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_5C/gunf.gunf1.gunb.UNDERFLOW_reg' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst_i_12_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst_i_10_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[10]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][59]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[32]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][66]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][80]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][90]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][2]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'control_eeprom__11AA160T_inst/r_frame_data_DAT_reg_n_0_[2]' for hold slack
INFO: [Physopt 32-535] Optimized net 'control_eeprom__11AA160T_inst/r_frame_data_DAT_reg_n_0_[3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'control_eeprom__11AA160T_inst/r_frame_data_DAT_reg_n_0_[1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_4E/gunf.gunf1.gunb.UNDERFLOW_reg' for hold slack
INFO: [Physopt 32-535] Optimized net 'control_eeprom__11AA160T_inst/i_port_to_sadrs_h1CC[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'slave_spi_mth_brd__M0_inst/r_port_to_sadrs_h1CC_ck0[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/TRIGGERED_SL_I' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[17]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/r_IO_ready_rd_reg_1' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[24]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[26]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[10]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[16]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[28]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow[4]_i_1__19_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[18]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[18]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][86]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[16]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][12]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][14]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[21]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in__6[5]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][84]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow[7]_i_1__19_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[9]_i_1__23_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'control_eeprom__11AA160T_inst/r_frame_data_DAT_reg_n_0_[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'control_eeprom__11AA160T_inst/r_frame_data_DAT_reg_n_0_[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'control_eeprom__11AA160T_inst/r_frame_data_DAT_reg_n_0_[4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'control_eeprom__11AA160T_inst/r_frame_data_DAT_reg_n_0_[5]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow[8]_i_1__19_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][96]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][49]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[8]_i_1__23_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][51]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][82]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[30]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[2]_i_1__23_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][10]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow[12]_i_1__19_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][89]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][91]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][81]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][83]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_1/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][5]' for hold slack
INFO: [Common 17-14] Message 'Physopt 32-535' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-234] Optimized 108 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 114 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.229 | TNS=0.000 | WHS=-0.014 | THS=-0.023 |
Phase 27 Hold Fix Optimization | Checksum: 19d695038

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2314 ; free virtual = 3934
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2314 ; free virtual = 3934
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.229 | TNS=0.000 | WHS=-0.014 | THS=-0.023 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 20bbe148e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2314 ; free virtual = 3934
INFO: [Common 17-83] Releasing license: Implementation
326 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2330 ; free virtual = 3950
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2323 ; free virtual = 3943
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2325 ; free virtual = 3945
Command: route_design -directive AdvancedSkewModeling
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AdvancedSkewModeling'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 601195f7 ConstDB: 0 ShapeSum: e9f7fda8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f4aa7a7d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2099 ; free virtual = 3720
Post Restoration Checksum: NetGraph: ba50ccdc NumContArr: 3a59ada1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f4aa7a7d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2101 ; free virtual = 3722

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f4aa7a7d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2080 ; free virtual = 3701

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f4aa7a7d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2637.066 ; gain = 0.000 ; free physical = 2080 ; free virtual = 3701
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e923ecaa

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2064 ; free virtual = 3686
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.226  | TNS=0.000  | WHS=-0.263 | THS=-15.329|

Phase 2 Router Initialization | Checksum: 1e7842772

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2060 ; free virtual = 3682

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ed4b63aa

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2053 ; free virtual = 3675

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2536
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.674  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a3ac4dff

Time (s): cpu = 00:01:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2050 ; free virtual = 3672
Phase 4 Rip-up And Reroute | Checksum: a3ac4dff

Time (s): cpu = 00:01:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2050 ; free virtual = 3672

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: a3ac4dff

Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2050 ; free virtual = 3672

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a3ac4dff

Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2050 ; free virtual = 3672
Phase 5 Delay and Skew Optimization | Checksum: a3ac4dff

Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2050 ; free virtual = 3672

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 134036c7d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:02 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2050 ; free virtual = 3672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.674  | TNS=0.000  | WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 134036c7d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:02 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2050 ; free virtual = 3672
Phase 6 Post Hold Fix | Checksum: 134036c7d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:02 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2050 ; free virtual = 3672

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.93908 %
  Global Horizontal Routing Utilization  = 2.5615 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15e52ba44

Time (s): cpu = 00:01:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2049 ; free virtual = 3671

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15e52ba44

Time (s): cpu = 00:01:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2049 ; free virtual = 3670

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 234a9e266

Time (s): cpu = 00:01:43 ; elapsed = 00:01:04 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2050 ; free virtual = 3671

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.674  | TNS=0.000  | WHS=0.057  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 234a9e266

Time (s): cpu = 00:01:43 ; elapsed = 00:01:04 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2051 ; free virtual = 3673
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:44 ; elapsed = 00:01:04 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2083 ; free virtual = 3705

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
343 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:06 . Memory (MB): peak = 2673.625 ; gain = 36.559 ; free physical = 2083 ; free virtual = 3705
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.625 ; gain = 0.000 ; free physical = 2077 ; free virtual = 3698
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2673.625 ; gain = 0.000 ; free physical = 2078 ; free virtual = 3699
INFO: [runtcl-4] Executing : report_drc -file txem7310_pll__s3100_ms__top_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_drc_routed.rpx
Command: report_drc -file txem7310_pll__s3100_ms__top_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_methodology_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_methodology_drc_routed.rpx
Command: report_methodology -file txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_methodology_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2737.652 ; gain = 0.000 ; free physical = 1982 ; free virtual = 3604
INFO: [runtcl-4] Executing : report_power -file txem7310_pll__s3100_ms__top_power_routed.rpt -pb txem7310_pll__s3100_ms__top_power_summary_routed.pb -rpx txem7310_pll__s3100_ms__top_power_routed.rpx
Command: report_power -file txem7310_pll__s3100_ms__top_power_routed.rpt -pb txem7310_pll__s3100_ms__top_power_summary_routed.pb -rpx txem7310_pll__s3100_ms__top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
355 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2787.684 ; gain = 50.031 ; free physical = 1960 ; free virtual = 3583
INFO: [runtcl-4] Executing : report_route_status -file txem7310_pll__s3100_ms__top_route_status.rpt -pb txem7310_pll__s3100_ms__top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file txem7310_pll__s3100_ms__top_timing_summary_routed.rpt -rpx txem7310_pll__s3100_ms__top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file txem7310_pll__s3100_ms__top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file txem7310_pll__s3100_ms__top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2787.684 ; gain = 0.000 ; free physical = 1950 ; free virtual = 3573
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
368 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2787.684 ; gain = 0.000 ; free physical = 1937 ; free virtual = 3559
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2787.684 ; gain = 0.000 ; free physical = 1945 ; free virtual = 3567
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file txem7310_pll__s3100_ms__top_timing_summary_postroute_physopted.rpt -rpx txem7310_pll__s3100_ms__top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force txem7310_pll__s3100_ms__top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD0___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD10__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD11__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD12__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD13__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD14__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD15__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD16__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD17__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD18__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD19__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD1___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD20__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD21__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD22__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD23__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD24__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD25__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD26__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD27__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD28__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD29__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD2___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD30__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD31__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD3___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD4___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD5___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD6___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD7___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD8___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD9___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__EXT_I2C_4_SDA__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED0__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED2__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED3__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED4__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED5__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED6__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED7__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO0__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO2__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO3__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__SCIO_1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC PDRC-153] Gated clock check: Net lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gwakn.WR_ACK_reg is a gated clock net sourced by a combinational pin lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/EEPROM_fifo_wr_inst_i_2/O, cell lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/EEPROM_fifo_wr_inst_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/EEPROM_fifo_wr_inst_i_2 is driving clock pin of 10 cells. This could lead to large hold time violations. First few involved cells are:
    control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
    control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[0] {FDCE}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[1] {FDCE}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[2] {FDCE}
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 63 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 54966976 bits.
Writing bitstream ./txem7310_pll__s3100_ms__top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
382 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3180.406 ; gain = 392.723 ; free physical = 1906 ; free virtual = 3536
INFO: [Common 17-206] Exiting Vivado at Thu Jul  1 16:56:35 2021...
