<profile>

<section name = "Vitis HLS Report for 'RoundRobin'" level="0">
<item name = "Date">Mon May 12 19:57:09 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">toppl</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">versalaicore</item>
<item name = "Target device">xcvc1902-vsva2197-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.22 ns, 1.788 ns, 0.60 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_150_3_fu_240">RoundRobin_Pipeline_VITIS_LOOP_150_3, 259, 259, 0.575 us, 0.575 us, 259, 259, no</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_142_2_fu_249">RoundRobin_Pipeline_VITIS_LOOP_142_2, 259, 259, 0.575 us, 0.575 us, 259, 259, no</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_256_3_fu_258">RoundRobin_Pipeline_VITIS_LOOP_256_3, 259, 259, 0.575 us, 0.575 us, 259, 259, no</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_261_4_fu_266">RoundRobin_Pipeline_VITIS_LOOP_261_4, 259, 259, 0.575 us, 0.575 us, 259, 259, no</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_267_5_fu_274">RoundRobin_Pipeline_VITIS_LOOP_267_5, 1539, 1539, 3.420 us, 3.420 us, 1539, 1539, no</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_275_6_fu_286">RoundRobin_Pipeline_VITIS_LOOP_275_6, 259, 259, 0.575 us, 0.575 us, 259, 259, no</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_280_7_fu_294">RoundRobin_Pipeline_VITIS_LOOP_280_7, 259, 259, 0.575 us, 0.575 us, 259, 259, no</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_198_2_fu_302">RoundRobin_Pipeline_VITIS_LOOP_198_2, 35, 35, 77.770 ns, 77.770 ns, 35, 35, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_140_1">5328, 5328, 333, -, -, 16, no</column>
<column name="- VITIS_LOOP_250_1">?, ?, 38837, -, -, ?, no</column>
<column name=" + VITIS_LOOP_254_2">38835, 38835, 2589, -, -, 15, no</column>
<column name="- VITIS_LOOP_197_1">4992, 4992, 39, -, -, 128, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 362, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 4217, 1504, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 856, -</column>
<column name="Register">-, -, 894, -, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_142_2_fu_249">RoundRobin_Pipeline_VITIS_LOOP_142_2, 0, 0, 1426, 421, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_150_3_fu_240">RoundRobin_Pipeline_VITIS_LOOP_150_3, 0, 0, 1426, 421, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_198_2_fu_302">RoundRobin_Pipeline_VITIS_LOOP_198_2, 0, 0, 525, 410, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_256_3_fu_258">RoundRobin_Pipeline_VITIS_LOOP_256_3, 0, 0, 142, 47, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_261_4_fu_266">RoundRobin_Pipeline_VITIS_LOOP_261_4, 0, 0, 142, 47, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_267_5_fu_274">RoundRobin_Pipeline_VITIS_LOOP_267_5, 0, 0, 272, 64, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_275_6_fu_286">RoundRobin_Pipeline_VITIS_LOOP_275_6, 0, 0, 142, 47, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_280_7_fu_294">RoundRobin_Pipeline_VITIS_LOOP_280_7, 0, 0, 142, 47, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln140_fu_338_p2">+, 0, 0, 5, 5, 1</column>
<column name="add_ln141_fu_366_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln197_fu_479_p2">+, 0, 0, 8, 8, 1</column>
<column name="i_16_fu_444_p2">+, 0, 0, 5, 4, 1</column>
<column name="ap_block_state95_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln140_fu_344_p2">icmp, 0, 0, 6, 5, 6</column>
<column name="icmp_ln197_fu_485_p2">icmp, 0, 0, 9, 8, 9</column>
<column name="icmp_ln203_fu_495_p2">icmp, 0, 0, 5, 4, 2</column>
<column name="icmp_ln254_fu_450_p2">icmp, 0, 0, 5, 4, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state163">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state75_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state91_io">or, 0, 0, 2, 1, 1</column>
<column name="select_ln203_fu_546_p3">select, 0, 0, 245, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">170, 164, 1, 164</column>
<column name="ap_done">2, 2, 1, 2</column>
<column name="gmem0_blk_n_AR">2, 2, 1, 2</column>
<column name="gmem1_blk_n_AW">2, 2, 1, 2</column>
<column name="gmem1_blk_n_B">2, 2, 1, 2</column>
<column name="gmem2_blk_n_AW">2, 2, 1, 2</column>
<column name="gmem2_blk_n_B">2, 2, 1, 2</column>
<column name="gmem2_blk_n_W">2, 2, 1, 2</column>
<column name="i_06_reg_229">4, 2, 4, 8</column>
<column name="i_10_fu_164">8, 2, 8, 16</column>
<column name="i_fu_156">5, 2, 5, 10</column>
<column name="m_axi_gmem0_ARADDR">64, 4, 64, 256</column>
<column name="m_axi_gmem0_ARBURST">2, 3, 2, 6</column>
<column name="m_axi_gmem0_ARCACHE">4, 3, 4, 12</column>
<column name="m_axi_gmem0_ARID">2, 3, 1, 3</column>
<column name="m_axi_gmem0_ARLEN">32, 4, 32, 128</column>
<column name="m_axi_gmem0_ARLOCK">2, 3, 2, 6</column>
<column name="m_axi_gmem0_ARPROT">3, 3, 3, 9</column>
<column name="m_axi_gmem0_ARQOS">4, 3, 4, 12</column>
<column name="m_axi_gmem0_ARREGION">4, 3, 4, 12</column>
<column name="m_axi_gmem0_ARSIZE">3, 3, 3, 9</column>
<column name="m_axi_gmem0_ARUSER">2, 3, 1, 3</column>
<column name="m_axi_gmem0_ARVALID">2, 4, 1, 4</column>
<column name="m_axi_gmem0_RREADY">2, 3, 1, 3</column>
<column name="m_axi_gmem1_AWADDR">64, 3, 64, 192</column>
<column name="m_axi_gmem1_AWBURST">2, 2, 2, 4</column>
<column name="m_axi_gmem1_AWCACHE">4, 2, 4, 8</column>
<column name="m_axi_gmem1_AWID">2, 2, 1, 2</column>
<column name="m_axi_gmem1_AWLEN">32, 3, 32, 96</column>
<column name="m_axi_gmem1_AWLOCK">2, 2, 2, 4</column>
<column name="m_axi_gmem1_AWPROT">3, 2, 3, 6</column>
<column name="m_axi_gmem1_AWQOS">4, 2, 4, 8</column>
<column name="m_axi_gmem1_AWREGION">4, 2, 4, 8</column>
<column name="m_axi_gmem1_AWSIZE">3, 2, 3, 6</column>
<column name="m_axi_gmem1_AWUSER">2, 2, 1, 2</column>
<column name="m_axi_gmem1_AWVALID">2, 3, 1, 3</column>
<column name="m_axi_gmem1_BREADY">2, 3, 1, 3</column>
<column name="m_axi_gmem1_WVALID">2, 2, 1, 2</column>
<column name="phi_ln203_fu_160">121, 2, 480, 960</column>
<column name="receive_fifo_0_blk_n">2, 2, 1, 2</column>
<column name="receive_fifo_0_read">6, 6, 1, 6</column>
<column name="receive_fifo_1_read">2, 4, 1, 4</column>
<column name="send_fifo_0_din">128, 4, 128, 512</column>
<column name="send_fifo_0_write">6, 5, 1, 5</column>
<column name="send_fifo_1_din">128, 4, 128, 512</column>
<column name="send_fifo_1_write">6, 5, 1, 5</column>
<column name="syscontrol_1_blk_n">2, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln140_reg_596">5, 0, 5, 0</column>
<column name="add_ln197_reg_675">8, 0, 8, 0</column>
<column name="ap_CS_fsm">163, 0, 163, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_142_2_fu_249_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_150_3_fu_240_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_198_2_fu_302_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_256_3_fu_258_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_261_4_fu_266_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_267_5_fu_274_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_275_6_fu_286_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RoundRobin_Pipeline_VITIS_LOOP_280_7_fu_294_ap_start_reg">1, 0, 1, 0</column>
<column name="i_06_reg_229">4, 0, 4, 0</column>
<column name="i_10_fu_164">8, 0, 8, 0</column>
<column name="i_16_reg_656">4, 0, 4, 0</column>
<column name="i_fu_156">5, 0, 5, 0</column>
<column name="icmp_ln203_reg_684">1, 0, 1, 0</column>
<column name="phi_ln203_fu_160">480, 0, 480, 0</column>
<column name="trunc_ln141_1_reg_605">1, 0, 1, 0</column>
<column name="trunc_ln197_1_reg_651">58, 0, 58, 0</column>
<column name="trunc_ln203_reg_689">32, 0, 32, 0</column>
<column name="trunc_ln5_reg_609">58, 0, 58, 0</column>
<column name="trunc_ln6_reg_645">58, 0, 58, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, RoundRobin, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, RoundRobin, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, RoundRobin, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, RoundRobin, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, RoundRobin, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, RoundRobin, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, RoundRobin, return value</column>
<column name="syscontrol_1_dout">in, 1, ap_fifo, syscontrol_1, pointer</column>
<column name="syscontrol_1_num_data_valid">in, 3, ap_fifo, syscontrol_1, pointer</column>
<column name="syscontrol_1_fifo_cap">in, 3, ap_fifo, syscontrol_1, pointer</column>
<column name="syscontrol_1_empty_n">in, 1, ap_fifo, syscontrol_1, pointer</column>
<column name="syscontrol_1_read">out, 1, ap_fifo, syscontrol_1, pointer</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 512, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 512, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RFIFONUM">in, 11, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="dataIn">in, 64, ap_none, dataIn, scalar</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RFIFONUM">in, 11, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="U">in, 64, ap_none, U, scalar</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 512, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 512, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RFIFONUM">in, 11, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="S">in, 64, ap_none, S, scalar</column>
<column name="send_fifo_0_din">out, 128, ap_fifo, send_fifo_0, pointer</column>
<column name="send_fifo_0_num_data_valid">in, 10, ap_fifo, send_fifo_0, pointer</column>
<column name="send_fifo_0_fifo_cap">in, 10, ap_fifo, send_fifo_0, pointer</column>
<column name="send_fifo_0_full_n">in, 1, ap_fifo, send_fifo_0, pointer</column>
<column name="send_fifo_0_write">out, 1, ap_fifo, send_fifo_0, pointer</column>
<column name="send_fifo_1_din">out, 128, ap_fifo, send_fifo_1, pointer</column>
<column name="send_fifo_1_num_data_valid">in, 10, ap_fifo, send_fifo_1, pointer</column>
<column name="send_fifo_1_fifo_cap">in, 10, ap_fifo, send_fifo_1, pointer</column>
<column name="send_fifo_1_full_n">in, 1, ap_fifo, send_fifo_1, pointer</column>
<column name="send_fifo_1_write">out, 1, ap_fifo, send_fifo_1, pointer</column>
<column name="receive_fifo_0_dout">in, 128, ap_fifo, receive_fifo_0, pointer</column>
<column name="receive_fifo_0_num_data_valid">in, 13, ap_fifo, receive_fifo_0, pointer</column>
<column name="receive_fifo_0_fifo_cap">in, 13, ap_fifo, receive_fifo_0, pointer</column>
<column name="receive_fifo_0_empty_n">in, 1, ap_fifo, receive_fifo_0, pointer</column>
<column name="receive_fifo_0_read">out, 1, ap_fifo, receive_fifo_0, pointer</column>
<column name="receive_fifo_1_dout">in, 128, ap_fifo, receive_fifo_1, pointer</column>
<column name="receive_fifo_1_num_data_valid">in, 13, ap_fifo, receive_fifo_1, pointer</column>
<column name="receive_fifo_1_fifo_cap">in, 13, ap_fifo, receive_fifo_1, pointer</column>
<column name="receive_fifo_1_empty_n">in, 1, ap_fifo, receive_fifo_1, pointer</column>
<column name="receive_fifo_1_read">out, 1, ap_fifo, receive_fifo_1, pointer</column>
</table>
</item>
</section>
</profile>
