before_script:
  - source /opt/Xilinx/14.7/ISE_DS/settings64.sh
  - source /home/gitlab-runner/setup_modelsim_10_0c.sh

stages:
- wrpc_compile
- wrpc_syn
- wrpc_sim

job_wrpc_compile:
  stage: wrpc_compile
  script:
    - git submodule init; git submodule update
    - cd testbench/wrc_core; hdlmake; make clean; make

job_wrpc_sim:
  stage: wrpc_sim
  only:
  - schedules
  script:
  - git submodule init; git submodule update
  - cd testbench && make
  artifacts:
    name: WRPC_SIM_CI_$CI_JOB_ID
    paths:
    - testbench/wrc_core/transcript
    - testbench/wr_minic/transcript
    - testbench/wr_streamers/streamers_multi_test/transcript

job_wrpc_spec:
  stage: wrpc_syn
  script:
  - git submodule init; git submodule update
  - cd syn/spec_ref_design && hdlmake && make
  artifacts:
    name: WRPC_SPEC_CI_$CI_JOB_ID
    paths:
    - syn/spec_ref_design/*.syr
    - syn/spec_ref_design/*.mrp
    - syn/spec_ref_design/*.bit
    - syn/spec_ref_design/*.bin
