module testbench();

timeunit 10ns;

timeprecision 1ns;

logic Clk = 0;
logic Reset_Load_Clear;
logic Run; 
logic [7:0]	SW;
logic [9:0]	LED;
logic [6:0]	HEX0;
logic [6:0]	HEX1;
logic [6:0]	HEX2;
logic [6:0]	HEX3;
logic [6:0]	HEX4;
logic [6:0]	HEX5;	
	
always begin : CLOCK_GENERATION
#1 Clk = ~Clk;
end

initial begin : CLOCK_INITIALIZATION
	Clk = 0;
end

lab62 tp(.*);

initial begin: TEST_VECTORS

//0 state activation for buttons



end

endmodule 