<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Input/Output &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Configuration Center" href="center.html" />
    <link rel="prev" title="DSP" href="dsp.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 4</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">General Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Input/Output</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#bitstream">Bitstream</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="dcm.html">Digital Clock Managers</a></li>
<li class="toctree-l3"><a class="reference internal" href="ccm.html">Clock Companion Modules</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
<li class="toctree-l3"><a class="reference internal" href="sysmon.html">System monitor</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt.html">Multi-gigabit transceivers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 4</a></li>
      <li class="breadcrumb-item active">Input/Output</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex4/io.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="input-output">
<h1>Input/Output<a class="headerlink" href="#input-output" title="Link to this heading"></a></h1>
<section id="bitstream">
<h2>Bitstream<a class="headerlink" href="#bitstream" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="27">IOIS bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="26">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE[0]">ILOGIC1:BITSLIP_ENABLE[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TFF_INIT" title="~OLOGIC1:TFF_INIT[0]">~OLOGIC1:TFF_INIT[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_SERDES" title="OLOGIC1:OFF_SERDES[0]">OLOGIC1:OFF_SERDES[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:DATA_RATE" title="ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE</a></td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IOBDELAY_VALUE_A" title="ILOGIC1:IOBDELAY_VALUE_A[5]">ILOGIC1:IOBDELAY_VALUE_A[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_INIT" title="~OLOGIC1:OFF_INIT[0]">~OLOGIC1:OFF_INIT[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INIT_LOADCNT" title="~OLOGIC1:INIT_LOADCNT[3]">~OLOGIC1:INIT_LOADCNT[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:BITSLIP_SYNC" title="ILOGIC1:BITSLIP_SYNC">ILOGIC1:BITSLIP_SYNC</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TFF_INIT" title="~OLOGIC1:TFF_INIT[1]">~OLOGIC1:TFF_INIT[1]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[0]">OLOGIC1:DATA_WIDTH[0]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_INIT" title="~OLOGIC1:OFF_INIT[1]">~OLOGIC1:OFF_INIT[1]</a></td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IOBDELAY_VALUE_B" title="~ILOGIC1:IOBDELAY_VALUE_B[5]">~ILOGIC1:IOBDELAY_VALUE_B[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INV.T1" title="~OLOGIC1:INV.T1">~OLOGIC1:INV.T1</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_SERDES" title="OLOGIC1:OFF_SERDES[1]">OLOGIC1:OFF_SERDES[1]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IOBDELAY_VALUE_A" title="ILOGIC1:IOBDELAY_VALUE_A[4]">ILOGIC1:IOBDELAY_VALUE_A[4]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TFF_SYNC" title="OLOGIC1:TFF_SYNC[0]">OLOGIC1:TFF_SYNC[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INIT_LOADCNT" title="~OLOGIC1:INIT_LOADCNT[2]">~OLOGIC1:INIT_LOADCNT[2]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_BITSLIPCNT" title="~ILOGIC1:INIT_BITSLIPCNT[0]">~ILOGIC1:INIT_BITSLIPCNT[0]</a></td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INV.CLK1" title="~OLOGIC1:INV.CLK1">~OLOGIC1:INV.CLK1</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INV.T2" title="~OLOGIC1:INV.T2">~OLOGIC1:INV.T2</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[7]">OLOGIC1:DATA_WIDTH[7]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE[1]">ILOGIC1:BITSLIP_ENABLE[1]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE[3]">ILOGIC1:BITSLIP_ENABLE[3]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INV.CLK2" title="~OLOGIC1:INV.CLK2">~OLOGIC1:INV.CLK2</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TFF_INIT" title="~OLOGIC1:TFF_INIT[2]">~OLOGIC1:TFF_INIT[2]</a></td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[5]">~ILOGIC1:INIT_RANK2[5]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE[4]">ILOGIC1:BITSLIP_ENABLE[4]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IOBDELAY_VALUE_B" title="~ILOGIC1:IOBDELAY_VALUE_B[4]">~ILOGIC1:IOBDELAY_VALUE_B[4]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INV.T3" title="~OLOGIC1:INV.T3">~OLOGIC1:INV.T3</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_SERDES" title="OLOGIC1:OFF_SERDES[2]">OLOGIC1:OFF_SERDES[2]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[4]">~ILOGIC1:INIT_RANK2[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_INIT" title="~OLOGIC1:OFF_INIT[2]">~OLOGIC1:OFF_INIT[2]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[2]">OLOGIC1:DATA_WIDTH[2]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[1]">~ILOGIC1:INIT_RANK2[1]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[3]">~ILOGIC1:INIT_RANK2[3]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IOBDELAY_VALUE_A" title="ILOGIC1:IOBDELAY_VALUE_A[3]">ILOGIC1:IOBDELAY_VALUE_A[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TMUX" title="OLOGIC1:TMUX[1]">OLOGIC1:TMUX[1]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INIT_LOADCNT" title="~OLOGIC1:INIT_LOADCNT[1]">~OLOGIC1:INIT_LOADCNT[1]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[0]">~ILOGIC1:INIT_RANK2[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TMUX" title="OLOGIC1:TMUX[2]">OLOGIC1:TMUX[2]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[1]">OLOGIC1:DATA_WIDTH[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[2]">~ILOGIC1:INIT_RANK2[2]</a></td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IOBDELAY_VALUE_B" title="~ILOGIC1:IOBDELAY_VALUE_B[3]">~ILOGIC1:IOBDELAY_VALUE_B[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_SYNC" title="OLOGIC1:OFF_SYNC[0]">OLOGIC1:OFF_SYNC[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[5]">OLOGIC1:DATA_WIDTH[5]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INV.T4" title="~OLOGIC1:INV.T4">~OLOGIC1:INV.T4</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[4]">OLOGIC1:DATA_WIDTH[4]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_SERDES" title="OLOGIC1:OFF_SERDES[3]">OLOGIC1:OFF_SERDES[3]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[2]">ILOGIC1:DATA_WIDTH[2]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[0]">ILOGIC1:DATA_WIDTH[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IOBDELAY_VALUE_A" title="ILOGIC1:IOBDELAY_VALUE_A[2]">ILOGIC1:IOBDELAY_VALUE_A[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TFF_INIT" title="~OLOGIC1:TFF_INIT[3]">~OLOGIC1:TFF_INIT[3]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[3]">OLOGIC1:DATA_WIDTH[3]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[3]">ILOGIC1:DATA_WIDTH[3]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[1]">ILOGIC1:DATA_WIDTH[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INV.D6" title="~OLOGIC1:INV.D6">~OLOGIC1:INV.D6</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INV.SR" title="ILOGIC1:INV.SR">ILOGIC1:INV.SR</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INV.D2" title="~OLOGIC1:INV.D2">~OLOGIC1:INV.D2</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[6]">OLOGIC1:DATA_WIDTH[6]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE[2]">ILOGIC1:BITSLIP_ENABLE[2]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_BITSLIPCNT" title="~ILOGIC1:INIT_BITSLIPCNT[1]">~ILOGIC1:INIT_BITSLIPCNT[1]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IOBDELAY_VALUE_B" title="~ILOGIC1:IOBDELAY_VALUE_B[2]">~ILOGIC1:IOBDELAY_VALUE_B[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INV.D5" title="~OLOGIC1:INV.D5">~OLOGIC1:INV.D5</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_SYNC" title="OLOGIC1:OFF_SYNC[2]">OLOGIC1:OFF_SYNC[2]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[5]">~ILOGIC1:INIT_RANK3[5]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE[5]">ILOGIC1:BITSLIP_ENABLE[5]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INV.D4" title="~OLOGIC1:INV.D4">~OLOGIC1:INV.D4</a></td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[4]">~ILOGIC1:INIT_RANK3[4]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE[6]">ILOGIC1:BITSLIP_ENABLE[6]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IOBDELAY_VALUE_A" title="ILOGIC1:IOBDELAY_VALUE_A[1]">ILOGIC1:IOBDELAY_VALUE_A[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TFF_LATCH" title="OLOGIC1:TFF_LATCH">OLOGIC1:TFF_LATCH</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[0]">~ILOGIC1:INIT_RANK3[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[3]">~ILOGIC1:INIT_RANK3[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INV.D3" title="~OLOGIC1:INV.D3">~OLOGIC1:INV.D3</a></td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[1]">~ILOGIC1:INIT_RANK3[1]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:DDR_CLK_EDGE" title="ILOGIC1:DDR_CLK_EDGE[1]">ILOGIC1:DDR_CLK_EDGE[1]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IOBDELAY_TYPE" title="ILOGIC1:IOBDELAY_TYPE[0]">ILOGIC1:IOBDELAY_TYPE[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[2]">~ILOGIC1:INIT_RANK3[2]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:DDR_CLK_EDGE" title="ILOGIC1:DDR_CLK_EDGE[0]">ILOGIC1:DDR_CLK_EDGE[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IOBDELAY_VALUE_B" title="~ILOGIC1:IOBDELAY_VALUE_B[1]">~ILOGIC1:IOBDELAY_VALUE_B[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INV.D1" title="~OLOGIC1:INV.D1">~OLOGIC1:INV.D1</a></td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_BITSLIPCNT" title="~ILOGIC1:INIT_BITSLIPCNT[3]">~ILOGIC1:INIT_BITSLIPCNT[3]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_BITSLIPCNT" title="~ILOGIC1:INIT_BITSLIPCNT[2]">~ILOGIC1:INIT_BITSLIPCNT[2]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IOBDELAY_VALUE_A" title="ILOGIC1:IOBDELAY_VALUE_A[0]">ILOGIC1:IOBDELAY_VALUE_A[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TMUX" title="OLOGIC1:TMUX[0]">OLOGIC1:TMUX[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:INIT_LOADCNT" title="~OLOGIC1:INIT_LOADCNT[0]">~OLOGIC1:INIT_LOADCNT[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INV.OCLK2" title="ILOGIC1:INV.OCLK2">ILOGIC1:INV.OCLK2</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INV.CLK" title="~ILOGIC1:INV.CLK[1]">~ILOGIC1:INV.CLK[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TFF3_SRVAL" title="~OLOGIC1:TFF3_SRVAL">~OLOGIC1:TFF3_SRVAL</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[0]">~OLOGIC1:OFF_SRVAL[0]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INV.CLK" title="~ILOGIC1:INV.CLK[0]">~ILOGIC1:INV.CLK[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INV.OCLK1" title="ILOGIC1:INV.OCLK1">ILOGIC1:INV.OCLK1</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TFF_INIT" title="~OLOGIC1:TFF_INIT[4]">~OLOGIC1:TFF_INIT[4]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_INIT" title="~OLOGIC1:OFF_INIT[3]">~OLOGIC1:OFF_INIT[3]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[3]">~ILOGIC1:INIT_RANK1_PARTIAL[3]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IFF1_SRVAL" title="~ILOGIC1:IFF1_SRVAL">~ILOGIC1:IFF1_SRVAL</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IOBDELAY_VALUE_B" title="~ILOGIC1:IOBDELAY_VALUE_B[0]">~ILOGIC1:IOBDELAY_VALUE_B[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TFF2_SRVAL" title="~OLOGIC1:TFF2_SRVAL">~OLOGIC1:TFF2_SRVAL</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OMUX" title="OLOGIC1:OMUX[1]">OLOGIC1:OMUX[1]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IFF2_INIT" title="~ILOGIC1:IFF2_INIT">~ILOGIC1:IFF2_INIT</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IFF4_SRVAL" title="~ILOGIC1:IFF4_SRVAL">~ILOGIC1:IFF4_SRVAL</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IOBDELAY_TYPE" title="ILOGIC1:IOBDELAY_TYPE[1]">ILOGIC1:IOBDELAY_TYPE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TFF1_SRVAL" title="~OLOGIC1:TFF1_SRVAL">~OLOGIC1:TFF1_SRVAL</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OMUX" title="OLOGIC1:OMUX[2]">OLOGIC1:OMUX[2]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IFF3_INIT" title="~ILOGIC1:IFF3_INIT">~ILOGIC1:IFF3_INIT</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[1]">~ILOGIC1:INIT_RANK1_PARTIAL[1]</a></td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[8]">OLOGIC1:MUX.CLK[8]</a></td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TRISTATE_WIDTH" title="OLOGIC1:TRISTATE_WIDTH[1]">OLOGIC1:TRISTATE_WIDTH[1]</a></td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:SERDES" title="ILOGIC1:SERDES">ILOGIC1:SERDES</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[0]">~ILOGIC1:INIT_RANK1_PARTIAL[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IFF_ENABLE" title="ILOGIC1:IFF_ENABLE">ILOGIC1:IFF_ENABLE</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[4]">ILOGIC1:MUX.CLK[4]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[1]">ILOGIC1:MUX.CLK[1]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TRISTATE_WIDTH" title="OLOGIC1:TRISTATE_WIDTH[0]">OLOGIC1:TRISTATE_WIDTH[0]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INV.CLK" title="~ILOGIC1:INV.CLK[2]">~ILOGIC1:INV.CLK[2]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IDELAYMUX" title="ILOGIC1:IDELAYMUX[0]">ILOGIC1:IDELAYMUX[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[3]">ILOGIC1:MUX.CLK[3]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[2]">ILOGIC1:MUX.CLK[2]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TFF_SR_USED" title="OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OMUX" title="OLOGIC1:OMUX[0]">OLOGIC1:OMUX[0]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:SERDES_MODE" title="ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:READBACK_I" title="ILOGIC1:READBACK_I">ILOGIC1:READBACK_I</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[5]">OLOGIC1:MUX.CLK[5]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[0]">ILOGIC1:MUX.CLK[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_INIT_SERDES" title="~OLOGIC1:OFF_INIT_SERDES[0]">~OLOGIC1:OFF_INIT_SERDES[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_LATCH" title="OLOGIC1:OFF_LATCH">OLOGIC1:OFF_LATCH</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[4]">~ILOGIC1:INIT_RANK1_PARTIAL[4]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_CE" title="~ILOGIC1:INIT_CE[1]">~ILOGIC1:INIT_CE[1]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:I_TSBYPASS_ENABLE" title="ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[6]">OLOGIC1:MUX.CLK[6]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[5]">ILOGIC1:MUX.CLK[5]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TFF_SYNC" title="OLOGIC1:TFF_SYNC[1]">OLOGIC1:TFF_SYNC[1]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[1]">~OLOGIC1:OFF_SRVAL[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INV.REV" title="ILOGIC1:INV.REV">ILOGIC1:INV.REV</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IFF1_INIT" title="~ILOGIC1:IFF1_INIT">~ILOGIC1:IFF1_INIT</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IDELAYMUX" title="ILOGIC1:IDELAYMUX[1]">ILOGIC1:IDELAYMUX[1]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[7]">OLOGIC1:MUX.CLK[7]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[6]">ILOGIC1:MUX.CLK[6]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:TFF_REV_USED" title="OLOGIC1:TFF_REV_USED">OLOGIC1:TFF_REV_USED</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[2]">~OLOGIC1:OFF_SRVAL[2]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:NUM_CE" title="ILOGIC1:NUM_CE">ILOGIC1:NUM_CE</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IFF4_INIT" title="~ILOGIC1:IFF4_INIT">~ILOGIC1:IFF4_INIT</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:I_DELAY_DEFAULT" title="ILOGIC1:I_DELAY_DEFAULT">ILOGIC1:I_DELAY_DEFAULT</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[8]">ILOGIC1:MUX.CLK[8]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[7]">ILOGIC1:MUX.CLK[7]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_SYNC" title="OLOGIC1:OFF_SYNC[1]">OLOGIC1:OFF_SYNC[1]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_SR_USED" title="OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IFF_LATCH" title="~ILOGIC1:IFF_LATCH">~ILOGIC1:IFF_LATCH</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_CE" title="~ILOGIC1:INIT_CE[0]">~ILOGIC1:INIT_CE[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:I_DELAY_ENABLE" title="ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[3]">OLOGIC1:MUX.CLK[3]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[0]">OLOGIC1:MUX.CLK[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_INIT_SERDES" title="~OLOGIC1:OFF_INIT_SERDES[1]">~OLOGIC1:OFF_INIT_SERDES[1]</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IFF_SYNC" title="~ILOGIC1:IFF_SYNC">~ILOGIC1:IFF_SYNC</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[2]">~ILOGIC1:INIT_RANK1_PARTIAL[2]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:TSBYPASS_MUX" title="ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[4]">OLOGIC1:MUX.CLK[4]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[1]">OLOGIC1:MUX.CLK[1]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_INIT_SERDES" title="~OLOGIC1:OFF_INIT_SERDES[2]">~OLOGIC1:OFF_INIT_SERDES[2]</a></td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INV.CE2" title="~ILOGIC1:INV.CE2">~ILOGIC1:INV.CE2</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IFF2_SRVAL" title="~ILOGIC1:IFF2_SRVAL">~ILOGIC1:IFF2_SRVAL</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IFF_DELAY_ENABLE" title="ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</a></td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[2]">OLOGIC1:MUX.CLK[2]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:SERDES" title="OLOGIC1:SERDES">OLOGIC1:SERDES</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_SYNC" title="OLOGIC1:OFF_SYNC[3]">OLOGIC1:OFF_SYNC[3]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC1:INV.CE1" title="~ILOGIC1:INV.CE1">~ILOGIC1:INV.CE1</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IFF3_SRVAL" title="~ILOGIC1:IFF3_SRVAL">~ILOGIC1:IFF3_SRVAL</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC1:IFF_TSBYPASS_ENABLE" title="ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC1:SERDES_MODE" title="OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC1:OFF_REV_USED" title="OLOGIC1:OFF_REV_USED">OLOGIC1:OFF_REV_USED</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INV.CE1" title="~ILOGIC0:INV.CE1">~ILOGIC0:INV.CE1</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IFF3_SRVAL" title="~ILOGIC0:IFF3_SRVAL">~ILOGIC0:IFF3_SRVAL</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IFF_TSBYPASS_ENABLE" title="ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:SERDES_MODE" title="OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_REV_USED" title="OLOGIC0:OFF_REV_USED">OLOGIC0:OFF_REV_USED</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INV.CE2" title="~ILOGIC0:INV.CE2">~ILOGIC0:INV.CE2</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IFF2_SRVAL" title="~ILOGIC0:IFF2_SRVAL">~ILOGIC0:IFF2_SRVAL</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IFF_DELAY_ENABLE" title="ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</a></td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[2]">OLOGIC0:MUX.CLK[2]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:SERDES" title="OLOGIC0:SERDES">OLOGIC0:SERDES</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_SYNC" title="OLOGIC0:OFF_SYNC[2]">OLOGIC0:OFF_SYNC[2]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IFF_SYNC" title="~ILOGIC0:IFF_SYNC">~ILOGIC0:IFF_SYNC</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[2]">~ILOGIC0:INIT_RANK1_PARTIAL[2]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:TSBYPASS_MUX" title="ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[4]">OLOGIC0:MUX.CLK[4]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[1]">OLOGIC0:MUX.CLK[1]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_INIT_SERDES" title="~OLOGIC0:OFF_INIT_SERDES[0]">~OLOGIC0:OFF_INIT_SERDES[0]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IFF_LATCH" title="~ILOGIC0:IFF_LATCH">~ILOGIC0:IFF_LATCH</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_CE" title="~ILOGIC0:INIT_CE[0]">~ILOGIC0:INIT_CE[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:I_DELAY_ENABLE" title="ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[3]">OLOGIC0:MUX.CLK[3]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[0]">OLOGIC0:MUX.CLK[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_INIT_SERDES" title="~OLOGIC0:OFF_INIT_SERDES[1]">~OLOGIC0:OFF_INIT_SERDES[1]</a></td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:NUM_CE" title="ILOGIC0:NUM_CE">ILOGIC0:NUM_CE</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IFF4_INIT" title="~ILOGIC0:IFF4_INIT">~ILOGIC0:IFF4_INIT</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:I_DELAY_DEFAULT" title="ILOGIC0:I_DELAY_DEFAULT">ILOGIC0:I_DELAY_DEFAULT</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[8]">ILOGIC0:MUX.CLK[8]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[7]">ILOGIC0:MUX.CLK[7]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_SYNC" title="OLOGIC0:OFF_SYNC[0]">OLOGIC0:OFF_SYNC[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_SR_USED" title="OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INV.REV" title="ILOGIC0:INV.REV">ILOGIC0:INV.REV</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IFF1_INIT" title="~ILOGIC0:IFF1_INIT">~ILOGIC0:IFF1_INIT</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IDELAYMUX" title="ILOGIC0:IDELAYMUX[1]">ILOGIC0:IDELAYMUX[1]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[7]">OLOGIC0:MUX.CLK[7]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[6]">ILOGIC0:MUX.CLK[6]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TFF_REV_USED" title="OLOGIC0:TFF_REV_USED">OLOGIC0:TFF_REV_USED</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[0]">~OLOGIC0:OFF_SRVAL[0]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[4]">~ILOGIC0:INIT_RANK1_PARTIAL[4]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_CE" title="~ILOGIC0:INIT_CE[1]">~ILOGIC0:INIT_CE[1]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:I_TSBYPASS_ENABLE" title="ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[6]">OLOGIC0:MUX.CLK[6]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[5]">ILOGIC0:MUX.CLK[5]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TFF_SYNC" title="OLOGIC0:TFF_SYNC[0]">OLOGIC0:TFF_SYNC[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[1]">~OLOGIC0:OFF_SRVAL[1]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:SERDES_MODE" title="ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:READBACK_I" title="ILOGIC0:READBACK_I">ILOGIC0:READBACK_I</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[5]">OLOGIC0:MUX.CLK[5]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[0]">ILOGIC0:MUX.CLK[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_INIT_SERDES" title="~OLOGIC0:OFF_INIT_SERDES[2]">~OLOGIC0:OFF_INIT_SERDES[2]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_LATCH" title="OLOGIC0:OFF_LATCH">OLOGIC0:OFF_LATCH</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INV.CLK" title="~ILOGIC0:INV.CLK[1]">~ILOGIC0:INV.CLK[1]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IDELAYMUX" title="ILOGIC0:IDELAYMUX[0]">ILOGIC0:IDELAYMUX[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[3]">ILOGIC0:MUX.CLK[3]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[2]">ILOGIC0:MUX.CLK[2]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TFF_SR_USED" title="OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OMUX" title="OLOGIC0:OMUX[0]">OLOGIC0:OMUX[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:SERDES" title="ILOGIC0:SERDES">ILOGIC0:SERDES</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[0]">~ILOGIC0:INIT_RANK1_PARTIAL[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IFF_ENABLE" title="ILOGIC0:IFF_ENABLE">ILOGIC0:IFF_ENABLE</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[4]">ILOGIC0:MUX.CLK[4]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[1]">ILOGIC0:MUX.CLK[1]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TRISTATE_WIDTH" title="OLOGIC0:TRISTATE_WIDTH[0]">OLOGIC0:TRISTATE_WIDTH[0]</a></td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IFF3_INIT" title="~ILOGIC0:IFF3_INIT">~ILOGIC0:IFF3_INIT</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[1]">~ILOGIC0:INIT_RANK1_PARTIAL[1]</a></td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[8]">OLOGIC0:MUX.CLK[8]</a></td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TRISTATE_WIDTH" title="OLOGIC0:TRISTATE_WIDTH[1]">OLOGIC0:TRISTATE_WIDTH[1]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IFF2_INIT" title="~ILOGIC0:IFF2_INIT">~ILOGIC0:IFF2_INIT</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IFF4_SRVAL" title="~ILOGIC0:IFF4_SRVAL">~ILOGIC0:IFF4_SRVAL</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IOBDELAY_TYPE" title="ILOGIC0:IOBDELAY_TYPE[1]">ILOGIC0:IOBDELAY_TYPE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TFF1_SRVAL" title="~OLOGIC0:TFF1_SRVAL">~OLOGIC0:TFF1_SRVAL</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OMUX" title="OLOGIC0:OMUX[2]">OLOGIC0:OMUX[2]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[3]">~ILOGIC0:INIT_RANK1_PARTIAL[3]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IFF1_SRVAL" title="~ILOGIC0:IFF1_SRVAL">~ILOGIC0:IFF1_SRVAL</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IOBDELAY_VALUE_B" title="~ILOGIC0:IOBDELAY_VALUE_B[0]">~ILOGIC0:IOBDELAY_VALUE_B[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TFF2_SRVAL" title="~OLOGIC0:TFF2_SRVAL">~OLOGIC0:TFF2_SRVAL</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OMUX" title="OLOGIC0:OMUX[1]">OLOGIC0:OMUX[1]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INV.CLK" title="~ILOGIC0:INV.CLK[0]">~ILOGIC0:INV.CLK[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INV.OCLK1" title="ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TFF_INIT" title="~OLOGIC0:TFF_INIT[0]">~OLOGIC0:TFF_INIT[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_INIT" title="~OLOGIC0:OFF_INIT[3]">~OLOGIC0:OFF_INIT[3]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INV.OCLK2" title="ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INV.CLK" title="~ILOGIC0:INV.CLK[2]">~ILOGIC0:INV.CLK[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TFF3_SRVAL" title="~OLOGIC0:TFF3_SRVAL">~OLOGIC0:TFF3_SRVAL</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[2]">~OLOGIC0:OFF_SRVAL[2]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_BITSLIPCNT" title="ILOGIC0:INIT_BITSLIPCNT[3]">ILOGIC0:INIT_BITSLIPCNT[3]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_BITSLIPCNT" title="ILOGIC0:INIT_BITSLIPCNT[2]">ILOGIC0:INIT_BITSLIPCNT[2]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IOBDELAY_VALUE_A" title="ILOGIC0:IOBDELAY_VALUE_A[0]">ILOGIC0:IOBDELAY_VALUE_A[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TMUX" title="OLOGIC0:TMUX[0]">OLOGIC0:TMUX[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INIT_LOADCNT" title="~OLOGIC0:INIT_LOADCNT[0]">~OLOGIC0:INIT_LOADCNT[0]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[2]">~ILOGIC0:INIT_RANK3[2]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:DDR_CLK_EDGE" title="ILOGIC0:DDR_CLK_EDGE[0]">ILOGIC0:DDR_CLK_EDGE[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IOBDELAY_VALUE_B" title="~ILOGIC0:IOBDELAY_VALUE_B[1]">~ILOGIC0:IOBDELAY_VALUE_B[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INV.D1" title="~OLOGIC0:INV.D1">~OLOGIC0:INV.D1</a></td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[1]">~ILOGIC0:INIT_RANK3[1]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:DDR_CLK_EDGE" title="ILOGIC0:DDR_CLK_EDGE[1]">ILOGIC0:DDR_CLK_EDGE[1]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IOBDELAY_TYPE" title="ILOGIC0:IOBDELAY_TYPE[0]">ILOGIC0:IOBDELAY_TYPE[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[0]">~ILOGIC0:INIT_RANK3[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[3]">~ILOGIC0:INIT_RANK3[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INV.D3" title="~OLOGIC0:INV.D3">~OLOGIC0:INV.D3</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[4]">~ILOGIC0:INIT_RANK3[4]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE[3]">ILOGIC0:BITSLIP_ENABLE[3]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IOBDELAY_VALUE_A" title="ILOGIC0:IOBDELAY_VALUE_A[1]">ILOGIC0:IOBDELAY_VALUE_A[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TFF_LATCH" title="OLOGIC0:TFF_LATCH">OLOGIC0:TFF_LATCH</a></td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[5]">~ILOGIC0:INIT_RANK3[5]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE[4]">ILOGIC0:BITSLIP_ENABLE[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INV.D4" title="~OLOGIC0:INV.D4">~OLOGIC0:INV.D4</a></td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE[0]">ILOGIC0:BITSLIP_ENABLE[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_BITSLIPCNT" title="ILOGIC0:INIT_BITSLIPCNT[1]">ILOGIC0:INIT_BITSLIPCNT[1]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IOBDELAY_VALUE_B" title="~ILOGIC0:IOBDELAY_VALUE_B[2]">~ILOGIC0:IOBDELAY_VALUE_B[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INV.D5" title="~OLOGIC0:INV.D5">~OLOGIC0:INV.D5</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_SYNC" title="OLOGIC0:OFF_SYNC[3]">OLOGIC0:OFF_SYNC[3]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INV.SR" title="ILOGIC0:INV.SR">ILOGIC0:INV.SR</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INV.D2" title="~OLOGIC0:INV.D2">~OLOGIC0:INV.D2</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[6]">OLOGIC0:DATA_WIDTH[6]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[3]">ILOGIC0:DATA_WIDTH[3]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[1]">ILOGIC0:DATA_WIDTH[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INV.D6" title="~OLOGIC0:INV.D6">~OLOGIC0:INV.D6</a></td><td>-</td></tr>
<tr><td>64</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[2]">ILOGIC0:DATA_WIDTH[2]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[0]">ILOGIC0:DATA_WIDTH[0]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IOBDELAY_VALUE_A" title="ILOGIC0:IOBDELAY_VALUE_A[2]">ILOGIC0:IOBDELAY_VALUE_A[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TFF_INIT" title="~OLOGIC0:TFF_INIT[1]">~OLOGIC0:TFF_INIT[1]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[3]">OLOGIC0:DATA_WIDTH[3]</a></td></tr>
<tr><td>65</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_SERDES" title="OLOGIC0:OFF_SERDES[0]">OLOGIC0:OFF_SERDES[0]</a></td></tr>
<tr><td>66</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INV.T4" title="~OLOGIC0:INV.T4">~OLOGIC0:INV.T4</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[4]">OLOGIC0:DATA_WIDTH[4]</a></td></tr>
<tr><td>67</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[2]">~ILOGIC0:INIT_RANK2[2]</a></td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IOBDELAY_VALUE_B" title="~ILOGIC0:IOBDELAY_VALUE_B[3]">~ILOGIC0:IOBDELAY_VALUE_B[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_SYNC" title="OLOGIC0:OFF_SYNC[1]">OLOGIC0:OFF_SYNC[1]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[5]">OLOGIC0:DATA_WIDTH[5]</a></td></tr>
<tr><td>68</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[0]">~ILOGIC0:INIT_RANK2[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TMUX" title="OLOGIC0:TMUX[2]">OLOGIC0:TMUX[2]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[1]">OLOGIC0:DATA_WIDTH[1]</a></td></tr>
<tr><td>69</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[1]">~ILOGIC0:INIT_RANK2[1]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[3]">~ILOGIC0:INIT_RANK2[3]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IOBDELAY_VALUE_A" title="ILOGIC0:IOBDELAY_VALUE_A[3]">ILOGIC0:IOBDELAY_VALUE_A[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TMUX" title="OLOGIC0:TMUX[1]">OLOGIC0:TMUX[1]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INIT_LOADCNT" title="~OLOGIC0:INIT_LOADCNT[1]">~OLOGIC0:INIT_LOADCNT[1]</a></td></tr>
<tr><td>70</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[4]">~ILOGIC0:INIT_RANK2[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_INIT" title="~OLOGIC0:OFF_INIT[0]">~OLOGIC0:OFF_INIT[0]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[2]">OLOGIC0:DATA_WIDTH[2]</a></td></tr>
<tr><td>71</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[5]">~ILOGIC0:INIT_RANK2[5]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE[5]">ILOGIC0:BITSLIP_ENABLE[5]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IOBDELAY_VALUE_B" title="~ILOGIC0:IOBDELAY_VALUE_B[4]">~ILOGIC0:IOBDELAY_VALUE_B[4]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INV.T3" title="~OLOGIC0:INV.T3">~OLOGIC0:INV.T3</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_SERDES" title="OLOGIC0:OFF_SERDES[1]">OLOGIC0:OFF_SERDES[1]</a></td></tr>
<tr><td>72</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE[1]">ILOGIC0:BITSLIP_ENABLE[1]</a></td><td><a href="#bits-xc4v-IOIS-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE[6]">ILOGIC0:BITSLIP_ENABLE[6]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INV.CLK2" title="~OLOGIC0:INV.CLK2">~OLOGIC0:INV.CLK2</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TFF_INIT" title="~OLOGIC0:TFF_INIT[2]">~OLOGIC0:TFF_INIT[2]</a></td><td>-</td></tr>
<tr><td>73</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:INIT_BITSLIPCNT" title="ILOGIC0:INIT_BITSLIPCNT[0]">ILOGIC0:INIT_BITSLIPCNT[0]</a></td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INV.CLK1" title="~OLOGIC0:INV.CLK1">~OLOGIC0:INV.CLK1</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INV.T2" title="~OLOGIC0:INV.T2">~OLOGIC0:INV.T2</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[7]">OLOGIC0:DATA_WIDTH[7]</a></td></tr>
<tr><td>74</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IOBDELAY_VALUE_A" title="ILOGIC0:IOBDELAY_VALUE_A[4]">ILOGIC0:IOBDELAY_VALUE_A[4]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TFF_SYNC" title="OLOGIC0:TFF_SYNC[1]">OLOGIC0:TFF_SYNC[1]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INIT_LOADCNT" title="~OLOGIC0:INIT_LOADCNT[2]">~OLOGIC0:INIT_LOADCNT[2]</a></td></tr>
<tr><td>75</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IOBDELAY_VALUE_B" title="~ILOGIC0:IOBDELAY_VALUE_B[5]">~ILOGIC0:IOBDELAY_VALUE_B[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INV.T1" title="~OLOGIC0:INV.T1">~OLOGIC0:INV.T1</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_SERDES" title="OLOGIC0:OFF_SERDES[2]">OLOGIC0:OFF_SERDES[2]</a></td></tr>
<tr><td>76</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_INIT" title="~OLOGIC0:OFF_INIT[1]">~OLOGIC0:OFF_INIT[1]</a></td><td>-</td></tr>
<tr><td>77</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:BITSLIP_SYNC" title="ILOGIC0:BITSLIP_SYNC">ILOGIC0:BITSLIP_SYNC</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TFF_INIT" title="~OLOGIC0:TFF_INIT[3]">~OLOGIC0:TFF_INIT[3]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[0]">OLOGIC0:DATA_WIDTH[0]</a></td></tr>
<tr><td>78</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:DATA_RATE" title="ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE</a></td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:IOBDELAY_VALUE_A" title="ILOGIC0:IOBDELAY_VALUE_A[5]">ILOGIC0:IOBDELAY_VALUE_A[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_INIT" title="~OLOGIC0:OFF_INIT[2]">~OLOGIC0:OFF_INIT[2]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:INIT_LOADCNT" title="~OLOGIC0:INIT_LOADCNT[3]">~OLOGIC0:INIT_LOADCNT[3]</a></td></tr>
<tr><td>79</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE[2]">ILOGIC0:BITSLIP_ENABLE[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-IOIS-OLOGIC0:TFF_INIT" title="~OLOGIC0:TFF_INIT[4]">~OLOGIC0:TFF_INIT[4]</a></td><td><a href="#bits-xc4v-IOIS-OLOGIC0:OFF_SERDES" title="OLOGIC0:OFF_SERDES[3]">OLOGIC0:OFF_SERDES[3]</a></td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:BITSLIP_ENABLE"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:BITSLIP_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:BITSLIP_ENABLE</th><th>[0, 20, 72]</th><th>[0, 20, 71]</th><th>[0, 20, 60]</th><th>[0, 20, 59]</th><th>[0, 19, 79]</th><th>[0, 19, 72]</th><th>[0, 19, 61]</th></tr>
<tr><th>ILOGIC1:BITSLIP_ENABLE</th><th>[0, 20, 20]</th><th>[0, 20, 19]</th><th>[0, 20, 8]</th><th>[0, 20, 7]</th><th>[0, 19, 18]</th><th>[0, 19, 7]</th><th>[0, 19, 0]</th></tr>
<tr><td>Non-inverted</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:DATA_RATE"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:DATA_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DATA_RATE</th><th>[0, 19, 78]</th></tr>
<tr><th>ILOGIC1:DATA_RATE</th><th>[0, 19, 1]</th></tr>
<tr><td>DDR</td><td>0</td></tr>
<tr><td>SDR</td><td>1</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC1:INIT_BITSLIPCNT"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:INIT_LOADCNT"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:OFF_INIT"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:INIT_LOADCNT"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC1:INIT_BITSLIPCNT</th><th>[0, 19, 24]</th><th>[0, 20, 24]</th><th>[0, 20, 18]</th><th>[0, 19, 6]</th></tr>
<tr><th>OLOGIC0:INIT_LOADCNT</th><th>[0, 25, 78]</th><th>[0, 25, 74]</th><th>[0, 25, 69]</th><th>[0, 25, 55]</th></tr>
<tr><th>OLOGIC0:OFF_INIT</th><th>[0, 25, 53]</th><th>[0, 24, 78]</th><th>[0, 24, 76]</th><th>[0, 24, 70]</th></tr>
<tr><th>OLOGIC1:INIT_LOADCNT</th><th>[0, 25, 1]</th><th>[0, 25, 5]</th><th>[0, 25, 10]</th><th>[0, 25, 24]</th></tr>
<tr><th>OLOGIC1:OFF_INIT</th><th>[0, 25, 26]</th><th>[0, 24, 9]</th><th>[0, 24, 3]</th><th>[0, 24, 1]</th></tr>
<tr><td>Inverted</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:INIT_RANK2"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:INIT_RANK3"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:IOBDELAY_VALUE_B"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:INIT_RANK2"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:INIT_RANK3"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IOBDELAY_VALUE_B"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INIT_RANK2</th><th>[0, 19, 71]</th><th>[0, 19, 70]</th><th>[0, 20, 69]</th><th>[0, 19, 67]</th><th>[0, 19, 69]</th><th>[0, 19, 68]</th></tr>
<tr><th>ILOGIC0:INIT_RANK3</th><th>[0, 19, 60]</th><th>[0, 19, 59]</th><th>[0, 20, 58]</th><th>[0, 19, 56]</th><th>[0, 19, 57]</th><th>[0, 19, 58]</th></tr>
<tr><th>ILOGIC0:IOBDELAY_VALUE_B</th><th>[0, 21, 75]</th><th>[0, 21, 71]</th><th>[0, 21, 67]</th><th>[0, 21, 61]</th><th>[0, 21, 56]</th><th>[0, 21, 52]</th></tr>
<tr><th>ILOGIC1:INIT_RANK2</th><th>[0, 19, 8]</th><th>[0, 19, 9]</th><th>[0, 20, 10]</th><th>[0, 19, 12]</th><th>[0, 19, 10]</th><th>[0, 19, 11]</th></tr>
<tr><th>ILOGIC1:INIT_RANK3</th><th>[0, 19, 19]</th><th>[0, 19, 20]</th><th>[0, 20, 21]</th><th>[0, 19, 23]</th><th>[0, 19, 22]</th><th>[0, 19, 21]</th></tr>
<tr><th>ILOGIC1:IOBDELAY_VALUE_B</th><th>[0, 21, 4]</th><th>[0, 21, 8]</th><th>[0, 21, 12]</th><th>[0, 21, 18]</th><th>[0, 21, 23]</th><th>[0, 21, 27]</th></tr>
<tr><td>Inverted</td><td>~[5]</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:BITSLIP_SYNC"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:IFF_DELAY_ENABLE"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:IFF_ENABLE"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:INV.OCLK1"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:INV.OCLK2"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:INV.REV"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:INV.SR"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:I_DELAY_DEFAULT"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:I_DELAY_ENABLE"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:READBACK_I"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:SERDES"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:BITSLIP_SYNC"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IFF_DELAY_ENABLE"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IFF_ENABLE"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:INV.OCLK1"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:INV.OCLK2"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:INV.REV"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:INV.SR"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:I_DELAY_DEFAULT"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:I_DELAY_ENABLE"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:READBACK_I"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:SERDES"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:OFF_LATCH"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:OFF_REV_USED"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:OFF_SR_USED"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:SERDES"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:TFF_LATCH"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:TFF_REV_USED"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:TFF_SR_USED"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:OFF_LATCH"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:OFF_REV_USED"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:OFF_SR_USED"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:SERDES"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:TFF_LATCH"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:TFF_REV_USED"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:TFF_SR_USED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:BITSLIP_SYNC</th><th>[0, 20, 77]</th></tr>
<tr><th>ILOGIC0:IFF_DELAY_ENABLE</th><th>[0, 21, 41]</th></tr>
<tr><th>ILOGIC0:IFF_ENABLE</th><th>[0, 21, 49]</th></tr>
<tr><th>ILOGIC0:IFF_TSBYPASS_ENABLE</th><th>[0, 21, 40]</th></tr>
<tr><th>ILOGIC0:INV.OCLK1</th><th>[0, 20, 53]</th></tr>
<tr><th>ILOGIC0:INV.OCLK2</th><th>[0, 19, 54]</th></tr>
<tr><th>ILOGIC0:INV.REV</th><th>[0, 19, 45]</th></tr>
<tr><th>ILOGIC0:INV.SR</th><th>[0, 20, 62]</th></tr>
<tr><th>ILOGIC0:I_DELAY_DEFAULT</th><th>[0, 21, 44]</th></tr>
<tr><th>ILOGIC0:I_DELAY_ENABLE</th><th>[0, 21, 43]</th></tr>
<tr><th>ILOGIC0:I_TSBYPASS_ENABLE</th><th>[0, 21, 46]</th></tr>
<tr><th>ILOGIC0:READBACK_I</th><th>[0, 21, 47]</th></tr>
<tr><th>ILOGIC0:SERDES</th><th>[0, 19, 49]</th></tr>
<tr><th>ILOGIC1:BITSLIP_SYNC</th><th>[0, 20, 2]</th></tr>
<tr><th>ILOGIC1:IFF_DELAY_ENABLE</th><th>[0, 21, 38]</th></tr>
<tr><th>ILOGIC1:IFF_ENABLE</th><th>[0, 21, 30]</th></tr>
<tr><th>ILOGIC1:IFF_TSBYPASS_ENABLE</th><th>[0, 21, 39]</th></tr>
<tr><th>ILOGIC1:INV.OCLK1</th><th>[0, 20, 26]</th></tr>
<tr><th>ILOGIC1:INV.OCLK2</th><th>[0, 19, 25]</th></tr>
<tr><th>ILOGIC1:INV.REV</th><th>[0, 19, 34]</th></tr>
<tr><th>ILOGIC1:INV.SR</th><th>[0, 20, 17]</th></tr>
<tr><th>ILOGIC1:I_DELAY_DEFAULT</th><th>[0, 21, 35]</th></tr>
<tr><th>ILOGIC1:I_DELAY_ENABLE</th><th>[0, 21, 36]</th></tr>
<tr><th>ILOGIC1:I_TSBYPASS_ENABLE</th><th>[0, 21, 33]</th></tr>
<tr><th>ILOGIC1:READBACK_I</th><th>[0, 21, 32]</th></tr>
<tr><th>ILOGIC1:SERDES</th><th>[0, 19, 30]</th></tr>
<tr><th>OLOGIC0:OFF_LATCH</th><th>[0, 25, 47]</th></tr>
<tr><th>OLOGIC0:OFF_REV_USED</th><th>[0, 25, 40]</th></tr>
<tr><th>OLOGIC0:OFF_SR_USED</th><th>[0, 25, 44]</th></tr>
<tr><th>OLOGIC0:SERDES</th><th>[0, 24, 41]</th></tr>
<tr><th>OLOGIC0:TFF_LATCH</th><th>[0, 24, 59]</th></tr>
<tr><th>OLOGIC0:TFF_REV_USED</th><th>[0, 24, 45]</th></tr>
<tr><th>OLOGIC0:TFF_SR_USED</th><th>[0, 24, 48]</th></tr>
<tr><th>OLOGIC1:OFF_LATCH</th><th>[0, 25, 32]</th></tr>
<tr><th>OLOGIC1:OFF_REV_USED</th><th>[0, 25, 39]</th></tr>
<tr><th>OLOGIC1:OFF_SR_USED</th><th>[0, 25, 35]</th></tr>
<tr><th>OLOGIC1:SERDES</th><th>[0, 24, 38]</th></tr>
<tr><th>OLOGIC1:TFF_LATCH</th><th>[0, 24, 20]</th></tr>
<tr><th>OLOGIC1:TFF_REV_USED</th><th>[0, 24, 34]</th></tr>
<tr><th>OLOGIC1:TFF_SR_USED</th><th>[0, 24, 31]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:INV.CLK"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:INV.CLK"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:OFF_INIT_SERDES"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:OFF_SRVAL"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:OFF_INIT_SERDES"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:OFF_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INV.CLK</th><th>[0, 20, 54]</th><th>[0, 20, 48]</th><th>[0, 19, 53]</th></tr>
<tr><th>ILOGIC1:INV.CLK</th><th>[0, 20, 31]</th><th>[0, 20, 25]</th><th>[0, 19, 26]</th></tr>
<tr><th>OLOGIC0:OFF_INIT_SERDES</th><th>[0, 24, 47]</th><th>[0, 24, 43]</th><th>[0, 24, 42]</th></tr>
<tr><th>OLOGIC0:OFF_SRVAL</th><th>[0, 25, 54]</th><th>[0, 25, 46]</th><th>[0, 25, 45]</th></tr>
<tr><th>OLOGIC1:OFF_INIT_SERDES</th><th>[0, 24, 37]</th><th>[0, 24, 36]</th><th>[0, 24, 32]</th></tr>
<tr><th>OLOGIC1:OFF_SRVAL</th><th>[0, 25, 34]</th><th>[0, 25, 33]</th><th>[0, 25, 25]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:IFF1_INIT"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:IFF1_SRVAL"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:IFF2_INIT"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:IFF2_SRVAL"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:IFF3_INIT"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:IFF3_SRVAL"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:IFF4_INIT"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:IFF4_SRVAL"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:IFF_LATCH"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:IFF_SYNC"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:INV.CE1"></div>
<div id="bits-xc4v-IOIS-ILOGIC0:INV.CE2"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IFF1_INIT"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IFF1_SRVAL"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IFF2_INIT"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IFF2_SRVAL"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IFF3_INIT"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IFF3_SRVAL"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IFF4_INIT"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IFF4_SRVAL"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IFF_LATCH"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IFF_SYNC"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:INV.CE1"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:INV.CE2"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:INV.CLK1"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:INV.CLK2"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:INV.D1"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:INV.D2"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:INV.D3"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:INV.D4"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:INV.D5"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:INV.D6"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:INV.T1"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:INV.T2"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:INV.T3"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:INV.T4"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:TFF1_SRVAL"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:TFF2_SRVAL"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:TFF3_SRVAL"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:INV.CLK1"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:INV.CLK2"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:INV.D1"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:INV.D2"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:INV.D3"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:INV.D4"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:INV.D5"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:INV.D6"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:INV.T1"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:INV.T2"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:INV.T3"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:INV.T4"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:TFF1_SRVAL"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:TFF2_SRVAL"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:TFF3_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:IFF1_INIT</th><th>[0, 20, 45]</th></tr>
<tr><th>ILOGIC0:IFF1_SRVAL</th><th>[0, 20, 52]</th></tr>
<tr><th>ILOGIC0:IFF2_INIT</th><th>[0, 19, 51]</th></tr>
<tr><th>ILOGIC0:IFF2_SRVAL</th><th>[0, 20, 41]</th></tr>
<tr><th>ILOGIC0:IFF3_INIT</th><th>[0, 19, 50]</th></tr>
<tr><th>ILOGIC0:IFF3_SRVAL</th><th>[0, 20, 40]</th></tr>
<tr><th>ILOGIC0:IFF4_INIT</th><th>[0, 20, 44]</th></tr>
<tr><th>ILOGIC0:IFF4_SRVAL</th><th>[0, 20, 51]</th></tr>
<tr><th>ILOGIC0:IFF_LATCH</th><th>[0, 19, 43]</th></tr>
<tr><th>ILOGIC0:IFF_SYNC</th><th>[0, 19, 42]</th></tr>
<tr><th>ILOGIC0:INV.CE1</th><th>[0, 19, 40]</th></tr>
<tr><th>ILOGIC0:INV.CE2</th><th>[0, 19, 41]</th></tr>
<tr><th>ILOGIC1:IFF1_INIT</th><th>[0, 20, 34]</th></tr>
<tr><th>ILOGIC1:IFF1_SRVAL</th><th>[0, 20, 27]</th></tr>
<tr><th>ILOGIC1:IFF2_INIT</th><th>[0, 19, 28]</th></tr>
<tr><th>ILOGIC1:IFF2_SRVAL</th><th>[0, 20, 38]</th></tr>
<tr><th>ILOGIC1:IFF3_INIT</th><th>[0, 19, 29]</th></tr>
<tr><th>ILOGIC1:IFF3_SRVAL</th><th>[0, 20, 39]</th></tr>
<tr><th>ILOGIC1:IFF4_INIT</th><th>[0, 20, 35]</th></tr>
<tr><th>ILOGIC1:IFF4_SRVAL</th><th>[0, 20, 28]</th></tr>
<tr><th>ILOGIC1:IFF_LATCH</th><th>[0, 19, 36]</th></tr>
<tr><th>ILOGIC1:IFF_SYNC</th><th>[0, 19, 37]</th></tr>
<tr><th>ILOGIC1:INV.CE1</th><th>[0, 19, 39]</th></tr>
<tr><th>ILOGIC1:INV.CE2</th><th>[0, 19, 38]</th></tr>
<tr><th>OLOGIC0:INV.CLK1</th><th>[0, 21, 73]</th></tr>
<tr><th>OLOGIC0:INV.CLK2</th><th>[0, 21, 72]</th></tr>
<tr><th>OLOGIC0:INV.D1</th><th>[0, 24, 56]</th></tr>
<tr><th>OLOGIC0:INV.D2</th><th>[0, 24, 62]</th></tr>
<tr><th>OLOGIC0:INV.D3</th><th>[0, 24, 58]</th></tr>
<tr><th>OLOGIC0:INV.D4</th><th>[0, 24, 60]</th></tr>
<tr><th>OLOGIC0:INV.D5</th><th>[0, 24, 61]</th></tr>
<tr><th>OLOGIC0:INV.D6</th><th>[0, 24, 63]</th></tr>
<tr><th>OLOGIC0:INV.T1</th><th>[0, 24, 75]</th></tr>
<tr><th>OLOGIC0:INV.T2</th><th>[0, 24, 73]</th></tr>
<tr><th>OLOGIC0:INV.T3</th><th>[0, 24, 71]</th></tr>
<tr><th>OLOGIC0:INV.T4</th><th>[0, 24, 66]</th></tr>
<tr><th>OLOGIC0:TFF1_SRVAL</th><th>[0, 24, 51]</th></tr>
<tr><th>OLOGIC0:TFF2_SRVAL</th><th>[0, 24, 52]</th></tr>
<tr><th>OLOGIC0:TFF3_SRVAL</th><th>[0, 24, 54]</th></tr>
<tr><th>OLOGIC1:INV.CLK1</th><th>[0, 21, 6]</th></tr>
<tr><th>OLOGIC1:INV.CLK2</th><th>[0, 21, 7]</th></tr>
<tr><th>OLOGIC1:INV.D1</th><th>[0, 24, 23]</th></tr>
<tr><th>OLOGIC1:INV.D2</th><th>[0, 24, 17]</th></tr>
<tr><th>OLOGIC1:INV.D3</th><th>[0, 24, 21]</th></tr>
<tr><th>OLOGIC1:INV.D4</th><th>[0, 24, 19]</th></tr>
<tr><th>OLOGIC1:INV.D5</th><th>[0, 24, 18]</th></tr>
<tr><th>OLOGIC1:INV.D6</th><th>[0, 24, 16]</th></tr>
<tr><th>OLOGIC1:INV.T1</th><th>[0, 24, 4]</th></tr>
<tr><th>OLOGIC1:INV.T2</th><th>[0, 24, 6]</th></tr>
<tr><th>OLOGIC1:INV.T3</th><th>[0, 24, 8]</th></tr>
<tr><th>OLOGIC1:INV.T4</th><th>[0, 24, 13]</th></tr>
<tr><th>OLOGIC1:TFF1_SRVAL</th><th>[0, 24, 28]</th></tr>
<tr><th>OLOGIC1:TFF2_SRVAL</th><th>[0, 24, 27]</th></tr>
<tr><th>OLOGIC1:TFF3_SRVAL</th><th>[0, 24, 25]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:INTERFACE_TYPE"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:INTERFACE_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INTERFACE_TYPE</th><th>[0, 19, 47]</th></tr>
<tr><th>ILOGIC1:INTERFACE_TYPE</th><th>[0, 19, 32]</th></tr>
<tr><td>MEMORY</td><td>0</td></tr>
<tr><td>NETWORKING</td><td>1</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:NUM_CE"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:NUM_CE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:NUM_CE</th><th>[0, 19, 44]</th></tr>
<tr><th>ILOGIC1:NUM_CE</th><th>[0, 19, 35]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>2</td><td>1</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:INIT_BITSLIPCNT"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:OFF_SERDES"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:OFF_SYNC"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:OFF_SERDES"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:OFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INIT_BITSLIPCNT</th><th>[0, 19, 55]</th><th>[0, 20, 55]</th><th>[0, 20, 61]</th><th>[0, 19, 73]</th></tr>
<tr><th>OLOGIC0:OFF_SERDES</th><th>[0, 25, 79]</th><th>[0, 25, 75]</th><th>[0, 25, 71]</th><th>[0, 25, 65]</th></tr>
<tr><th>OLOGIC0:OFF_SYNC</th><th>[0, 25, 61]</th><th>[0, 25, 41]</th><th>[0, 24, 67]</th><th>[0, 24, 44]</th></tr>
<tr><th>OLOGIC1:OFF_SERDES</th><th>[0, 25, 14]</th><th>[0, 25, 8]</th><th>[0, 25, 4]</th><th>[0, 25, 0]</th></tr>
<tr><th>OLOGIC1:OFF_SYNC</th><th>[0, 25, 38]</th><th>[0, 25, 18]</th><th>[0, 24, 35]</th><th>[0, 24, 12]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:DATA_WIDTH"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DATA_WIDTH</th><th>[0, 19, 63]</th><th>[0, 19, 64]</th><th>[0, 20, 63]</th><th>[0, 20, 64]</th></tr>
<tr><th>ILOGIC1:DATA_WIDTH</th><th>[0, 19, 16]</th><th>[0, 19, 15]</th><th>[0, 20, 16]</th><th>[0, 20, 15]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:DDR_CLK_EDGE"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:DDR_CLK_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DDR_CLK_EDGE</th><th>[0, 20, 57]</th><th>[0, 20, 56]</th></tr>
<tr><th>ILOGIC1:DDR_CLK_EDGE</th><th>[0, 20, 22]</th><th>[0, 20, 23]</th></tr>
<tr><td>SAME_EDGE_PIPELINED</td><td>0</td><td>0</td></tr>
<tr><td>OPPOSITE_EDGE</td><td>0</td><td>1</td></tr>
<tr><td>SAME_EDGE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:INIT_RANK1_PARTIAL"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:INIT_RANK1_PARTIAL"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:TFF_INIT"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INIT_RANK1_PARTIAL</th><th>[0, 19, 46]</th><th>[0, 19, 52]</th><th>[0, 20, 42]</th><th>[0, 20, 50]</th><th>[0, 20, 49]</th></tr>
<tr><th>ILOGIC1:INIT_RANK1_PARTIAL</th><th>[0, 19, 33]</th><th>[0, 19, 27]</th><th>[0, 20, 37]</th><th>[0, 20, 29]</th><th>[0, 20, 30]</th></tr>
<tr><th>OLOGIC0:TFF_INIT</th><th>[0, 24, 79]</th><th>[0, 24, 77]</th><th>[0, 24, 72]</th><th>[0, 24, 64]</th><th>[0, 24, 53]</th></tr>
<tr><th>OLOGIC1:TFF_INIT</th><th>[0, 24, 26]</th><th>[0, 24, 15]</th><th>[0, 24, 7]</th><th>[0, 24, 2]</th><th>[0, 24, 0]</th></tr>
<tr><td>Inverted</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:SERDES_MODE"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:SERDES_MODE"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:SERDES_MODE"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:SERDES_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:SERDES_MODE</th><th>[0, 20, 47]</th></tr>
<tr><th>ILOGIC1:SERDES_MODE</th><th>[0, 20, 32]</th></tr>
<tr><th>OLOGIC0:SERDES_MODE</th><th>[0, 24, 40]</th></tr>
<tr><th>OLOGIC1:SERDES_MODE</th><th>[0, 24, 39]</th></tr>
<tr><td>MASTER</td><td>0</td></tr>
<tr><td>SLAVE</td><td>1</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:INIT_CE"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:INIT_CE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INIT_CE</th><th>[0, 20, 46]</th><th>[0, 20, 43]</th></tr>
<tr><th>ILOGIC1:INIT_CE</th><th>[0, 20, 33]</th><th>[0, 20, 36]</th></tr>
<tr><td>Inverted</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:IOBDELAY_TYPE"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IOBDELAY_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:IOBDELAY_TYPE</th><th>[0, 21, 51]</th><th>[0, 21, 57]</th></tr>
<tr><th>ILOGIC1:IOBDELAY_TYPE</th><th>[0, 21, 28]</th><th>[0, 21, 22]</th></tr>
<tr><td>DEFAULT</td><td>0</td><td>0</td></tr>
<tr><td>FIXED</td><td>0</td><td>1</td></tr>
<tr><td>VARIABLE</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:IOBDELAY_VALUE_A"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IOBDELAY_VALUE_A"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:IOBDELAY_VALUE_A</th><th>[0, 21, 78]</th><th>[0, 21, 74]</th><th>[0, 21, 69]</th><th>[0, 21, 64]</th><th>[0, 21, 59]</th><th>[0, 21, 55]</th></tr>
<tr><th>ILOGIC1:IOBDELAY_VALUE_A</th><th>[0, 21, 1]</th><th>[0, 21, 5]</th><th>[0, 21, 10]</th><th>[0, 21, 15]</th><th>[0, 21, 20]</th><th>[0, 21, 24]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:IDELAYMUX"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:IDELAYMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:IDELAYMUX</th><th>[0, 21, 45]</th><th>[0, 21, 48]</th></tr>
<tr><th>ILOGIC1:IDELAYMUX</th><th>[0, 21, 34]</th><th>[0, 21, 31]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>D</td><td>0</td><td>1</td></tr>
<tr><td>OFB</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:TSBYPASS_MUX"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:TSBYPASS_MUX</th><th>[0, 21, 42]</th></tr>
<tr><th>ILOGIC1:TSBYPASS_MUX</th><th>[0, 21, 37]</th></tr>
<tr><td>T</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc4v-IOIS-ILOGIC0:MUX.CLK"></div>
<div id="bits-xc4v-IOIS-ILOGIC1:MUX.CLK"></div>
<div id="bits-xc4v-IOIS-OLOGIC0:MUX.CLK"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:MUX.CLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.CLK</th><th>[0, 22, 44]</th><th>[0, 23, 44]</th><th>[0, 23, 45]</th><th>[0, 23, 46]</th><th>[0, 22, 49]</th><th>[0, 22, 48]</th><th>[0, 23, 48]</th><th>[0, 23, 49]</th><th>[0, 23, 47]</th></tr>
<tr><th>ILOGIC1:MUX.CLK</th><th>[0, 22, 35]</th><th>[0, 23, 35]</th><th>[0, 23, 34]</th><th>[0, 23, 33]</th><th>[0, 22, 30]</th><th>[0, 22, 31]</th><th>[0, 23, 31]</th><th>[0, 23, 30]</th><th>[0, 23, 32]</th></tr>
<tr><th>OLOGIC0:MUX.CLK</th><th>[0, 22, 50]</th><th>[0, 22, 45]</th><th>[0, 22, 46]</th><th>[0, 22, 47]</th><th>[0, 22, 42]</th><th>[0, 22, 43]</th><th>[0, 23, 41]</th><th>[0, 23, 42]</th><th>[0, 23, 43]</th></tr>
<tr><th>OLOGIC1:MUX.CLK</th><th>[0, 22, 29]</th><th>[0, 22, 34]</th><th>[0, 22, 33]</th><th>[0, 22, 32]</th><th>[0, 22, 37]</th><th>[0, 22, 36]</th><th>[0, 23, 38]</th><th>[0, 23, 37]</th><th>[0, 23, 36]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK_S0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK_S1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK_N0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK7</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK_N1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc4v-IOIS-OLOGIC0:TFF_SYNC"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:TFF_SYNC</th><th>[0, 24, 74]</th><th>[0, 24, 46]</th></tr>
<tr><th>OLOGIC1:TFF_SYNC</th><th>[0, 24, 33]</th><th>[0, 24, 5]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc4v-IOIS-OLOGIC0:TMUX"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:TMUX</th><th>[0, 24, 68]</th><th>[0, 24, 69]</th><th>[0, 24, 55]</th></tr>
<tr><th>OLOGIC1:TMUX</th><th>[0, 24, 11]</th><th>[0, 24, 10]</th><th>[0, 24, 24]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc4v-IOIS-OLOGIC0:TRISTATE_WIDTH"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:TRISTATE_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:TRISTATE_WIDTH</th><th>[0, 24, 50]</th><th>[0, 24, 49]</th></tr>
<tr><th>OLOGIC1:TRISTATE_WIDTH</th><th>[0, 24, 29]</th><th>[0, 24, 30]</th></tr>
<tr><td>1</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc4v-IOIS-OLOGIC0:DATA_WIDTH"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:DATA_WIDTH</th><th>[0, 25, 73]</th><th>[0, 25, 62]</th><th>[0, 25, 67]</th><th>[0, 25, 66]</th><th>[0, 25, 64]</th><th>[0, 25, 70]</th><th>[0, 25, 68]</th><th>[0, 25, 77]</th></tr>
<tr><th>OLOGIC1:DATA_WIDTH</th><th>[0, 25, 6]</th><th>[0, 25, 17]</th><th>[0, 25, 12]</th><th>[0, 25, 13]</th><th>[0, 25, 15]</th><th>[0, 25, 9]</th><th>[0, 25, 11]</th><th>[0, 25, 2]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc4v-IOIS-OLOGIC0:OMUX"></div>
<div id="bits-xc4v-IOIS-OLOGIC1:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:OMUX</th><th>[0, 25, 51]</th><th>[0, 25, 52]</th><th>[0, 25, 48]</th></tr>
<tr><th>OLOGIC1:OMUX</th><th>[0, 25, 28]</th><th>[0, 25, 27]</th><th>[0, 25, 31]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>D1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="dsp.html" class="btn btn-neutral float-left" title="DSP" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="center.html" class="btn btn-neutral float-right" title="Configuration Center" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>