Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Stephen M. Blackburn , Robin Garner , Chris Hoffmann , Asjad M. Khang , Kathryn S. McKinley , Rotem Bentzur , Amer Diwan , Daniel Feinberg , Daniel Frampton , Samuel Z. Guyer , Martin Hirzel , Antony Hosking , Maria Jump , Han Lee , J. Eliot B. Moss , Aashish Phansalkar , Darko Stefanović , Thomas VanDrunen , Daniel von Dincklage , Ben Wiedermann, The DaCapo benchmarks: java benchmarking development and analysis, Proceedings of the 21st annual ACM SIGPLAN conference on Object-oriented programming systems, languages, and applications, October 22-26, 2006, Portland, Oregon, USA[doi>10.1145/1167473.1167488]
Maximilien Breughe , Stijn Eyerman , Lieven Eeckhout, A mechanistic performance model for superscalar in-order processors, Proceedings of the 2012 IEEE International Symposium on Performance Analysis of Systems & Software, p.14-24, April 01-03, 2012[doi>10.1109/ISPASS.2012.6189202]
Maximilien Breughe , Zheng Li , Yang Chen , Stijn Eyerman , Olivier Temam , Chengyong Wu , Lieven Eeckhout, How sensitive is processor customization to the workload's input datasets?, Proceedings of the 2011 IEEE 9th Symposium on Application Specific Processors, p.1-7, June 05-06, 2011[doi>10.1109/SASP.2011.5941070]
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]
Yang Chen , Yuanjie Huang , Lieven Eeckhout , Grigori Fursin , Liang Peng , Olivier Temam , Chengyong Wu, Evaluating iterative optimization across 1000 datasets, Proceedings of the 2010 ACM SIGPLAN conference on Programming language design and implementation, June 05-10, 2010, Toronto, Ontario, Canada[doi>10.1145/1806596.1806647]
Dennard, R. H., Gaensslen, F. H., Yu, H., Rideout, V. L., Bassous, E., and LeBlanc, A. R. 1974. Design of ion-implanted MOSFET's with very small physical dimensions. IEEE J. Solid-State Circuits 9, 5, 256--268.
Eeckhout, L., Sampson, J., and Calder, B. 2005. Exploiting program microarchitecture independent characteristics and phase behavior for reduced benchmark suite simulation. In Proceedings of the 2005 IEEE International Symposium on Workload Characterization (IISWC'05). 2--12.
Lieven Eeckhout , Hans Vandierendonck , Koenraad De Bosschere, Workload Design: Selecting Representative Program-Input Pairs, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.83-94, September 22-25, 2002
Lieven Eeckhout , Hans Vandierendonck , Koen De Bosschere, Designing Computer Architecture Research Workloads, Computer, v.36 n.2, p.65-71, February 2003[doi>10.1109/MC.2003.1178050]
Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark silicon and the end of multicore scaling, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000108]
Stijn Eyerman , Lieven Eeckhout , Koen De Bosschere, Efficient design space exploration of high performance embedded out-of-order processors, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Michael Ferdman , Almutaz Adileh , Onur Kocberber , Stavros Volos , Mohammad Alisafaee , Djordje Jevdjic , Cansu Kaynak , Adrian Daniel Popescu , Anastasia Ailamaki , Babak Falsafi, Clearing the clouds: a study of emerging scale-out workloads on modern hardware, Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems, March 03-07, 2012, London, England, UK[doi>10.1145/2150976.2150982]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Rehan Hameed , Wajahat Qadeer , Megan Wachs , Omid Azizi , Alex Solomatnikov , Benjamin C. Lee , Stephen Richardson , Christos Kozyrakis , Mark Horowitz, Understanding sources of inefficiency in general-purpose chips, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815968]
John L. Henning, SPEC CPU2006 benchmark descriptions, ACM SIGARCH Computer Architecture News, v.34 n.4, p.1-17, September 2006[doi>10.1145/1186736.1186737]
Zhanpeng Jin , Allen C. Cheng, SubsetTrio: An evolutionary, geometric, and statistical benchmark subsetting framework, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.21 n.3, p.1-23, March 2011[doi>10.1145/1921598.1921605]
Ajay Joshi , Aashish Phansalkar , Lieven Eeckhout , Lizy Kurian John, Measuring Benchmark Similarity Using Inherent Program Characteristics, IEEE Transactions on Computers, v.55 n.6, p.769-782, June 2006[doi>10.1109/TC.2006.85]
Tejas S. Karkhanis , James E. Smith, Automated design of application specific superscalar processors: an analytical approach, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250712]
A J KleinOsowski , David J. Lilja, MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research, IEEE Computer Architecture Letters, v.1 n.1, p.7-7, January 2002[doi>10.1109/L-CA.2002.8]
J. Lau , J. Sampson , E. Perelman , G. Hamerly , B. Calder, The Strong correlation Between Code Signatures and Performance, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.236-247, March 20-22, 2005[doi>10.1109/ISPASS.2005.1430578]
Benjamin C. Lee , David Brooks, Efficiency trends and limits from comprehensive microarchitectural adaptivity, Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, March 01-05, 2008, Seattle, WA, USA[doi>10.1145/1346281.1346288]
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Aashish Phansalkar , Ajay Joshi , Lizy K. John, Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250713]
Andreas Sandberg , Andreas Sembrant , Erik Hagersten , David Black-Schaffer, Modeling performance variation due to cache sharing, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.155-166, February 23-27, 2013[doi>10.1109/HPCA.2013.6522315]
Yiannakis Sazeides , Rakesh Kumar , Dean M. Tullsen , Theofanis Constantinou, The Danger of Interval-Based Power Efficiency Metrics: When Worst Is Best, IEEE Computer Architecture Letters, v.4 n.1, p.1-1, January 2005[doi>10.1109/L-CA.2005.2]
Timothy Sherwood , Erez Perelman , Brad Calder, Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.3-14, September 08-12, 2001
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
Van Biesbrouck, M., Eeckhout, L., and Calder, B. 2006. Considering all starting points for simultaneous multithreading simulation. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS'06). 143--153.
Michael Van Biesbrouck , Lieven Eeckhout , Brad Calder, Representative Multiprogram Workloads for Multithreaded Processor Simulation, Proceedings of the 2007 IEEE 10th International Symposium on Workload Characterization, p.193-203, September 27-29, 2007[doi>10.1109/IISWC.2007.4362195]
M. Van Biesbrouck , T. Sherwood , B. Calder, A co-phase matrix to guide simultaneous multithreading simulation, Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software, p.45-56, March 10-12, 2004
Kenzo Van Craeynest , Lieven Eeckhout, The Multi-Program Performance Model: Debunking current practice in multi-core simulation, Proceedings of the 2011 IEEE International Symposium on Workload Characterization, p.26-37, November 06-08, 2011[doi>10.1109/IISWC.2011.6114194]
Velasquez, R. A., Michaud, P., and Seznec, A. 2013. Selecting benchmark combinations for the evaluation of multicore throughput. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'13).
Ganesh Venkatesh , Jack Sampson , Nathan Goulding , Saturnino Garcia , Vladyslav Bryksin , Jose Lugo-Martinez , Steven Swanson , Michael Bedford Taylor, Conservation cores: reducing the energy of mature computations, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736044]
Xiph.org. 2012. Video Test Media—derf's collection. http://media.xiph.org/video/derf/.
Joshua J. Yi , David J. Lilja , Douglas M. Hawkins, A Statistically Rigorous Approach for Improving Simulation Methodology, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.281, February 08-12, 2003
Joshua J. Yi , Hans Vandierendonck , Lieven Eeckhout , David J. Lilja, The exigency of benchmark and compiler drift: designing tomorrow's processors with yesterday's tools, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183414]
