$date
	Sun Oct 23 02:12:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#848252
b1 !
1"
#848254
b1 &
b1 %
1$
#848255
0"
#848258
1#
#848262
b0 &
0#
b0 %
0$
#1897122
b1 &
b1 %
1$
1"
#1897123
0"
#1897126
1#
#1897130
b0 &
b0 %
0#
0$
#2840206
b1100 &
b1100 %
1$
b1100 !
1"
#2840207
0"
#2840210
b110 &
b110 %
#2840214
b11 &
b11 %
#2840218
b1010 &
b1010 %
#2840222
b101 &
b101 %
#2840226
b10000 &
b10000 %
#2840230
b1000 &
b1000 %
#2840234
b100 &
b100 %
#2840238
b10 &
b10 %
#2840242
b1 &
b1 %
1#
#2840246
b0 &
0#
b0 %
0$
#4500012
