Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 25 15:05:56 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/erode_hls_timing_routed.rpt
| Design       : erode_hls
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 89 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.198        0.000                      0                 3285        0.099        0.000                      0                 3285        2.020        0.000                       0                  1602  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
AXI_LITE_clk  {0.000 6.000}        12.000          83.333          
ap_clk        {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI_LITE_clk        7.500        0.000                      0                   69        0.228        0.000                      0                   69        5.500        0.000                       0                    43  
ap_clk              0.198        0.000                      0                 3080        0.100        0.000                      0                 3080        2.020        0.000                       0                  1559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ap_clk        AXI_LITE_clk        2.723        0.000                      0                    5        0.099        0.000                      0                    5  
AXI_LITE_clk  ap_clk              2.521        0.000                      0                  139        0.158        0.000                      0                  139  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.704ns (18.089%)  route 3.188ns (81.911%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.694     2.123    erode_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124     2.247 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          1.312     3.559    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.683 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.182     4.865    erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X36Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X36Y63         FDRE (Setup_fdre_C_R)       -0.524    12.365    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  7.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.575%)  route 0.155ns (45.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.155     0.706    erode_hls_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X44Y60         LUT5 (Prop_lut5_I4_O)        0.045     0.751 r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, routed)           0.000     0.751    erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y60         FDRE (Hold_fdre_C_D)         0.091     0.523    erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_LITE_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { AXI_LITE_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 packets_loc_channel_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_1_proc_U0/tmp_5_i_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.830ns (31.831%)  route 3.919ns (68.169%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    packets_loc_channel_U/ap_clk
    SLICE_X43Y74         FDSE                                         r  packets_loc_channel_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  packets_loc_channel_U/mOutPtr_reg[2]/Q
                         net (fo=4, routed)           0.613     2.042    packets_loc_channel_U/U_fifo_w32_d2_A_ram/mOutPtr[2]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.166 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3/O
                         net (fo=33, routed)          1.055     3.220    packets_loc_channel_U/U_fifo_w32_d2_A_ram/internal_full_n_reg[0]
    SLICE_X42Y76         SRL16E (Prop_srl16e_A0_Q)    0.152     3.372 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][13]_srl3/Q
                         net (fo=2, routed)           0.950     4.322    Loop_1_proc_U0/out[13]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.348     4.670 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_i_2/O
                         net (fo=1, routed)           0.358     5.028    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_i_2_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.426 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__1_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__2/CO[3]
                         net (fo=5, routed)           0.944     6.598    Loop_1_proc_U0/tmp_5_i_fu_108_p2
    SLICE_X37Y78         LUT5 (Prop_lut5_I0_O)        0.124     6.722 r  Loop_1_proc_U0/tmp_5_i_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     6.722    Loop_1_proc_U0/tmp_5_i_reg_159[0]_i_1_n_0
    SLICE_X37Y78         FDRE                                         r  Loop_1_proc_U0/tmp_5_i_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Loop_1_proc_U0/ap_clk
    SLICE_X37Y78         FDRE                                         r  Loop_1_proc_U0/tmp_5_i_reg_159_reg[0]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)        0.031     6.920    Loop_1_proc_U0/tmp_5_i_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  0.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Loop_loop_height_pro_U0/ap_clk
    SLICE_X29Y71         FDRE                                         r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[4]/Q
                         net (fo=1, routed)           0.056     0.607    Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428[4]
    SLICE_X29Y71         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_loop_height_pro_U0/ap_clk
    SLICE_X29Y71         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.075     0.507    Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y28  Loop_loop_height_pro_U0/k_buf_0_val_3_U/Loop_loop_height_dEe_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y71  Loop_3_proc_U0/ap_CS_fsm_reg[3]_srl3___Loop_3_proc_U0_ap_CS_fsm_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y71  Loop_3_proc_U0/ap_CS_fsm_reg[3]_srl3___Loop_3_proc_U0_ap_CS_fsm_reg_r_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        3.270ns  (logic 0.828ns (25.325%)  route 2.442ns (74.675%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     6.973    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X39Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  erode_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/Q
                         net (fo=3, routed)           0.998     8.427    erode_hls_CONTROL_BUS_s_axi_U/int_isr_reg_n_0_[1]
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.551 f  erode_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_5/O
                         net (fo=1, routed)           0.845     9.396    erode_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_5_n_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I1_O)        0.124     9.520 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_3/O
                         net (fo=1, routed)           0.599    10.119    erode_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_3_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.243 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    10.243    erode_hls_CONTROL_BUS_s_axi_U/rdata[1]
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.077    12.966    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  2.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.091     0.642    erode_hls_CONTROL_BUS_s_axi_U/int_ap_ready
    SLICE_X38Y60         LUT4 (Prop_lut4_I1_O)        0.045     0.687 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.687    erode_hls_CONTROL_BUS_s_axi_U/rdata[3]
    SLICE_X38Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121     0.588    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.704ns (21.824%)  route 2.522ns (78.176%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=2, routed)           0.856     2.285    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I1_O)        0.124     2.409 f  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=8, routed)           0.433     2.843    erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124     2.967 r  erode_hls_CONTROL_BUS_s_axi_U/int_rows[31]_i_1/O
                         net (fo=32, routed)          1.232     4.199    erode_hls_CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y66         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[10]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X42Y66         FDRE (Setup_fdre_C_CE)      -0.169     6.720    erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[10]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                  2.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.120     0.671    erode_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X40Y60         LUT4 (Prop_lut4_I1_O)        0.045     0.716 r  erode_hls_CONTROL_BUS_s_axi_U/ap_done_ext_i_1/O
                         net (fo=1, routed)           0.000     0.716    erode_hls_CONTROL_BUS_s_axi_U/ap_done_get
    SLICE_X40Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.091     0.558    erode_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.158    





