#include "Cpu6502.h"
#include "Opcodes.h"

const std::array<Opcode6502, 256> OPCODES_6502 = {
	Opcode6502{"BRK", 7, &Cpu6502::BRK, &Cpu6502::IMM}, Opcode6502{"ORA", 6, &Cpu6502::ORA, &Cpu6502::IZX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 8, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"ORA", 3, &Cpu6502::ORA, &Cpu6502::ZP0}, Opcode6502{"ASL", 5, &Cpu6502::ASL, &Cpu6502::ZP0}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"PHP", 3, &Cpu6502::PHP, &Cpu6502::IMP}, Opcode6502{"ORA", 2, &Cpu6502::ORA, &Cpu6502::IMM}, Opcode6502{"ASL", 2, &Cpu6502::ASL, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"ORA", 4, &Cpu6502::ORA, &Cpu6502::ABS}, Opcode6502{"ASL", 6, &Cpu6502::ASL, &Cpu6502::ABS}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"BPL", 2, &Cpu6502::BPL, &Cpu6502::REL}, Opcode6502{"ORA", 5, &Cpu6502::ORA, &Cpu6502::IZY}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 8, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"ORA", 4, &Cpu6502::ORA, &Cpu6502::ZPX}, Opcode6502{"ASL", 6, &Cpu6502::ASL, &Cpu6502::ZPX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"CLC", 2, &Cpu6502::CLC, &Cpu6502::IMP}, Opcode6502{"ORA", 4, &Cpu6502::ORA, &Cpu6502::ABY}, Opcode6502{"???", 2, &Cpu6502::NOP, &Cpu6502::IMP}, Opcode6502{"???", 7, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"ORA", 4, &Cpu6502::ORA, &Cpu6502::ABX}, Opcode6502{"ASL", 7, &Cpu6502::ASL, &Cpu6502::ABX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"JSR", 6, &Cpu6502::JSR, &Cpu6502::ABS}, Opcode6502{"AND", 6, &Cpu6502::AND, &Cpu6502::IZX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"BIT", 3, &Cpu6502::BIT, &Cpu6502::ZP0}, Opcode6502{"AND", 3, &Cpu6502::AND, &Cpu6502::ZP0}, Opcode6502{"ROL", 5, &Cpu6502::ROL, &Cpu6502::ZP0}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"PLP", 4, &Cpu6502::PLP, &Cpu6502::IMP}, Opcode6502{"AND", 2, &Cpu6502::AND, &Cpu6502::IMM}, Opcode6502{"ROL", 2, &Cpu6502::ROL, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"BIT", 4, &Cpu6502::BIT, &Cpu6502::ABS}, Opcode6502{"AND", 4, &Cpu6502::AND, &Cpu6502::ABS}, Opcode6502{"ROL", 6, &Cpu6502::ROL, &Cpu6502::ABS}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"BMI", 2, &Cpu6502::BMI, &Cpu6502::REL}, Opcode6502{"AND", 5, &Cpu6502::AND, &Cpu6502::IZY}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 8, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"AND", 4, &Cpu6502::AND, &Cpu6502::ZPX}, Opcode6502{"ROL", 6, &Cpu6502::ROL, &Cpu6502::ZPX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"SEC", 2, &Cpu6502::SEC, &Cpu6502::IMP}, Opcode6502{"AND", 4, &Cpu6502::AND, &Cpu6502::ABY}, Opcode6502{"???", 2, &Cpu6502::NOP, &Cpu6502::IMP}, Opcode6502{"???", 7, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"AND", 4, &Cpu6502::AND, &Cpu6502::ABX}, Opcode6502{"ROL", 7, &Cpu6502::ROL, &Cpu6502::ABX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"RTI", 6, &Cpu6502::RTI, &Cpu6502::IMP}, Opcode6502{"EOR", 6, &Cpu6502::EOR, &Cpu6502::IZX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 8, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"EOR", 3, &Cpu6502::EOR, &Cpu6502::ZP0}, Opcode6502{"LSR", 5, &Cpu6502::LSR, &Cpu6502::ZP0}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"PHA", 3, &Cpu6502::PHA, &Cpu6502::IMP}, Opcode6502{"EOR", 2, &Cpu6502::EOR, &Cpu6502::IMM}, Opcode6502{"LSR", 2, &Cpu6502::LSR, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"JMP", 3, &Cpu6502::JMP, &Cpu6502::ABS}, Opcode6502{"EOR", 4, &Cpu6502::EOR, &Cpu6502::ABS}, Opcode6502{"LSR", 6, &Cpu6502::LSR, &Cpu6502::ABS}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"BVC", 2, &Cpu6502::BVC, &Cpu6502::REL}, Opcode6502{"EOR", 5, &Cpu6502::EOR, &Cpu6502::IZY}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 8, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"EOR", 4, &Cpu6502::EOR, &Cpu6502::ZPX}, Opcode6502{"LSR", 6, &Cpu6502::LSR, &Cpu6502::ZPX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"CLI", 2, &Cpu6502::CLI, &Cpu6502::IMP}, Opcode6502{"EOR", 4, &Cpu6502::EOR, &Cpu6502::ABY}, Opcode6502{"???", 2, &Cpu6502::NOP, &Cpu6502::IMP}, Opcode6502{"???", 7, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"EOR", 4, &Cpu6502::EOR, &Cpu6502::ABX}, Opcode6502{"LSR", 7, &Cpu6502::LSR, &Cpu6502::ABX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"RTS", 6, &Cpu6502::RTS, &Cpu6502::IMP}, Opcode6502{"ADC", 6, &Cpu6502::ADC, &Cpu6502::IZX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 8, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"ADC", 3, &Cpu6502::ADC, &Cpu6502::ZP0}, Opcode6502{"ROR", 5, &Cpu6502::ROR, &Cpu6502::ZP0}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"PLA", 4, &Cpu6502::PLA, &Cpu6502::IMP}, Opcode6502{"ADC", 2, &Cpu6502::ADC, &Cpu6502::IMM}, Opcode6502{"ROR", 2, &Cpu6502::ROR, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"JMP", 5, &Cpu6502::JMP, &Cpu6502::IND}, Opcode6502{"ADC", 4, &Cpu6502::ADC, &Cpu6502::ABS}, Opcode6502{"ROR", 6, &Cpu6502::ROR, &Cpu6502::ABS}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"BVS", 2, &Cpu6502::BVS, &Cpu6502::REL}, Opcode6502{"ADC", 5, &Cpu6502::ADC, &Cpu6502::IZY}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 8, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"ADC", 4, &Cpu6502::ADC, &Cpu6502::ZPX}, Opcode6502{"ROR", 6, &Cpu6502::ROR, &Cpu6502::ZPX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"SEI", 2, &Cpu6502::SEI, &Cpu6502::IMP}, Opcode6502{"ADC", 4, &Cpu6502::ADC, &Cpu6502::ABY}, Opcode6502{"???", 2, &Cpu6502::NOP, &Cpu6502::IMP}, Opcode6502{"???", 7, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"ADC", 4, &Cpu6502::ADC, &Cpu6502::ABX}, Opcode6502{"ROR", 7, &Cpu6502::ROR, &Cpu6502::ABX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"STA", 6, &Cpu6502::STA, &Cpu6502::IZX}, Opcode6502{"???", 2, &Cpu6502::NOP, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"STY", 3, &Cpu6502::STY, &Cpu6502::ZP0}, Opcode6502{"STA", 3, &Cpu6502::STA, &Cpu6502::ZP0}, Opcode6502{"STX", 3, &Cpu6502::STX, &Cpu6502::ZP0}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"DEY", 2, &Cpu6502::DEY, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"TXA", 2, &Cpu6502::TXA, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"STY", 4, &Cpu6502::STY, &Cpu6502::ABS}, Opcode6502{"STA", 4, &Cpu6502::STA, &Cpu6502::ABS}, Opcode6502{"STX", 4, &Cpu6502::STX, &Cpu6502::ABS}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"BCC", 2, &Cpu6502::BCC, &Cpu6502::REL}, Opcode6502{"STA", 6, &Cpu6502::STA, &Cpu6502::IZY}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"STY", 4, &Cpu6502::STY, &Cpu6502::ZPX}, Opcode6502{"STA", 4, &Cpu6502::STA, &Cpu6502::ZPX}, Opcode6502{"STX", 4, &Cpu6502::STX, &Cpu6502::ZPY}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"TYA", 2, &Cpu6502::TYA, &Cpu6502::IMP}, Opcode6502{"STA", 5, &Cpu6502::STA, &Cpu6502::ABY}, Opcode6502{"TXS", 2, &Cpu6502::TXS, &Cpu6502::IMP}, Opcode6502{"???", 5, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"STA", 5, &Cpu6502::STA, &Cpu6502::ABX}, Opcode6502{"???", 5, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"LDY", 2, &Cpu6502::LDY, &Cpu6502::IMM}, Opcode6502{"LDA", 6, &Cpu6502::LDA, &Cpu6502::IZX}, Opcode6502{"LDX", 2, &Cpu6502::LDX, &Cpu6502::IMM}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"LDY", 3, &Cpu6502::LDY, &Cpu6502::ZP0}, Opcode6502{"LDA", 3, &Cpu6502::LDA, &Cpu6502::ZP0}, Opcode6502{"LDX", 3, &Cpu6502::LDX, &Cpu6502::ZP0}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"TAY", 2, &Cpu6502::TAY, &Cpu6502::IMP}, Opcode6502{"LDA", 2, &Cpu6502::LDA, &Cpu6502::IMM}, Opcode6502{"TAX", 2, &Cpu6502::TAX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"LDY", 4, &Cpu6502::LDY, &Cpu6502::ABS}, Opcode6502{"LDA", 4, &Cpu6502::LDA, &Cpu6502::ABS}, Opcode6502{"LDX", 4, &Cpu6502::LDX, &Cpu6502::ABS}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"BCS", 2, &Cpu6502::BCS, &Cpu6502::REL}, Opcode6502{"LDA", 5, &Cpu6502::LDA, &Cpu6502::IZY}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"LDY", 4, &Cpu6502::LDY, &Cpu6502::ZPX}, Opcode6502{"LDA", 4, &Cpu6502::LDA, &Cpu6502::ZPX}, Opcode6502{"LDX", 4, &Cpu6502::LDX, &Cpu6502::ZPY}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"CLV", 2, &Cpu6502::CLV, &Cpu6502::IMP}, Opcode6502{"LDA", 4, &Cpu6502::LDA, &Cpu6502::ABY}, Opcode6502{"TSX", 2, &Cpu6502::TSX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"LDY", 4, &Cpu6502::LDY, &Cpu6502::ABX}, Opcode6502{"LDA", 4, &Cpu6502::LDA, &Cpu6502::ABX}, Opcode6502{"LDX", 4, &Cpu6502::LDX, &Cpu6502::ABY}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"CPY", 2, &Cpu6502::CPY, &Cpu6502::IMM}, Opcode6502{"CMP", 6, &Cpu6502::CMP, &Cpu6502::IZX}, Opcode6502{"???", 2, &Cpu6502::NOP, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"CPY", 3, &Cpu6502::CPY, &Cpu6502::ZP0}, Opcode6502{"CMP", 3, &Cpu6502::CMP, &Cpu6502::ZP0}, Opcode6502{"DEC", 5, &Cpu6502::DEC, &Cpu6502::ZP0}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"INY", 2, &Cpu6502::INY, &Cpu6502::IMP}, Opcode6502{"CMP", 2, &Cpu6502::CMP, &Cpu6502::IMM}, Opcode6502{"DEX", 2, &Cpu6502::DEX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"CPY", 4, &Cpu6502::CPY, &Cpu6502::ABS}, Opcode6502{"CMP", 4, &Cpu6502::CMP, &Cpu6502::ABS}, Opcode6502{"DEC", 6, &Cpu6502::DEC, &Cpu6502::ABS}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"BNE", 2, &Cpu6502::BNE, &Cpu6502::REL}, Opcode6502{"CMP", 5, &Cpu6502::CMP, &Cpu6502::IZY}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 8, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"CMP", 4, &Cpu6502::CMP, &Cpu6502::ZPX}, Opcode6502{"DEC", 6, &Cpu6502::DEC, &Cpu6502::ZPX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"CLD", 2, &Cpu6502::CLD, &Cpu6502::IMP}, Opcode6502{"CMP", 4, &Cpu6502::CMP, &Cpu6502::ABY}, Opcode6502{"NOP", 2, &Cpu6502::NOP, &Cpu6502::IMP}, Opcode6502{"???", 7, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"CMP", 4, &Cpu6502::CMP, &Cpu6502::ABX}, Opcode6502{"DEC", 7, &Cpu6502::DEC, &Cpu6502::ABX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"CPX", 2, &Cpu6502::CPX, &Cpu6502::IMM}, Opcode6502{"SBC", 6, &Cpu6502::SBC, &Cpu6502::IZX}, Opcode6502{"???", 2, &Cpu6502::NOP, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"CPX", 3, &Cpu6502::CPX, &Cpu6502::ZP0}, Opcode6502{"SBC", 3, &Cpu6502::SBC, &Cpu6502::ZP0}, Opcode6502{"INC", 5, &Cpu6502::INC, &Cpu6502::ZP0}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"INX", 2, &Cpu6502::INX, &Cpu6502::IMP}, Opcode6502{"SBC", 2, &Cpu6502::SBC, &Cpu6502::IMM}, Opcode6502{"NOP", 2, &Cpu6502::NOP, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"CPX", 4, &Cpu6502::CPX, &Cpu6502::ABS}, Opcode6502{"SBC", 4, &Cpu6502::SBC, &Cpu6502::ABS}, Opcode6502{"INC", 6, &Cpu6502::INC, &Cpu6502::ABS}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
	Opcode6502{"BEQ", 2, &Cpu6502::BEQ, &Cpu6502::REL}, Opcode6502{"SBC", 5, &Cpu6502::SBC, &Cpu6502::IZY}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 8, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"SBC", 4, &Cpu6502::SBC, &Cpu6502::ZPX}, Opcode6502{"INC", 6, &Cpu6502::INC, &Cpu6502::ZPX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"SED", 2, &Cpu6502::SED, &Cpu6502::IMP}, Opcode6502{"SBC", 4, &Cpu6502::SBC, &Cpu6502::ABY}, Opcode6502{"NOP", 2, &Cpu6502::NOP, &Cpu6502::IMP}, Opcode6502{"???", 7, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP}, Opcode6502{"SBC", 4, &Cpu6502::SBC, &Cpu6502::ABX}, Opcode6502{"INC", 7, &Cpu6502::INC, &Cpu6502::ABX}, Opcode6502{"???", 2, &Cpu6502::XXX, &Cpu6502::IMP},
};

static_assert(OPCODES_6502.size() == 256, "OPCODES_6502 must have 256 entries");