{"vcs1":{"timestamp_begin":1747291121.066018294, "rt":9.93, "ut":10.18, "st":0.64}}
{"vcselab":{"timestamp_begin":1747291131.080279608, "rt":0.39, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747291131.533837824, "rt":0.41, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747291120.416173194}
{"VCS_COMP_START_TIME": 1747291120.416173194}
{"VCS_COMP_END_TIME": 1747291132.092393644}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486996}}
{"vcselab": {"peak_mem": 183884}}
