# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code {C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:01 on Feb 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code" C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 16:50:01 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code {C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:01 on Feb 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code" C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 16:50:01 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code {C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:01 on Feb 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code" C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 16:50:01 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code {C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:01 on Feb 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code" C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:50:01 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code {C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:01 on Feb 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code" C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/ripple_adder.sv 
# -- Compiling module ripple_adder
# -- Compiling module unit_full_adder
# -- Compiling module four_bit_add_sub
# 
# Top level modules:
# 	ripple_adder
# End time: 16:50:01 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code {C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:01 on Feb 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code" C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Multiplier.sv 
# -- Compiling module Multiplier
# 
# Top level modules:
# 	Multiplier
# End time: 16:50:01 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/lab_4/../multiplier_code {C:/Users/ldm18/Desktop/385_FPGA_project/lab_4/../multiplier_code/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:01 on Feb 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/lab_4/../multiplier_code" C:/Users/ldm18/Desktop/385_FPGA_project/lab_4/../multiplier_code/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:50:01 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:50:01 on Feb 20,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Multiplier
# Loading work.control
# Loading work.ripple_adder
# Loading work.four_bit_add_sub
# Loading work.unit_full_adder
# Loading work.reg_1
# Loading work.reg_8
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3017) C:/Users/ldm18/Desktop/385_FPGA_project/lab_4/../multiplier_code/testbench.sv(32): [TFMPC] - Too few port connections. Expected 12, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/processor0 File: C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Multiplier.sv
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/lab_4/../multiplier_code/testbench.sv(32): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/lab_4/../multiplier_code/testbench.sv(32): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/lab_4/../multiplier_code/testbench.sv(32): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/lab_4/../multiplier_code/testbench.sv(32): [TFMPC] - Missing connection for port 'HEX3'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
# ** Warning: (vsim-8315) C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Control.sv(48): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/processor0/control_unit
# ** Warning: (vsim-8315) C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Control.sv(48): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/processor0/control_unit
# Success!
# End time: 17:04:05 on Feb 20,2022, Elapsed time: 0:14:04
# Errors: 0, Warnings: 7
