/*------------------------------------------------------------------------------
 * File:		Lab_06_D6.c
 * Function:	Demonstrates setting the internal DCO to run at 2.45MHz.
 * Description:	FLL, Runs Internal DCO at 2.45MHz
 * Clocks:	  	ACLK = 32.768kHz
 * 				MCLK = SMCLK = DCO = (74+1) x ACLK = 2457600Hz
 *						MSP-EXP430F5529LP
 *            		  ------------------
 *        		   /|\|              XIN|-
 *        		    | |                 | 32kHz
 *         			--|RST          XOUT|-
 *           		  |                 |
 *           		  |             P7.7|--> MCLK = 2.45MHz
 *           		  |                 |
 *           		  |             P2.2|--> SMCLK = 2.45MHz
 *           		  |             P1.0|--> ACLK = 32kHz
 *           		  |                 |
 *					  |					|
 * Input:		None
 * Output:		None
 * Author(s):	Aleksandar Milenkovic, milenkovic@computer.org
 * Date:		September 2010
 * Modified:	Prawar Poudel, prawar.poudel@uah.edu
 * Date:		August 2020
 * ---------------------------------------------------------------------------*/
#include  <msp430.h>

void main(void)
{
	WDTCTL = WDTPW + WDTHOLD;		// Stop watchdog timer to prevent time out
	
	P1DIR |= BIT0;					// ACLK set out to pins
	P1SEL |= BIT0;
	P2DIR |= BIT2;					// SMCLK set out to pins
	P2SEL |= BIT2;
	P7DIR |= BIT7;					// MCLK set out to pins
	P7SEL |= BIT7;

	UCSCTL3 = SELREF_2;				// Set DCO FLL reference = REFO
	UCSCTL4 |= SELA_2;				// Set ACLK = REFO
	UCSCTL0 = 0x0000;				// Set lost possible DCOx, MODx

// Loop until XT1, XT2 & DCO stabilizes - In this case only DCO has to stabilize
	do
	{
		UCSCTL7 &= ~(XT2OFFG + XT1LFOFFG + DCOFFG);
									// Clear XT2,XT1,DCO fault flags
		SFRIFG1 &= ~OFIFG;			// Clear fault flags
	}
	while (SFRIFG1&OFIFG);			// Test oscillator fault flag

	__bis_SR_register(SCG0);		// Disable the FLL control loop
	UCSCTL1 = DCORSEL_5;			// Select DCO range for operation
	UCSCTL2 |= 74;					// Set DCO Multiplier for 2.45MHz
									// (N + 1) * FLLRef = Fdco
									// (74 + 1) * 32768 = 2.45MHz
	__bic_SR_register(SCG0);		// Enable the FLL control loop

	// Worst-case settling time for the DCO when the DCO range bits have been
	// changed is n x 32 x 32 x f_MCLK / f_FLL_reference. See UCS chapter in 5xx
	// UG for optimization.
	// 32 x 32 x 2.45 MHz / 32,768 Hz = 76600 = MCLK cycles for DCO to settle
	__delay_cycles(76000);

  while(1);
}
