<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   6084, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 223897 *, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  77711, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  72521, user inline pragmas are applied</column>
            <column name="">(4) simplification,  68883, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 116365 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  48563, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  48563, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  48563, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  48563, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  45143, loop and instruction simplification</column>
            <column name="">(2) parallelization,  42877, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  41337, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  41337, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  41897, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  41259, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="myproject" col1="myproject.cpp:7" col2="6084" col3="68883" col4="48563" col5="41337" col6="41259">
                    <row id="3" col0="hept&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_hept.h:189" col2="6074" col3="" col4="" col5="" col6="">
                        <row id="18" col0="negative_half_sum_square&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_hept.h:48" col2="2114" col2_disp="2,114 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="5" col0="qk_einsum&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_hept.h:124" col2="1065" col3="" col4="" col5="" col6="">
                            <row id="9" col0="fill_zero&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, 10&gt;" col1="nnet_helpers.h:304" col2="417" col3="" col4="" col5="" col6=""/>
                            <row id="16" col0="transpose&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4_transpose_qk&gt;" col1="nnet_transpose.h:29" col2="42" col3="" col4="" col5="" col6="">
                                <row id="14" col0="transfer_idx&lt;config4_transpose_qk&gt;" col1="nnet_transpose.h:18" col2="25" col3="" col4="" col5="" col6=""/>
                            </row>
                            <row id="4" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4_dense_qk&gt;" col1="nnet_dense.h:41" col2="532" col3="" col4="" col5="" col6="">
                                <row id="8" col0="dense" col1="nnet_dense.h:50" col2="530" col3="" col4="" col5="" col6="">
                                    <row id="10" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4_dense_qk&gt;" col1="nnet_dense_latency.h:13" col2="528" col3="" col4="" col5="" col6="">
                                        <row id="1" col0="product" col1="nnet_mult.h:70" col2="137" col3="" col4="" col5="" col6=""/>
                                        <row id="17" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4_dense_qk&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                                    </row>
                                </row>
                            </row>
                        </row>
                        <row id="7" col0="add_clamp_exp&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_hept.h:77" col2="1845" col3="" col4="" col5="" col6="">
                            <row id="12" col0="init_exp_table&lt;config4, 1024&gt;" col1="nnet_hept.h:68" col2="422" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="15" col0="qk_v_einsum&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_hept.h:158" col2="1016" col3="" col4="" col5="" col6="">
                            <row id="11" col0="fill_zero&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, 12&gt;" col1="nnet_helpers.h:304" col2="417" col3="" col4="" col5="" col6=""/>
                            <row id="6" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4_dense_qkv&gt;" col1="nnet_dense.h:41" col2="532" col3="" col4="" col5="" col6="">
                                <row id="8" col0="dense" col1="nnet_dense.h:50" col2="530" col3="" col4="" col5="" col6="">
                                    <row id="13" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4_dense_qkv&gt;" col1="nnet_dense_latency.h:13" col2="528" col3="" col4="" col5="" col6="">
                                        <row id="1" col0="product" col1="nnet_mult.h:70" col2="137" col3="" col4="" col5="" col6=""/>
                                        <row id="2" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4_dense_qkv&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                    <row id="18" col0="negative_half_sum_square&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_hept.h:48" col2="" col3="3258" col3_disp="3,258 (2 calls)" col4="2922" col4_disp="2,922 (2 calls)" col5="2602" col5_disp="2,602 (2 calls)" col6="2602" col6_disp="2,602 (2 calls)"/>
                    <row id="5" col0="qk_einsum&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_hept.h:124" col2="" col3="35816" col4="23724" col5="19594" col6="19604">
                        <row id="16" col0="transpose&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4_transpose_qk&gt;" col1="nnet_transpose.h:29" col2="" col3="1920" col4="1761" col5="1601" col6="1601">
                            <row id="14" col0="transfer_idx&lt;config4_transpose_qk&gt;" col1="nnet_transpose.h:18" col2="" col3="960" col3_disp="  960 (160 calls)" col4="960" col4_disp="  960 (160 calls)" col5="960" col5_disp="  960 (160 calls)" col6="960" col6_disp="  960 (160 calls)"/>
                        </row>
                        <row id="10" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4_dense_qk&gt;" col1="nnet_dense_latency.h:13" col2="" col3="33550" col3_disp="33,550 (10 calls)" col4="21550" col4_disp="21,550 (10 calls)" col5="17450" col5_disp="17,450 (10 calls)" col6="17460" col6_disp="17,460 (10 calls)"/>
                    </row>
                    <row id="7" col0="add_clamp_exp&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_hept.h:77" col2="" col3="4277" col4="4061" col5="3941" col6="3941"/>
                    <row id="15" col0="qk_v_einsum&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_hept.h:158" col2="" col3="25494" col4="16410" col5="13094" col6="13104">
                        <row id="13" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4_dense_qkv&gt;" col1="nnet_dense_latency.h:13" col2="" col3="25090" col3_disp="25,090 (10 calls)" col4="16110" col4_disp="16,110 (10 calls)" col5="12830" col5_disp="12,830 (10 calls)" col6="12840" col6_disp="12,840 (10 calls)"/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

