// Seed: 991244068
`define pp_10 0
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    input logic id_9
);
  assign id_4 = 1'd0;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1
);
  logic id_10;
  assign id_0 = id_8 && (1);
endmodule
