ARM GAS  /tmp/ccmEuyy1.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB132:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccmEuyy1.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE BEGIN PV */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/main.c **** void SystemClock_Config(void);
  50:Core/Src/main.c **** static void MX_GPIO_Init(void);
  51:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /**
  61:Core/Src/main.c ****   * @brief  The application entry point.
  62:Core/Src/main.c ****   * @retval int
  63:Core/Src/main.c ****   */
  64:Core/Src/main.c **** int main(void)
  65:Core/Src/main.c **** {
  66:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c ****   /* USER CODE END 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  73:Core/Src/main.c ****   HAL_Init();
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE END Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* Configure the system clock */
  80:Core/Src/main.c ****   SystemClock_Config();
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE END SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Initialize all configured peripherals */
  87:Core/Src/main.c ****   MX_GPIO_Init();
  88:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
ARM GAS  /tmp/ccmEuyy1.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END 2 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Infinite loop */
  93:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  94:Core/Src/main.c ****   while (1)
  95:Core/Src/main.c ****   {
  96:Core/Src/main.c ****     /* USER CODE END WHILE */
  97:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
  98:Core/Src/main.c ****     HAL_Delay(100);
  99:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 100:Core/Src/main.c ****   }
 101:Core/Src/main.c ****   /* USER CODE END 3 */
 102:Core/Src/main.c **** }
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** /**
 105:Core/Src/main.c ****   * @brief System Clock Configuration
 106:Core/Src/main.c ****   * @retval None
 107:Core/Src/main.c ****   */
 108:Core/Src/main.c **** void SystemClock_Config(void)
 109:Core/Src/main.c **** {
 110:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 111:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 114:Core/Src/main.c ****   */
 115:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 116:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 117:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 118:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 119:Core/Src/main.c ****   */
 120:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 122:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 124:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 125:Core/Src/main.c ****   {
 126:Core/Src/main.c ****     Error_Handler();
 127:Core/Src/main.c ****   }
 128:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 131:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 137:Core/Src/main.c ****   {
 138:Core/Src/main.c ****     Error_Handler();
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c **** }
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** /**
 143:Core/Src/main.c ****   * @brief GPIO Initialization Function
 144:Core/Src/main.c ****   * @param None
 145:Core/Src/main.c ****   * @retval None
ARM GAS  /tmp/ccmEuyy1.s 			page 4


 146:Core/Src/main.c ****   */
 147:Core/Src/main.c **** static void MX_GPIO_Init(void)
 148:Core/Src/main.c **** {
  28              		.loc 1 148 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 87B0     		sub	sp, sp, #28
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 40
 149:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 149 3 view .LVU1
  42              		.loc 1 149 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0194     		str	r4, [sp, #4]
  45 0008 0294     		str	r4, [sp, #8]
  46 000a 0394     		str	r4, [sp, #12]
  47 000c 0494     		str	r4, [sp, #16]
  48 000e 0594     		str	r4, [sp, #20]
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 152:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 152 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 152 3 view .LVU4
  52 0010 0094     		str	r4, [sp]
  53              		.loc 1 152 3 view .LVU5
  54 0012 0F4B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00402 		orr	r2, r2, #4
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 152 3 view .LVU6
  59 001c 1B6B     		ldr	r3, [r3, #48]
  60 001e 03F00403 		and	r3, r3, #4
  61 0022 0093     		str	r3, [sp]
  62              		.loc 1 152 3 view .LVU7
  63 0024 009B     		ldr	r3, [sp]
  64              	.LBE4:
  65              		.loc 1 152 3 view .LVU8
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 155:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
  66              		.loc 1 155 3 view .LVU9
  67 0026 0B4D     		ldr	r5, .L3+4
  68 0028 2246     		mov	r2, r4
  69 002a 4FF40051 		mov	r1, #8192
  70 002e 2846     		mov	r0, r5
  71 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
  72              	.LVL0:
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
ARM GAS  /tmp/ccmEuyy1.s 			page 5


 158:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
  73              		.loc 1 158 3 view .LVU10
  74              		.loc 1 158 23 is_stmt 0 view .LVU11
  75 0034 4FF40053 		mov	r3, #8192
  76 0038 0193     		str	r3, [sp, #4]
 159:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  77              		.loc 1 159 3 is_stmt 1 view .LVU12
  78              		.loc 1 159 24 is_stmt 0 view .LVU13
  79 003a 0123     		movs	r3, #1
  80 003c 0293     		str	r3, [sp, #8]
 160:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  81              		.loc 1 160 3 is_stmt 1 view .LVU14
  82              		.loc 1 160 24 is_stmt 0 view .LVU15
  83 003e 0394     		str	r4, [sp, #12]
 161:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  84              		.loc 1 161 3 is_stmt 1 view .LVU16
  85              		.loc 1 161 25 is_stmt 0 view .LVU17
  86 0040 0494     		str	r4, [sp, #16]
 162:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  87              		.loc 1 162 3 is_stmt 1 view .LVU18
  88 0042 01A9     		add	r1, sp, #4
  89 0044 2846     		mov	r0, r5
  90 0046 FFF7FEFF 		bl	HAL_GPIO_Init
  91              	.LVL1:
 163:Core/Src/main.c **** }
  92              		.loc 1 163 1 is_stmt 0 view .LVU19
  93 004a 07B0     		add	sp, sp, #28
  94              	.LCFI2:
  95              		.cfi_def_cfa_offset 12
  96              		@ sp needed
  97 004c 30BD     		pop	{r4, r5, pc}
  98              	.L4:
  99 004e 00BF     		.align	2
 100              	.L3:
 101 0050 00380240 		.word	1073887232
 102 0054 00080240 		.word	1073874944
 103              		.cfi_endproc
 104              	.LFE132:
 106              		.section	.text.Error_Handler,"ax",%progbits
 107              		.align	1
 108              		.global	Error_Handler
 109              		.syntax unified
 110              		.thumb
 111              		.thumb_func
 112              		.fpu fpv4-sp-d16
 114              	Error_Handler:
 115              	.LFB133:
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** /* USER CODE END 4 */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** /**
 170:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 171:Core/Src/main.c ****   * @retval None
 172:Core/Src/main.c ****   */
 173:Core/Src/main.c **** void Error_Handler(void)
ARM GAS  /tmp/ccmEuyy1.s 			page 6


 174:Core/Src/main.c **** {
 116              		.loc 1 174 1 is_stmt 1 view -0
 117              		.cfi_startproc
 118              		@ Volatile: function does not return.
 119              		@ args = 0, pretend = 0, frame = 0
 120              		@ frame_needed = 0, uses_anonymous_args = 0
 121              		@ link register save eliminated.
 175:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 176:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 177:Core/Src/main.c ****   __disable_irq();
 122              		.loc 1 177 3 view .LVU21
 123              	.LBB5:
 124              	.LBI5:
 125              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
ARM GAS  /tmp/ccmEuyy1.s 			page 7


  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
ARM GAS  /tmp/ccmEuyy1.s 			page 8


 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 126              		.loc 2 140 27 view .LVU22
 127              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 128              		.loc 2 142 3 view .LVU23
 129              		.syntax unified
 130              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 131 0000 72B6     		cpsid i
 132              	@ 0 "" 2
 133              		.thumb
 134              		.syntax unified
 135              	.L6:
 136              	.LBE6:
 137              	.LBE5:
 178:Core/Src/main.c ****   while (1)
 138              		.loc 1 178 3 discriminator 1 view .LVU24
 179:Core/Src/main.c ****   {
ARM GAS  /tmp/ccmEuyy1.s 			page 9


 180:Core/Src/main.c ****   }
 139              		.loc 1 180 3 discriminator 1 view .LVU25
 178:Core/Src/main.c ****   while (1)
 140              		.loc 1 178 9 discriminator 1 view .LVU26
 141 0002 FEE7     		b	.L6
 142              		.cfi_endproc
 143              	.LFE133:
 145              		.section	.text.SystemClock_Config,"ax",%progbits
 146              		.align	1
 147              		.global	SystemClock_Config
 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
 151              		.fpu fpv4-sp-d16
 153              	SystemClock_Config:
 154              	.LFB131:
 109:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 155              		.loc 1 109 1 view -0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 80
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159 0000 00B5     		push	{lr}
 160              	.LCFI3:
 161              		.cfi_def_cfa_offset 4
 162              		.cfi_offset 14, -4
 163 0002 95B0     		sub	sp, sp, #84
 164              	.LCFI4:
 165              		.cfi_def_cfa_offset 88
 110:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 166              		.loc 1 110 3 view .LVU28
 110:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 167              		.loc 1 110 22 is_stmt 0 view .LVU29
 168 0004 3022     		movs	r2, #48
 169 0006 0021     		movs	r1, #0
 170 0008 08A8     		add	r0, sp, #32
 171 000a FFF7FEFF 		bl	memset
 172              	.LVL2:
 111:Core/Src/main.c **** 
 173              		.loc 1 111 3 is_stmt 1 view .LVU30
 111:Core/Src/main.c **** 
 174              		.loc 1 111 22 is_stmt 0 view .LVU31
 175 000e 0023     		movs	r3, #0
 176 0010 0393     		str	r3, [sp, #12]
 177 0012 0493     		str	r3, [sp, #16]
 178 0014 0593     		str	r3, [sp, #20]
 179 0016 0693     		str	r3, [sp, #24]
 180 0018 0793     		str	r3, [sp, #28]
 115:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 181              		.loc 1 115 3 is_stmt 1 view .LVU32
 182              	.LBB7:
 115:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 183              		.loc 1 115 3 view .LVU33
 184 001a 0193     		str	r3, [sp, #4]
 115:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 185              		.loc 1 115 3 view .LVU34
 186 001c 184A     		ldr	r2, .L13
 187 001e 116C     		ldr	r1, [r2, #64]
ARM GAS  /tmp/ccmEuyy1.s 			page 10


 188 0020 41F08051 		orr	r1, r1, #268435456
 189 0024 1164     		str	r1, [r2, #64]
 115:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 190              		.loc 1 115 3 view .LVU35
 191 0026 126C     		ldr	r2, [r2, #64]
 192 0028 02F08052 		and	r2, r2, #268435456
 193 002c 0192     		str	r2, [sp, #4]
 115:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 194              		.loc 1 115 3 view .LVU36
 195 002e 019A     		ldr	r2, [sp, #4]
 196              	.LBE7:
 115:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 197              		.loc 1 115 3 view .LVU37
 116:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 198              		.loc 1 116 3 view .LVU38
 199              	.LBB8:
 116:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 200              		.loc 1 116 3 view .LVU39
 201 0030 0293     		str	r3, [sp, #8]
 116:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 202              		.loc 1 116 3 view .LVU40
 203 0032 144A     		ldr	r2, .L13+4
 204 0034 1168     		ldr	r1, [r2]
 205 0036 41F48041 		orr	r1, r1, #16384
 206 003a 1160     		str	r1, [r2]
 116:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 207              		.loc 1 116 3 view .LVU41
 208 003c 1268     		ldr	r2, [r2]
 209 003e 02F48042 		and	r2, r2, #16384
 210 0042 0292     		str	r2, [sp, #8]
 116:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 211              		.loc 1 116 3 view .LVU42
 212 0044 029A     		ldr	r2, [sp, #8]
 213              	.LBE8:
 116:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 214              		.loc 1 116 3 view .LVU43
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 215              		.loc 1 120 3 view .LVU44
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 216              		.loc 1 120 36 is_stmt 0 view .LVU45
 217 0046 0222     		movs	r2, #2
 218 0048 0892     		str	r2, [sp, #32]
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 219              		.loc 1 121 3 is_stmt 1 view .LVU46
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 220              		.loc 1 121 30 is_stmt 0 view .LVU47
 221 004a 0122     		movs	r2, #1
 222 004c 0B92     		str	r2, [sp, #44]
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 223              		.loc 1 122 3 is_stmt 1 view .LVU48
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 224              		.loc 1 122 41 is_stmt 0 view .LVU49
 225 004e 1022     		movs	r2, #16
 226 0050 0C92     		str	r2, [sp, #48]
 123:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 227              		.loc 1 123 3 is_stmt 1 view .LVU50
 123:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  /tmp/ccmEuyy1.s 			page 11


 228              		.loc 1 123 34 is_stmt 0 view .LVU51
 229 0052 0E93     		str	r3, [sp, #56]
 124:Core/Src/main.c ****   {
 230              		.loc 1 124 3 is_stmt 1 view .LVU52
 124:Core/Src/main.c ****   {
 231              		.loc 1 124 7 is_stmt 0 view .LVU53
 232 0054 08A8     		add	r0, sp, #32
 233 0056 FFF7FEFF 		bl	HAL_RCC_OscConfig
 234              	.LVL3:
 124:Core/Src/main.c ****   {
 235              		.loc 1 124 6 view .LVU54
 236 005a 68B9     		cbnz	r0, .L11
 130:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 237              		.loc 1 130 3 is_stmt 1 view .LVU55
 130:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 238              		.loc 1 130 31 is_stmt 0 view .LVU56
 239 005c 0F23     		movs	r3, #15
 240 005e 0393     		str	r3, [sp, #12]
 131:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 241              		.loc 1 131 3 is_stmt 1 view .LVU57
 131:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 242              		.loc 1 131 34 is_stmt 0 view .LVU58
 243 0060 0021     		movs	r1, #0
 244 0062 0491     		str	r1, [sp, #16]
 132:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 245              		.loc 1 132 3 is_stmt 1 view .LVU59
 132:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 246              		.loc 1 132 35 is_stmt 0 view .LVU60
 247 0064 0591     		str	r1, [sp, #20]
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 248              		.loc 1 133 3 is_stmt 1 view .LVU61
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 249              		.loc 1 133 36 is_stmt 0 view .LVU62
 250 0066 0691     		str	r1, [sp, #24]
 134:Core/Src/main.c **** 
 251              		.loc 1 134 3 is_stmt 1 view .LVU63
 134:Core/Src/main.c **** 
 252              		.loc 1 134 36 is_stmt 0 view .LVU64
 253 0068 0791     		str	r1, [sp, #28]
 136:Core/Src/main.c ****   {
 254              		.loc 1 136 3 is_stmt 1 view .LVU65
 136:Core/Src/main.c ****   {
 255              		.loc 1 136 7 is_stmt 0 view .LVU66
 256 006a 03A8     		add	r0, sp, #12
 257 006c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 258              	.LVL4:
 136:Core/Src/main.c ****   {
 259              		.loc 1 136 6 view .LVU67
 260 0070 20B9     		cbnz	r0, .L12
 140:Core/Src/main.c **** 
 261              		.loc 1 140 1 view .LVU68
 262 0072 15B0     		add	sp, sp, #84
 263              	.LCFI5:
 264              		.cfi_remember_state
 265              		.cfi_def_cfa_offset 4
 266              		@ sp needed
 267 0074 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/ccmEuyy1.s 			page 12


 268              	.L11:
 269              	.LCFI6:
 270              		.cfi_restore_state
 126:Core/Src/main.c ****   }
 271              		.loc 1 126 5 is_stmt 1 view .LVU69
 272 0078 FFF7FEFF 		bl	Error_Handler
 273              	.LVL5:
 274              	.L12:
 138:Core/Src/main.c ****   }
 275              		.loc 1 138 5 view .LVU70
 276 007c FFF7FEFF 		bl	Error_Handler
 277              	.LVL6:
 278              	.L14:
 279              		.align	2
 280              	.L13:
 281 0080 00380240 		.word	1073887232
 282 0084 00700040 		.word	1073770496
 283              		.cfi_endproc
 284              	.LFE131:
 286              		.section	.text.main,"ax",%progbits
 287              		.align	1
 288              		.global	main
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 292              		.fpu fpv4-sp-d16
 294              	main:
 295              	.LFB130:
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 296              		.loc 1 65 1 view -0
 297              		.cfi_startproc
 298              		@ Volatile: function does not return.
 299              		@ args = 0, pretend = 0, frame = 0
 300              		@ frame_needed = 0, uses_anonymous_args = 0
 301 0000 08B5     		push	{r3, lr}
 302              	.LCFI7:
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 3, -8
 305              		.cfi_offset 14, -4
  73:Core/Src/main.c **** 
 306              		.loc 1 73 3 view .LVU72
 307 0002 FFF7FEFF 		bl	HAL_Init
 308              	.LVL7:
  80:Core/Src/main.c **** 
 309              		.loc 1 80 3 view .LVU73
 310 0006 FFF7FEFF 		bl	SystemClock_Config
 311              	.LVL8:
  87:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 312              		.loc 1 87 3 view .LVU74
 313 000a FFF7FEFF 		bl	MX_GPIO_Init
 314              	.LVL9:
 315              	.L16:
  94:Core/Src/main.c ****   {
 316              		.loc 1 94 3 discriminator 1 view .LVU75
  97:Core/Src/main.c ****     HAL_Delay(100);
 317              		.loc 1 97 5 discriminator 1 view .LVU76
 318 000e 4FF40051 		mov	r1, #8192
ARM GAS  /tmp/ccmEuyy1.s 			page 13


 319 0012 0348     		ldr	r0, .L18
 320 0014 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 321              	.LVL10:
  98:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 322              		.loc 1 98 5 discriminator 1 view .LVU77
 323 0018 6420     		movs	r0, #100
 324 001a FFF7FEFF 		bl	HAL_Delay
 325              	.LVL11:
  94:Core/Src/main.c ****   {
 326              		.loc 1 94 9 discriminator 1 view .LVU78
 327 001e F6E7     		b	.L16
 328              	.L19:
 329              		.align	2
 330              	.L18:
 331 0020 00080240 		.word	1073874944
 332              		.cfi_endproc
 333              	.LFE130:
 335              		.text
 336              	.Letext0:
 337              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 338              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 339              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 340              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 341              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 342              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 343              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 344              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 345              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 346              		.file 12 "<built-in>"
ARM GAS  /tmp/ccmEuyy1.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccmEuyy1.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccmEuyy1.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccmEuyy1.s:101    .text.MX_GPIO_Init:0000000000000050 $d
     /tmp/ccmEuyy1.s:107    .text.Error_Handler:0000000000000000 $t
     /tmp/ccmEuyy1.s:114    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccmEuyy1.s:146    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccmEuyy1.s:153    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccmEuyy1.s:281    .text.SystemClock_Config:0000000000000080 $d
     /tmp/ccmEuyy1.s:287    .text.main:0000000000000000 $t
     /tmp/ccmEuyy1.s:294    .text.main:0000000000000000 main
     /tmp/ccmEuyy1.s:331    .text.main:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
