$comment
	File created using the following command:
		vcd file DSDAssingnment4.msim.vcd -direction
$end
$date
	Mon Oct  6 13:11:24 2025
$end
$version
	Questa Intel Starter FPGA Edition Version 2023.3
$end
$timescale
	1ps
$end

$scope module lfsr_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 1 " Load $end
$var reg 4 # initialValue [3:0] $end
$var wire 1 $ Z $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 , Clock~input_o $end
$var wire 1 - Clock~inputCLKENA0_outclk $end
$var wire 1 . Load~input_o $end
$var wire 1 / initialValue[3]~input_o $end
$var wire 1 0 initialValue[2]~input_o $end
$var wire 1 1 initialValue[1]~input_o $end
$var wire 1 2 initialValue[0]~input_o $end
$var wire 1 3 Y~3_combout $end
$var wire 1 4 Y~2_combout $end
$var wire 1 5 Y~1_combout $end
$var wire 1 6 Y~0_combout $end
$var wire 1 7 Z~0_combout $end
$var wire 1 8 Z~reg0_q $end
$var wire 1 9 Y [3] $end
$var wire 1 : Y [2] $end
$var wire 1 ; Y [1] $end
$var wire 1 < Y [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
b1101 #
0$
0%
1&
x'
1(
1)
1*
0+
0,
0-
1.
1/
10
01
12
13
04
15
16
07
08
0<
0;
0:
09
$end
#5000
1!
1,
1-
19
1:
1<
#10000
0"
b101 #
b1 #
b0 #
0!
0.
02
00
0/
0,
0-
05
17
14
#15000
1!
1,
1-
0:
1;
18
1$
15
06
#20000
0!
0,
0-
#25000
1!
1,
1-
09
1:
16
03
07
#30000
0!
0,
0-
#35000
1!
1,
1-
19
0<
08
0$
04
17
#40000
0!
0,
0-
#45000
1!
1,
1-
0;
18
1$
05
13
#50000
0!
0,
0-
#55000
1!
1,
1-
0:
1<
14
03
06
#60000
0!
0,
0-
#65000
1!
1,
1-
09
1;
0<
04
15
07
#70000
0!
0,
0-
#75000
1!
1,
1-
1:
0;
08
0$
05
16
#80000
0!
0,
0-
#85000
1!
1,
1-
19
0:
06
13
17
#90000
0!
0,
0-
#95000
1!
1,
1-
09
1<
18
1$
14
07
#100000
