m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/simulation/modelsim
valu
Z1 !s110 1626025552
!i10b 1
!s100 ]?hl9MG8>P2CzI=;R^mXZ2
I7Bg?[[8gj4:]gnSfEMz6X2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1624699372
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1626025552.000000
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files}
Z7 tCvgOpt 0
vBUS
R1
!i10b 1
!s100 ljm0J?>gP6S<N;`lN3o`_0
I[DAcH`>8^L;4zDkEAf<T71
R2
R0
w1624109690
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/BUS.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/BUS.v
L0 4
R3
r1
!s85 0
31
R4
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/BUS.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/BUS.v|
!i113 1
R5
R6
R7
n@b@u@s
vcontrol
R1
!i10b 1
!s100 ^Od85O[ZGO6XG;;^W6fbk2
I0W1C]YY<YN^05jALZ1`WN2
R2
R0
w1624699782
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v|
!i113 1
R5
R6
R7
vdata_memory
R1
!i10b 1
!s100 hkjDH`33R=H8nGWd1a?>B2
II1V=54iHgF;=:5CT5VN=F3
R2
R0
w1626025338
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/data_memory.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/data_memory.v
Z8 L0 40
R3
r1
!s85 0
31
R4
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/data_memory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/data_memory.v|
!i113 1
R5
R6
R7
vINC_Decoder
R1
!i10b 1
!s100 k:Ua4gFX[aYdd6`ooH7nW1
I]Tz]8od0;9C^5jAQJ?>Q[2
R2
R0
w1624109056
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/INC_Decoder.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/INC_Decoder.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/INC_Decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/INC_Decoder.v|
!i113 1
R5
R6
R7
n@i@n@c_@decoder
vinstruction_memory
R1
!i10b 1
!s100 ]zBTI]eRLLE13IMYF8P_<1
IIeH?;fbzND1_DKn^E:ThV0
R2
R0
w1623895678
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/instruction_memory.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/instruction_memory.v
R8
R3
r1
!s85 0
31
R4
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/instruction_memory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/instruction_memory.v|
!i113 1
R5
R6
R7
vmem_control
R1
!i10b 1
!s100 n512XNmg5B<5P168CfMf;3
I=T2N218z`3MAZWlJd4TI?1
R2
R0
w1623912292
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v|
!i113 1
R5
R6
R7
vMem_state
Z9 !s110 1626025550
!i10b 1
!s100 n`lXP]iJ?gh97:e;RmJgA3
I>QkJG7O3ez9P1WSOc6a0C1
R2
R0
w1624419664
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v
L0 1
R3
r1
!s85 0
31
Z10 !s108 1626025550.000000
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v|
!i113 1
R5
R6
R7
n@mem_state
vmulticore1
R1
!i10b 1
!s100 XbN_>l::hO9;bd==@KjOZ0
I@EN[5J:4jd1b:eJBeB28B0
R2
R0
w1624173456
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v|
!i113 1
R5
R6
R7
vmulticore_tb
Z11 !s110 1626025553
!i10b 1
!s100 >?QnL@Ie]]AHB9CO^CP7n0
IDZU4laInCG3Q8daPCgl=B3
R2
R0
w1624725258
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore_tb.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore_tb.v
L0 3
R3
r1
!s85 0
31
!s108 1626025553.000000
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore_tb.v|
!i113 1
R5
R6
R7
vOPR_demux
Z12 !s110 1626025551
!i10b 1
!s100 nOGXIL;G=C`AFW3;QmBTc2
I]7aZoPf?_H1JoiLbQikDB2
R2
R0
Z13 w1623600636
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/OPR_demux.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/OPR_demux.v
L0 1
R3
r1
!s85 0
31
Z14 !s108 1626025551.000000
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/OPR_demux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/OPR_demux.v|
!i113 1
R5
R6
R7
n@o@p@r_demux
voutputmux_simulation
R11
!i10b 1
!s100 mm:32enEUQk`9HbMzm?ek3
I8>l`;YhQh;4d;O2R1l?[H3
R2
R0
w1624114470
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/outputmux_simulation.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/outputmux_simulation.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/outputmux_simulation.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/outputmux_simulation.v|
!i113 1
R5
R6
R7
vphase_6
R12
!i10b 1
!s100 ?LhlZ]HWZ^7fjWUOPhEVe3
I<XU5mUcbY0>`bf0[2`0e=1
R2
R0
w1624115558
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v
L0 5
R3
r1
!s85 0
31
R14
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v|
!i113 1
R5
R6
R7
vread_buffer_16bit
R12
!i10b 1
!s100 0QV09ngVC5CXKj0a6RcOO1
IfUlDQ]N9UIL0G`dEc=mb61
R2
R0
R13
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/read_buffer_16bit.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/read_buffer_16bit.v
L0 4
R3
r1
!s85 0
31
R14
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/read_buffer_16bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/read_buffer_16bit.v|
!i113 1
R5
R6
R7
vreg_ac
R12
!i10b 1
!s100 ELYDHj17jAhX3iX`7M@iN1
IhR5fQzM=Zj65>0PmmZ69f3
R2
R0
R13
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_ac.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_ac.v
L0 1
R3
r1
!s85 0
31
R14
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_ac.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_ac.v|
!i113 1
R5
R6
R7
vreg_SUM
R12
!i10b 1
!s100 dOhJOR^DAnJ8Nj?T]3O?L0
IgFD?o`BE^E5d@3VzPa;Lm3
R2
R0
R13
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_SUM.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_SUM.v
L0 1
R3
r1
!s85 0
31
R14
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_SUM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_SUM.v|
!i113 1
R5
R6
R7
nreg_@s@u@m
vreg_type1_16bit
R12
!i10b 1
!s100 m^:FZX8^5;U9GfSP4WIM:3
I9Qzn_9bmK<99I?b3_MKiW1
R2
R0
R13
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type1_16bit.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type1_16bit.v
L0 1
R3
r1
!s85 0
31
R14
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type1_16bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type1_16bit.v|
!i113 1
R5
R6
R7
vreg_type2_16bit
R12
!i10b 1
!s100 M9bG9fAgh^iP_3geJNi_a0
I1:m9VmbCdTmPoQ2`IWdP;1
R2
R0
w1623902286
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type2_16bit.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type2_16bit.v
L0 1
R3
r1
!s85 0
31
R14
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type2_16bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type2_16bit.v|
!i113 1
R5
R6
R7
vreg_type3_16bit
R12
!i10b 1
!s100 CmGLSOgi>FA[1bNh:Jh2A0
IFIYJKWONI<c?lk@gWo8P70
R2
R0
w1623902290
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type3_16bit.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type3_16bit.v
L0 1
R3
r1
!s85 0
31
R14
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type3_16bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type3_16bit.v|
!i113 1
R5
R6
R7
vreg_z
R12
!i10b 1
!s100 bE0[Ch1K1FVcMI?XB<:^72
I?B@O@IB09@oTTF2]D^F0o3
R2
R0
R13
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_z.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_z.v
L0 4
R3
r1
!s85 0
31
R14
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_z.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_z.v|
!i113 1
R5
R6
R7
vRST_Decoder
R12
!i10b 1
!s100 V^QC6U:jK30e]=_BH_<2]2
I440Z0kTdgX4EWGfL:_bKc3
R2
R0
R13
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/RST_Decoder.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/RST_Decoder.v
L0 1
R3
r1
!s85 0
31
R14
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/RST_Decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/RST_Decoder.v|
!i113 1
R5
R6
R7
n@r@s@t_@decoder
vscaledclock
R12
!i10b 1
!s100 1f`Lf4=@L:zIn1B]1=Lon2
IlINk6?iTzOf<5cTiDo>HN2
R2
R0
R13
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/scaledclock.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/scaledclock.v
L0 4
R3
r1
!s85 0
31
R14
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/scaledclock.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/scaledclock.v|
!i113 1
R5
R6
R7
vWTA_mux
R12
!i10b 1
!s100 DDo7>g]ZohGD]JZ>zXcA_1
I53mHCRQiaM5KZXJ>KEPMo0
R2
R0
R13
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/WTA_mux.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/WTA_mux.v
L0 1
R3
r1
!s85 0
31
R14
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/WTA_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/WTA_mux.v|
!i113 1
R5
R6
R7
n@w@t@a_mux
vWTR_Decoder
R9
!i10b 1
!s100 Ib7_XD<F<g7F_bTZkh2Ic3
ID2MMH??J]P[zG@EID>Y^n3
R2
R0
R13
8D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/WTR_Decoder.v
FD:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/WTR_Decoder.v
L0 1
R3
r1
!s85 0
31
R10
!s107 D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/WTR_Decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files|D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/WTR_Decoder.v|
!i113 1
R5
R6
R7
n@w@t@r_@decoder
