#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec 21 23:32:52 2021
# Process ID: 26819
# Current directory: /home/users/thierry.besson/ql_designs/VexRiscv/project_1/project_1.runs/synth_1
# Command line: vivado -log VexRiscv.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VexRiscv.tcl
# Log file: /home/users/thierry.besson/ql_designs/VexRiscv/project_1/project_1.runs/synth_1/VexRiscv.vds
# Journal file: /home/users/thierry.besson/ql_designs/VexRiscv/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source VexRiscv.tcl -notrace
Command: synth_design -top VexRiscv -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27051 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1429.578 ; gain = 89.000 ; free physical = 60202 ; free virtual = 379567
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:45]
INFO: [Synth 8-6157] synthesizing module 'StreamFifoLowLatency' [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:3000]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifoLowLatency' (1#1) [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:3000]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_fetchPc_correctionReg_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1778]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_injector_nextPcCalc_valids_0_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:2568]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_injector_nextPcCalc_valids_1_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1846]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_injector_nextPcCalc_valids_2_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1847]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1848]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1849]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:2586]
WARNING: [Synth 8-6014] Unused sequential element _zz_53_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1843]
WARNING: [Synth 8-6014] Unused sequential element _zz_55_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1845]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_injector_formal_rawInDecode_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:2803]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:2808]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:2810]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_PC_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1524]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_PC_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1617]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1522]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1521]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1520]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1583]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_BYPASSABLE_EXECUTE_STAGE_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1533]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_BYPASSABLE_MEMORY_STAGE_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1514]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_BYPASSABLE_MEMORY_STAGE_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1536]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_MEMORY_STORE_reg was removed.  [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1589]
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_CsrPlugin_writeData_reg' and it is trimmed from '32' to '13' bits. [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:829]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1618]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (2#1) [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:45]
WARNING: [Synth 8-3917] design VexRiscv has port iBus_cmd_payload_pc[1] driven by constant 0
WARNING: [Synth 8-3917] design VexRiscv has port iBus_cmd_payload_pc[0] driven by constant 0
WARNING: [Synth 8-3331] design VexRiscv has unconnected port dBus_rsp_error
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1475.211 ; gain = 134.633 ; free physical = 60197 ; free virtual = 379563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1475.211 ; gain = 134.633 ; free physical = 60185 ; free virtual = 379551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1483.211 ; gain = 142.633 ; free physical = 60162 ; free virtual = 379528
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/users/thierry.besson/ql_designs/VexRiscv/VexRiscv.v:1535]
INFO: [Synth 8-5544] ROM "CsrPlugin_xtvec_base" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_mstatus_MIE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "decode_REGFILE_WRITE_VALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "CsrPlugin_xtvec_base" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_mstatus_MIE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "decode_REGFILE_WRITE_VALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_zz_163" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_interrupt_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_to_memory_BRANCH_CALC" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1491.219 ; gain = 150.641 ; free physical = 60155 ; free virtual = 379522
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	               30 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 46    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 23    
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 63    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               30 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 45    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 60    
	   4 Input      1 Bit        Muxes := 1     
Module StreamFifoLowLatency 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "CsrPlugin_xtvec_base" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3917] design VexRiscv has port iBus_cmd_payload_pc[1] driven by constant 0
WARNING: [Synth 8-3917] design VexRiscv has port iBus_cmd_payload_pc[0] driven by constant 0
WARNING: [Synth 8-3331] design VexRiscv has unconnected port dBus_rsp_error
INFO: [Synth 8-3971] The signal RegFilePlugin_regFile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'CsrPlugin_interrupt_code_reg[0]' (FDSE) to 'CsrPlugin_interrupt_code_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CsrPlugin_interrupt_code_reg[1] )
INFO: [Synth 8-3886] merging instance 'CsrPlugin_mcause_exceptionCode_reg[0]' (FDE) to 'CsrPlugin_mcause_exceptionCode_reg[1]'
INFO: [Synth 8-3886] merging instance 'decode_to_execute_ALU_BITWISE_CTRL_reg[1]' (FDE) to 'decode_to_execute_INSTRUCTION_reg[12]'
INFO: [Synth 8-3886] merging instance 'IBusSimplePlugin_fetchPc_pcReg_reg[0]' (FDCE) to 'IBusSimplePlugin_fetchPc_pcReg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IBusSimplePlugin_fetchPc_pcReg_reg[1] )
INFO: [Synth 8-3886] merging instance '_zz_52_reg[1]' (FDE) to '_zz_52_reg[0]'
INFO: [Synth 8-3886] merging instance 'decode_to_execute_INSTRUCTION_reg[5]' (FDE) to 'decode_to_execute_MEMORY_STORE_reg'
INFO: [Synth 8-3886] merging instance 'CsrPlugin_interrupt_targetPrivilege_reg[0]' (FDSE) to 'CsrPlugin_interrupt_targetPrivilege_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CsrPlugin_interrupt_targetPrivilege_reg[1] )
INFO: [Synth 8-3886] merging instance 'execute_to_memory_INSTRUCTION_reg[5]' (FDE) to 'execute_to_memory_MEMORY_STORE_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CsrPlugin_hadException_reg)
INFO: [Synth 8-3886] merging instance 'CsrPlugin_mcause_interrupt_reg' (FDE) to 'CsrPlugin_mcause_exceptionCode_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CsrPlugin_mcause_exceptionCode_reg[1] )
INFO: [Synth 8-3886] merging instance 'decode_to_execute_PC_reg[0]' (FDE) to 'decode_to_execute_PC_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_52_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decode_to_execute_PC_reg[1] )
WARNING: [Synth 8-3332] Sequential element (IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_3_reg[2]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_3_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_3_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (_zz_54_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (_zz_54_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (CsrPlugin_hadException_reg) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (decode_to_execute_INSTRUCTION_reg[6]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (decode_to_execute_INSTRUCTION_reg[4]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (decode_to_execute_INSTRUCTION_reg[3]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (decode_to_execute_INSTRUCTION_reg[2]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (decode_to_execute_INSTRUCTION_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (decode_to_execute_INSTRUCTION_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[27]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[26]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[25]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[24]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[23]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[22]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[21]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[20]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[19]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[18]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[17]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[16]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[15]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[6]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[4]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[3]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[2]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[27]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[26]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[25]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[24]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[23]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[22]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[21]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[20]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[19]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[18]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[17]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[16]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[15]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[6]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[5]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[4]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[3]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[2]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (CsrPlugin_mepc_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (CsrPlugin_mepc_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (decode_to_execute_PC_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_BRANCH_CALC_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_BRANCH_CALC_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (IBusSimplePlugin_fetchPc_pcReg_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (_zz_52_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (CsrPlugin_interrupt_code_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (CsrPlugin_interrupt_targetPrivilege_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (CsrPlugin_mcause_exceptionCode_reg[1]) is unused and will be removed from module VexRiscv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:03:27 . Memory (MB): peak = 1840.496 ; gain = 499.918 ; free physical = 59933 ; free virtual = 379301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_1/RegFilePlugin_regFile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/RegFilePlugin_regFile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:03:27 . Memory (MB): peak = 1840.500 ; gain = 499.922 ; free physical = 59929 ; free virtual = 379298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance RegFilePlugin_regFile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RegFilePlugin_regFile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:03:27 . Memory (MB): peak = 1840.500 ; gain = 499.922 ; free physical = 59926 ; free virtual = 379294
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:03:28 . Memory (MB): peak = 1840.500 ; gain = 499.922 ; free physical = 59932 ; free virtual = 379301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:03:28 . Memory (MB): peak = 1840.500 ; gain = 499.922 ; free physical = 59933 ; free virtual = 379301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:03:28 . Memory (MB): peak = 1840.500 ; gain = 499.922 ; free physical = 59932 ; free virtual = 379300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:03:28 . Memory (MB): peak = 1840.500 ; gain = 499.922 ; free physical = 59932 ; free virtual = 379300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:03:28 . Memory (MB): peak = 1840.500 ; gain = 499.922 ; free physical = 59930 ; free virtual = 379298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:03:28 . Memory (MB): peak = 1840.500 ; gain = 499.922 ; free physical = 59930 ; free virtual = 379298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    27|
|3     |LUT1     |     2|
|4     |LUT2     |    30|
|5     |LUT3     |   122|
|6     |LUT4     |    63|
|7     |LUT5     |    82|
|8     |LUT6     |   314|
|9     |MUXF7    |     4|
|10    |RAMB18E1 |     2|
|11    |FDCE     |    54|
|12    |FDPE     |     4|
|13    |FDRE     |   477|
|14    |FDSE     |    21|
|15    |IBUF     |    71|
|16    |OBUF     |   101|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------+---------------------+------+
|      |Instance                               |Module               |Cells |
+------+---------------------------------------+---------------------+------+
|1     |top                                    |                     |  1375|
|2     |  IBusSimplePlugin_rspJoin_rspBuffer_c |StreamFifoLowLatency |   133|
+------+---------------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:03:28 . Memory (MB): peak = 1840.500 ; gain = 499.922 ; free physical = 59930 ; free virtual = 379298
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 92 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:03:28 . Memory (MB): peak = 1840.500 ; gain = 499.922 ; free physical = 59931 ; free virtual = 379299
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:03:28 . Memory (MB): peak = 1840.504 ; gain = 499.922 ; free physical = 59931 ; free virtual = 379299
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'VexRiscv' is not ideal for floorplanning, since the cellview 'VexRiscv' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:03:33 . Memory (MB): peak = 1906.523 ; gain = 586.402 ; free physical = 59896 ; free virtual = 379265
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/users/thierry.besson/ql_designs/VexRiscv/project_1/project_1.runs/synth_1/VexRiscv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VexRiscv_utilization_synth.rpt -pb VexRiscv_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1930.543 ; gain = 0.000 ; free physical = 59895 ; free virtual = 379263
INFO: [Common 17-206] Exiting Vivado at Tue Dec 21 23:36:39 2021...
