

================================================================
== Vitis HLS Report for 'Mem_patch_Wr'
================================================================
* Date:           Thu Oct 13 07:49:32 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.536 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   236840|  10.000 ns|  1.184 ms|    2|  236840|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+
        |                                       |                             |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
        |                Instance               |            Module           |   min   |   max   |    min   |    max   | min |   max  |   Type  |
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+
        |grp_dataflow_parent_loop_proc16_fu_70  |dataflow_parent_loop_proc16  |        1|   236839|  5.000 ns|  1.184 ms|    1|  236839|       no|
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|     2|    1703|    2515|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      86|    -|
|Register         |        -|     -|      38|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|     2|    1741|    2607|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance               |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------+-----------------------------+---------+----+------+------+-----+
    |grp_dataflow_parent_loop_proc16_fu_70  |dataflow_parent_loop_proc16  |       16|   2|  1703|  2515|    0|
    +---------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                  |                             |       16|   2|  1703|  2515|    0|
    +---------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc16_fu_70_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc16_fu_70_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|   6|           3|           3|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  14|          3|    1|          3|
    |ap_done               |   9|          2|    1|          2|
    |c_fft_col_op_st_read  |   9|          2|    1|          2|
    |ctrl1_reg_blk_n       |   9|          2|    1|          2|
    |ctrl2_reg_blk_n       |   9|          2|    1|          2|
    |layer1_reg_blk_n      |   9|          2|    1|          2|
    |m_axi_gmem_AWVALID    |   9|          2|    1|          2|
    |m_axi_gmem_BREADY     |   9|          2|    1|          2|
    |m_axi_gmem_WVALID     |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  86|         19|    9|         19|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |   2|   0|    2|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc16_fu_70_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc16_fu_70_ap_ready  |   1|   0|    1|          0|
    |empty_175_reg_110                                           |  16|   0|   16|          0|
    |empty_176_reg_115                                           |   8|   0|    8|          0|
    |empty_reg_105                                               |   8|   0|    8|          0|
    |grp_dataflow_parent_loop_proc16_fu_70_ap_start_reg          |   1|   0|    1|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       |  38|   0|   38|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|     Mem_patch_Wr|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|     Mem_patch_Wr|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|     Mem_patch_Wr|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|     Mem_patch_Wr|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|     Mem_patch_Wr|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|     Mem_patch_Wr|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|     Mem_patch_Wr|  return value|
|c_fft_col_op_st_dout     |   in|   32|     ap_fifo|  c_fft_col_op_st|       pointer|
|c_fft_col_op_st_empty_n  |   in|    1|     ap_fifo|  c_fft_col_op_st|       pointer|
|c_fft_col_op_st_read     |  out|    1|     ap_fifo|  c_fft_col_op_st|       pointer|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WDATA         |  out|  128|       m_axi|             gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|   16|       m_axi|             gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RDATA         |   in|  128|       m_axi|             gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|             gmem|       pointer|
|p_read                   |   in|   64|     ap_none|           p_read|        scalar|
|ctrl1_reg_dout           |   in|   32|     ap_fifo|        ctrl1_reg|       pointer|
|ctrl1_reg_empty_n        |   in|    1|     ap_fifo|        ctrl1_reg|       pointer|
|ctrl1_reg_read           |  out|    1|     ap_fifo|        ctrl1_reg|       pointer|
|ctrl2_reg_dout           |   in|   32|     ap_fifo|        ctrl2_reg|       pointer|
|ctrl2_reg_empty_n        |   in|    1|     ap_fifo|        ctrl2_reg|       pointer|
|ctrl2_reg_read           |  out|    1|     ap_fifo|        ctrl2_reg|       pointer|
|layer1_reg_dout          |   in|   32|     ap_fifo|       layer1_reg|       pointer|
|layer1_reg_empty_n       |   in|    1|     ap_fifo|       layer1_reg|       pointer|
|layer1_reg_read          |  out|    1|     ap_fifo|       layer1_reg|       pointer|
+-------------------------+-----+-----+------------+-----------------+--------------+

