TimeQuest Timing Analyzer report for RSAinput
Tue Apr 23 15:22:58 2013
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk'
 24. Fast Model Hold: 'clk'
 25. Fast Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; RSAinput                                                        ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C50F484C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 86.24 MHz ; 86.24 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clk   ; -10.595 ; -747.333      ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 2.645 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -2.000 ; -945.380              ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                   ;
+---------+-----------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.595 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[18] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.600     ;
; -10.577 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[22] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.582     ;
; -10.574 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.577     ;
; -10.569 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.572     ;
; -10.565 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.568     ;
; -10.550 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[19] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.555     ;
; -10.547 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.550     ;
; -10.524 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[18] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.529     ;
; -10.516 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.519     ;
; -10.506 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[22] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.511     ;
; -10.504 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[23] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.509     ;
; -10.503 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.506     ;
; -10.498 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.501     ;
; -10.496 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[20] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.501     ;
; -10.494 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.497     ;
; -10.479 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[19] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.484     ;
; -10.476 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.479     ;
; -10.453 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[18] ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.458     ;
; -10.449 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[24] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.454     ;
; -10.446 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.449     ;
; -10.445 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.448     ;
; -10.442 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.445     ;
; -10.437 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.440     ;
; -10.436 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.439     ;
; -10.435 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[22] ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.440     ;
; -10.433 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[23] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.438     ;
; -10.432 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.435     ;
; -10.427 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.430     ;
; -10.425 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[20] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.430     ;
; -10.423 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.426     ;
; -10.422 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[7]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.425     ;
; -10.408 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[19] ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.413     ;
; -10.405 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.408     ;
; -10.404 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[25] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.409     ;
; -10.388 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[21] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.393     ;
; -10.382 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[18] ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.387     ;
; -10.381 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.384     ;
; -10.378 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[24] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.383     ;
; -10.375 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.378     ;
; -10.374 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.377     ;
; -10.372 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.375     ;
; -10.371 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.374     ;
; -10.366 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.369     ;
; -10.365 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.368     ;
; -10.364 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[22] ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.369     ;
; -10.362 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[23] ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.367     ;
; -10.361 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.364     ;
; -10.356 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.359     ;
; -10.354 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[20] ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.359     ;
; -10.352 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.355     ;
; -10.351 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[7]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.354     ;
; -10.337 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[19] ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.342     ;
; -10.336 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[19] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.341     ;
; -10.334 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.337     ;
; -10.333 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[25] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.338     ;
; -10.320 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.323     ;
; -10.317 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[21] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.322     ;
; -10.317 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[10] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.320     ;
; -10.311 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[18] ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.316     ;
; -10.310 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.313     ;
; -10.309 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[8]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.312     ;
; -10.307 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[24] ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.312     ;
; -10.304 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.307     ;
; -10.303 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.306     ;
; -10.301 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.304     ;
; -10.300 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[18] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.305     ;
; -10.300 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.303     ;
; -10.295 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.298     ;
; -10.294 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[20] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.299     ;
; -10.294 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.297     ;
; -10.293 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[22] ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.298     ;
; -10.291 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[23] ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.296     ;
; -10.290 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.293     ;
; -10.285 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.288     ;
; -10.283 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[20] ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.288     ;
; -10.281 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.284     ;
; -10.280 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[7]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.283     ;
; -10.268 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.271     ;
; -10.266 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[19] ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.271     ;
; -10.265 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[19] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.270     ;
; -10.263 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.266     ;
; -10.262 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[25] ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.267     ;
; -10.249 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.252     ;
; -10.246 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[22] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.251     ;
; -10.246 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[21] ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.251     ;
; -10.246 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[10] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.249     ;
; -10.240 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[18] ; multiplier:multiplier0|dataouth[26] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.245     ;
; -10.239 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.242     ;
; -10.238 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[8]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.241     ;
; -10.236 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[24] ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.241     ;
; -10.233 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.236     ;
; -10.232 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.235     ;
; -10.230 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.233     ;
; -10.229 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[18] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.234     ;
; -10.229 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.232     ;
; -10.227 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.230     ;
; -10.224 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.227     ;
; -10.223 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[20] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.228     ;
; -10.223 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 11.226     ;
; -10.222 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[22] ; multiplier:multiplier0|dataouth[26] ; clk          ; clk         ; 1.000        ; -0.031     ; 11.227     ;
+---------+-----------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg0   ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg1   ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg2   ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg3   ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg4   ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg5   ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg6   ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg7   ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg8   ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg9   ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg10  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg11  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg12  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg13  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg14  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg15  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg16  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg17  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg0   ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg1   ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg2   ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg3   ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg4   ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg5   ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg6   ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg7   ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg8   ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg9   ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg10  ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg11  ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg12  ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg13  ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg14  ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg15  ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg16  ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a0~porta_datain_reg17  ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg0  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg1  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg2  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg3  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg4  ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg5  ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg6  ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg7  ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg8  ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg9  ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg10 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg11 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg12 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg13 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg14 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg15 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg16 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a28~porta_datain_reg17 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a18~porta_datain_reg0  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a18~porta_datain_reg1  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a18~porta_datain_reg2  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a18~porta_datain_reg3  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a18~porta_datain_reg4  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a18~porta_datain_reg5  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a18~porta_datain_reg6  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a18~porta_datain_reg7  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a18~porta_datain_reg8  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a18~porta_datain_reg9  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg0  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[17]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg1  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[17]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg2  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[17]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg3  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[17]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg4  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[17]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg5  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[17]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg6  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[17]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg0  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[16]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg1  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[16]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg2  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[16]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg3  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[16]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg4  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[16]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg5  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[16]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg6  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[16]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg0  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[15]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg1  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[15]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg2  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[15]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg3  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[15]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg4  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[15]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg5  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[15]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg6  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[15]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg0  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[14]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg1  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[14]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg2  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[14]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg3  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[14]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg4  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[14]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg5  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[14]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg6  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[14]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg0  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[13]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg1  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[13]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg2  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[13]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg3  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[13]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg4  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[13]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg5  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[13]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg6  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[13]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg0  ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[12]                         ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[13]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[13]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[14]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[14]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[15]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[15]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[16]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[16]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[17]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[17]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[18]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[18]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[19]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[19]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[20]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[20]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[21]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[21]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[22]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[22]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[23]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[23]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[24]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[24]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[25]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[25]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[26]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[26]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[27]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[27]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[28]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[28]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[29]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[29]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[30]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[30]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[31]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[31]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; addr1[*]  ; clk        ; 3.908 ; 3.908 ; Rise       ; clk             ;
;  addr1[0] ; clk        ; 3.372 ; 3.372 ; Rise       ; clk             ;
;  addr1[1] ; clk        ; 3.834 ; 3.834 ; Rise       ; clk             ;
;  addr1[2] ; clk        ; 3.114 ; 3.114 ; Rise       ; clk             ;
;  addr1[3] ; clk        ; 3.908 ; 3.908 ; Rise       ; clk             ;
;  addr1[4] ; clk        ; 3.608 ; 3.608 ; Rise       ; clk             ;
;  addr1[5] ; clk        ; 3.680 ; 3.680 ; Rise       ; clk             ;
;  addr1[6] ; clk        ; 3.373 ; 3.373 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; addr1[*]  ; clk        ; -2.834 ; -2.834 ; Rise       ; clk             ;
;  addr1[0] ; clk        ; -3.091 ; -3.091 ; Rise       ; clk             ;
;  addr1[1] ; clk        ; -3.548 ; -3.548 ; Rise       ; clk             ;
;  addr1[2] ; clk        ; -2.834 ; -2.834 ; Rise       ; clk             ;
;  addr1[3] ; clk        ; -3.609 ; -3.609 ; Rise       ; clk             ;
;  addr1[4] ; clk        ; -3.328 ; -3.328 ; Rise       ; clk             ;
;  addr1[5] ; clk        ; -3.330 ; -3.330 ; Rise       ; clk             ;
;  addr1[6] ; clk        ; -3.098 ; -3.098 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; dataouth[*]   ; clk        ; 8.258 ; 8.258 ; Rise       ; clk             ;
;  dataouth[0]  ; clk        ; 8.258 ; 8.258 ; Rise       ; clk             ;
;  dataouth[1]  ; clk        ; 7.125 ; 7.125 ; Rise       ; clk             ;
;  dataouth[2]  ; clk        ; 7.128 ; 7.128 ; Rise       ; clk             ;
;  dataouth[3]  ; clk        ; 7.575 ; 7.575 ; Rise       ; clk             ;
;  dataouth[4]  ; clk        ; 7.446 ; 7.446 ; Rise       ; clk             ;
;  dataouth[5]  ; clk        ; 8.040 ; 8.040 ; Rise       ; clk             ;
;  dataouth[6]  ; clk        ; 7.733 ; 7.733 ; Rise       ; clk             ;
;  dataouth[7]  ; clk        ; 7.353 ; 7.353 ; Rise       ; clk             ;
;  dataouth[8]  ; clk        ; 7.273 ; 7.273 ; Rise       ; clk             ;
;  dataouth[9]  ; clk        ; 7.545 ; 7.545 ; Rise       ; clk             ;
;  dataouth[10] ; clk        ; 7.807 ; 7.807 ; Rise       ; clk             ;
;  dataouth[11] ; clk        ; 6.949 ; 6.949 ; Rise       ; clk             ;
;  dataouth[12] ; clk        ; 7.106 ; 7.106 ; Rise       ; clk             ;
;  dataouth[13] ; clk        ; 6.876 ; 6.876 ; Rise       ; clk             ;
;  dataouth[14] ; clk        ; 7.356 ; 7.356 ; Rise       ; clk             ;
;  dataouth[15] ; clk        ; 7.854 ; 7.854 ; Rise       ; clk             ;
;  dataouth[16] ; clk        ; 7.166 ; 7.166 ; Rise       ; clk             ;
;  dataouth[17] ; clk        ; 7.532 ; 7.532 ; Rise       ; clk             ;
;  dataouth[18] ; clk        ; 7.779 ; 7.779 ; Rise       ; clk             ;
;  dataouth[19] ; clk        ; 6.836 ; 6.836 ; Rise       ; clk             ;
;  dataouth[20] ; clk        ; 8.044 ; 8.044 ; Rise       ; clk             ;
;  dataouth[21] ; clk        ; 8.139 ; 8.139 ; Rise       ; clk             ;
;  dataouth[22] ; clk        ; 6.629 ; 6.629 ; Rise       ; clk             ;
;  dataouth[23] ; clk        ; 6.405 ; 6.405 ; Rise       ; clk             ;
;  dataouth[24] ; clk        ; 8.247 ; 8.247 ; Rise       ; clk             ;
;  dataouth[25] ; clk        ; 8.018 ; 8.018 ; Rise       ; clk             ;
;  dataouth[26] ; clk        ; 6.407 ; 6.407 ; Rise       ; clk             ;
;  dataouth[27] ; clk        ; 8.015 ; 8.015 ; Rise       ; clk             ;
;  dataouth[28] ; clk        ; 7.770 ; 7.770 ; Rise       ; clk             ;
;  dataouth[29] ; clk        ; 6.846 ; 6.846 ; Rise       ; clk             ;
;  dataouth[30] ; clk        ; 6.634 ; 6.634 ; Rise       ; clk             ;
;  dataouth[31] ; clk        ; 8.005 ; 8.005 ; Rise       ; clk             ;
; dataoutl[*]   ; clk        ; 8.556 ; 8.556 ; Rise       ; clk             ;
;  dataoutl[0]  ; clk        ; 6.710 ; 6.710 ; Rise       ; clk             ;
;  dataoutl[1]  ; clk        ; 6.697 ; 6.697 ; Rise       ; clk             ;
;  dataoutl[2]  ; clk        ; 8.108 ; 8.108 ; Rise       ; clk             ;
;  dataoutl[3]  ; clk        ; 8.095 ; 8.095 ; Rise       ; clk             ;
;  dataoutl[4]  ; clk        ; 6.945 ; 6.945 ; Rise       ; clk             ;
;  dataoutl[5]  ; clk        ; 8.140 ; 8.140 ; Rise       ; clk             ;
;  dataoutl[6]  ; clk        ; 7.614 ; 7.614 ; Rise       ; clk             ;
;  dataoutl[7]  ; clk        ; 8.556 ; 8.556 ; Rise       ; clk             ;
;  dataoutl[8]  ; clk        ; 7.905 ; 7.905 ; Rise       ; clk             ;
;  dataoutl[9]  ; clk        ; 8.093 ; 8.093 ; Rise       ; clk             ;
;  dataoutl[10] ; clk        ; 8.357 ; 8.357 ; Rise       ; clk             ;
;  dataoutl[11] ; clk        ; 8.175 ; 8.175 ; Rise       ; clk             ;
;  dataoutl[12] ; clk        ; 8.108 ; 8.108 ; Rise       ; clk             ;
;  dataoutl[13] ; clk        ; 7.645 ; 7.645 ; Rise       ; clk             ;
;  dataoutl[14] ; clk        ; 6.931 ; 6.931 ; Rise       ; clk             ;
;  dataoutl[15] ; clk        ; 6.482 ; 6.482 ; Rise       ; clk             ;
;  dataoutl[16] ; clk        ; 8.022 ; 8.022 ; Rise       ; clk             ;
;  dataoutl[17] ; clk        ; 7.953 ; 7.953 ; Rise       ; clk             ;
;  dataoutl[18] ; clk        ; 8.033 ; 8.033 ; Rise       ; clk             ;
;  dataoutl[19] ; clk        ; 7.037 ; 7.037 ; Rise       ; clk             ;
;  dataoutl[20] ; clk        ; 7.039 ; 7.039 ; Rise       ; clk             ;
;  dataoutl[21] ; clk        ; 8.195 ; 8.195 ; Rise       ; clk             ;
;  dataoutl[22] ; clk        ; 7.787 ; 7.787 ; Rise       ; clk             ;
;  dataoutl[23] ; clk        ; 7.154 ; 7.154 ; Rise       ; clk             ;
;  dataoutl[24] ; clk        ; 7.892 ; 7.892 ; Rise       ; clk             ;
;  dataoutl[25] ; clk        ; 6.952 ; 6.952 ; Rise       ; clk             ;
;  dataoutl[26] ; clk        ; 7.120 ; 7.120 ; Rise       ; clk             ;
;  dataoutl[27] ; clk        ; 8.190 ; 8.190 ; Rise       ; clk             ;
;  dataoutl[28] ; clk        ; 8.315 ; 8.315 ; Rise       ; clk             ;
;  dataoutl[29] ; clk        ; 7.580 ; 7.580 ; Rise       ; clk             ;
;  dataoutl[30] ; clk        ; 7.885 ; 7.885 ; Rise       ; clk             ;
;  dataoutl[31] ; clk        ; 8.025 ; 8.025 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; dataouth[*]   ; clk        ; 6.405 ; 6.405 ; Rise       ; clk             ;
;  dataouth[0]  ; clk        ; 8.258 ; 8.258 ; Rise       ; clk             ;
;  dataouth[1]  ; clk        ; 7.125 ; 7.125 ; Rise       ; clk             ;
;  dataouth[2]  ; clk        ; 7.128 ; 7.128 ; Rise       ; clk             ;
;  dataouth[3]  ; clk        ; 7.575 ; 7.575 ; Rise       ; clk             ;
;  dataouth[4]  ; clk        ; 7.446 ; 7.446 ; Rise       ; clk             ;
;  dataouth[5]  ; clk        ; 8.040 ; 8.040 ; Rise       ; clk             ;
;  dataouth[6]  ; clk        ; 7.733 ; 7.733 ; Rise       ; clk             ;
;  dataouth[7]  ; clk        ; 7.353 ; 7.353 ; Rise       ; clk             ;
;  dataouth[8]  ; clk        ; 7.273 ; 7.273 ; Rise       ; clk             ;
;  dataouth[9]  ; clk        ; 7.545 ; 7.545 ; Rise       ; clk             ;
;  dataouth[10] ; clk        ; 7.807 ; 7.807 ; Rise       ; clk             ;
;  dataouth[11] ; clk        ; 6.949 ; 6.949 ; Rise       ; clk             ;
;  dataouth[12] ; clk        ; 7.106 ; 7.106 ; Rise       ; clk             ;
;  dataouth[13] ; clk        ; 6.876 ; 6.876 ; Rise       ; clk             ;
;  dataouth[14] ; clk        ; 7.356 ; 7.356 ; Rise       ; clk             ;
;  dataouth[15] ; clk        ; 7.854 ; 7.854 ; Rise       ; clk             ;
;  dataouth[16] ; clk        ; 7.166 ; 7.166 ; Rise       ; clk             ;
;  dataouth[17] ; clk        ; 7.532 ; 7.532 ; Rise       ; clk             ;
;  dataouth[18] ; clk        ; 7.779 ; 7.779 ; Rise       ; clk             ;
;  dataouth[19] ; clk        ; 6.836 ; 6.836 ; Rise       ; clk             ;
;  dataouth[20] ; clk        ; 8.044 ; 8.044 ; Rise       ; clk             ;
;  dataouth[21] ; clk        ; 8.139 ; 8.139 ; Rise       ; clk             ;
;  dataouth[22] ; clk        ; 6.629 ; 6.629 ; Rise       ; clk             ;
;  dataouth[23] ; clk        ; 6.405 ; 6.405 ; Rise       ; clk             ;
;  dataouth[24] ; clk        ; 8.247 ; 8.247 ; Rise       ; clk             ;
;  dataouth[25] ; clk        ; 8.018 ; 8.018 ; Rise       ; clk             ;
;  dataouth[26] ; clk        ; 6.407 ; 6.407 ; Rise       ; clk             ;
;  dataouth[27] ; clk        ; 8.015 ; 8.015 ; Rise       ; clk             ;
;  dataouth[28] ; clk        ; 7.770 ; 7.770 ; Rise       ; clk             ;
;  dataouth[29] ; clk        ; 6.846 ; 6.846 ; Rise       ; clk             ;
;  dataouth[30] ; clk        ; 6.634 ; 6.634 ; Rise       ; clk             ;
;  dataouth[31] ; clk        ; 8.005 ; 8.005 ; Rise       ; clk             ;
; dataoutl[*]   ; clk        ; 6.482 ; 6.482 ; Rise       ; clk             ;
;  dataoutl[0]  ; clk        ; 6.710 ; 6.710 ; Rise       ; clk             ;
;  dataoutl[1]  ; clk        ; 6.697 ; 6.697 ; Rise       ; clk             ;
;  dataoutl[2]  ; clk        ; 8.108 ; 8.108 ; Rise       ; clk             ;
;  dataoutl[3]  ; clk        ; 8.095 ; 8.095 ; Rise       ; clk             ;
;  dataoutl[4]  ; clk        ; 6.945 ; 6.945 ; Rise       ; clk             ;
;  dataoutl[5]  ; clk        ; 8.140 ; 8.140 ; Rise       ; clk             ;
;  dataoutl[6]  ; clk        ; 7.614 ; 7.614 ; Rise       ; clk             ;
;  dataoutl[7]  ; clk        ; 8.556 ; 8.556 ; Rise       ; clk             ;
;  dataoutl[8]  ; clk        ; 7.905 ; 7.905 ; Rise       ; clk             ;
;  dataoutl[9]  ; clk        ; 8.093 ; 8.093 ; Rise       ; clk             ;
;  dataoutl[10] ; clk        ; 8.357 ; 8.357 ; Rise       ; clk             ;
;  dataoutl[11] ; clk        ; 8.175 ; 8.175 ; Rise       ; clk             ;
;  dataoutl[12] ; clk        ; 8.108 ; 8.108 ; Rise       ; clk             ;
;  dataoutl[13] ; clk        ; 7.645 ; 7.645 ; Rise       ; clk             ;
;  dataoutl[14] ; clk        ; 6.931 ; 6.931 ; Rise       ; clk             ;
;  dataoutl[15] ; clk        ; 6.482 ; 6.482 ; Rise       ; clk             ;
;  dataoutl[16] ; clk        ; 8.022 ; 8.022 ; Rise       ; clk             ;
;  dataoutl[17] ; clk        ; 7.953 ; 7.953 ; Rise       ; clk             ;
;  dataoutl[18] ; clk        ; 8.033 ; 8.033 ; Rise       ; clk             ;
;  dataoutl[19] ; clk        ; 7.037 ; 7.037 ; Rise       ; clk             ;
;  dataoutl[20] ; clk        ; 7.039 ; 7.039 ; Rise       ; clk             ;
;  dataoutl[21] ; clk        ; 8.195 ; 8.195 ; Rise       ; clk             ;
;  dataoutl[22] ; clk        ; 7.787 ; 7.787 ; Rise       ; clk             ;
;  dataoutl[23] ; clk        ; 7.154 ; 7.154 ; Rise       ; clk             ;
;  dataoutl[24] ; clk        ; 7.892 ; 7.892 ; Rise       ; clk             ;
;  dataoutl[25] ; clk        ; 6.952 ; 6.952 ; Rise       ; clk             ;
;  dataoutl[26] ; clk        ; 7.120 ; 7.120 ; Rise       ; clk             ;
;  dataoutl[27] ; clk        ; 8.190 ; 8.190 ; Rise       ; clk             ;
;  dataoutl[28] ; clk        ; 8.315 ; 8.315 ; Rise       ; clk             ;
;  dataoutl[29] ; clk        ; 7.580 ; 7.580 ; Rise       ; clk             ;
;  dataoutl[30] ; clk        ; 7.885 ; 7.885 ; Rise       ; clk             ;
;  dataoutl[31] ; clk        ; 8.025 ; 8.025 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -3.626 ; -294.844      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 1.458 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -2.000 ; -945.380              ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.626 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.619      ;
; -3.622 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.615      ;
; -3.620 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.613      ;
; -3.596 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.589      ;
; -3.591 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.584      ;
; -3.587 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.580      ;
; -3.587 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.580      ;
; -3.585 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.578      ;
; -3.567 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.560      ;
; -3.561 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.554      ;
; -3.556 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.549      ;
; -3.552 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.545      ;
; -3.552 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.545      ;
; -3.550 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.543      ;
; -3.542 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.535      ;
; -3.536 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.529      ;
; -3.534 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.527      ;
; -3.532 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.525      ;
; -3.526 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.519      ;
; -3.523 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[7]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.516      ;
; -3.521 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.514      ;
; -3.517 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.510      ;
; -3.517 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.510      ;
; -3.515 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.508      ;
; -3.513 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.506      ;
; -3.513 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.506      ;
; -3.507 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.500      ;
; -3.507 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.500      ;
; -3.505 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[23] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.500      ;
; -3.505 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[20] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.500      ;
; -3.503 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[18] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.498      ;
; -3.501 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.494      ;
; -3.499 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.492      ;
; -3.498 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[22] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.493      ;
; -3.497 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.490      ;
; -3.491 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.484      ;
; -3.488 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[7]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.481      ;
; -3.488 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[19] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.483      ;
; -3.486 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.479      ;
; -3.482 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.475      ;
; -3.482 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.475      ;
; -3.480 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.473      ;
; -3.478 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.471      ;
; -3.478 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.471      ;
; -3.472 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.465      ;
; -3.472 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.465      ;
; -3.470 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[23] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.465      ;
; -3.470 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[20] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.465      ;
; -3.468 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[18] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.463      ;
; -3.466 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.459      ;
; -3.464 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.457      ;
; -3.464 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.457      ;
; -3.463 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[22] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.458      ;
; -3.462 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.455      ;
; -3.456 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.449      ;
; -3.453 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[7]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.446      ;
; -3.453 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[19] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.448      ;
; -3.452 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[10] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.445      ;
; -3.451 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[26] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.444      ;
; -3.447 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[8]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.440      ;
; -3.447 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.440      ;
; -3.447 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[26] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.440      ;
; -3.446 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.439      ;
; -3.445 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[26] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.438      ;
; -3.443 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.436      ;
; -3.443 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.436      ;
; -3.437 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.430      ;
; -3.437 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.430      ;
; -3.435 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[23] ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.430      ;
; -3.435 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[20] ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.430      ;
; -3.433 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[18] ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.428      ;
; -3.431 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.424      ;
; -3.430 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[24] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.425      ;
; -3.429 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.422      ;
; -3.429 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.422      ;
; -3.428 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[22] ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.423      ;
; -3.427 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.420      ;
; -3.421 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[26] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.414      ;
; -3.418 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[7]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.411      ;
; -3.418 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[19] ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.413      ;
; -3.417 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[10] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.410      ;
; -3.416 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[25] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.409      ;
; -3.412 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[19] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.407      ;
; -3.412 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[8]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.405      ;
; -3.412 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[26] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.405      ;
; -3.412 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataouth[25] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.405      ;
; -3.411 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.404      ;
; -3.410 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataouth[25] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.403      ;
; -3.408 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.401      ;
; -3.408 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.401      ;
; -3.402 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.395      ;
; -3.402 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.395      ;
; -3.401 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[21] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.396      ;
; -3.400 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[23] ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.395      ;
; -3.400 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[20] ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.395      ;
; -3.398 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[18] ; multiplier:multiplier0|dataouth[28] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.393      ;
; -3.397 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[9]  ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.390      ;
; -3.396 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataouth[27] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.389      ;
; -3.395 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[25] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.390      ;
; -3.395 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[24] ; multiplier:multiplier0|dataouth[30] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.390      ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.458 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.566      ;
; 1.464 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataoutl[12] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.575      ;
; 1.468 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataoutl[11] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.579      ;
; 1.476 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataoutl[8]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.587      ;
; 1.482 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[15] ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.590      ;
; 1.487 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.595      ;
; 1.493 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[12] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.604      ;
; 1.497 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[11] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.608      ;
; 1.505 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[8]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.616      ;
; 1.507 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.615      ;
; 1.507 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.615      ;
; 1.509 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[7]  ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.617      ;
; 1.511 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.619      ;
; 1.513 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataoutl[12] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.624      ;
; 1.513 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataoutl[12] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.624      ;
; 1.514 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.622      ;
; 1.515 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[7]  ; multiplier:multiplier0|dataoutl[12] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.626      ;
; 1.517 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataoutl[12] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.628      ;
; 1.517 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataoutl[11] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.628      ;
; 1.517 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataoutl[11] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.628      ;
; 1.519 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[7]  ; multiplier:multiplier0|dataoutl[11] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.630      ;
; 1.520 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataoutl[12] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.631      ;
; 1.521 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataoutl[11] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.632      ;
; 1.522 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.630      ;
; 1.524 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataoutl[11] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.635      ;
; 1.525 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataoutl[8]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.636      ;
; 1.525 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataoutl[8]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.636      ;
; 1.526 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[12] ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.634      ;
; 1.527 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[7]  ; multiplier:multiplier0|dataoutl[8]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.638      ;
; 1.528 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataoutl[12] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.639      ;
; 1.529 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataoutl[8]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.640      ;
; 1.530 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[28] ; multiplier:multiplier0|dataouth[31] ; clk          ; clk         ; 0.000        ; -0.037     ; 1.645      ;
; 1.532 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[12] ; multiplier:multiplier0|dataoutl[12] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.643      ;
; 1.532 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataoutl[11] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.643      ;
; 1.532 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataoutl[8]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.643      ;
; 1.538 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataoutl[15] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.649      ;
; 1.540 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataoutl[8]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.651      ;
; 1.543 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[14] ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.651      ;
; 1.543 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[16] ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.651      ;
; 1.549 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[10] ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.657      ;
; 1.550 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataoutl[14] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.661      ;
; 1.551 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataoutl[10] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.662      ;
; 1.551 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[9]  ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.659      ;
; 1.554 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[11] ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.662      ;
; 1.555 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[13] ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.663      ;
; 1.555 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[10] ; multiplier:multiplier0|dataoutl[12] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.666      ;
; 1.557 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[9]  ; multiplier:multiplier0|dataoutl[12] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.668      ;
; 1.559 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[10] ; multiplier:multiplier0|dataoutl[11] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.670      ;
; 1.560 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[11] ; multiplier:multiplier0|dataoutl[12] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.671      ;
; 1.561 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[9]  ; multiplier:multiplier0|dataoutl[11] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.672      ;
; 1.562 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[15] ; multiplier:multiplier0|dataoutl[15] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.673      ;
; 1.563 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[8]  ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.671      ;
; 1.564 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[11] ; multiplier:multiplier0|dataoutl[11] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.675      ;
; 1.567 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[15] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.678      ;
; 1.569 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[8]  ; multiplier:multiplier0|dataoutl[12] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.680      ;
; 1.571 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[9]  ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.679      ;
; 1.573 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[8]  ; multiplier:multiplier0|dataoutl[11] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.684      ;
; 1.575 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataoutl[9]  ; clk          ; clk         ; 0.000        ; -0.044     ; 1.683      ;
; 1.575 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataoutl[13] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.683      ;
; 1.576 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataoutl[17] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.684      ;
; 1.577 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[9]  ; multiplier:multiplier0|dataoutl[12] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.688      ;
; 1.579 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]  ; multiplier:multiplier0|dataoutl[7]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.690      ;
; 1.579 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[14] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.690      ;
; 1.580 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[10] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.691      ;
; 1.581 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[9]  ; multiplier:multiplier0|dataoutl[11] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.692      ;
; 1.581 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[8]  ; multiplier:multiplier0|dataoutl[8]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.692      ;
; 1.587 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataoutl[15] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.698      ;
; 1.587 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataoutl[15] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.698      ;
; 1.589 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[7]  ; multiplier:multiplier0|dataoutl[15] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.700      ;
; 1.591 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataoutl[15] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.702      ;
; 1.594 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataoutl[15] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.705      ;
; 1.597 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[3]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.708      ;
; 1.598 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[15] ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.706      ;
; 1.599 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[0]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.710      ;
; 1.599 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataoutl[14] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.710      ;
; 1.599 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataoutl[14] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.710      ;
; 1.600 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]  ; multiplier:multiplier0|dataoutl[10] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.711      ;
; 1.600 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]  ; multiplier:multiplier0|dataoutl[10] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.711      ;
; 1.600 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[15] ; multiplier:multiplier0|dataoutl[17] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.708      ;
; 1.601 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[7]  ; multiplier:multiplier0|dataoutl[14] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.712      ;
; 1.602 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[1]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.713      ;
; 1.602 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataoutl[15] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.713      ;
; 1.602 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[7]  ; multiplier:multiplier0|dataoutl[10] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.713      ;
; 1.603 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataoutl[14] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.714      ;
; 1.604 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]  ; multiplier:multiplier0|dataoutl[10] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.715      ;
; 1.604 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[9]  ; clk          ; clk         ; 0.000        ; -0.044     ; 1.712      ;
; 1.604 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[13] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.712      ;
; 1.605 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[17] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.713      ;
; 1.606 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[4]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.717      ;
; 1.606 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[12] ; multiplier:multiplier0|dataoutl[15] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.717      ;
; 1.606 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataoutl[14] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.717      ;
; 1.607 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[5]  ; multiplier:multiplier0|dataoutl[10] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.718      ;
; 1.608 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]  ; multiplier:multiplier0|dataoutl[7]  ; clk          ; clk         ; 0.000        ; -0.041     ; 1.719      ;
; 1.612 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[28] ; multiplier:multiplier0|dataouth[23] ; clk          ; clk         ; 0.000        ; -0.037     ; 1.727      ;
; 1.613 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[14] ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.721      ;
; 1.614 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[28] ; multiplier:multiplier0|dataouth[29] ; clk          ; clk         ; 0.000        ; -0.037     ; 1.729      ;
; 1.614 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataoutl[14] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.725      ;
; 1.615 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[4]  ; multiplier:multiplier0|dataoutl[10] ; clk          ; clk         ; 0.000        ; -0.041     ; 1.726      ;
; 1.617 ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[28] ; multiplier:multiplier0|dataouth[25] ; clk          ; clk         ; 0.000        ; -0.037     ; 1.732      ;
; 1.617 ; mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[11] ; multiplier:multiplier0|dataoutl[16] ; clk          ; clk         ; 0.000        ; -0.044     ; 1.725      ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[13]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[13]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[14]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[14]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[15]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[15]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[16]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[16]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[17]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[17]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[18]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[18]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[19]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[19]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[20]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[20]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[21]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[21]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[22]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[22]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[23]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[23]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[24]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[24]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[25]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[25]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[26]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[26]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[27]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[27]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[28]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[28]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[29]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[29]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[30]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[30]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[31]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[31]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ram_block1a0~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; addr1[*]  ; clk        ; 2.053 ; 2.053 ; Rise       ; clk             ;
;  addr1[0] ; clk        ; 1.781 ; 1.781 ; Rise       ; clk             ;
;  addr1[1] ; clk        ; 2.007 ; 2.007 ; Rise       ; clk             ;
;  addr1[2] ; clk        ; 1.654 ; 1.654 ; Rise       ; clk             ;
;  addr1[3] ; clk        ; 2.053 ; 2.053 ; Rise       ; clk             ;
;  addr1[4] ; clk        ; 1.881 ; 1.881 ; Rise       ; clk             ;
;  addr1[5] ; clk        ; 1.925 ; 1.925 ; Rise       ; clk             ;
;  addr1[6] ; clk        ; 1.780 ; 1.780 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; addr1[*]  ; clk        ; -1.505 ; -1.505 ; Rise       ; clk             ;
;  addr1[0] ; clk        ; -1.631 ; -1.631 ; Rise       ; clk             ;
;  addr1[1] ; clk        ; -1.854 ; -1.854 ; Rise       ; clk             ;
;  addr1[2] ; clk        ; -1.505 ; -1.505 ; Rise       ; clk             ;
;  addr1[3] ; clk        ; -1.894 ; -1.894 ; Rise       ; clk             ;
;  addr1[4] ; clk        ; -1.737 ; -1.737 ; Rise       ; clk             ;
;  addr1[5] ; clk        ; -1.743 ; -1.743 ; Rise       ; clk             ;
;  addr1[6] ; clk        ; -1.634 ; -1.634 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; dataouth[*]   ; clk        ; 4.515 ; 4.515 ; Rise       ; clk             ;
;  dataouth[0]  ; clk        ; 4.515 ; 4.515 ; Rise       ; clk             ;
;  dataouth[1]  ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
;  dataouth[2]  ; clk        ; 4.001 ; 4.001 ; Rise       ; clk             ;
;  dataouth[3]  ; clk        ; 4.199 ; 4.199 ; Rise       ; clk             ;
;  dataouth[4]  ; clk        ; 4.119 ; 4.119 ; Rise       ; clk             ;
;  dataouth[5]  ; clk        ; 4.441 ; 4.441 ; Rise       ; clk             ;
;  dataouth[6]  ; clk        ; 4.320 ; 4.320 ; Rise       ; clk             ;
;  dataouth[7]  ; clk        ; 4.105 ; 4.105 ; Rise       ; clk             ;
;  dataouth[8]  ; clk        ; 4.092 ; 4.092 ; Rise       ; clk             ;
;  dataouth[9]  ; clk        ; 4.181 ; 4.181 ; Rise       ; clk             ;
;  dataouth[10] ; clk        ; 4.304 ; 4.304 ; Rise       ; clk             ;
;  dataouth[11] ; clk        ; 3.933 ; 3.933 ; Rise       ; clk             ;
;  dataouth[12] ; clk        ; 4.012 ; 4.012 ; Rise       ; clk             ;
;  dataouth[13] ; clk        ; 3.882 ; 3.882 ; Rise       ; clk             ;
;  dataouth[14] ; clk        ; 4.106 ; 4.106 ; Rise       ; clk             ;
;  dataouth[15] ; clk        ; 4.300 ; 4.300 ; Rise       ; clk             ;
;  dataouth[16] ; clk        ; 4.024 ; 4.024 ; Rise       ; clk             ;
;  dataouth[17] ; clk        ; 4.208 ; 4.208 ; Rise       ; clk             ;
;  dataouth[18] ; clk        ; 4.291 ; 4.291 ; Rise       ; clk             ;
;  dataouth[19] ; clk        ; 3.857 ; 3.857 ; Rise       ; clk             ;
;  dataouth[20] ; clk        ; 4.418 ; 4.418 ; Rise       ; clk             ;
;  dataouth[21] ; clk        ; 4.474 ; 4.474 ; Rise       ; clk             ;
;  dataouth[22] ; clk        ; 3.770 ; 3.770 ; Rise       ; clk             ;
;  dataouth[23] ; clk        ; 3.671 ; 3.671 ; Rise       ; clk             ;
;  dataouth[24] ; clk        ; 4.500 ; 4.500 ; Rise       ; clk             ;
;  dataouth[25] ; clk        ; 4.401 ; 4.401 ; Rise       ; clk             ;
;  dataouth[26] ; clk        ; 3.672 ; 3.672 ; Rise       ; clk             ;
;  dataouth[27] ; clk        ; 4.425 ; 4.425 ; Rise       ; clk             ;
;  dataouth[28] ; clk        ; 4.285 ; 4.285 ; Rise       ; clk             ;
;  dataouth[29] ; clk        ; 3.863 ; 3.863 ; Rise       ; clk             ;
;  dataouth[30] ; clk        ; 3.778 ; 3.778 ; Rise       ; clk             ;
;  dataouth[31] ; clk        ; 4.394 ; 4.394 ; Rise       ; clk             ;
; dataoutl[*]   ; clk        ; 4.650 ; 4.650 ; Rise       ; clk             ;
;  dataoutl[0]  ; clk        ; 3.822 ; 3.822 ; Rise       ; clk             ;
;  dataoutl[1]  ; clk        ; 3.810 ; 3.810 ; Rise       ; clk             ;
;  dataoutl[2]  ; clk        ; 4.484 ; 4.484 ; Rise       ; clk             ;
;  dataoutl[3]  ; clk        ; 4.481 ; 4.481 ; Rise       ; clk             ;
;  dataoutl[4]  ; clk        ; 3.928 ; 3.928 ; Rise       ; clk             ;
;  dataoutl[5]  ; clk        ; 4.507 ; 4.507 ; Rise       ; clk             ;
;  dataoutl[6]  ; clk        ; 4.293 ; 4.293 ; Rise       ; clk             ;
;  dataoutl[7]  ; clk        ; 4.650 ; 4.650 ; Rise       ; clk             ;
;  dataoutl[8]  ; clk        ; 4.404 ; 4.404 ; Rise       ; clk             ;
;  dataoutl[9]  ; clk        ; 4.411 ; 4.411 ; Rise       ; clk             ;
;  dataoutl[10] ; clk        ; 4.573 ; 4.573 ; Rise       ; clk             ;
;  dataoutl[11] ; clk        ; 4.540 ; 4.540 ; Rise       ; clk             ;
;  dataoutl[12] ; clk        ; 4.462 ; 4.462 ; Rise       ; clk             ;
;  dataoutl[13] ; clk        ; 4.200 ; 4.200 ; Rise       ; clk             ;
;  dataoutl[14] ; clk        ; 3.919 ; 3.919 ; Rise       ; clk             ;
;  dataoutl[15] ; clk        ; 3.716 ; 3.716 ; Rise       ; clk             ;
;  dataoutl[16] ; clk        ; 4.356 ; 4.356 ; Rise       ; clk             ;
;  dataoutl[17] ; clk        ; 4.349 ; 4.349 ; Rise       ; clk             ;
;  dataoutl[18] ; clk        ; 4.371 ; 4.371 ; Rise       ; clk             ;
;  dataoutl[19] ; clk        ; 3.952 ; 3.952 ; Rise       ; clk             ;
;  dataoutl[20] ; clk        ; 3.952 ; 3.952 ; Rise       ; clk             ;
;  dataoutl[21] ; clk        ; 4.480 ; 4.480 ; Rise       ; clk             ;
;  dataoutl[22] ; clk        ; 4.277 ; 4.277 ; Rise       ; clk             ;
;  dataoutl[23] ; clk        ; 4.019 ; 4.019 ; Rise       ; clk             ;
;  dataoutl[24] ; clk        ; 4.354 ; 4.354 ; Rise       ; clk             ;
;  dataoutl[25] ; clk        ; 3.934 ; 3.934 ; Rise       ; clk             ;
;  dataoutl[26] ; clk        ; 3.986 ; 3.986 ; Rise       ; clk             ;
;  dataoutl[27] ; clk        ; 4.439 ; 4.439 ; Rise       ; clk             ;
;  dataoutl[28] ; clk        ; 4.493 ; 4.493 ; Rise       ; clk             ;
;  dataoutl[29] ; clk        ; 4.204 ; 4.204 ; Rise       ; clk             ;
;  dataoutl[30] ; clk        ; 4.338 ; 4.338 ; Rise       ; clk             ;
;  dataoutl[31] ; clk        ; 4.362 ; 4.362 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; dataouth[*]   ; clk        ; 3.671 ; 3.671 ; Rise       ; clk             ;
;  dataouth[0]  ; clk        ; 4.515 ; 4.515 ; Rise       ; clk             ;
;  dataouth[1]  ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
;  dataouth[2]  ; clk        ; 4.001 ; 4.001 ; Rise       ; clk             ;
;  dataouth[3]  ; clk        ; 4.199 ; 4.199 ; Rise       ; clk             ;
;  dataouth[4]  ; clk        ; 4.119 ; 4.119 ; Rise       ; clk             ;
;  dataouth[5]  ; clk        ; 4.441 ; 4.441 ; Rise       ; clk             ;
;  dataouth[6]  ; clk        ; 4.320 ; 4.320 ; Rise       ; clk             ;
;  dataouth[7]  ; clk        ; 4.105 ; 4.105 ; Rise       ; clk             ;
;  dataouth[8]  ; clk        ; 4.092 ; 4.092 ; Rise       ; clk             ;
;  dataouth[9]  ; clk        ; 4.181 ; 4.181 ; Rise       ; clk             ;
;  dataouth[10] ; clk        ; 4.304 ; 4.304 ; Rise       ; clk             ;
;  dataouth[11] ; clk        ; 3.933 ; 3.933 ; Rise       ; clk             ;
;  dataouth[12] ; clk        ; 4.012 ; 4.012 ; Rise       ; clk             ;
;  dataouth[13] ; clk        ; 3.882 ; 3.882 ; Rise       ; clk             ;
;  dataouth[14] ; clk        ; 4.106 ; 4.106 ; Rise       ; clk             ;
;  dataouth[15] ; clk        ; 4.300 ; 4.300 ; Rise       ; clk             ;
;  dataouth[16] ; clk        ; 4.024 ; 4.024 ; Rise       ; clk             ;
;  dataouth[17] ; clk        ; 4.208 ; 4.208 ; Rise       ; clk             ;
;  dataouth[18] ; clk        ; 4.291 ; 4.291 ; Rise       ; clk             ;
;  dataouth[19] ; clk        ; 3.857 ; 3.857 ; Rise       ; clk             ;
;  dataouth[20] ; clk        ; 4.418 ; 4.418 ; Rise       ; clk             ;
;  dataouth[21] ; clk        ; 4.474 ; 4.474 ; Rise       ; clk             ;
;  dataouth[22] ; clk        ; 3.770 ; 3.770 ; Rise       ; clk             ;
;  dataouth[23] ; clk        ; 3.671 ; 3.671 ; Rise       ; clk             ;
;  dataouth[24] ; clk        ; 4.500 ; 4.500 ; Rise       ; clk             ;
;  dataouth[25] ; clk        ; 4.401 ; 4.401 ; Rise       ; clk             ;
;  dataouth[26] ; clk        ; 3.672 ; 3.672 ; Rise       ; clk             ;
;  dataouth[27] ; clk        ; 4.425 ; 4.425 ; Rise       ; clk             ;
;  dataouth[28] ; clk        ; 4.285 ; 4.285 ; Rise       ; clk             ;
;  dataouth[29] ; clk        ; 3.863 ; 3.863 ; Rise       ; clk             ;
;  dataouth[30] ; clk        ; 3.778 ; 3.778 ; Rise       ; clk             ;
;  dataouth[31] ; clk        ; 4.394 ; 4.394 ; Rise       ; clk             ;
; dataoutl[*]   ; clk        ; 3.716 ; 3.716 ; Rise       ; clk             ;
;  dataoutl[0]  ; clk        ; 3.822 ; 3.822 ; Rise       ; clk             ;
;  dataoutl[1]  ; clk        ; 3.810 ; 3.810 ; Rise       ; clk             ;
;  dataoutl[2]  ; clk        ; 4.484 ; 4.484 ; Rise       ; clk             ;
;  dataoutl[3]  ; clk        ; 4.481 ; 4.481 ; Rise       ; clk             ;
;  dataoutl[4]  ; clk        ; 3.928 ; 3.928 ; Rise       ; clk             ;
;  dataoutl[5]  ; clk        ; 4.507 ; 4.507 ; Rise       ; clk             ;
;  dataoutl[6]  ; clk        ; 4.293 ; 4.293 ; Rise       ; clk             ;
;  dataoutl[7]  ; clk        ; 4.650 ; 4.650 ; Rise       ; clk             ;
;  dataoutl[8]  ; clk        ; 4.404 ; 4.404 ; Rise       ; clk             ;
;  dataoutl[9]  ; clk        ; 4.411 ; 4.411 ; Rise       ; clk             ;
;  dataoutl[10] ; clk        ; 4.573 ; 4.573 ; Rise       ; clk             ;
;  dataoutl[11] ; clk        ; 4.540 ; 4.540 ; Rise       ; clk             ;
;  dataoutl[12] ; clk        ; 4.462 ; 4.462 ; Rise       ; clk             ;
;  dataoutl[13] ; clk        ; 4.200 ; 4.200 ; Rise       ; clk             ;
;  dataoutl[14] ; clk        ; 3.919 ; 3.919 ; Rise       ; clk             ;
;  dataoutl[15] ; clk        ; 3.716 ; 3.716 ; Rise       ; clk             ;
;  dataoutl[16] ; clk        ; 4.356 ; 4.356 ; Rise       ; clk             ;
;  dataoutl[17] ; clk        ; 4.349 ; 4.349 ; Rise       ; clk             ;
;  dataoutl[18] ; clk        ; 4.371 ; 4.371 ; Rise       ; clk             ;
;  dataoutl[19] ; clk        ; 3.952 ; 3.952 ; Rise       ; clk             ;
;  dataoutl[20] ; clk        ; 3.952 ; 3.952 ; Rise       ; clk             ;
;  dataoutl[21] ; clk        ; 4.480 ; 4.480 ; Rise       ; clk             ;
;  dataoutl[22] ; clk        ; 4.277 ; 4.277 ; Rise       ; clk             ;
;  dataoutl[23] ; clk        ; 4.019 ; 4.019 ; Rise       ; clk             ;
;  dataoutl[24] ; clk        ; 4.354 ; 4.354 ; Rise       ; clk             ;
;  dataoutl[25] ; clk        ; 3.934 ; 3.934 ; Rise       ; clk             ;
;  dataoutl[26] ; clk        ; 3.986 ; 3.986 ; Rise       ; clk             ;
;  dataoutl[27] ; clk        ; 4.439 ; 4.439 ; Rise       ; clk             ;
;  dataoutl[28] ; clk        ; 4.493 ; 4.493 ; Rise       ; clk             ;
;  dataoutl[29] ; clk        ; 4.204 ; 4.204 ; Rise       ; clk             ;
;  dataoutl[30] ; clk        ; 4.338 ; 4.338 ; Rise       ; clk             ;
;  dataoutl[31] ; clk        ; 4.362 ; 4.362 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.595  ; 1.458 ; N/A      ; N/A     ; -2.000              ;
;  clk             ; -10.595  ; 1.458 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -747.333 ; 0.0   ; 0.0      ; 0.0     ; -945.38             ;
;  clk             ; -747.333 ; 0.000 ; N/A      ; N/A     ; -945.380            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; addr1[*]  ; clk        ; 3.908 ; 3.908 ; Rise       ; clk             ;
;  addr1[0] ; clk        ; 3.372 ; 3.372 ; Rise       ; clk             ;
;  addr1[1] ; clk        ; 3.834 ; 3.834 ; Rise       ; clk             ;
;  addr1[2] ; clk        ; 3.114 ; 3.114 ; Rise       ; clk             ;
;  addr1[3] ; clk        ; 3.908 ; 3.908 ; Rise       ; clk             ;
;  addr1[4] ; clk        ; 3.608 ; 3.608 ; Rise       ; clk             ;
;  addr1[5] ; clk        ; 3.680 ; 3.680 ; Rise       ; clk             ;
;  addr1[6] ; clk        ; 3.373 ; 3.373 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; addr1[*]  ; clk        ; -1.505 ; -1.505 ; Rise       ; clk             ;
;  addr1[0] ; clk        ; -1.631 ; -1.631 ; Rise       ; clk             ;
;  addr1[1] ; clk        ; -1.854 ; -1.854 ; Rise       ; clk             ;
;  addr1[2] ; clk        ; -1.505 ; -1.505 ; Rise       ; clk             ;
;  addr1[3] ; clk        ; -1.894 ; -1.894 ; Rise       ; clk             ;
;  addr1[4] ; clk        ; -1.737 ; -1.737 ; Rise       ; clk             ;
;  addr1[5] ; clk        ; -1.743 ; -1.743 ; Rise       ; clk             ;
;  addr1[6] ; clk        ; -1.634 ; -1.634 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; dataouth[*]   ; clk        ; 8.258 ; 8.258 ; Rise       ; clk             ;
;  dataouth[0]  ; clk        ; 8.258 ; 8.258 ; Rise       ; clk             ;
;  dataouth[1]  ; clk        ; 7.125 ; 7.125 ; Rise       ; clk             ;
;  dataouth[2]  ; clk        ; 7.128 ; 7.128 ; Rise       ; clk             ;
;  dataouth[3]  ; clk        ; 7.575 ; 7.575 ; Rise       ; clk             ;
;  dataouth[4]  ; clk        ; 7.446 ; 7.446 ; Rise       ; clk             ;
;  dataouth[5]  ; clk        ; 8.040 ; 8.040 ; Rise       ; clk             ;
;  dataouth[6]  ; clk        ; 7.733 ; 7.733 ; Rise       ; clk             ;
;  dataouth[7]  ; clk        ; 7.353 ; 7.353 ; Rise       ; clk             ;
;  dataouth[8]  ; clk        ; 7.273 ; 7.273 ; Rise       ; clk             ;
;  dataouth[9]  ; clk        ; 7.545 ; 7.545 ; Rise       ; clk             ;
;  dataouth[10] ; clk        ; 7.807 ; 7.807 ; Rise       ; clk             ;
;  dataouth[11] ; clk        ; 6.949 ; 6.949 ; Rise       ; clk             ;
;  dataouth[12] ; clk        ; 7.106 ; 7.106 ; Rise       ; clk             ;
;  dataouth[13] ; clk        ; 6.876 ; 6.876 ; Rise       ; clk             ;
;  dataouth[14] ; clk        ; 7.356 ; 7.356 ; Rise       ; clk             ;
;  dataouth[15] ; clk        ; 7.854 ; 7.854 ; Rise       ; clk             ;
;  dataouth[16] ; clk        ; 7.166 ; 7.166 ; Rise       ; clk             ;
;  dataouth[17] ; clk        ; 7.532 ; 7.532 ; Rise       ; clk             ;
;  dataouth[18] ; clk        ; 7.779 ; 7.779 ; Rise       ; clk             ;
;  dataouth[19] ; clk        ; 6.836 ; 6.836 ; Rise       ; clk             ;
;  dataouth[20] ; clk        ; 8.044 ; 8.044 ; Rise       ; clk             ;
;  dataouth[21] ; clk        ; 8.139 ; 8.139 ; Rise       ; clk             ;
;  dataouth[22] ; clk        ; 6.629 ; 6.629 ; Rise       ; clk             ;
;  dataouth[23] ; clk        ; 6.405 ; 6.405 ; Rise       ; clk             ;
;  dataouth[24] ; clk        ; 8.247 ; 8.247 ; Rise       ; clk             ;
;  dataouth[25] ; clk        ; 8.018 ; 8.018 ; Rise       ; clk             ;
;  dataouth[26] ; clk        ; 6.407 ; 6.407 ; Rise       ; clk             ;
;  dataouth[27] ; clk        ; 8.015 ; 8.015 ; Rise       ; clk             ;
;  dataouth[28] ; clk        ; 7.770 ; 7.770 ; Rise       ; clk             ;
;  dataouth[29] ; clk        ; 6.846 ; 6.846 ; Rise       ; clk             ;
;  dataouth[30] ; clk        ; 6.634 ; 6.634 ; Rise       ; clk             ;
;  dataouth[31] ; clk        ; 8.005 ; 8.005 ; Rise       ; clk             ;
; dataoutl[*]   ; clk        ; 8.556 ; 8.556 ; Rise       ; clk             ;
;  dataoutl[0]  ; clk        ; 6.710 ; 6.710 ; Rise       ; clk             ;
;  dataoutl[1]  ; clk        ; 6.697 ; 6.697 ; Rise       ; clk             ;
;  dataoutl[2]  ; clk        ; 8.108 ; 8.108 ; Rise       ; clk             ;
;  dataoutl[3]  ; clk        ; 8.095 ; 8.095 ; Rise       ; clk             ;
;  dataoutl[4]  ; clk        ; 6.945 ; 6.945 ; Rise       ; clk             ;
;  dataoutl[5]  ; clk        ; 8.140 ; 8.140 ; Rise       ; clk             ;
;  dataoutl[6]  ; clk        ; 7.614 ; 7.614 ; Rise       ; clk             ;
;  dataoutl[7]  ; clk        ; 8.556 ; 8.556 ; Rise       ; clk             ;
;  dataoutl[8]  ; clk        ; 7.905 ; 7.905 ; Rise       ; clk             ;
;  dataoutl[9]  ; clk        ; 8.093 ; 8.093 ; Rise       ; clk             ;
;  dataoutl[10] ; clk        ; 8.357 ; 8.357 ; Rise       ; clk             ;
;  dataoutl[11] ; clk        ; 8.175 ; 8.175 ; Rise       ; clk             ;
;  dataoutl[12] ; clk        ; 8.108 ; 8.108 ; Rise       ; clk             ;
;  dataoutl[13] ; clk        ; 7.645 ; 7.645 ; Rise       ; clk             ;
;  dataoutl[14] ; clk        ; 6.931 ; 6.931 ; Rise       ; clk             ;
;  dataoutl[15] ; clk        ; 6.482 ; 6.482 ; Rise       ; clk             ;
;  dataoutl[16] ; clk        ; 8.022 ; 8.022 ; Rise       ; clk             ;
;  dataoutl[17] ; clk        ; 7.953 ; 7.953 ; Rise       ; clk             ;
;  dataoutl[18] ; clk        ; 8.033 ; 8.033 ; Rise       ; clk             ;
;  dataoutl[19] ; clk        ; 7.037 ; 7.037 ; Rise       ; clk             ;
;  dataoutl[20] ; clk        ; 7.039 ; 7.039 ; Rise       ; clk             ;
;  dataoutl[21] ; clk        ; 8.195 ; 8.195 ; Rise       ; clk             ;
;  dataoutl[22] ; clk        ; 7.787 ; 7.787 ; Rise       ; clk             ;
;  dataoutl[23] ; clk        ; 7.154 ; 7.154 ; Rise       ; clk             ;
;  dataoutl[24] ; clk        ; 7.892 ; 7.892 ; Rise       ; clk             ;
;  dataoutl[25] ; clk        ; 6.952 ; 6.952 ; Rise       ; clk             ;
;  dataoutl[26] ; clk        ; 7.120 ; 7.120 ; Rise       ; clk             ;
;  dataoutl[27] ; clk        ; 8.190 ; 8.190 ; Rise       ; clk             ;
;  dataoutl[28] ; clk        ; 8.315 ; 8.315 ; Rise       ; clk             ;
;  dataoutl[29] ; clk        ; 7.580 ; 7.580 ; Rise       ; clk             ;
;  dataoutl[30] ; clk        ; 7.885 ; 7.885 ; Rise       ; clk             ;
;  dataoutl[31] ; clk        ; 8.025 ; 8.025 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; dataouth[*]   ; clk        ; 3.671 ; 3.671 ; Rise       ; clk             ;
;  dataouth[0]  ; clk        ; 4.515 ; 4.515 ; Rise       ; clk             ;
;  dataouth[1]  ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
;  dataouth[2]  ; clk        ; 4.001 ; 4.001 ; Rise       ; clk             ;
;  dataouth[3]  ; clk        ; 4.199 ; 4.199 ; Rise       ; clk             ;
;  dataouth[4]  ; clk        ; 4.119 ; 4.119 ; Rise       ; clk             ;
;  dataouth[5]  ; clk        ; 4.441 ; 4.441 ; Rise       ; clk             ;
;  dataouth[6]  ; clk        ; 4.320 ; 4.320 ; Rise       ; clk             ;
;  dataouth[7]  ; clk        ; 4.105 ; 4.105 ; Rise       ; clk             ;
;  dataouth[8]  ; clk        ; 4.092 ; 4.092 ; Rise       ; clk             ;
;  dataouth[9]  ; clk        ; 4.181 ; 4.181 ; Rise       ; clk             ;
;  dataouth[10] ; clk        ; 4.304 ; 4.304 ; Rise       ; clk             ;
;  dataouth[11] ; clk        ; 3.933 ; 3.933 ; Rise       ; clk             ;
;  dataouth[12] ; clk        ; 4.012 ; 4.012 ; Rise       ; clk             ;
;  dataouth[13] ; clk        ; 3.882 ; 3.882 ; Rise       ; clk             ;
;  dataouth[14] ; clk        ; 4.106 ; 4.106 ; Rise       ; clk             ;
;  dataouth[15] ; clk        ; 4.300 ; 4.300 ; Rise       ; clk             ;
;  dataouth[16] ; clk        ; 4.024 ; 4.024 ; Rise       ; clk             ;
;  dataouth[17] ; clk        ; 4.208 ; 4.208 ; Rise       ; clk             ;
;  dataouth[18] ; clk        ; 4.291 ; 4.291 ; Rise       ; clk             ;
;  dataouth[19] ; clk        ; 3.857 ; 3.857 ; Rise       ; clk             ;
;  dataouth[20] ; clk        ; 4.418 ; 4.418 ; Rise       ; clk             ;
;  dataouth[21] ; clk        ; 4.474 ; 4.474 ; Rise       ; clk             ;
;  dataouth[22] ; clk        ; 3.770 ; 3.770 ; Rise       ; clk             ;
;  dataouth[23] ; clk        ; 3.671 ; 3.671 ; Rise       ; clk             ;
;  dataouth[24] ; clk        ; 4.500 ; 4.500 ; Rise       ; clk             ;
;  dataouth[25] ; clk        ; 4.401 ; 4.401 ; Rise       ; clk             ;
;  dataouth[26] ; clk        ; 3.672 ; 3.672 ; Rise       ; clk             ;
;  dataouth[27] ; clk        ; 4.425 ; 4.425 ; Rise       ; clk             ;
;  dataouth[28] ; clk        ; 4.285 ; 4.285 ; Rise       ; clk             ;
;  dataouth[29] ; clk        ; 3.863 ; 3.863 ; Rise       ; clk             ;
;  dataouth[30] ; clk        ; 3.778 ; 3.778 ; Rise       ; clk             ;
;  dataouth[31] ; clk        ; 4.394 ; 4.394 ; Rise       ; clk             ;
; dataoutl[*]   ; clk        ; 3.716 ; 3.716 ; Rise       ; clk             ;
;  dataoutl[0]  ; clk        ; 3.822 ; 3.822 ; Rise       ; clk             ;
;  dataoutl[1]  ; clk        ; 3.810 ; 3.810 ; Rise       ; clk             ;
;  dataoutl[2]  ; clk        ; 4.484 ; 4.484 ; Rise       ; clk             ;
;  dataoutl[3]  ; clk        ; 4.481 ; 4.481 ; Rise       ; clk             ;
;  dataoutl[4]  ; clk        ; 3.928 ; 3.928 ; Rise       ; clk             ;
;  dataoutl[5]  ; clk        ; 4.507 ; 4.507 ; Rise       ; clk             ;
;  dataoutl[6]  ; clk        ; 4.293 ; 4.293 ; Rise       ; clk             ;
;  dataoutl[7]  ; clk        ; 4.650 ; 4.650 ; Rise       ; clk             ;
;  dataoutl[8]  ; clk        ; 4.404 ; 4.404 ; Rise       ; clk             ;
;  dataoutl[9]  ; clk        ; 4.411 ; 4.411 ; Rise       ; clk             ;
;  dataoutl[10] ; clk        ; 4.573 ; 4.573 ; Rise       ; clk             ;
;  dataoutl[11] ; clk        ; 4.540 ; 4.540 ; Rise       ; clk             ;
;  dataoutl[12] ; clk        ; 4.462 ; 4.462 ; Rise       ; clk             ;
;  dataoutl[13] ; clk        ; 4.200 ; 4.200 ; Rise       ; clk             ;
;  dataoutl[14] ; clk        ; 3.919 ; 3.919 ; Rise       ; clk             ;
;  dataoutl[15] ; clk        ; 3.716 ; 3.716 ; Rise       ; clk             ;
;  dataoutl[16] ; clk        ; 4.356 ; 4.356 ; Rise       ; clk             ;
;  dataoutl[17] ; clk        ; 4.349 ; 4.349 ; Rise       ; clk             ;
;  dataoutl[18] ; clk        ; 4.371 ; 4.371 ; Rise       ; clk             ;
;  dataoutl[19] ; clk        ; 3.952 ; 3.952 ; Rise       ; clk             ;
;  dataoutl[20] ; clk        ; 3.952 ; 3.952 ; Rise       ; clk             ;
;  dataoutl[21] ; clk        ; 4.480 ; 4.480 ; Rise       ; clk             ;
;  dataoutl[22] ; clk        ; 4.277 ; 4.277 ; Rise       ; clk             ;
;  dataoutl[23] ; clk        ; 4.019 ; 4.019 ; Rise       ; clk             ;
;  dataoutl[24] ; clk        ; 4.354 ; 4.354 ; Rise       ; clk             ;
;  dataoutl[25] ; clk        ; 3.934 ; 3.934 ; Rise       ; clk             ;
;  dataoutl[26] ; clk        ; 3.986 ; 3.986 ; Rise       ; clk             ;
;  dataoutl[27] ; clk        ; 4.439 ; 4.439 ; Rise       ; clk             ;
;  dataoutl[28] ; clk        ; 4.493 ; 4.493 ; Rise       ; clk             ;
;  dataoutl[29] ; clk        ; 4.204 ; 4.204 ; Rise       ; clk             ;
;  dataoutl[30] ; clk        ; 4.338 ; 4.338 ; Rise       ; clk             ;
;  dataoutl[31] ; clk        ; 4.362 ; 4.362 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 491928   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 491928   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 28    ; 28   ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 64    ; 64   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr 23 15:22:56 2013
Info: Command: quartus_sta RSAinput -c RSAinput
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RSAinput.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.595
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.595      -747.333 clk 
Info (332146): Worst-case hold slack is 2.645
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.645         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -945.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.626
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.626      -294.844 clk 
Info (332146): Worst-case hold slack is 1.458
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.458         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -945.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 309 megabytes
    Info: Processing ended: Tue Apr 23 15:22:58 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


