# PF DESIGN LABS â€” PRODUCT LIFECYCLE FRAMEWORK


_A standardized end-to-end development process for hardware, firmware, mechanical and digital products._

---

## ğŸ§­ PURPOSE

This framework defines how every PF Design Labs project moves from idea to market-ready product.  
It combines proven methodologies:

---

## ğŸ§© FOLDER STRUCTURE

```
product_lifecycle/
â”‚
â”œâ”€â”€ 00_Discovery/          â†’ Empathize â†’ Define â†’ Ideate  
â”œâ”€â”€ 01_Strategic_Fit/      â†’ Prioritize & align with PF Design Labs mission  
â”œâ”€â”€ 02_System_Definition/  â†’ Architecture, BOM, risk & compliance  
â”œâ”€â”€ 03_PoC/                â†’ Proof of concept builds  
â”œâ”€â”€ 04_EVT/                â†’ Engineering Validation Test  
â”œâ”€â”€ 05_DVT/                â†’ Design Validation Test  
â”œâ”€â”€ 06_PVT/                â†’ Production Validation Test  
â”œâ”€â”€ 07_MP/                 â†’ Mass Production & ramp-up  
â”œâ”€â”€ 08_Launch/             â†’ Packaging, marketing, documentation  
â”œâ”€â”€ 09_PostLaunch/         â†’ Field data, support, updates  
â””â”€â”€ 10_Knowledge/          â†’ Retrospective & lessons learned
```

Refer to `phase_capabilities.yaml` for the canonical mapping between lifecycle phases and FabOps capabilities; agents use it to decide which playbooks to load.

Each phase folder contains:

- `*_GUIDE.md` â€“ what to do in that phase  
- `*_TEMPLATE.md` â€“ ready-to-use structure for deliverables  
- `GATE_*.md` â€“ checklist for phase-end review (GO / HOLD / KILL)

---

## âš™ï¸ HOW TO USE

1. **Clone or instantiate** this template for a new project  
   ```bash
   fabops new project --from-template product_lifecycle --name "MyProject"
   ```

2. **Work phase-by-phase**
   - Complete templates inside each folder.  
   - Keep all design assets (CAD, PCB, firmware) referenced here.

3. **Run gate reviews**
   - Use each `GATE_*.md` checklist to decide GO / HOLD / KILL.  
   - Commit decisions to Git (`/reviews/` folder recommended).

4. **Automate validation**
   - FabOps agents can parse gates, verify deliverables, and push results to dashboards.

---

## ğŸš€ PHASE OVERVIEW

| # | Phase | Goal | Typical Output |
|---|--------|------|----------------|
| 00 | **Discovery** | Understand users & define meaningful problems | JTBD interviews, value maps, opportunity list |
| 01 | **Strategic Fit** | Select projects aligned with strategy & capability | Fit matrix, decision memo |
| 02 | **System Definition** | Translate concept into architecture | Arch.md, BOM, risk register |
| 03 | **PoC** | Validate key technical assumptions | PoC report, measurements |
| 04 | **EVT** | Verify functional performance | PCB v1, firmware v1, EVT log |
| 05 | **DVT** | Verify robustness & compliance readiness | Reliability report, pre-compliance data |
| 06 | **PVT** | Validate manufacturing process | Pilot run report, QA plan |
| 07 | **MP** | Controlled production ramp-up | Yield dashboard, ECO log |
| 08 | **Launch** | Prepare for public release | Packaging, manual, marketing assets |
| 09 | **Post-Launch** | Monitor & improve in field | Telemetry, RMA log, firmware updates |
| 10 | **Knowledge** | Capture lessons & metrics | Lessons Learned.md, updated SOPs |

---

## ğŸ§  GATE REVIEWS

Each major phase ends with a **Gate Review**:

| Gate | Purpose |
|------|----------|
| `GATE_DISCOVERY_REVIEW.md` | Are problems validated and worth pursuing? |
| `GATE_STRATEGIC_FIT.md` | Does this fit PF Design Labs strategy and capabilities? |
| `GATE_POC_REVIEW.md` | Are key risks retired? |
| `GATE_EVT_REVIEW.md` | Is the engineering design functionally solid? |
| `GATE_DVT_REVIEW.md` | Is the design robust, safe, compliant? |
| `GATE_PVT_APPROVAL.md` | Is the process stable and ready for ramp? |
| `GATE_LAUNCH_REVIEW.md` | Is launch material complete and approved? |

Each gate form supports automated FabOps parsing to track project readiness.

---

## ğŸ“Š DOCUMENTATION & TRACEABILITY

- Version control all deliverables (`GitHub`, `FabOps`, `Databricks`, or internal server).  
- Store decision logs under `/reviews/`.  
- Maintain one `project.yaml` or `metadata.yaml` file with current phase and gate status.  
- Use consistent naming: `EVT-1`, `DVT-1`, `PVT-1`, `MP-1`, etc.

---

## ğŸ”— CROSS-CUTTING THEMES

| Domain | Description |
|---------|--------------|
| **Design Thinking** | Human-centered discovery process |
| **Lean Startup Loop** | Build â†’ Measure â†’ Learn iterations |
| **DFM / DFT / DFA** | Manufacturability & testability from day 1 |
| **Compliance** | CE, FCC, RoHS, REACH, Safety |
| **Sustainability** | Lifecycle, repairability, recyclability |
| **Telemetry / FabOps** | Production & field data feedback loop |
| **Stage-Gate Governance** | Objective decisions, transparent transitions |

---

## ğŸ“š REFERENCES

- IDEO / Stanford d.school â€” *Design Thinking Bootcamp Bootleg*  
- Christensen â€” *Competing Against Luck (Jobs-to-Be-Done)*  
- Ulrich & Eppinger â€” *Product Design and Development*  
- Norman â€” *The Design of Everyday Things*  
- Cooper â€” *Winning at New Products (Stage-Gate Process)*  
- Ries â€” *The Lean Startup*  
- Bolt.io â€” *Hardware Development Guide*  
- IPC-7351 / IPC-A-610 â€” PCB Manufacturability Standards  
- IEEE-1149.1 â€” Boundary-Scan / JTAG  
- NASA Systems Engineering Handbook  

---

**Maintainer:** PF Design Labs Â· FabOps Core  
**Version:** 1.0 (October 2025)
