$date
	Sat Dec  7 20:43:04 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module And_test $end
$scope module and1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # out $end
$var wire 1 $ w $end
$scope module not1 $end
$var wire 1 $ in $end
$var wire 1 # out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#1
0#
1$
0"
0!
#2
1"
#3
0"
1!
#4
1#
0$
1"
#5
