;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 2/15/2021 8:48:35 AM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF03CEFC4  	GOTO        31112
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_main:
0x7988	0x0E33      	MOVLW       51
0x798A	0x6E55      	MOVWF       FARG_Susart_Init_brg_reg 
0x798C	0xDAA3      	RCALL       _Susart_Init
0x798E	0x0E67      	MOVLW       103
0x7990	0x6E55      	MOVWF       FARG_Susart_Write_Loop_send 
0x7992	0x0E72      	MOVLW       114
0x7994	0x6E56      	MOVWF       FARG_Susart_Write_Loop_receive 
0x7996	0xDA02      	RCALL       _Susart_Write_Loop
0x7998	0x5200      	MOVF        R0, 1 
0x799A	0xE002      	BZ          L_main0
0x799C	0xD8B9      	RCALL       _Start_Bootload
0x799E	0xD001      	BRA         L_main1
L_main0:
0x79A0	0xDB0F      	RCALL       _Start_Program
L_main1:
L_end_main:
0x79A2	0xD7FF      	BRA         $+0
; end of _main
_Start_Bootload:
0x7B10	0x6A57      	CLRF        Start_Bootload_i_L0 
0x7B12	0x6A58      	CLRF        Start_Bootload_cc_L0 
0x7B14	0x6A59      	CLRF        Start_Bootload_j_L0 
0x7B16	0x6A5A      	CLRF        Start_Bootload_j_L0+1 
0x7B18	0x6A5B      	CLRF        Start_Bootload_j_L0+2 
0x7B1A	0x6A5C      	CLRF        Start_Bootload_j_L0+3 
L_Start_Bootload11:
0x7B1C	0x5057      	MOVF        Start_Bootload_i_L0, 0 
0x7B1E	0x0A40      	XORLW       64
0x7B20	0xE11A      	BNZ         L_Start_Bootload13
0x7B22	0x5059      	MOVF        Start_Bootload_j_L0, 0 
0x7B24	0x105A      	IORWF       Start_Bootload_j_L0+1, 0 
0x7B26	0x105B      	IORWF       Start_Bootload_j_L0+2, 0 
0x7B28	0x105C      	IORWF       Start_Bootload_j_L0+3, 0 
0x7B2A	0xE101      	BNZ         L_Start_Bootload14
0x7B2C	0xD991      	RCALL       32336
L_Start_Bootload14:
0x7B2E	0xF05EC059  	MOVFF       Start_Bootload_j_L0, FARG_Flash_Write_Sector_address
0x7B32	0xF05FC05A  	MOVFF       Start_Bootload_j_L0+1, FARG_Flash_Write_Sector_address+1
0x7B36	0xF060C05B  	MOVFF       Start_Bootload_j_L0+2, FARG_Flash_Write_Sector_address+2
0x7B3A	0xF061C05C  	MOVFF       Start_Bootload_j_L0+3, FARG_Flash_Write_Sector_address+3
0x7B3E	0x0E15      	MOVLW       boot18_32K_block
0x7B40	0x6E62      	MOVWF       FARG_Flash_Write_Sector_sdata 
0x7B42	0x0E00      	MOVLW       hi_addr(boot18_32K_block)
0x7B44	0x6E63      	MOVWF       FARG_Flash_Write_Sector_sdata+1 
0x7B46	0xD946      	RCALL       32212
0x7B48	0x6A57      	CLRF        Start_Bootload_i_L0 
0x7B4A	0x0E40      	MOVLW       64
0x7B4C	0x2659      	ADDWF       Start_Bootload_j_L0, 1 
0x7B4E	0x0E00      	MOVLW       0
0x7B50	0x225A      	ADDWFC      Start_Bootload_j_L0+1, 1 
0x7B52	0x225B      	ADDWFC      Start_Bootload_j_L0+2, 1 
0x7B54	0x225C      	ADDWFC      Start_Bootload_j_L0+3, 1 
L_Start_Bootload13:
0x7B56	0x0E63      	MOVLW       99
0x7B58	0x6E5D      	MOVWF       FARG_Susart_Write_data_ 
0x7B5A	0xD9A4      	RCALL       32420
L_Start_Bootload15:
0x7B5C	0xD9B3      	RCALL       32452
0x7B5E	0x5200      	MOVF        R0, 1 
0x7B60	0xE101      	BNZ         L_Start_Bootload16
0x7B62	0xD7FC      	BRA         L_Start_Bootload15
L_Start_Bootload16:
0x7B64	0xD991      	RCALL       32392
0x7B66	0xF058C000  	MOVFF       R0, Start_Bootload_cc_L0
0x7B6A	0x5058      	MOVF        Start_Bootload_cc_L0, 0 
0x7B6C	0x0A52      	XORLW       82
0x7B6E	0xE101      	BNZ         L_Start_Bootload17
0x7B70	0xDA27      	RCALL       32704
L_Start_Bootload17:
0x7B72	0x0E79      	MOVLW       121
0x7B74	0x6E5D      	MOVWF       FARG_Susart_Write_data_ 
0x7B76	0xD996      	RCALL       32420
L_Start_Bootload18:
0x7B78	0xD9A5      	RCALL       32452
0x7B7A	0x5200      	MOVF        R0, 1 
0x7B7C	0xE101      	BNZ         L_Start_Bootload19
0x7B7E	0xD7FC      	BRA         L_Start_Bootload18
L_Start_Bootload19:
0x7B80	0xD983      	RCALL       32392
0x7B82	0xF056C000  	MOVFF       R0, Start_Bootload_yy_L0
0x7B86	0x0E78      	MOVLW       120
0x7B88	0x6E5D      	MOVWF       FARG_Susart_Write_data_ 
0x7B8A	0xD98C      	RCALL       32420
L_Start_Bootload20:
0x7B8C	0xD99B      	RCALL       32452
0x7B8E	0x5200      	MOVF        R0, 1 
0x7B90	0xE101      	BNZ         L_Start_Bootload21
0x7B92	0xD7FC      	BRA         L_Start_Bootload20
L_Start_Bootload21:
0x7B94	0xD979      	RCALL       32392
0x7B96	0xF055C000  	MOVFF       R0, Start_Bootload_xx_L0
0x7B9A	0x0E15      	MOVLW       boot18_32K_block
0x7B9C	0x6EE1      	MOVWF       FSR1L 
0x7B9E	0x0E00      	MOVLW       hi_addr(boot18_32K_block)
0x7BA0	0x6EE2      	MOVWF       FSR1L+1 
0x7BA2	0x5057      	MOVF        Start_Bootload_i_L0, 0 
0x7BA4	0x26E1      	ADDWF       FSR1L, 1 
0x7BA6	0xB0D8      	BTFSC       STATUS, 0 
0x7BA8	0x2AE2      	INCF        FSR1L+1, 1 
0x7BAA	0xFFE6C056  	MOVFF       Start_Bootload_yy_L0, POSTINC1
0x7BAE	0x2A57      	INCF        Start_Bootload_i_L0, 1 
0x7BB0	0x0E15      	MOVLW       boot18_32K_block
0x7BB2	0x6EE1      	MOVWF       FSR1L 
0x7BB4	0x0E00      	MOVLW       hi_addr(boot18_32K_block)
0x7BB6	0x6EE2      	MOVWF       FSR1L+1 
0x7BB8	0x5057      	MOVF        Start_Bootload_i_L0, 0 
0x7BBA	0x26E1      	ADDWF       FSR1L, 1 
0x7BBC	0xB0D8      	BTFSC       STATUS, 0 
0x7BBE	0x2AE2      	INCF        FSR1L+1, 1 
0x7BC0	0xFFE6C055  	MOVFF       Start_Bootload_xx_L0, POSTINC1
0x7BC4	0x2A57      	INCF        Start_Bootload_i_L0, 1 
0x7BC6	0xD7AA      	BRA         L_Start_Bootload11
L_end_Start_Bootload:
0x7BC8	0x0012      	RETURN      0
; end of _Start_Bootload
____Boot_Delay32k:
0x7D48	0x0E0D      	MOVLW       13
0x7D4A	0x6E0C      	MOVWF       R12, 0
0x7D4C	0x0EFB      	MOVLW       251
0x7D4E	0x6E0D      	MOVWF       R13, 0
L____Boot_Delay32k17:
0x7D50	0x2E0D      	DECFSZ      R13, 1, 0
0x7D52	0xD7FE      	BRA         L____Boot_Delay32k17
0x7D54	0x2E0C      	DECFSZ      R12, 1, 0
0x7D56	0xD7FC      	BRA         L____Boot_Delay32k17
0x7D58	0x0000      	NOP
0x7D5A	0x0000      	NOP
L_end____Boot_Delay32k:
0x7D5C	0x0012      	RETURN      0
; end of ____Boot_Delay32k
_Susart_Write_Loop:
0x7D9C	0x6A57      	CLRF        Susart_Write_Loop_rslt_L0 
___Susart_Write_Loop_LBL_BOOT18_32_01:
0x7D9E	0xDFD4      	RCALL       32072
0x7DA0	0xF05DC055  	MOVFF       FARG_Susart_Write_Loop_send, FARG_Susart_Write_data_
0x7DA4	0xD87F      	RCALL       32420
0x7DA6	0xDFD0      	RCALL       32072
0x7DA8	0x2A57      	INCF        Susart_Write_Loop_rslt_L0, 1 
0x7DAA	0x5057      	MOVF        Susart_Write_Loop_rslt_L0, 0 
0x7DAC	0x0AFF      	XORLW       255
0x7DAE	0xE102      	BNZ         L_Susart_Write_Loop9
0x7DB0	0x6A00      	CLRF        R0 
0x7DB2	0xD008      	BRA         L_end_Susart_Write_Loop
L_Susart_Write_Loop9:
0x7DB4	0xD869      	RCALL       32392
0x7DB6	0x5000      	MOVF        R0, 0 
0x7DB8	0x1856      	XORWF       FARG_Susart_Write_Loop_receive, 0 
0x7DBA	0xE103      	BNZ         L_Susart_Write_Loop10
0x7DBC	0x0E01      	MOVLW       1
0x7DBE	0x6E00      	MOVWF       R0 
0x7DC0	0xD001      	BRA         L_end_Susart_Write_Loop
L_Susart_Write_Loop10:
0x7DC2	0xD7ED      	BRA         ___Susart_Write_Loop_LBL_BOOT18_32_01
L_end_Susart_Write_Loop:
0x7DC4	0x0012      	RETURN      0
; end of _Susart_Write_Loop
_Flash_Write_Sector:
0x7DD4	0xF064CFF2  	MOVFF       INTCON, Flash_Write_Sector_saveintcon_L0
0x7DD8	0xFFF6C05E  	MOVFF       FARG_Flash_Write_Sector_address, TBLPTRL
0x7DDC	0xFFF7C05F  	MOVFF       FARG_Flash_Write_Sector_address+1, TBLPTRH
0x7DE0	0xFFF8C060  	MOVFF       FARG_Flash_Write_Sector_address+2, TBLPTRU
0x7DE4	0x8EA6      	BSF         EECON1, 7 
0x7DE6	0x9CA6      	BCF         EECON1, 6 
0x7DE8	0x84A6      	BSF         EECON1, 2 
0x7DEA	0x88A6      	BSF         EECON1, 4 
0x7DEC	0x9EF2      	BCF         INTCON, 7 
0x7DEE	0x0E55      	MOVLW       85
0x7DF0	0x6EA7      	MOVWF       EECON2 
0x7DF2	0x0EAA      	MOVLW       170
0x7DF4	0x6EA7      	MOVWF       EECON2 
0x7DF6	0x82A6      	BSF         EECON1, 1 
0x7DF8	0x8EF2      	BSF         INTCON, 7 
0x7DFA	0x000A      	TBLRD*-
0x7DFC	0xFFE9C062  	MOVFF       FARG_Flash_Write_Sector_sdata, FSR0L
0x7E00	0xFFEAC063  	MOVFF       FARG_Flash_Write_Sector_sdata+1, FSR0H
0x7E04	0x6A66      	CLRF        Flash_Write_Sector_j_L0 
L_Flash_Write_Sector5:
0x7E06	0x0E02      	MOVLW       2
0x7E08	0x5C66      	SUBWF       Flash_Write_Sector_j_L0, 0 
0x7E0A	0xE214      	BC          L_Flash_Write_Sector6
0x7E0C	0x6A65      	CLRF        Flash_Write_Sector_i_L0 
L_Flash_Write_Sector7:
0x7E0E	0x0E20      	MOVLW       32
0x7E10	0x5C65      	SUBWF       Flash_Write_Sector_i_L0, 0 
0x7E12	0xE205      	BC          L_Flash_Write_Sector8
0x7E14	0xFFF5CFEE  	MOVFF       POSTINC0, TABLAT
0x7E18	0x000F      	TBLWT+*
0x7E1A	0x2A65      	INCF        Flash_Write_Sector_i_L0, 1 
0x7E1C	0xD7F8      	BRA         L_Flash_Write_Sector7
L_Flash_Write_Sector8:
0x7E1E	0x8EA6      	BSF         EECON1, 7 
0x7E20	0x9CA6      	BCF         EECON1, 6 
0x7E22	0x84A6      	BSF         EECON1, 2 
0x7E24	0x9EF2      	BCF         INTCON, 7 
0x7E26	0x0E55      	MOVLW       85
0x7E28	0x6EA7      	MOVWF       EECON2 
0x7E2A	0x0EAA      	MOVLW       170
0x7E2C	0x6EA7      	MOVWF       EECON2 
0x7E2E	0x82A6      	BSF         EECON1, 1 
0x7E30	0x2A66      	INCF        Flash_Write_Sector_j_L0, 1 
0x7E32	0xD7E9      	BRA         L_Flash_Write_Sector5
L_Flash_Write_Sector6:
0x7E34	0x8EF2      	BSF         INTCON, 7 
0x7E36	0x94A6      	BCF         EECON1, 2 
0x7E38	0xFFF2C064  	MOVFF       Flash_Write_Sector_saveintcon_L0, INTCON
L_end_Flash_Write_Sector:
0x7E3C	0x0012      	RETURN      0
; end of _Flash_Write_Sector
_Write_Begin:
0x7E50	0x0EC0      	MOVLW       192
0x7E52	0x6E5E      	MOVWF       FARG_Flash_Write_Sector_address 
0x7E54	0x0E7F      	MOVLW       127
0x7E56	0x6E5F      	MOVWF       FARG_Flash_Write_Sector_address+1 
0x7E58	0x0E00      	MOVLW       0
0x7E5A	0x6E60      	MOVWF       FARG_Flash_Write_Sector_address+2 
0x7E5C	0x6E61      	MOVWF       FARG_Flash_Write_Sector_address+3 
0x7E5E	0x0E15      	MOVLW       boot18_32K_block
0x7E60	0x6E62      	MOVWF       FARG_Flash_Write_Sector_sdata 
0x7E62	0x0E00      	MOVLW       hi_addr(boot18_32K_block)
0x7E64	0x6E63      	MOVWF       FARG_Flash_Write_Sector_sdata+1 
0x7E66	0xDFB6      	RCALL       32212
0x7E68	0x0EC4      	MOVLW       196
0x7E6A	0x6E15      	MOVWF       boot18_32K_block 
0x7E6C	0x0EEF      	MOVLW       239
0x7E6E	0x6E16      	MOVWF       boot18_32K_block+1 
0x7E70	0x0E3C      	MOVLW       60
0x7E72	0x6E17      	MOVWF       boot18_32K_block+2 
0x7E74	0x0EF0      	MOVLW       240
0x7E76	0x6E18      	MOVWF       boot18_32K_block+3 
L_end_Write_Begin:
0x7E78	0x0012      	RETURN      0
; end of _Write_Begin
_Susart_Read:
0x7E88	0xF05DCFAE  	MOVFF       RCREG, Susart_Read_rslt_L0
0x7E8C	0x9A9E      	BCF         PIR1, 5 
0x7E8E	0xA2AB      	BTFSS       RCSTA, 1 
0x7E90	0xD002      	BRA         L_Susart_Read4
0x7E92	0x98AB      	BCF         RCSTA, 4 
0x7E94	0x88AB      	BSF         RCSTA, 4 
L_Susart_Read4:
0x7E96	0xF000C05D  	MOVFF       Susart_Read_rslt_L0, R0
L_end_Susart_Read:
0x7E9A	0x0012      	RETURN      0
; end of _Susart_Read
_Susart_Write:
L_Susart_Write2:
0x7EA4	0xB2AC      	BTFSC       TXSTA, 1 
0x7EA6	0xD001      	BRA         L_Susart_Write3
0x7EA8	0xD7FD      	BRA         L_Susart_Write2
L_Susart_Write3:
0x7EAA	0xFFADC05D  	MOVFF       FARG_Susart_Write_data_, TXREG
L_end_Susart_Write:
0x7EAE	0x0012      	RETURN      0
; end of _Susart_Write
_Susart_Data_Ready:
0x7EC4	0x0E00      	MOVLW       0
0x7EC6	0xBA9E      	BTFSC       PIR1, 5 
0x7EC8	0x0E01      	MOVLW       1
0x7ECA	0x6E00      	MOVWF       R0 
L_end_Susart_Data_Ready:
0x7ECC	0x0012      	RETURN      0
; end of _Susart_Data_Ready
_Susart_Init:
0x7ED4	0x0E90      	MOVLW       144
0x7ED6	0x6EAB      	MOVWF       RCSTA 
0x7ED8	0x0E26      	MOVLW       38
0x7EDA	0x6EAC      	MOVWF       TXSTA 
0x7EDC	0x8E94      	BSF         TRISC, 7 
0x7EDE	0x9C94      	BCF         TRISC, 6 
L_Susart_Init0:
0x7EE0	0xAA9E      	BTFSS       PIR1, 5 
0x7EE2	0xD003      	BRA         L_Susart_Init1
0x7EE4	0xF056CFAE  	MOVFF       RCREG, Susart_Init_i_L0
0x7EE8	0xD7FB      	BRA         L_Susart_Init0
L_Susart_Init1:
0x7EEA	0xFFAFC055  	MOVFF       FARG_Susart_Init_brg_reg, SPBRG
L_end_Susart_Init:
0x7EEE	0x0012      	RETURN      0
; end of _Susart_Init
_Start_Program:
L_end_Start_Program:
0x7FC0	0x0012      	RETURN      0
; end of _Start_Program
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x7988      [28]    _main
0x7B10     [186]    _Start_Bootload
0x7D48      [22]    ____Boot_Delay32k
0x7D9C      [42]    _Susart_Write_Loop
0x7DD4     [106]    _Flash_Write_Sector
0x7E50      [42]    _Write_Begin
0x7E88      [20]    _Susart_Read
0x7EA4      [12]    _Susart_Write
0x7EC4      [10]    _Susart_Data_Ready
0x7ED4      [28]    _Susart_Init
0x7FC0       [2]    _Start_Program
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0000       [1]    FLASH_Erase_64_SaveINTCON_L0
0x0001       [1]    FLASH_Erase_Write_64_i_L0
0x0001       [1]    R1
0x0001       [1]    FLASH_Write_32_i_L0
0x0001       [2]    FLASH_Read_N_Bytes_i_L0
0x0002       [1]    FLASH_Write_32_SaveINTCON_L0
0x0002       [1]    R2
0x0002       [1]    FLASH_Erase_Write_64_j_L0
0x0003       [1]    FLASH_Erase_Write_64_SaveINTCON_L0
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015      [64]    boot18_32K_block
0x0055       [1]    FARG_Susart_Write_Loop_send
0x0055       [1]    Start_Bootload_xx_L0
0x0055       [1]    FARG_Susart_Init_brg_reg
0x0056       [1]    FARG_Susart_Write_Loop_receive
0x0056       [1]    Start_Bootload_yy_L0
0x0056       [1]    Susart_Init_i_L0
0x0057       [1]    Susart_Write_Loop_rslt_L0
0x0057       [1]    Start_Bootload_i_L0
0x0058       [1]    Start_Bootload_cc_L0
0x0059       [4]    Start_Bootload_j_L0
0x005D       [1]    FARG_Susart_Write_data_
0x005D       [1]    Susart_Read_rslt_L0
0x005E       [4]    FARG_Flash_Write_Sector_address
0x0062       [2]    FARG_Flash_Write_Sector_sdata
0x0064       [1]    Flash_Write_Sector_saveintcon_L0
0x0065       [1]    Flash_Write_Sector_i_L0
0x0066       [1]    Flash_Write_Sector_j_L0
0x0F94       [1]    TRISC
0x0F9E       [1]    PIR1
0x0FA6       [1]    EECON1
0x0FA7       [1]    EECON2
0x0FAB       [1]    RCSTA
0x0FAC       [1]    TXSTA
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
