/* 8000E53C 0000B47C  94 21 FF E0 */ stwu r1, -0x20(r1)
/* 8000E540 0000B480  7C 08 02 A6 */ mflr r0
/* 8000E544 0000B484  90 01 00 24 */ stw r0, 0x24(r1)
/* 8000E548 0000B488  39 61 00 20 */ addi r11, r1, 0x20
/* 8000E54C 0000B48C  48 35 3C 89 */ bl _savegpr_27
/* 8000E550 0000B490  7C 7B 1B 78 */ mr r27, r3
/* 8000E554 0000B494  7C 9C 23 78 */ mr r28, r4
/* 8000E558 0000B498  7C BD 2B 78 */ mr r29, r5
/* 8000E55C 0000B49C  83 C4 00 04 */ lwz r30, 4(r4)
/* 8000E560 0000B4A0  A3 FE 00 2C */ lhz r31, 0x2c(r30)
/* 8000E564 0000B4A4  1C 7F 00 18 */ mulli r3, r31, 0x18
/* 8000E568 0000B4A8  38 63 00 10 */ addi r3, r3, 0x10
/* 8000E56C 0000B4AC  48 2C 07 59 */ bl __nwa__FUl
/*.global mDoExt_invJntPacket*/
/* 8000E570 0000B4B0  3C 80 80 01 */ lis r4, mDoExt_invJntPacket@ha
/*.global mDoExt_invJntPacket*/
/* 8000E574 0000B4B4  38 84 E6 54 */ addi r4, r4, mDoExt_invJntPacket@l
/*.global mDoExt_invJntPacket_NS_dtor*/
/* 8000E578 0000B4B8  3C A0 80 01 */ lis r5, mDoExt_invJntPacket_NS_dtor@ha
/*.global mDoExt_invJntPacket_NS_dtor*/
/* 8000E57C 0000B4BC  38 A5 E5 F8 */ addi r5, r5, mDoExt_invJntPacket_NS_dtor@l
/* 8000E580 0000B4C0  38 C0 00 18 */ li r6, 0x18
/* 8000E584 0000B4C4  7F E7 FB 78 */ mr r7, r31
/* 8000E588 0000B4C8  48 35 39 8D */ bl func_80361F14
/* 8000E58C 0000B4CC  90 7B 00 04 */ stw r3, 4(r27)
/* 8000E590 0000B4D0  80 1B 00 04 */ lwz r0, 4(r27)
/* 8000E594 0000B4D4  28 00 00 00 */ cmplwi r0, 0
/* 8000E598 0000B4D8  40 82 00 0C */ bne lbl_8000E5A4
/* 8000E59C 0000B4DC  38 60 00 00 */ li r3, 0
/* 8000E5A0 0000B4E0  48 00 00 40 */ b lbl_8000E5E0
lbl_8000E5A4:
/* 8000E5A4 0000B4E4  93 9B 00 00 */ stw r28, 0(r27)
/* 8000E5A8 0000B4E8  80 9B 00 04 */ lwz r4, 4(r27)
/* 8000E5AC 0000B4EC  38 A0 00 00 */ li r5, 0
/* 8000E5B0 0000B4F0  48 00 00 1C */ b lbl_8000E5CC
lbl_8000E5B4:
/* 8000E5B4 0000B4F4  80 1B 00 00 */ lwz r0, 0(r27)
/* 8000E5B8 0000B4F8  90 04 00 10 */ stw r0, 0x10(r4)
/* 8000E5BC 0000B4FC  B0 A4 00 14 */ sth r5, 0x14(r4)
/* 8000E5C0 0000B500  9B A4 00 16 */ stb r29, 0x16(r4)
/* 8000E5C4 0000B504  38 84 00 18 */ addi r4, r4, 0x18
/* 8000E5C8 0000B508  38 A5 00 01 */ addi r5, r5, 1
lbl_8000E5CC:
/* 8000E5CC 0000B50C  54 A3 04 3E */ clrlwi r3, r5, 0x10
/* 8000E5D0 0000B510  A0 1E 00 2C */ lhz r0, 0x2c(r30)
/* 8000E5D4 0000B514  7C 03 00 40 */ cmplw r3, r0
/* 8000E5D8 0000B518  41 80 FF DC */ blt lbl_8000E5B4
/* 8000E5DC 0000B51C  38 60 00 01 */ li r3, 1
lbl_8000E5E0:
/* 8000E5E0 0000B520  39 61 00 20 */ addi r11, r1, 0x20
/* 8000E5E4 0000B524  48 35 3C 3D */ bl _restgpr_27
/* 8000E5E8 0000B528  80 01 00 24 */ lwz r0, 0x24(r1)
/* 8000E5EC 0000B52C  7C 08 03 A6 */ mtlr r0
/* 8000E5F0 0000B530  38 21 00 20 */ addi r1, r1, 0x20
/* 8000E5F4 0000B534  4E 80 00 20 */ blr