#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 23 15:49:28 2019
# Process ID: 5960
# Current directory: D:/Temp/MIPSrun2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8156 D:\Temp\MIPSrun2\MIPSrun2.xpr
# Log file: D:/Temp/MIPSrun2/vivado.log
# Journal file: D:/Temp/MIPSrun2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Temp/MIPSrun2/MIPSrun2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mainmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sim_1/new/cputest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694221b0a39d4216ad10279135e7183d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cputest_behav xil_defaultlib.cputest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mainmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.cputest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputest_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/xsim.dir/cputest_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 23 15:54:19 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 831.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputest_behav -key {Behavioral:sim_1:Functional:cputest} -tclbatch {cputest.tcl} -view {D:/Temp/MIPS/cputest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Temp/MIPS/cputest_behav.wcfg
source cputest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 835.590 ; gain = 4.473
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mainmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sim_1/new/cputest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694221b0a39d4216ad10279135e7183d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cputest_behav xil_defaultlib.cputest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mainmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.cputest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputest_behav -key {Behavioral:sim_1:Functional:cputest} -tclbatch {cputest.tcl} -view {D:/Temp/MIPS/cputest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Temp/MIPS/cputest_behav.wcfg
source cputest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 865.340 ; gain = 2.246
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
ERROR: [VRFC 10-1412] syntax error near ; [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:159]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:157]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
ERROR: [VRFC 10-91] insmem_wdata_it_i is not declared [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:160]
ERROR: [VRFC 10-2787] module id ignored due to previous errors [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
ERROR: [VRFC 10-1412] syntax error near ; [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:159]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:157]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
ERROR: [VRFC 10-91] insmem_wdata_it_i is not declared [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:160]
ERROR: [VRFC 10-2787] module id ignored due to previous errors [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mainmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sim_1/new/cputest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694221b0a39d4216ad10279135e7183d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cputest_behav xil_defaultlib.cputest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mainmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.cputest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputest_behav -key {Behavioral:sim_1:Functional:cputest} -tclbatch {cputest.tcl} -view {D:/Temp/MIPS/cputest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Temp/MIPS/cputest_behav.wcfg
source cputest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 871.496 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
ERROR: [VRFC 10-91] insmem_wdata_it_i is not declared [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:160]
ERROR: [VRFC 10-2787] module id ignored due to previous errors [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
ERROR: [VRFC 10-91] insmem_wdata_it_i is not declared [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:160]
ERROR: [VRFC 10-2787] module id ignored due to previous errors [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mainmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sim_1/new/cputest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694221b0a39d4216ad10279135e7183d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cputest_behav xil_defaultlib.cputest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mainmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.cputest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputest_behav -key {Behavioral:sim_1:Functional:cputest} -tclbatch {cputest.tcl} -view {D:/Temp/MIPS/cputest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Temp/MIPS/cputest_behav.wcfg
source cputest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 35 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 871.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694221b0a39d4216ad10279135e7183d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cputest_behav xil_defaultlib.cputest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputest_behav -key {Behavioral:sim_1:Functional:cputest} -tclbatch {cputest.tcl} -view {D:/Temp/MIPS/cputest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Temp/MIPS/cputest_behav.wcfg
source cputest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 35 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 871.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mainmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sim_1/new/cputest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694221b0a39d4216ad10279135e7183d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cputest_behav xil_defaultlib.cputest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mainmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.cputest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputest_behav -key {Behavioral:sim_1:Functional:cputest} -tclbatch {cputest.tcl} -view {D:/Temp/MIPS/cputest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Temp/MIPS/cputest_behav.wcfg
source cputest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 35 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 882.508 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mainmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sim_1/new/cputest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694221b0a39d4216ad10279135e7183d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cputest_behav xil_defaultlib.cputest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mainmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.cputest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputest_behav -key {Behavioral:sim_1:Functional:cputest} -tclbatch {cputest.tcl} -view {D:/Temp/MIPS/cputest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Temp/MIPS/cputest_behav.wcfg
source cputest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 35 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 882.508 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mainmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sim_1/new/cputest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694221b0a39d4216ad10279135e7183d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cputest_behav xil_defaultlib.cputest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mainmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.cputest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputest_behav -key {Behavioral:sim_1:Functional:cputest} -tclbatch {cputest.tcl} -view {D:/Temp/MIPS/cputest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Temp/MIPS/cputest_behav.wcfg
source cputest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 35 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 882.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mainmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sim_1/new/cputest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694221b0a39d4216ad10279135e7183d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cputest_behav xil_defaultlib.cputest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mainmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.cputest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputest_behav -key {Behavioral:sim_1:Functional:cputest} -tclbatch {cputest.tcl} -view {D:/Temp/MIPS/cputest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Temp/MIPS/cputest_behav.wcfg
source cputest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 35 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 882.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mainmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sim_1/new/cputest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694221b0a39d4216ad10279135e7183d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cputest_behav xil_defaultlib.cputest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mainmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.cputest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputest_behav -key {Behavioral:sim_1:Functional:cputest} -tclbatch {cputest.tcl} -view {D:/Temp/MIPS/cputest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Temp/MIPS/cputest_behav.wcfg
source cputest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 882.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mainmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sim_1/new/cputest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694221b0a39d4216ad10279135e7183d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cputest_behav xil_defaultlib.cputest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mainmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.cputest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputest_behav -key {Behavioral:sim_1:Functional:cputest} -tclbatch {cputest.tcl} -view {D:/Temp/MIPS/cputest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Temp/MIPS/cputest_behav.wcfg
source cputest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 884.121 ; gain = 0.887
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mainmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sim_1/new/cputest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694221b0a39d4216ad10279135e7183d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cputest_behav xil_defaultlib.cputest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mainmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.cputest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputest_behav -key {Behavioral:sim_1:Functional:cputest} -tclbatch {cputest.tcl} -view {D:/Temp/MIPS/cputest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Temp/MIPS/cputest_behav.wcfg
source cputest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 885.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cputest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/inst_mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim/ins_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:100]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mainmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp/MIPSrun2/MIPSrun2.srcs/sim_1/new/cputest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694221b0a39d4216ad10279135e7183d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cputest_behav xil_defaultlib.cputest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mainmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.cputest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp/MIPSrun2/MIPSrun2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputest_behav -key {Behavioral:sim_1:Functional:cputest} -tclbatch {cputest.tcl} -view {D:/Temp/MIPS/cputest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Temp/MIPS/cputest_behav.wcfg
source cputest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 886.211 ; gain = 0.484
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 900.988 ; gain = 0.559
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: mips_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1018.477 ; gain = 113.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_top' [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'mainmips' [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mainmips.v:23]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (1#1) [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/pc_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (2#1) [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/pc_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/if_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (3#1) [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/if_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:258]
INFO: [Synth 8-6155] done synthesizing module 'id' (4#1) [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/regfile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/regfile.v:24]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (6#1) [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex' (7#1) [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (8#1) [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/ex_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem' (9#1) [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (10#1) [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mainmips' (11#1) [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mainmips.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v:23]
INFO: [Synth 8-3876] $readmem data file 'ins_mem.mem' is read successfully [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v:29]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (12#1) [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/inst_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v:23]
WARNING: [Synth 8-3848] Net device_o in module/entity data_ram does not have driver. [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v:28]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (13#1) [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/data_rom.v:23]
WARNING: [Synth 8-350] instance 'data_ram0' of module 'data_ram' requires 8 connections, but only 6 given [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v:62]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (14#1) [D:/Temp/MIPSrun2/MIPSrun2.srcs/sources_1/new/mips_top.v:23]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_o[7]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_o[6]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_o[5]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_o[4]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_o[3]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_o[2]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_o[1]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_o[0]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_i[7]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_i[6]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_i[5]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_i[4]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_i[3]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_i[2]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_i[1]
WARNING: [Synth 8-3331] design data_ram has unconnected port device_i[0]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[0]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[7]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[6]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[5]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[4]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[3]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[2]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[1]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[0]
WARNING: [Synth 8-3331] design id has unconnected port ex_wreg_i
WARNING: [Synth 8-3331] design id has unconnected port ex_wdata_i[7]
WARNING: [Synth 8-3331] design id has unconnected port ex_wdata_i[6]
WARNING: [Synth 8-3331] design id has unconnected port ex_wdata_i[5]
WARNING: [Synth 8-3331] design id has unconnected port ex_wdata_i[4]
WARNING: [Synth 8-3331] design id has unconnected port ex_wdata_i[3]
WARNING: [Synth 8-3331] design id has unconnected port ex_wdata_i[2]
WARNING: [Synth 8-3331] design id has unconnected port ex_wdata_i[1]
WARNING: [Synth 8-3331] design id has unconnected port ex_wdata_i[0]
WARNING: [Synth 8-3331] design id has unconnected port ex_wd_i[7]
WARNING: [Synth 8-3331] design id has unconnected port ex_wd_i[6]
WARNING: [Synth 8-3331] design id has unconnected port ex_wd_i[5]
WARNING: [Synth 8-3331] design id has unconnected port ex_wd_i[4]
WARNING: [Synth 8-3331] design id has unconnected port ex_wd_i[3]
WARNING: [Synth 8-3331] design id has unconnected port ex_wd_i[2]
WARNING: [Synth 8-3331] design id has unconnected port ex_wd_i[1]
WARNING: [Synth 8-3331] design id has unconnected port ex_wd_i[0]
WARNING: [Synth 8-3331] design id has unconnected port mem_wreg_i
WARNING: [Synth 8-3331] design id has unconnected port mem_wd_i[7]
WARNING: [Synth 8-3331] design id has unconnected port mem_wd_i[6]
WARNING: [Synth 8-3331] design id has unconnected port mem_wd_i[5]
WARNING: [Synth 8-3331] design id has unconnected port mem_wd_i[4]
WARNING: [Synth 8-3331] design id has unconnected port mem_wd_i[3]
WARNING: [Synth 8-3331] design id has unconnected port mem_wd_i[2]
WARNING: [Synth 8-3331] design id has unconnected port mem_wd_i[1]
WARNING: [Synth 8-3331] design id has unconnected port mem_wd_i[0]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.285 ; gain = 168.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.285 ; gain = 168.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.285 ; gain = 168.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Temp/MIPSrun2/MIPSrun2.srcs/constrs_1/new/test.xdc]
Finished Parsing XDC File [D:/Temp/MIPSrun2/MIPSrun2.srcs/constrs_1/new/test.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1379.633 ; gain = 474.512
34 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1379.633 ; gain = 474.949
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 17:34:09 2019...
