
---------- Begin Simulation Statistics ----------
host_inst_rate                                 310429                       # Simulator instruction rate (inst/s)
host_mem_usage                                 319548                       # Number of bytes of host memory used
host_seconds                                    64.43                       # Real time elapsed on the host
host_tick_rate                              528409167                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.034044                       # Number of seconds simulated
sim_ticks                                 34044051500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5381132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35247.634560                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30348.183748                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4930793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15873384500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.083689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               450339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            125219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9866801500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.060419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          325120                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 61547.806788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 60834.146017                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1259340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13225269627                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.145757                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              214878                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            75442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8482469984                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094583                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139436                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 45174.454732                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.363556                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14635                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    661128145                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6855350                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 43743.100563                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39498.513600                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6190133                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29098654127                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.097036                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                665217                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             200661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18349271484                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.067765                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           464556                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996614                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002254                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.532697                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.308188                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6855350                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 43743.100563                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39498.513600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6190133                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29098654127                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.097036                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               665217                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            200661                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18349271484                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.067765                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          464556                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384526                       # number of replacements
system.cpu.dcache.sampled_refs                 385550                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.378759                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6308969                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501862665000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145161                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13210958                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14373.355541                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11411.433392                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13169531                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      595445000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41427                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    459915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40303                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 326.754937                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13210958                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14373.355541                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11411.433392                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13169531                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       595445000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003136                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41427                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1123                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    459915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40303                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435738                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.098067                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13210958                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14373.355541                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11411.433392                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13169531                       # number of overall hits
system.cpu.icache.overall_miss_latency      595445000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003136                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41427                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1123                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    459915000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40303                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40073                       # number of replacements
system.cpu.icache.sampled_refs                  40304                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.098067                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13169531                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 53301.246554                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       908626350                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 17047                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    65304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59473.800184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 43811.561362                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1315                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3805669000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.979863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      63989                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2803458000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.979863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 63989                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     360550                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       59268.894225                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43469.283529                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         238952                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7206979000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.337257                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       121598                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5285691000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.337251                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  121596                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   80240                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59485.730309                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43777.093719                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4773135000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     80240                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3512674000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                80240                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145161                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145161                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.258202                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425854                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        59339.544257                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43587.299620                       # average overall mshr miss latency
system.l2.demand_hits                          240267                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11012648000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.435800                       # miss rate for demand accesses
system.l2.demand_misses                        185587                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8089149000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.435795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   185585                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.363321                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.281093                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5952.656044                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4605.420864                       # Average occupied blocks per context
system.l2.overall_accesses                     425854                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       59339.544257                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  44404.513354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         240267                       # number of overall hits
system.l2.overall_miss_latency            11012648000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.435800                       # miss rate for overall accesses
system.l2.overall_misses                       185587                       # number of overall misses
system.l2.overall_mshr_hits                         1                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        8997775350                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.475825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  202632                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.437848                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          7464                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          286                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        17360                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            17047                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           27                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         144705                       # number of replacements
system.l2.sampled_refs                         155487                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10558.076908                       # Cycle average of tags in use
system.l2.total_refs                           351121                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            63257                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44667820                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2311106                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3144419                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       273168                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3189143                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3763754                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         174006                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       298059                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17037879                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.624549                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.497997                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12672185     74.38%     74.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2191793     12.86%     87.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       820361      4.81%     92.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       442449      2.60%     94.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       258954      1.52%     96.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       142395      0.84%     97.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       132919      0.78%     97.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        78764      0.46%     98.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       298059      1.75%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17037879                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       272974                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13247646                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.342028                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.342028                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4780281                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          201                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       390648                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28004363                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7115852                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5045510                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1920570                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          608                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        96235                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4595805                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4437412                       # DTB hits
system.switch_cpus_1.dtb.data_misses           158393                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3692627                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3539025                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           153602                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        903178                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            898387                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4791                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3763754                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3158354                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8539056                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        69143                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29525071                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        502253                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.160705                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3158354                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2485112                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.260662                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18958449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.557357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.792494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13577811     71.62%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         475506      2.51%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         266545      1.41%     75.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         391458      2.06%     77.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1207431      6.37%     83.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         242374      1.28%     85.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         259503      1.37%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         559079      2.95%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1978742     10.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18958449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4461834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1937870                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1537952                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.637245                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4596813                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           903178                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12520234                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14300946                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.732879                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9175814                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.610622                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14521547                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       317653                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2972812                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5771343                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       374787                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1830025                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24636477                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3693635                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       352427                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14924463                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       144281                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6442                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1920570                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       187429                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       267285                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       104122                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          287                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        15893                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3412106                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1068691                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        15893                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        58433                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       259220                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.426980                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.426980                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      9977179     65.31%     65.31% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46746      0.31%     65.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       230169      1.51%     67.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7180      0.05%     67.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       203895      1.33%     68.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19572      0.13%     68.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64815      0.42%     69.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3803393     24.90%     93.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       923942      6.05%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15276891                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       147593                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009661                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        24609     16.67%     16.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     16.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     16.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           18      0.01%     16.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     16.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            7      0.00%     16.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           15      0.01%     16.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        68806     46.62%     63.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     63.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        48550     32.89%     96.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5588      3.79%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18958449                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.805809                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.341906                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12031016     63.46%     63.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2883429     15.21%     78.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1715407      9.05%     87.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1072596      5.66%     93.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       740653      3.91%     97.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       333949      1.76%     99.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       161079      0.85%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        16531      0.09%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         3789      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18958449                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.652293                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23098525                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15276891                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12938905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        38393                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11921000                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3158418                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3158354                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2733280                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       884067                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5771343                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1830025                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23420283                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3968454                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       399355                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7426678                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       369348                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         8878                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     34951053                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27082685                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20132504                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4836048                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1920570                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       806698                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12127897                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1991381                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                101946                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
