; ModuleID = 'main.cpp'
source_filename = "main.cpp"
target datalayout = "e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:32:32-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5-G1-ni:7"
target triple = "amdgcn-amd-amdhsa"

$_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj = comdat any

$_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj = comdat any

$_Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j = comdat any

$_Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j = comdat any

$_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj = comdat any

$_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj = comdat any

$_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj = comdat any

$_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcA = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcB = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE8startDst = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcA = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcB = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB = comdat any

$_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE8startDst = comdat any

$_ZZ21mergeSortSharedKernelILj1EEvPjS0_S0_S0_jE5s_key = comdat any

$_ZZ21mergeSortSharedKernelILj1EEvPjS0_S0_S0_jE5s_val = comdat any

$_ZZ21mergeSortSharedKernelILj0EEvPjS0_S0_S0_jE5s_key = comdat any

$_ZZ21mergeSortSharedKernelILj0EEvPjS0_S0_S0_jE5s_val = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcA = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcB = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startDstA = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startDstB = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcA = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcB = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startDstA = comdat any

$_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startDstB = comdat any

@_ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_key = internal unnamed_addr addrspace(3) global [1024 x i32] undef, align 16
@_ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_val = internal unnamed_addr addrspace(3) global [1024 x i32] undef, align 16
@_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key = linkonce_odr hidden local_unnamed_addr addrspace(3) global [256 x i32] undef, comdat, align 16
@_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val = linkonce_odr hidden local_unnamed_addr addrspace(3) global [256 x i32] undef, comdat, align 16
@_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf = linkonce_odr hidden local_unnamed_addr addrspace(3) global [256 x i32] undef, comdat, align 16
@_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcA = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcB = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE8startDst = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key = linkonce_odr hidden local_unnamed_addr addrspace(3) global [256 x i32] undef, comdat, align 16
@_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val = linkonce_odr hidden local_unnamed_addr addrspace(3) global [256 x i32] undef, comdat, align 16
@_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf = linkonce_odr hidden local_unnamed_addr addrspace(3) global [256 x i32] undef, comdat, align 16
@_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcA = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcB = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE8startDst = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ21mergeSortSharedKernelILj1EEvPjS0_S0_S0_jE5s_key = linkonce_odr hidden local_unnamed_addr addrspace(3) global [1024 x i32] undef, comdat, align 16
@_ZZ21mergeSortSharedKernelILj1EEvPjS0_S0_S0_jE5s_val = linkonce_odr hidden local_unnamed_addr addrspace(3) global [1024 x i32] undef, comdat, align 16
@_ZZ21mergeSortSharedKernelILj0EEvPjS0_S0_S0_jE5s_key = linkonce_odr hidden local_unnamed_addr addrspace(3) global [1024 x i32] undef, comdat, align 16
@_ZZ21mergeSortSharedKernelILj0EEvPjS0_S0_S0_jE5s_val = linkonce_odr hidden local_unnamed_addr addrspace(3) global [1024 x i32] undef, comdat, align 16
@_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key = linkonce_odr hidden local_unnamed_addr addrspace(3) global [256 x i32] undef, comdat, align 16
@_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val = linkonce_odr hidden local_unnamed_addr addrspace(3) global [256 x i32] undef, comdat, align 16
@_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcA = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcB = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startDstA = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startDstB = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key = linkonce_odr hidden local_unnamed_addr addrspace(3) global [256 x i32] undef, comdat, align 16
@_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val = linkonce_odr hidden local_unnamed_addr addrspace(3) global [256 x i32] undef, comdat, align 16
@_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcA = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcB = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startDstA = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4
@_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startDstB = linkonce_odr hidden local_unnamed_addr addrspace(3) global i32 undef, comdat, align 4

; Function Attrs: convergent mustprogress norecurse nounwind
define protected amdgpu_kernel void @_Z23bitonicSortSharedKernelPjS_S_S_jj(i32 addrspace(1)* nocapture writeonly %0, i32 addrspace(1)* nocapture writeonly %1, i32 addrspace(1)* nocapture readonly %2, i32 addrspace(1)* nocapture readonly %3, i32 %4, i32 %5) local_unnamed_addr #0 {
  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x() #5
  %8 = shl i32 %7, 10
  %9 = tail call i32 @llvm.amdgcn.workitem.id.x() #5, !range !4
  %10 = or i32 %8, %9
  %11 = zext i32 %10 to i64
  %12 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %11
  %13 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %11
  %14 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %11
  %15 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %11
  %16 = load i32, i32 addrspace(1)* %12, align 4, !tbaa !5
  %17 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_key, i32 0, i32 %9
  store i32 %16, i32 addrspace(3)* %17, align 4, !tbaa !5
  %18 = load i32, i32 addrspace(1)* %13, align 4, !tbaa !5
  %19 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_val, i32 0, i32 %9
  store i32 %18, i32 addrspace(3)* %19, align 4, !tbaa !5
  %20 = getelementptr inbounds i32, i32 addrspace(1)* %12, i64 512
  %21 = load i32, i32 addrspace(1)* %20, align 4, !tbaa !5
  %22 = add nuw nsw i32 %9, 512
  %23 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_key, i32 0, i32 %22
  store i32 %21, i32 addrspace(3)* %23, align 4, !tbaa !5
  %24 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 512
  %25 = load i32, i32 addrspace(1)* %24, align 4, !tbaa !5
  %26 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_val, i32 0, i32 %22
  store i32 %25, i32 addrspace(3)* %26, align 4, !tbaa !5
  %27 = shl nuw nsw i32 %9, 1
  %28 = icmp ugt i32 %4, 2
  br i1 %28, label %31, label %29

29:                                               ; preds = %37, %6
  %30 = icmp ult i32 %4, 2
  br i1 %30, label %60, label %67

31:                                               ; preds = %6, %37
  %32 = phi i32 [ %38, %37 ], [ 2, %6 ]
  %33 = lshr exact i32 %32, 1
  %34 = and i32 %33, %9
  %35 = icmp ne i32 %34, 0
  %36 = icmp eq i32 %32, 0
  br i1 %36, label %37, label %40

37:                                               ; preds = %57, %31
  %38 = shl i32 %32, 1
  %39 = icmp ult i32 %38, %4
  br i1 %39, label %31, label %29, !llvm.loop !9

40:                                               ; preds = %31, %57
  %41 = phi i32 [ %58, %57 ], [ %33, %31 ]
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %42 = add nuw i32 %41, 1023
  %43 = and i32 %42, %9
  %44 = sub nsw i32 %27, %43
  %45 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_key, i32 0, i32 %44
  %46 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_val, i32 0, i32 %44
  %47 = add i32 %44, %41
  %48 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_key, i32 0, i32 %47
  %49 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_val, i32 0, i32 %47
  %50 = load i32, i32 addrspace(3)* %45, align 4, !tbaa !5
  %51 = load i32, i32 addrspace(3)* %48, align 4, !tbaa !5
  %52 = icmp ule i32 %50, %51
  %53 = xor i1 %35, %52
  br i1 %53, label %54, label %57

54:                                               ; preds = %40
  store i32 %51, i32 addrspace(3)* %45, align 4, !tbaa !5
  store i32 %50, i32 addrspace(3)* %48, align 4, !tbaa !5
  %55 = load i32, i32 addrspace(3)* %46, align 4, !tbaa !5
  %56 = load i32, i32 addrspace(3)* %49, align 4, !tbaa !5
  store i32 %56, i32 addrspace(3)* %46, align 4, !tbaa !5
  store i32 %55, i32 addrspace(3)* %49, align 4, !tbaa !5
  br label %57

57:                                               ; preds = %40, %54
  %58 = lshr i32 %41, 1
  %59 = icmp ult i32 %41, 2
  br i1 %59, label %37, label %40, !llvm.loop !11

60:                                               ; preds = %86, %29
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %61 = load i32, i32 addrspace(3)* %17, align 4, !tbaa !5
  store i32 %61, i32 addrspace(1)* %14, align 4, !tbaa !5
  %62 = load i32, i32 addrspace(3)* %19, align 4, !tbaa !5
  store i32 %62, i32 addrspace(1)* %15, align 4, !tbaa !5
  %63 = load i32, i32 addrspace(3)* %23, align 4, !tbaa !5
  %64 = getelementptr inbounds i32, i32 addrspace(1)* %14, i64 512
  store i32 %63, i32 addrspace(1)* %64, align 4, !tbaa !5
  %65 = load i32, i32 addrspace(3)* %26, align 4, !tbaa !5
  %66 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 512
  store i32 %65, i32 addrspace(1)* %66, align 4, !tbaa !5
  ret void

67:                                               ; preds = %29, %86
  %68 = phi i32 [ %69, %86 ], [ %4, %29 ]
  %69 = lshr i32 %68, 1
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %70 = add nuw i32 %69, 1023
  %71 = and i32 %70, %9
  %72 = sub nsw i32 %27, %71
  %73 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_key, i32 0, i32 %72
  %74 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_val, i32 0, i32 %72
  %75 = add i32 %72, %69
  %76 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_key, i32 0, i32 %75
  %77 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_val, i32 0, i32 %75
  %78 = load i32, i32 addrspace(3)* %73, align 4, !tbaa !5
  %79 = load i32, i32 addrspace(3)* %76, align 4, !tbaa !5
  %80 = icmp ugt i32 %78, %79
  %81 = zext i1 %80 to i32
  %82 = icmp eq i32 %81, %5
  br i1 %82, label %83, label %86

83:                                               ; preds = %67
  store i32 %79, i32 addrspace(3)* %73, align 4, !tbaa !5
  store i32 %78, i32 addrspace(3)* %76, align 4, !tbaa !5
  %84 = load i32, i32 addrspace(3)* %74, align 4, !tbaa !5
  %85 = load i32, i32 addrspace(3)* %77, align 4, !tbaa !5
  store i32 %85, i32 addrspace(3)* %74, align 4, !tbaa !5
  store i32 %84, i32 addrspace(3)* %77, align 4, !tbaa !5
  br label %86

86:                                               ; preds = %67, %83
  %87 = icmp ult i32 %68, 4
  br i1 %87, label %60, label %67, !llvm.loop !12
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind
define protected amdgpu_kernel void @_Z26mergeRanksAndIndicesKernelPjS_jjj(i32 addrspace(1)* nocapture writeonly %0, i32 addrspace(1)* nocapture readonly %1, i32 %2, i32 %3, i32 %4) local_unnamed_addr #1 {
  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x() #5
  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)* @llvm.amdgcn.dispatch.ptr() #5
  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4
  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*
  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !13, !invariant.load !14
  %11 = zext i16 %10 to i32
  %12 = mul i32 %6, %11
  %13 = tail call i32 @llvm.amdgcn.workitem.id.x() #5, !range !4
  %14 = add i32 %12, %13
  %15 = icmp ult i32 %14, %4
  br i1 %15, label %16, label %103

16:                                               ; preds = %5
  %17 = lshr i32 %2, 7
  %18 = add nsw i32 %17, -1
  %19 = and i32 %14, %18
  %20 = sub i32 %14, %19
  %21 = mul i32 %20, -256
  %22 = shl i32 %20, 1
  %23 = zext i32 %22 to i64
  %24 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %23
  %25 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %23
  %26 = sub i32 %3, %2
  %27 = add i32 %26, %21
  %28 = icmp ult i32 %27, %2
  %29 = select i1 %28, i32 %27, i32 %2
  %30 = and i32 %2, 127
  %31 = icmp ne i32 %30, 0
  %32 = zext i1 %31 to i32
  %33 = add nuw nsw i32 %17, %32
  %34 = and i32 %29, 127
  %35 = icmp ne i32 %34, 0
  %36 = lshr i32 %29, 7
  %37 = zext i1 %35 to i32
  %38 = add nuw nsw i32 %36, %37
  %39 = icmp ult i32 %19, %33
  br i1 %39, label %40, label %71

40:                                               ; preds = %16
  %41 = zext i32 %19 to i64
  %42 = getelementptr inbounds i32, i32 addrspace(1)* %24, i64 %41
  %43 = load i32, i32 addrspace(1)* %42, align 4, !tbaa !5
  %44 = zext i32 %33 to i64
  %45 = getelementptr inbounds i32, i32 addrspace(1)* %24, i64 %44
  %46 = icmp eq i32 %38, 0
  br i1 %46, label %66, label %47

47:                                               ; preds = %40
  %48 = add nsw i32 %38, -1
  %49 = tail call i32 @llvm.ctlz.i32(i32 %48, i1 false) #5, !range !15
  %50 = sub nuw nsw i32 32, %49
  %51 = shl nuw i32 1, %50
  br label %52

52:                                               ; preds = %47, %52
  %53 = phi i32 [ %63, %52 ], [ 0, %47 ]
  %54 = phi i32 [ %64, %52 ], [ %51, %47 ]
  %55 = add i32 %54, %53
  %56 = icmp ugt i32 %55, %38
  %57 = select i1 %56, i32 %38, i32 %55
  %58 = add nsw i32 %57, -1
  %59 = zext i32 %58 to i64
  %60 = getelementptr inbounds i32, i32 addrspace(1)* %45, i64 %59
  %61 = load i32, i32 addrspace(1)* %60, align 4, !tbaa !5
  %62 = icmp ult i32 %61, %43
  %63 = select i1 %62, i32 %57, i32 %53
  %64 = lshr i32 %54, 1
  %65 = icmp ult i32 %54, 2
  br i1 %65, label %66, label %52, !llvm.loop !16

66:                                               ; preds = %52, %40
  %67 = phi i32 [ 0, %40 ], [ %63, %52 ]
  %68 = add i32 %67, %19
  %69 = zext i32 %68 to i64
  %70 = getelementptr inbounds i32, i32 addrspace(1)* %25, i64 %69
  store i32 %43, i32 addrspace(1)* %70, align 4, !tbaa !5
  br label %71

71:                                               ; preds = %66, %16
  %72 = icmp ult i32 %19, %38
  br i1 %72, label %73, label %103

73:                                               ; preds = %71
  %74 = add i32 %19, %33
  %75 = zext i32 %74 to i64
  %76 = getelementptr inbounds i32, i32 addrspace(1)* %24, i64 %75
  %77 = load i32, i32 addrspace(1)* %76, align 4, !tbaa !5
  %78 = icmp eq i32 %33, 0
  br i1 %78, label %98, label %79

79:                                               ; preds = %73
  %80 = add nsw i32 %33, -1
  %81 = tail call i32 @llvm.ctlz.i32(i32 %80, i1 false) #5, !range !15
  %82 = sub nuw nsw i32 32, %81
  %83 = shl nuw i32 1, %82
  br label %84

84:                                               ; preds = %79, %84
  %85 = phi i32 [ %95, %84 ], [ 0, %79 ]
  %86 = phi i32 [ %96, %84 ], [ %83, %79 ]
  %87 = add i32 %86, %85
  %88 = icmp ugt i32 %87, %33
  %89 = select i1 %88, i32 %33, i32 %87
  %90 = add nsw i32 %89, -1
  %91 = zext i32 %90 to i64
  %92 = getelementptr inbounds i32, i32 addrspace(1)* %24, i64 %91
  %93 = load i32, i32 addrspace(1)* %92, align 4, !tbaa !5
  %94 = icmp ugt i32 %93, %77
  %95 = select i1 %94, i32 %85, i32 %89
  %96 = lshr i32 %86, 1
  %97 = icmp ult i32 %86, 2
  br i1 %97, label %98, label %84, !llvm.loop !17

98:                                               ; preds = %84, %73
  %99 = phi i32 [ 0, %73 ], [ %95, %84 ]
  %100 = add i32 %99, %19
  %101 = zext i32 %100 to i64
  %102 = getelementptr inbounds i32, i32 addrspace(1)* %25, i64 %101
  store i32 %77, i32 addrspace(1)* %102, align 4, !tbaa !5
  br label %103

103:                                              ; preds = %71, %98, %5
  ret void
}

; Function Attrs: convergent mustprogress nounwind willreturn
declare void @llvm.amdgcn.s.barrier() #2

; Function Attrs: convergent mustprogress norecurse nounwind
define protected amdgpu_kernel void @_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj(i32 addrspace(1)* nocapture writeonly %0, i32 addrspace(1)* nocapture writeonly %1, i32 addrspace(1)* nocapture readonly %2, i32 addrspace(1)* nocapture readonly %3, i32 addrspace(1)* nocapture readonly %4, i32 addrspace(1)* nocapture readonly %5, i32 %6, i32 %7) local_unnamed_addr #0 comdat {
  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x() #5
  %10 = lshr i32 %6, 6
  %11 = and i32 %10, 33554431
  %12 = add nsw i32 %11, -1
  %13 = and i32 %12, %9
  %14 = sub i32 %9, %13
  %15 = shl i32 %14, 7
  %16 = zext i32 %15 to i64
  %17 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %16
  %18 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %16
  %19 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %16
  %20 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %16
  %21 = tail call i32 @llvm.amdgcn.workitem.id.x() #5, !range !4
  %22 = icmp eq i32 %21, 0
  br i1 %22, label %23, label %59

23:                                               ; preds = %8
  %24 = add i32 %15, %6
  %25 = sub i32 %7, %24
  %26 = icmp ult i32 %25, %6
  %27 = select i1 %26, i32 %25, i32 %6
  %28 = lshr i32 %6, 7
  %29 = and i32 %27, 127
  %30 = icmp ne i32 %29, 0
  %31 = lshr i32 %27, 7
  %32 = zext i1 %30 to i32
  %33 = add nuw nsw i32 %31, %28
  %34 = add nuw nsw i32 %33, %32
  %35 = zext i32 %9 to i64
  %36 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %35
  %37 = load i32, i32 addrspace(1)* %36, align 4, !tbaa !5
  store i32 %37, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcA, align 4, !tbaa !5
  %38 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %35
  %39 = load i32, i32 addrspace(1)* %38, align 4, !tbaa !5
  store i32 %39, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcB, align 4, !tbaa !5
  %40 = add i32 %39, %37
  store i32 %40, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE8startDst, align 4, !tbaa !5
  %41 = add i32 %13, 1
  %42 = icmp ult i32 %41, %34
  br i1 %42, label %43, label %48

43:                                               ; preds = %23
  %44 = add i32 %9, 1
  %45 = zext i32 %44 to i64
  %46 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %45
  %47 = load i32, i32 addrspace(1)* %46, align 4, !tbaa !5
  br label %48

48:                                               ; preds = %23, %43
  %49 = phi i32 [ %47, %43 ], [ %6, %23 ]
  br i1 %42, label %50, label %55

50:                                               ; preds = %48
  %51 = add i32 %9, 1
  %52 = zext i32 %51 to i64
  %53 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %52
  %54 = load i32, i32 addrspace(1)* %53, align 4, !tbaa !5
  br label %55

55:                                               ; preds = %48, %50
  %56 = phi i32 [ %54, %50 ], [ %27, %48 ]
  %57 = sub i32 %49, %37
  store i32 %57, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA, align 4, !tbaa !5
  %58 = sub i32 %56, %39
  store i32 %58, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB, align 4, !tbaa !5
  br label %59

59:                                               ; preds = %55, %8
  %60 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %21
  store i32 1, i32 addrspace(3)* %60, align 4, !tbaa !5
  %61 = add nuw nsw i32 %21, 128
  %62 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %61
  store i32 1, i32 addrspace(3)* %62, align 4, !tbaa !5
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %63 = load i32, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA, align 4, !tbaa !5
  %64 = icmp ult i32 %21, %63
  br i1 %64, label %65, label %75

65:                                               ; preds = %59
  %66 = load i32, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcA, align 4, !tbaa !5
  %67 = add i32 %66, %21
  %68 = zext i32 %67 to i64
  %69 = getelementptr inbounds i32, i32 addrspace(1)* %17, i64 %68
  %70 = load i32, i32 addrspace(1)* %69, align 4, !tbaa !5
  %71 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %21
  store i32 %70, i32 addrspace(3)* %71, align 4, !tbaa !5
  %72 = getelementptr inbounds i32, i32 addrspace(1)* %18, i64 %68
  %73 = load i32, i32 addrspace(1)* %72, align 4, !tbaa !5
  %74 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %21
  store i32 %73, i32 addrspace(3)* %74, align 4, !tbaa !5
  store i32 0, i32 addrspace(3)* %60, align 4, !tbaa !5
  br label %75

75:                                               ; preds = %65, %59
  %76 = load i32, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB, align 4, !tbaa !5
  %77 = icmp ult i32 %21, %76
  br i1 %77, label %78, label %91

78:                                               ; preds = %75
  %79 = load i32, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcB, align 4, !tbaa !5
  %80 = add i32 %21, %6
  %81 = add i32 %80, %79
  %82 = zext i32 %81 to i64
  %83 = getelementptr inbounds i32, i32 addrspace(1)* %17, i64 %82
  %84 = load i32, i32 addrspace(1)* %83, align 4, !tbaa !5
  %85 = sub nsw i32 255, %21
  %86 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %85
  store i32 %84, i32 addrspace(3)* %86, align 4, !tbaa !5
  %87 = getelementptr inbounds i32, i32 addrspace(1)* %18, i64 %82
  %88 = load i32, i32 addrspace(1)* %87, align 4, !tbaa !5
  %89 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %85
  store i32 %88, i32 addrspace(3)* %89, align 4, !tbaa !5
  %90 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %85
  store i32 0, i32 addrspace(3)* %90, align 4, !tbaa !5
  br label %91

91:                                               ; preds = %78, %75
  %92 = shl nuw nsw i32 %21, 1
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %93 = and i32 %21, 127
  %94 = sub nsw i32 %92, %93
  %95 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %94
  %96 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %94
  %97 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %94
  %98 = add nsw i32 %94, 128
  %99 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %98
  %100 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %98
  %101 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %98
  %102 = load i32, i32 addrspace(3)* %97, align 4, !tbaa !5
  %103 = icmp eq i32 %102, 0
  %104 = load i32, i32 addrspace(3)* %101, align 4
  %105 = icmp eq i32 %104, 0
  %106 = select i1 %103, i1 %105, i1 false
  br i1 %106, label %107, label %111

107:                                              ; preds = %91
  %108 = load i32, i32 addrspace(3)* %95, align 4, !tbaa !5
  %109 = load i32, i32 addrspace(3)* %99, align 4, !tbaa !5
  %110 = icmp ugt i32 %108, %109
  br i1 %110, label %116, label %121

111:                                              ; preds = %91
  %112 = icmp eq i32 %102, 1
  br i1 %112, label %113, label %121

113:                                              ; preds = %111
  %114 = load i32, i32 addrspace(3)* %95, align 4, !tbaa !5
  %115 = load i32, i32 addrspace(3)* %99, align 4, !tbaa !5
  br label %116

116:                                              ; preds = %113, %107
  %117 = phi i32 [ %115, %113 ], [ %109, %107 ]
  %118 = phi i32 [ %114, %113 ], [ %108, %107 ]
  store i32 %117, i32 addrspace(3)* %95, align 4, !tbaa !5
  store i32 %118, i32 addrspace(3)* %99, align 4, !tbaa !5
  %119 = load i32, i32 addrspace(3)* %96, align 4, !tbaa !5
  %120 = load i32, i32 addrspace(3)* %100, align 4, !tbaa !5
  store i32 %120, i32 addrspace(3)* %96, align 4, !tbaa !5
  store i32 %119, i32 addrspace(3)* %100, align 4, !tbaa !5
  store i32 %104, i32 addrspace(3)* %97, align 4, !tbaa !5
  store i32 %102, i32 addrspace(3)* %101, align 4, !tbaa !5
  br label %121

121:                                              ; preds = %107, %111, %116
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %122 = and i32 %21, 63
  %123 = sub nsw i32 %92, %122
  %124 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %123
  %125 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %123
  %126 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %123
  %127 = add nsw i32 %123, 64
  %128 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %127
  %129 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %127
  %130 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %127
  %131 = load i32, i32 addrspace(3)* %126, align 4, !tbaa !5
  %132 = icmp eq i32 %131, 0
  %133 = load i32, i32 addrspace(3)* %130, align 4
  %134 = icmp eq i32 %133, 0
  %135 = select i1 %132, i1 %134, i1 false
  br i1 %135, label %141, label %136

136:                                              ; preds = %121
  %137 = icmp eq i32 %131, 1
  br i1 %137, label %138, label %150

138:                                              ; preds = %136
  %139 = load i32, i32 addrspace(3)* %124, align 4, !tbaa !5
  %140 = load i32, i32 addrspace(3)* %128, align 4, !tbaa !5
  br label %145

141:                                              ; preds = %121
  %142 = load i32, i32 addrspace(3)* %124, align 4, !tbaa !5
  %143 = load i32, i32 addrspace(3)* %128, align 4, !tbaa !5
  %144 = icmp ugt i32 %142, %143
  br i1 %144, label %145, label %150

145:                                              ; preds = %141, %138
  %146 = phi i32 [ %140, %138 ], [ %143, %141 ]
  %147 = phi i32 [ %139, %138 ], [ %142, %141 ]
  store i32 %146, i32 addrspace(3)* %124, align 4, !tbaa !5
  store i32 %147, i32 addrspace(3)* %128, align 4, !tbaa !5
  %148 = load i32, i32 addrspace(3)* %125, align 4, !tbaa !5
  %149 = load i32, i32 addrspace(3)* %129, align 4, !tbaa !5
  store i32 %149, i32 addrspace(3)* %125, align 4, !tbaa !5
  store i32 %148, i32 addrspace(3)* %129, align 4, !tbaa !5
  store i32 %133, i32 addrspace(3)* %126, align 4, !tbaa !5
  store i32 %131, i32 addrspace(3)* %130, align 4, !tbaa !5
  br label %150

150:                                              ; preds = %145, %141, %136
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %151 = and i32 %21, 31
  %152 = sub nsw i32 %92, %151
  %153 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %152
  %154 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %152
  %155 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %152
  %156 = add nsw i32 %152, 32
  %157 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %156
  %158 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %156
  %159 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %156
  %160 = load i32, i32 addrspace(3)* %155, align 4, !tbaa !5
  %161 = icmp eq i32 %160, 0
  %162 = load i32, i32 addrspace(3)* %159, align 4
  %163 = icmp eq i32 %162, 0
  %164 = select i1 %161, i1 %163, i1 false
  br i1 %164, label %170, label %165

165:                                              ; preds = %150
  %166 = icmp eq i32 %160, 1
  br i1 %166, label %167, label %179

167:                                              ; preds = %165
  %168 = load i32, i32 addrspace(3)* %153, align 4, !tbaa !5
  %169 = load i32, i32 addrspace(3)* %157, align 4, !tbaa !5
  br label %174

170:                                              ; preds = %150
  %171 = load i32, i32 addrspace(3)* %153, align 4, !tbaa !5
  %172 = load i32, i32 addrspace(3)* %157, align 4, !tbaa !5
  %173 = icmp ugt i32 %171, %172
  br i1 %173, label %174, label %179

174:                                              ; preds = %170, %167
  %175 = phi i32 [ %169, %167 ], [ %172, %170 ]
  %176 = phi i32 [ %168, %167 ], [ %171, %170 ]
  store i32 %175, i32 addrspace(3)* %153, align 4, !tbaa !5
  store i32 %176, i32 addrspace(3)* %157, align 4, !tbaa !5
  %177 = load i32, i32 addrspace(3)* %154, align 4, !tbaa !5
  %178 = load i32, i32 addrspace(3)* %158, align 4, !tbaa !5
  store i32 %178, i32 addrspace(3)* %154, align 4, !tbaa !5
  store i32 %177, i32 addrspace(3)* %158, align 4, !tbaa !5
  store i32 %162, i32 addrspace(3)* %155, align 4, !tbaa !5
  store i32 %160, i32 addrspace(3)* %159, align 4, !tbaa !5
  br label %179

179:                                              ; preds = %174, %170, %165
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %180 = and i32 %21, 15
  %181 = sub nsw i32 %92, %180
  %182 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %181
  %183 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %181
  %184 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %181
  %185 = add nsw i32 %181, 16
  %186 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %185
  %187 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %185
  %188 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %185
  %189 = load i32, i32 addrspace(3)* %184, align 4, !tbaa !5
  %190 = icmp eq i32 %189, 0
  %191 = load i32, i32 addrspace(3)* %188, align 4
  %192 = icmp eq i32 %191, 0
  %193 = select i1 %190, i1 %192, i1 false
  br i1 %193, label %199, label %194

194:                                              ; preds = %179
  %195 = icmp eq i32 %189, 1
  br i1 %195, label %196, label %208

196:                                              ; preds = %194
  %197 = load i32, i32 addrspace(3)* %182, align 4, !tbaa !5
  %198 = load i32, i32 addrspace(3)* %186, align 4, !tbaa !5
  br label %203

199:                                              ; preds = %179
  %200 = load i32, i32 addrspace(3)* %182, align 4, !tbaa !5
  %201 = load i32, i32 addrspace(3)* %186, align 4, !tbaa !5
  %202 = icmp ugt i32 %200, %201
  br i1 %202, label %203, label %208

203:                                              ; preds = %199, %196
  %204 = phi i32 [ %198, %196 ], [ %201, %199 ]
  %205 = phi i32 [ %197, %196 ], [ %200, %199 ]
  store i32 %204, i32 addrspace(3)* %182, align 4, !tbaa !5
  store i32 %205, i32 addrspace(3)* %186, align 4, !tbaa !5
  %206 = load i32, i32 addrspace(3)* %183, align 4, !tbaa !5
  %207 = load i32, i32 addrspace(3)* %187, align 4, !tbaa !5
  store i32 %207, i32 addrspace(3)* %183, align 4, !tbaa !5
  store i32 %206, i32 addrspace(3)* %187, align 4, !tbaa !5
  store i32 %191, i32 addrspace(3)* %184, align 4, !tbaa !5
  store i32 %189, i32 addrspace(3)* %188, align 4, !tbaa !5
  br label %208

208:                                              ; preds = %203, %199, %194
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %209 = and i32 %21, 7
  %210 = sub nsw i32 %92, %209
  %211 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %210
  %212 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %210
  %213 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %210
  %214 = add nsw i32 %210, 8
  %215 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %214
  %216 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %214
  %217 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %214
  %218 = load i32, i32 addrspace(3)* %213, align 4, !tbaa !5
  %219 = icmp eq i32 %218, 0
  %220 = load i32, i32 addrspace(3)* %217, align 4
  %221 = icmp eq i32 %220, 0
  %222 = select i1 %219, i1 %221, i1 false
  br i1 %222, label %228, label %223

223:                                              ; preds = %208
  %224 = icmp eq i32 %218, 1
  br i1 %224, label %225, label %237

225:                                              ; preds = %223
  %226 = load i32, i32 addrspace(3)* %211, align 4, !tbaa !5
  %227 = load i32, i32 addrspace(3)* %215, align 4, !tbaa !5
  br label %232

228:                                              ; preds = %208
  %229 = load i32, i32 addrspace(3)* %211, align 4, !tbaa !5
  %230 = load i32, i32 addrspace(3)* %215, align 4, !tbaa !5
  %231 = icmp ugt i32 %229, %230
  br i1 %231, label %232, label %237

232:                                              ; preds = %228, %225
  %233 = phi i32 [ %227, %225 ], [ %230, %228 ]
  %234 = phi i32 [ %226, %225 ], [ %229, %228 ]
  store i32 %233, i32 addrspace(3)* %211, align 4, !tbaa !5
  store i32 %234, i32 addrspace(3)* %215, align 4, !tbaa !5
  %235 = load i32, i32 addrspace(3)* %212, align 4, !tbaa !5
  %236 = load i32, i32 addrspace(3)* %216, align 4, !tbaa !5
  store i32 %236, i32 addrspace(3)* %212, align 4, !tbaa !5
  store i32 %235, i32 addrspace(3)* %216, align 4, !tbaa !5
  store i32 %220, i32 addrspace(3)* %213, align 4, !tbaa !5
  store i32 %218, i32 addrspace(3)* %217, align 4, !tbaa !5
  br label %237

237:                                              ; preds = %232, %228, %223
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %238 = and i32 %21, 3
  %239 = sub nsw i32 %92, %238
  %240 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %239
  %241 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %239
  %242 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %239
  %243 = add nsw i32 %239, 4
  %244 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %243
  %245 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %243
  %246 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %243
  %247 = load i32, i32 addrspace(3)* %242, align 4, !tbaa !5
  %248 = icmp eq i32 %247, 0
  %249 = load i32, i32 addrspace(3)* %246, align 4
  %250 = icmp eq i32 %249, 0
  %251 = select i1 %248, i1 %250, i1 false
  br i1 %251, label %257, label %252

252:                                              ; preds = %237
  %253 = icmp eq i32 %247, 1
  br i1 %253, label %254, label %266

254:                                              ; preds = %252
  %255 = load i32, i32 addrspace(3)* %240, align 4, !tbaa !5
  %256 = load i32, i32 addrspace(3)* %244, align 4, !tbaa !5
  br label %261

257:                                              ; preds = %237
  %258 = load i32, i32 addrspace(3)* %240, align 4, !tbaa !5
  %259 = load i32, i32 addrspace(3)* %244, align 4, !tbaa !5
  %260 = icmp ugt i32 %258, %259
  br i1 %260, label %261, label %266

261:                                              ; preds = %257, %254
  %262 = phi i32 [ %256, %254 ], [ %259, %257 ]
  %263 = phi i32 [ %255, %254 ], [ %258, %257 ]
  store i32 %262, i32 addrspace(3)* %240, align 4, !tbaa !5
  store i32 %263, i32 addrspace(3)* %244, align 4, !tbaa !5
  %264 = load i32, i32 addrspace(3)* %241, align 4, !tbaa !5
  %265 = load i32, i32 addrspace(3)* %245, align 4, !tbaa !5
  store i32 %265, i32 addrspace(3)* %241, align 4, !tbaa !5
  store i32 %264, i32 addrspace(3)* %245, align 4, !tbaa !5
  store i32 %249, i32 addrspace(3)* %242, align 4, !tbaa !5
  store i32 %247, i32 addrspace(3)* %246, align 4, !tbaa !5
  br label %266

266:                                              ; preds = %261, %257, %252
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %267 = and i32 %21, 1
  %268 = sub nsw i32 %92, %267
  %269 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %268
  %270 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %268
  %271 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %268
  %272 = add nsw i32 %268, 2
  %273 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %272
  %274 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %272
  %275 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %272
  %276 = load i32, i32 addrspace(3)* %271, align 4, !tbaa !5
  %277 = icmp eq i32 %276, 0
  %278 = load i32, i32 addrspace(3)* %275, align 4
  %279 = icmp eq i32 %278, 0
  %280 = select i1 %277, i1 %279, i1 false
  br i1 %280, label %286, label %281

281:                                              ; preds = %266
  %282 = icmp eq i32 %276, 1
  br i1 %282, label %283, label %295

283:                                              ; preds = %281
  %284 = load i32, i32 addrspace(3)* %269, align 4, !tbaa !5
  %285 = load i32, i32 addrspace(3)* %273, align 4, !tbaa !5
  br label %290

286:                                              ; preds = %266
  %287 = load i32, i32 addrspace(3)* %269, align 4, !tbaa !5
  %288 = load i32, i32 addrspace(3)* %273, align 4, !tbaa !5
  %289 = icmp ugt i32 %287, %288
  br i1 %289, label %290, label %295

290:                                              ; preds = %286, %283
  %291 = phi i32 [ %285, %283 ], [ %288, %286 ]
  %292 = phi i32 [ %284, %283 ], [ %287, %286 ]
  store i32 %291, i32 addrspace(3)* %269, align 4, !tbaa !5
  store i32 %292, i32 addrspace(3)* %273, align 4, !tbaa !5
  %293 = load i32, i32 addrspace(3)* %270, align 4, !tbaa !5
  %294 = load i32, i32 addrspace(3)* %274, align 4, !tbaa !5
  store i32 %294, i32 addrspace(3)* %270, align 4, !tbaa !5
  store i32 %293, i32 addrspace(3)* %274, align 4, !tbaa !5
  store i32 %278, i32 addrspace(3)* %271, align 4, !tbaa !5
  store i32 %276, i32 addrspace(3)* %275, align 4, !tbaa !5
  br label %295

295:                                              ; preds = %290, %286, %281
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %296 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %92
  %297 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %92
  %298 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %92
  %299 = or i32 %92, 1
  %300 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %299
  %301 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %299
  %302 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %299
  %303 = load i32, i32 addrspace(3)* %298, align 8, !tbaa !5
  %304 = icmp eq i32 %303, 0
  %305 = load i32, i32 addrspace(3)* %302, align 4
  %306 = icmp eq i32 %305, 0
  %307 = select i1 %304, i1 %306, i1 false
  br i1 %307, label %313, label %308

308:                                              ; preds = %295
  %309 = icmp eq i32 %303, 1
  br i1 %309, label %310, label %324

310:                                              ; preds = %308
  %311 = load i32, i32 addrspace(3)* %296, align 8, !tbaa !5
  %312 = load i32, i32 addrspace(3)* %300, align 4, !tbaa !5
  br label %319

313:                                              ; preds = %295
  %314 = bitcast i32 addrspace(3)* %296 to <2 x i32> addrspace(3)*
  %315 = load <2 x i32>, <2 x i32> addrspace(3)* %314, align 8, !tbaa !5
  %316 = extractelement <2 x i32> %315, i64 0
  %317 = extractelement <2 x i32> %315, i64 1
  %318 = icmp ugt i32 %316, %317
  br i1 %318, label %319, label %324

319:                                              ; preds = %313, %310
  %320 = phi i32 [ %312, %310 ], [ %317, %313 ]
  %321 = phi i32 [ %311, %310 ], [ %316, %313 ]
  store i32 %320, i32 addrspace(3)* %296, align 8, !tbaa !5
  store i32 %321, i32 addrspace(3)* %300, align 4, !tbaa !5
  %322 = load i32, i32 addrspace(3)* %297, align 8, !tbaa !5
  %323 = load i32, i32 addrspace(3)* %301, align 4, !tbaa !5
  store i32 %323, i32 addrspace(3)* %297, align 8, !tbaa !5
  store i32 %322, i32 addrspace(3)* %301, align 4, !tbaa !5
  store i32 %305, i32 addrspace(3)* %298, align 8, !tbaa !5
  store i32 %303, i32 addrspace(3)* %302, align 4, !tbaa !5
  br label %324

324:                                              ; preds = %319, %313, %308
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %325 = load i32, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE8startDst, align 4, !tbaa !5
  %326 = zext i32 %325 to i64
  %327 = getelementptr inbounds i32, i32 addrspace(1)* %19, i64 %326
  %328 = getelementptr inbounds i32, i32 addrspace(1)* %20, i64 %326
  %329 = load i32, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA, align 4, !tbaa !5
  %330 = icmp ult i32 %21, %329
  %331 = zext i32 %21 to i64
  br i1 %330, label %332, label %339

332:                                              ; preds = %324
  %333 = getelementptr inbounds i32, i32 addrspace(1)* %328, i64 %331
  %334 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %21
  %335 = getelementptr inbounds i32, i32 addrspace(1)* %327, i64 %331
  %336 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %21
  %337 = load i32, i32 addrspace(3)* %336, align 4, !tbaa !5
  store i32 %337, i32 addrspace(1)* %335, align 4, !tbaa !5
  %338 = load i32, i32 addrspace(3)* %334, align 4, !tbaa !5
  store i32 %338, i32 addrspace(1)* %333, align 4, !tbaa !5
  br label %339

339:                                              ; preds = %332, %324
  %340 = load i32, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB, align 4, !tbaa !5
  %341 = icmp ult i32 %21, %340
  %342 = add i32 %329, %21
  %343 = zext i32 %342 to i64
  br i1 %341, label %344, label %351

344:                                              ; preds = %339
  %345 = getelementptr inbounds i32, i32 addrspace(1)* %328, i64 %343
  %346 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %342
  %347 = getelementptr inbounds i32, i32 addrspace(1)* %327, i64 %343
  %348 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %342
  %349 = load i32, i32 addrspace(3)* %348, align 4, !tbaa !5
  store i32 %349, i32 addrspace(1)* %347, align 4, !tbaa !5
  %350 = load i32, i32 addrspace(3)* %346, align 4, !tbaa !5
  store i32 %350, i32 addrspace(1)* %345, align 4, !tbaa !5
  br label %351

351:                                              ; preds = %344, %339
  ret void
}

; Function Attrs: convergent mustprogress norecurse nounwind
define protected amdgpu_kernel void @_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj(i32 addrspace(1)* nocapture writeonly %0, i32 addrspace(1)* nocapture writeonly %1, i32 addrspace(1)* nocapture readonly %2, i32 addrspace(1)* nocapture readonly %3, i32 addrspace(1)* nocapture readonly %4, i32 addrspace(1)* nocapture readonly %5, i32 %6, i32 %7) local_unnamed_addr #0 comdat {
  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x() #5
  %10 = lshr i32 %6, 6
  %11 = and i32 %10, 33554431
  %12 = add nsw i32 %11, -1
  %13 = and i32 %12, %9
  %14 = sub i32 %9, %13
  %15 = shl i32 %14, 7
  %16 = zext i32 %15 to i64
  %17 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %16
  %18 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %16
  %19 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %16
  %20 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %16
  %21 = tail call i32 @llvm.amdgcn.workitem.id.x() #5, !range !4
  %22 = icmp eq i32 %21, 0
  br i1 %22, label %23, label %59

23:                                               ; preds = %8
  %24 = add i32 %15, %6
  %25 = sub i32 %7, %24
  %26 = icmp ult i32 %25, %6
  %27 = select i1 %26, i32 %25, i32 %6
  %28 = lshr i32 %6, 7
  %29 = and i32 %27, 127
  %30 = icmp ne i32 %29, 0
  %31 = lshr i32 %27, 7
  %32 = zext i1 %30 to i32
  %33 = add nuw nsw i32 %31, %28
  %34 = add nuw nsw i32 %33, %32
  %35 = zext i32 %9 to i64
  %36 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %35
  %37 = load i32, i32 addrspace(1)* %36, align 4, !tbaa !5
  store i32 %37, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcA, align 4, !tbaa !5
  %38 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %35
  %39 = load i32, i32 addrspace(1)* %38, align 4, !tbaa !5
  store i32 %39, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcB, align 4, !tbaa !5
  %40 = add i32 %39, %37
  store i32 %40, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE8startDst, align 4, !tbaa !5
  %41 = add i32 %13, 1
  %42 = icmp ult i32 %41, %34
  br i1 %42, label %43, label %48

43:                                               ; preds = %23
  %44 = add i32 %9, 1
  %45 = zext i32 %44 to i64
  %46 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %45
  %47 = load i32, i32 addrspace(1)* %46, align 4, !tbaa !5
  br label %48

48:                                               ; preds = %23, %43
  %49 = phi i32 [ %47, %43 ], [ %6, %23 ]
  br i1 %42, label %50, label %55

50:                                               ; preds = %48
  %51 = add i32 %9, 1
  %52 = zext i32 %51 to i64
  %53 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %52
  %54 = load i32, i32 addrspace(1)* %53, align 4, !tbaa !5
  br label %55

55:                                               ; preds = %48, %50
  %56 = phi i32 [ %54, %50 ], [ %27, %48 ]
  %57 = sub i32 %49, %37
  store i32 %57, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA, align 4, !tbaa !5
  %58 = sub i32 %56, %39
  store i32 %58, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB, align 4, !tbaa !5
  br label %59

59:                                               ; preds = %55, %8
  %60 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %21
  store i32 1, i32 addrspace(3)* %60, align 4, !tbaa !5
  %61 = add nuw nsw i32 %21, 128
  %62 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %61
  store i32 1, i32 addrspace(3)* %62, align 4, !tbaa !5
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %63 = load i32, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA, align 4, !tbaa !5
  %64 = icmp ult i32 %21, %63
  br i1 %64, label %65, label %75

65:                                               ; preds = %59
  %66 = load i32, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcA, align 4, !tbaa !5
  %67 = add i32 %66, %21
  %68 = zext i32 %67 to i64
  %69 = getelementptr inbounds i32, i32 addrspace(1)* %17, i64 %68
  %70 = load i32, i32 addrspace(1)* %69, align 4, !tbaa !5
  %71 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %21
  store i32 %70, i32 addrspace(3)* %71, align 4, !tbaa !5
  %72 = getelementptr inbounds i32, i32 addrspace(1)* %18, i64 %68
  %73 = load i32, i32 addrspace(1)* %72, align 4, !tbaa !5
  %74 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %21
  store i32 %73, i32 addrspace(3)* %74, align 4, !tbaa !5
  store i32 0, i32 addrspace(3)* %60, align 4, !tbaa !5
  br label %75

75:                                               ; preds = %65, %59
  %76 = load i32, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB, align 4, !tbaa !5
  %77 = icmp ult i32 %21, %76
  br i1 %77, label %78, label %91

78:                                               ; preds = %75
  %79 = load i32, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcB, align 4, !tbaa !5
  %80 = add i32 %21, %6
  %81 = add i32 %80, %79
  %82 = zext i32 %81 to i64
  %83 = getelementptr inbounds i32, i32 addrspace(1)* %17, i64 %82
  %84 = load i32, i32 addrspace(1)* %83, align 4, !tbaa !5
  %85 = sub nsw i32 255, %21
  %86 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %85
  store i32 %84, i32 addrspace(3)* %86, align 4, !tbaa !5
  %87 = getelementptr inbounds i32, i32 addrspace(1)* %18, i64 %82
  %88 = load i32, i32 addrspace(1)* %87, align 4, !tbaa !5
  %89 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %85
  store i32 %88, i32 addrspace(3)* %89, align 4, !tbaa !5
  %90 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %85
  store i32 0, i32 addrspace(3)* %90, align 4, !tbaa !5
  br label %91

91:                                               ; preds = %78, %75
  %92 = shl nuw nsw i32 %21, 1
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %93 = and i32 %21, 127
  %94 = sub nsw i32 %92, %93
  %95 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %94
  %96 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %94
  %97 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %94
  %98 = add nsw i32 %94, 128
  %99 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %98
  %100 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %98
  %101 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %98
  %102 = load i32, i32 addrspace(3)* %97, align 4, !tbaa !5
  %103 = icmp eq i32 %102, 0
  %104 = load i32, i32 addrspace(3)* %101, align 4
  %105 = icmp eq i32 %104, 0
  %106 = select i1 %103, i1 %105, i1 false
  br i1 %106, label %107, label %111

107:                                              ; preds = %91
  %108 = load i32, i32 addrspace(3)* %95, align 4, !tbaa !5
  %109 = load i32, i32 addrspace(3)* %99, align 4, !tbaa !5
  %110 = icmp ugt i32 %108, %109
  br i1 %110, label %121, label %116

111:                                              ; preds = %91
  %112 = icmp eq i32 %102, 1
  br i1 %112, label %113, label %121

113:                                              ; preds = %111
  %114 = load i32, i32 addrspace(3)* %95, align 4, !tbaa !5
  %115 = load i32, i32 addrspace(3)* %99, align 4, !tbaa !5
  br label %116

116:                                              ; preds = %113, %107
  %117 = phi i32 [ %115, %113 ], [ %109, %107 ]
  %118 = phi i32 [ %114, %113 ], [ %108, %107 ]
  store i32 %117, i32 addrspace(3)* %95, align 4, !tbaa !5
  store i32 %118, i32 addrspace(3)* %99, align 4, !tbaa !5
  %119 = load i32, i32 addrspace(3)* %96, align 4, !tbaa !5
  %120 = load i32, i32 addrspace(3)* %100, align 4, !tbaa !5
  store i32 %120, i32 addrspace(3)* %96, align 4, !tbaa !5
  store i32 %119, i32 addrspace(3)* %100, align 4, !tbaa !5
  store i32 %104, i32 addrspace(3)* %97, align 4, !tbaa !5
  store i32 %102, i32 addrspace(3)* %101, align 4, !tbaa !5
  br label %121

121:                                              ; preds = %107, %111, %116
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %122 = and i32 %21, 63
  %123 = sub nsw i32 %92, %122
  %124 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %123
  %125 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %123
  %126 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %123
  %127 = add nsw i32 %123, 64
  %128 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %127
  %129 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %127
  %130 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %127
  %131 = load i32, i32 addrspace(3)* %126, align 4, !tbaa !5
  %132 = icmp eq i32 %131, 0
  %133 = load i32, i32 addrspace(3)* %130, align 4
  %134 = icmp eq i32 %133, 0
  %135 = select i1 %132, i1 %134, i1 false
  br i1 %135, label %141, label %136

136:                                              ; preds = %121
  %137 = icmp eq i32 %131, 1
  br i1 %137, label %138, label %150

138:                                              ; preds = %136
  %139 = load i32, i32 addrspace(3)* %124, align 4, !tbaa !5
  %140 = load i32, i32 addrspace(3)* %128, align 4, !tbaa !5
  br label %145

141:                                              ; preds = %121
  %142 = load i32, i32 addrspace(3)* %124, align 4, !tbaa !5
  %143 = load i32, i32 addrspace(3)* %128, align 4, !tbaa !5
  %144 = icmp ugt i32 %142, %143
  br i1 %144, label %150, label %145

145:                                              ; preds = %141, %138
  %146 = phi i32 [ %140, %138 ], [ %143, %141 ]
  %147 = phi i32 [ %139, %138 ], [ %142, %141 ]
  store i32 %146, i32 addrspace(3)* %124, align 4, !tbaa !5
  store i32 %147, i32 addrspace(3)* %128, align 4, !tbaa !5
  %148 = load i32, i32 addrspace(3)* %125, align 4, !tbaa !5
  %149 = load i32, i32 addrspace(3)* %129, align 4, !tbaa !5
  store i32 %149, i32 addrspace(3)* %125, align 4, !tbaa !5
  store i32 %148, i32 addrspace(3)* %129, align 4, !tbaa !5
  store i32 %133, i32 addrspace(3)* %126, align 4, !tbaa !5
  store i32 %131, i32 addrspace(3)* %130, align 4, !tbaa !5
  br label %150

150:                                              ; preds = %145, %141, %136
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %151 = and i32 %21, 31
  %152 = sub nsw i32 %92, %151
  %153 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %152
  %154 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %152
  %155 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %152
  %156 = add nsw i32 %152, 32
  %157 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %156
  %158 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %156
  %159 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %156
  %160 = load i32, i32 addrspace(3)* %155, align 4, !tbaa !5
  %161 = icmp eq i32 %160, 0
  %162 = load i32, i32 addrspace(3)* %159, align 4
  %163 = icmp eq i32 %162, 0
  %164 = select i1 %161, i1 %163, i1 false
  br i1 %164, label %170, label %165

165:                                              ; preds = %150
  %166 = icmp eq i32 %160, 1
  br i1 %166, label %167, label %179

167:                                              ; preds = %165
  %168 = load i32, i32 addrspace(3)* %153, align 4, !tbaa !5
  %169 = load i32, i32 addrspace(3)* %157, align 4, !tbaa !5
  br label %174

170:                                              ; preds = %150
  %171 = load i32, i32 addrspace(3)* %153, align 4, !tbaa !5
  %172 = load i32, i32 addrspace(3)* %157, align 4, !tbaa !5
  %173 = icmp ugt i32 %171, %172
  br i1 %173, label %179, label %174

174:                                              ; preds = %170, %167
  %175 = phi i32 [ %169, %167 ], [ %172, %170 ]
  %176 = phi i32 [ %168, %167 ], [ %171, %170 ]
  store i32 %175, i32 addrspace(3)* %153, align 4, !tbaa !5
  store i32 %176, i32 addrspace(3)* %157, align 4, !tbaa !5
  %177 = load i32, i32 addrspace(3)* %154, align 4, !tbaa !5
  %178 = load i32, i32 addrspace(3)* %158, align 4, !tbaa !5
  store i32 %178, i32 addrspace(3)* %154, align 4, !tbaa !5
  store i32 %177, i32 addrspace(3)* %158, align 4, !tbaa !5
  store i32 %162, i32 addrspace(3)* %155, align 4, !tbaa !5
  store i32 %160, i32 addrspace(3)* %159, align 4, !tbaa !5
  br label %179

179:                                              ; preds = %174, %170, %165
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %180 = and i32 %21, 15
  %181 = sub nsw i32 %92, %180
  %182 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %181
  %183 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %181
  %184 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %181
  %185 = add nsw i32 %181, 16
  %186 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %185
  %187 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %185
  %188 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %185
  %189 = load i32, i32 addrspace(3)* %184, align 4, !tbaa !5
  %190 = icmp eq i32 %189, 0
  %191 = load i32, i32 addrspace(3)* %188, align 4
  %192 = icmp eq i32 %191, 0
  %193 = select i1 %190, i1 %192, i1 false
  br i1 %193, label %199, label %194

194:                                              ; preds = %179
  %195 = icmp eq i32 %189, 1
  br i1 %195, label %196, label %208

196:                                              ; preds = %194
  %197 = load i32, i32 addrspace(3)* %182, align 4, !tbaa !5
  %198 = load i32, i32 addrspace(3)* %186, align 4, !tbaa !5
  br label %203

199:                                              ; preds = %179
  %200 = load i32, i32 addrspace(3)* %182, align 4, !tbaa !5
  %201 = load i32, i32 addrspace(3)* %186, align 4, !tbaa !5
  %202 = icmp ugt i32 %200, %201
  br i1 %202, label %208, label %203

203:                                              ; preds = %199, %196
  %204 = phi i32 [ %198, %196 ], [ %201, %199 ]
  %205 = phi i32 [ %197, %196 ], [ %200, %199 ]
  store i32 %204, i32 addrspace(3)* %182, align 4, !tbaa !5
  store i32 %205, i32 addrspace(3)* %186, align 4, !tbaa !5
  %206 = load i32, i32 addrspace(3)* %183, align 4, !tbaa !5
  %207 = load i32, i32 addrspace(3)* %187, align 4, !tbaa !5
  store i32 %207, i32 addrspace(3)* %183, align 4, !tbaa !5
  store i32 %206, i32 addrspace(3)* %187, align 4, !tbaa !5
  store i32 %191, i32 addrspace(3)* %184, align 4, !tbaa !5
  store i32 %189, i32 addrspace(3)* %188, align 4, !tbaa !5
  br label %208

208:                                              ; preds = %203, %199, %194
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %209 = and i32 %21, 7
  %210 = sub nsw i32 %92, %209
  %211 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %210
  %212 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %210
  %213 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %210
  %214 = add nsw i32 %210, 8
  %215 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %214
  %216 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %214
  %217 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %214
  %218 = load i32, i32 addrspace(3)* %213, align 4, !tbaa !5
  %219 = icmp eq i32 %218, 0
  %220 = load i32, i32 addrspace(3)* %217, align 4
  %221 = icmp eq i32 %220, 0
  %222 = select i1 %219, i1 %221, i1 false
  br i1 %222, label %228, label %223

223:                                              ; preds = %208
  %224 = icmp eq i32 %218, 1
  br i1 %224, label %225, label %237

225:                                              ; preds = %223
  %226 = load i32, i32 addrspace(3)* %211, align 4, !tbaa !5
  %227 = load i32, i32 addrspace(3)* %215, align 4, !tbaa !5
  br label %232

228:                                              ; preds = %208
  %229 = load i32, i32 addrspace(3)* %211, align 4, !tbaa !5
  %230 = load i32, i32 addrspace(3)* %215, align 4, !tbaa !5
  %231 = icmp ugt i32 %229, %230
  br i1 %231, label %237, label %232

232:                                              ; preds = %228, %225
  %233 = phi i32 [ %227, %225 ], [ %230, %228 ]
  %234 = phi i32 [ %226, %225 ], [ %229, %228 ]
  store i32 %233, i32 addrspace(3)* %211, align 4, !tbaa !5
  store i32 %234, i32 addrspace(3)* %215, align 4, !tbaa !5
  %235 = load i32, i32 addrspace(3)* %212, align 4, !tbaa !5
  %236 = load i32, i32 addrspace(3)* %216, align 4, !tbaa !5
  store i32 %236, i32 addrspace(3)* %212, align 4, !tbaa !5
  store i32 %235, i32 addrspace(3)* %216, align 4, !tbaa !5
  store i32 %220, i32 addrspace(3)* %213, align 4, !tbaa !5
  store i32 %218, i32 addrspace(3)* %217, align 4, !tbaa !5
  br label %237

237:                                              ; preds = %232, %228, %223
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %238 = and i32 %21, 3
  %239 = sub nsw i32 %92, %238
  %240 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %239
  %241 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %239
  %242 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %239
  %243 = add nsw i32 %239, 4
  %244 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %243
  %245 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %243
  %246 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %243
  %247 = load i32, i32 addrspace(3)* %242, align 4, !tbaa !5
  %248 = icmp eq i32 %247, 0
  %249 = load i32, i32 addrspace(3)* %246, align 4
  %250 = icmp eq i32 %249, 0
  %251 = select i1 %248, i1 %250, i1 false
  br i1 %251, label %257, label %252

252:                                              ; preds = %237
  %253 = icmp eq i32 %247, 1
  br i1 %253, label %254, label %266

254:                                              ; preds = %252
  %255 = load i32, i32 addrspace(3)* %240, align 4, !tbaa !5
  %256 = load i32, i32 addrspace(3)* %244, align 4, !tbaa !5
  br label %261

257:                                              ; preds = %237
  %258 = load i32, i32 addrspace(3)* %240, align 4, !tbaa !5
  %259 = load i32, i32 addrspace(3)* %244, align 4, !tbaa !5
  %260 = icmp ugt i32 %258, %259
  br i1 %260, label %266, label %261

261:                                              ; preds = %257, %254
  %262 = phi i32 [ %256, %254 ], [ %259, %257 ]
  %263 = phi i32 [ %255, %254 ], [ %258, %257 ]
  store i32 %262, i32 addrspace(3)* %240, align 4, !tbaa !5
  store i32 %263, i32 addrspace(3)* %244, align 4, !tbaa !5
  %264 = load i32, i32 addrspace(3)* %241, align 4, !tbaa !5
  %265 = load i32, i32 addrspace(3)* %245, align 4, !tbaa !5
  store i32 %265, i32 addrspace(3)* %241, align 4, !tbaa !5
  store i32 %264, i32 addrspace(3)* %245, align 4, !tbaa !5
  store i32 %249, i32 addrspace(3)* %242, align 4, !tbaa !5
  store i32 %247, i32 addrspace(3)* %246, align 4, !tbaa !5
  br label %266

266:                                              ; preds = %261, %257, %252
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %267 = and i32 %21, 1
  %268 = sub nsw i32 %92, %267
  %269 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %268
  %270 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %268
  %271 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %268
  %272 = add nsw i32 %268, 2
  %273 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %272
  %274 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %272
  %275 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %272
  %276 = load i32, i32 addrspace(3)* %271, align 4, !tbaa !5
  %277 = icmp eq i32 %276, 0
  %278 = load i32, i32 addrspace(3)* %275, align 4
  %279 = icmp eq i32 %278, 0
  %280 = select i1 %277, i1 %279, i1 false
  br i1 %280, label %286, label %281

281:                                              ; preds = %266
  %282 = icmp eq i32 %276, 1
  br i1 %282, label %283, label %295

283:                                              ; preds = %281
  %284 = load i32, i32 addrspace(3)* %269, align 4, !tbaa !5
  %285 = load i32, i32 addrspace(3)* %273, align 4, !tbaa !5
  br label %290

286:                                              ; preds = %266
  %287 = load i32, i32 addrspace(3)* %269, align 4, !tbaa !5
  %288 = load i32, i32 addrspace(3)* %273, align 4, !tbaa !5
  %289 = icmp ugt i32 %287, %288
  br i1 %289, label %295, label %290

290:                                              ; preds = %286, %283
  %291 = phi i32 [ %285, %283 ], [ %288, %286 ]
  %292 = phi i32 [ %284, %283 ], [ %287, %286 ]
  store i32 %291, i32 addrspace(3)* %269, align 4, !tbaa !5
  store i32 %292, i32 addrspace(3)* %273, align 4, !tbaa !5
  %293 = load i32, i32 addrspace(3)* %270, align 4, !tbaa !5
  %294 = load i32, i32 addrspace(3)* %274, align 4, !tbaa !5
  store i32 %294, i32 addrspace(3)* %270, align 4, !tbaa !5
  store i32 %293, i32 addrspace(3)* %274, align 4, !tbaa !5
  store i32 %278, i32 addrspace(3)* %271, align 4, !tbaa !5
  store i32 %276, i32 addrspace(3)* %275, align 4, !tbaa !5
  br label %295

295:                                              ; preds = %290, %286, %281
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %296 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %92
  %297 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %92
  %298 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %92
  %299 = or i32 %92, 1
  %300 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %299
  %301 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %299
  %302 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf, i32 0, i32 %299
  %303 = load i32, i32 addrspace(3)* %298, align 8, !tbaa !5
  %304 = icmp eq i32 %303, 0
  %305 = load i32, i32 addrspace(3)* %302, align 4
  %306 = icmp eq i32 %305, 0
  %307 = select i1 %304, i1 %306, i1 false
  br i1 %307, label %313, label %308

308:                                              ; preds = %295
  %309 = icmp eq i32 %303, 1
  br i1 %309, label %310, label %324

310:                                              ; preds = %308
  %311 = load i32, i32 addrspace(3)* %296, align 8, !tbaa !5
  %312 = load i32, i32 addrspace(3)* %300, align 4, !tbaa !5
  br label %319

313:                                              ; preds = %295
  %314 = bitcast i32 addrspace(3)* %296 to <2 x i32> addrspace(3)*
  %315 = load <2 x i32>, <2 x i32> addrspace(3)* %314, align 8, !tbaa !5
  %316 = extractelement <2 x i32> %315, i64 0
  %317 = extractelement <2 x i32> %315, i64 1
  %318 = icmp ugt i32 %316, %317
  br i1 %318, label %324, label %319

319:                                              ; preds = %313, %310
  %320 = phi i32 [ %312, %310 ], [ %317, %313 ]
  %321 = phi i32 [ %311, %310 ], [ %316, %313 ]
  store i32 %320, i32 addrspace(3)* %296, align 8, !tbaa !5
  store i32 %321, i32 addrspace(3)* %300, align 4, !tbaa !5
  %322 = load i32, i32 addrspace(3)* %297, align 8, !tbaa !5
  %323 = load i32, i32 addrspace(3)* %301, align 4, !tbaa !5
  store i32 %323, i32 addrspace(3)* %297, align 8, !tbaa !5
  store i32 %322, i32 addrspace(3)* %301, align 4, !tbaa !5
  store i32 %305, i32 addrspace(3)* %298, align 8, !tbaa !5
  store i32 %303, i32 addrspace(3)* %302, align 4, !tbaa !5
  br label %324

324:                                              ; preds = %319, %313, %308
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %325 = load i32, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE8startDst, align 4, !tbaa !5
  %326 = zext i32 %325 to i64
  %327 = getelementptr inbounds i32, i32 addrspace(1)* %19, i64 %326
  %328 = getelementptr inbounds i32, i32 addrspace(1)* %20, i64 %326
  %329 = load i32, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA, align 4, !tbaa !5
  %330 = icmp ult i32 %21, %329
  %331 = zext i32 %21 to i64
  br i1 %330, label %332, label %339

332:                                              ; preds = %324
  %333 = getelementptr inbounds i32, i32 addrspace(1)* %328, i64 %331
  %334 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %21
  %335 = getelementptr inbounds i32, i32 addrspace(1)* %327, i64 %331
  %336 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %21
  %337 = load i32, i32 addrspace(3)* %336, align 4, !tbaa !5
  store i32 %337, i32 addrspace(1)* %335, align 4, !tbaa !5
  %338 = load i32, i32 addrspace(3)* %334, align 4, !tbaa !5
  store i32 %338, i32 addrspace(1)* %333, align 4, !tbaa !5
  br label %339

339:                                              ; preds = %332, %324
  %340 = load i32, i32 addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB, align 4, !tbaa !5
  %341 = icmp ult i32 %21, %340
  %342 = add i32 %329, %21
  %343 = zext i32 %342 to i64
  br i1 %341, label %344, label %351

344:                                              ; preds = %339
  %345 = getelementptr inbounds i32, i32 addrspace(1)* %328, i64 %343
  %346 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %342
  %347 = getelementptr inbounds i32, i32 addrspace(1)* %327, i64 %343
  %348 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %342
  %349 = load i32, i32 addrspace(3)* %348, align 4, !tbaa !5
  store i32 %349, i32 addrspace(1)* %347, align 4, !tbaa !5
  %350 = load i32, i32 addrspace(3)* %346, align 4, !tbaa !5
  store i32 %350, i32 addrspace(1)* %345, align 4, !tbaa !5
  br label %351

351:                                              ; preds = %344, %339
  ret void
}

; Function Attrs: convergent mustprogress norecurse nounwind
define protected amdgpu_kernel void @_Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j(i32 addrspace(1)* nocapture writeonly %0, i32 addrspace(1)* nocapture writeonly %1, i32 addrspace(1)* nocapture readonly %2, i32 addrspace(1)* nocapture readonly %3, i32 %4) local_unnamed_addr #0 comdat {
  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x() #5
  %7 = shl i32 %6, 10
  %8 = tail call i32 @llvm.amdgcn.workitem.id.x() #5, !range !4
  %9 = or i32 %7, %8
  %10 = zext i32 %9 to i64
  %11 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %10
  %12 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %10
  %13 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %10
  %14 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %10
  %15 = load i32, i32 addrspace(1)* %11, align 4, !tbaa !5
  %16 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ21mergeSortSharedKernelILj1EEvPjS0_S0_S0_jE5s_key, i32 0, i32 %8
  store i32 %15, i32 addrspace(3)* %16, align 4, !tbaa !5
  %17 = load i32, i32 addrspace(1)* %12, align 4, !tbaa !5
  %18 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ21mergeSortSharedKernelILj1EEvPjS0_S0_S0_jE5s_val, i32 0, i32 %8
  store i32 %17, i32 addrspace(3)* %18, align 4, !tbaa !5
  %19 = getelementptr inbounds i32, i32 addrspace(1)* %11, i64 512
  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !5
  %21 = add nuw nsw i32 %8, 512
  %22 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ21mergeSortSharedKernelILj1EEvPjS0_S0_S0_jE5s_key, i32 0, i32 %21
  store i32 %20, i32 addrspace(3)* %22, align 4, !tbaa !5
  %23 = getelementptr inbounds i32, i32 addrspace(1)* %12, i64 512
  %24 = load i32, i32 addrspace(1)* %23, align 4, !tbaa !5
  %25 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ21mergeSortSharedKernelILj1EEvPjS0_S0_S0_jE5s_val, i32 0, i32 %21
  store i32 %24, i32 addrspace(3)* %25, align 4, !tbaa !5
  %26 = icmp ugt i32 %4, 1
  br i1 %26, label %34, label %27

27:                                               ; preds = %82, %5
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %28 = load i32, i32 addrspace(3)* %16, align 4, !tbaa !5
  store i32 %28, i32 addrspace(1)* %13, align 4, !tbaa !5
  %29 = load i32, i32 addrspace(3)* %18, align 4, !tbaa !5
  store i32 %29, i32 addrspace(1)* %14, align 4, !tbaa !5
  %30 = load i32, i32 addrspace(3)* %22, align 4, !tbaa !5
  %31 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 512
  store i32 %30, i32 addrspace(1)* %31, align 4, !tbaa !5
  %32 = load i32, i32 addrspace(3)* %25, align 4, !tbaa !5
  %33 = getelementptr inbounds i32, i32 addrspace(1)* %14, i64 512
  store i32 %32, i32 addrspace(1)* %33, align 4, !tbaa !5
  ret void

34:                                               ; preds = %5, %82
  %35 = phi i32 [ %89, %82 ], [ 1, %5 ]
  %36 = add i32 %35, 1023
  %37 = and i32 %36, %8
  %38 = sub nsw i32 %8, %37
  %39 = shl nsw i32 %38, 1
  %40 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ21mergeSortSharedKernelILj1EEvPjS0_S0_S0_jE5s_key, i32 0, i32 %39
  %41 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ21mergeSortSharedKernelILj1EEvPjS0_S0_S0_jE5s_val, i32 0, i32 %39
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %42 = getelementptr inbounds i32, i32 addrspace(3)* %40, i32 %37
  %43 = load i32, i32 addrspace(3)* %42, align 4, !tbaa !5
  %44 = getelementptr inbounds i32, i32 addrspace(3)* %41, i32 %37
  %45 = load i32, i32 addrspace(3)* %44, align 4, !tbaa !5
  %46 = add i32 %37, %35
  %47 = getelementptr inbounds i32, i32 addrspace(3)* %40, i32 %46
  %48 = load i32, i32 addrspace(3)* %47, align 4, !tbaa !5
  %49 = getelementptr inbounds i32, i32 addrspace(3)* %41, i32 %46
  %50 = load i32, i32 addrspace(3)* %49, align 4, !tbaa !5
  %51 = getelementptr inbounds i32, i32 addrspace(3)* %40, i32 %35
  %52 = icmp eq i32 %35, 0
  br i1 %52, label %66, label %53

53:                                               ; preds = %34, %53
  %54 = phi i32 [ %63, %53 ], [ 0, %34 ]
  %55 = phi i32 [ %64, %53 ], [ %35, %34 ]
  %56 = add i32 %55, %54
  %57 = icmp ugt i32 %56, %35
  %58 = select i1 %57, i32 %35, i32 %56
  %59 = add i32 %58, -1
  %60 = getelementptr inbounds i32, i32 addrspace(3)* %51, i32 %59
  %61 = load i32, i32 addrspace(3)* %60, align 4, !tbaa !5
  %62 = icmp ult i32 %61, %43
  %63 = select i1 %62, i32 %58, i32 %54
  %64 = lshr i32 %55, 1
  %65 = icmp ult i32 %55, 2
  br i1 %65, label %66, label %53, !llvm.loop !16

66:                                               ; preds = %53, %34
  %67 = phi i32 [ 0, %34 ], [ %63, %53 ]
  %68 = add i32 %67, %37
  br i1 %52, label %82, label %69

69:                                               ; preds = %66, %69
  %70 = phi i32 [ %79, %69 ], [ 0, %66 ]
  %71 = phi i32 [ %80, %69 ], [ %35, %66 ]
  %72 = add i32 %71, %70
  %73 = icmp ugt i32 %72, %35
  %74 = select i1 %73, i32 %35, i32 %72
  %75 = add i32 %74, -1
  %76 = getelementptr inbounds i32, i32 addrspace(3)* %40, i32 %75
  %77 = load i32, i32 addrspace(3)* %76, align 4, !tbaa !5
  %78 = icmp ugt i32 %77, %48
  %79 = select i1 %78, i32 %70, i32 %74
  %80 = lshr i32 %71, 1
  %81 = icmp ult i32 %71, 2
  br i1 %81, label %82, label %69, !llvm.loop !17

82:                                               ; preds = %69, %66
  %83 = phi i32 [ 0, %66 ], [ %79, %69 ]
  %84 = add i32 %83, %37
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %85 = getelementptr inbounds i32, i32 addrspace(3)* %40, i32 %68
  store i32 %43, i32 addrspace(3)* %85, align 4, !tbaa !5
  %86 = getelementptr inbounds i32, i32 addrspace(3)* %41, i32 %68
  store i32 %45, i32 addrspace(3)* %86, align 4, !tbaa !5
  %87 = getelementptr inbounds i32, i32 addrspace(3)* %40, i32 %84
  store i32 %48, i32 addrspace(3)* %87, align 4, !tbaa !5
  %88 = getelementptr inbounds i32, i32 addrspace(3)* %41, i32 %84
  store i32 %50, i32 addrspace(3)* %88, align 4, !tbaa !5
  %89 = shl i32 %35, 1
  %90 = icmp ult i32 %89, %4
  br i1 %90, label %34, label %27, !llvm.loop !18
}

; Function Attrs: convergent mustprogress norecurse nounwind
define protected amdgpu_kernel void @_Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j(i32 addrspace(1)* nocapture writeonly %0, i32 addrspace(1)* nocapture writeonly %1, i32 addrspace(1)* nocapture readonly %2, i32 addrspace(1)* nocapture readonly %3, i32 %4) local_unnamed_addr #0 comdat {
  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x() #5
  %7 = shl i32 %6, 10
  %8 = tail call i32 @llvm.amdgcn.workitem.id.x() #5, !range !4
  %9 = or i32 %7, %8
  %10 = zext i32 %9 to i64
  %11 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %10
  %12 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %10
  %13 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %10
  %14 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %10
  %15 = load i32, i32 addrspace(1)* %11, align 4, !tbaa !5
  %16 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ21mergeSortSharedKernelILj0EEvPjS0_S0_S0_jE5s_key, i32 0, i32 %8
  store i32 %15, i32 addrspace(3)* %16, align 4, !tbaa !5
  %17 = load i32, i32 addrspace(1)* %12, align 4, !tbaa !5
  %18 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ21mergeSortSharedKernelILj0EEvPjS0_S0_S0_jE5s_val, i32 0, i32 %8
  store i32 %17, i32 addrspace(3)* %18, align 4, !tbaa !5
  %19 = getelementptr inbounds i32, i32 addrspace(1)* %11, i64 512
  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !5
  %21 = add nuw nsw i32 %8, 512
  %22 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ21mergeSortSharedKernelILj0EEvPjS0_S0_S0_jE5s_key, i32 0, i32 %21
  store i32 %20, i32 addrspace(3)* %22, align 4, !tbaa !5
  %23 = getelementptr inbounds i32, i32 addrspace(1)* %12, i64 512
  %24 = load i32, i32 addrspace(1)* %23, align 4, !tbaa !5
  %25 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ21mergeSortSharedKernelILj0EEvPjS0_S0_S0_jE5s_val, i32 0, i32 %21
  store i32 %24, i32 addrspace(3)* %25, align 4, !tbaa !5
  %26 = icmp ugt i32 %4, 1
  br i1 %26, label %34, label %27

27:                                               ; preds = %82, %5
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %28 = load i32, i32 addrspace(3)* %16, align 4, !tbaa !5
  store i32 %28, i32 addrspace(1)* %13, align 4, !tbaa !5
  %29 = load i32, i32 addrspace(3)* %18, align 4, !tbaa !5
  store i32 %29, i32 addrspace(1)* %14, align 4, !tbaa !5
  %30 = load i32, i32 addrspace(3)* %22, align 4, !tbaa !5
  %31 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 512
  store i32 %30, i32 addrspace(1)* %31, align 4, !tbaa !5
  %32 = load i32, i32 addrspace(3)* %25, align 4, !tbaa !5
  %33 = getelementptr inbounds i32, i32 addrspace(1)* %14, i64 512
  store i32 %32, i32 addrspace(1)* %33, align 4, !tbaa !5
  ret void

34:                                               ; preds = %5, %82
  %35 = phi i32 [ %89, %82 ], [ 1, %5 ]
  %36 = add i32 %35, 1023
  %37 = and i32 %36, %8
  %38 = sub nsw i32 %8, %37
  %39 = shl nsw i32 %38, 1
  %40 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ21mergeSortSharedKernelILj0EEvPjS0_S0_S0_jE5s_key, i32 0, i32 %39
  %41 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)* @_ZZ21mergeSortSharedKernelILj0EEvPjS0_S0_S0_jE5s_val, i32 0, i32 %39
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %42 = getelementptr inbounds i32, i32 addrspace(3)* %40, i32 %37
  %43 = load i32, i32 addrspace(3)* %42, align 4, !tbaa !5
  %44 = getelementptr inbounds i32, i32 addrspace(3)* %41, i32 %37
  %45 = load i32, i32 addrspace(3)* %44, align 4, !tbaa !5
  %46 = add i32 %37, %35
  %47 = getelementptr inbounds i32, i32 addrspace(3)* %40, i32 %46
  %48 = load i32, i32 addrspace(3)* %47, align 4, !tbaa !5
  %49 = getelementptr inbounds i32, i32 addrspace(3)* %41, i32 %46
  %50 = load i32, i32 addrspace(3)* %49, align 4, !tbaa !5
  %51 = getelementptr inbounds i32, i32 addrspace(3)* %40, i32 %35
  %52 = icmp eq i32 %35, 0
  br i1 %52, label %66, label %53

53:                                               ; preds = %34, %53
  %54 = phi i32 [ %63, %53 ], [ 0, %34 ]
  %55 = phi i32 [ %64, %53 ], [ %35, %34 ]
  %56 = add i32 %55, %54
  %57 = icmp ugt i32 %56, %35
  %58 = select i1 %57, i32 %35, i32 %56
  %59 = add i32 %58, -1
  %60 = getelementptr inbounds i32, i32 addrspace(3)* %51, i32 %59
  %61 = load i32, i32 addrspace(3)* %60, align 4, !tbaa !5
  %62 = icmp ugt i32 %61, %43
  %63 = select i1 %62, i32 %58, i32 %54
  %64 = lshr i32 %55, 1
  %65 = icmp ult i32 %55, 2
  br i1 %65, label %66, label %53, !llvm.loop !19

66:                                               ; preds = %53, %34
  %67 = phi i32 [ 0, %34 ], [ %63, %53 ]
  %68 = add i32 %67, %37
  br i1 %52, label %82, label %69

69:                                               ; preds = %66, %69
  %70 = phi i32 [ %79, %69 ], [ 0, %66 ]
  %71 = phi i32 [ %80, %69 ], [ %35, %66 ]
  %72 = add i32 %71, %70
  %73 = icmp ugt i32 %72, %35
  %74 = select i1 %73, i32 %35, i32 %72
  %75 = add i32 %74, -1
  %76 = getelementptr inbounds i32, i32 addrspace(3)* %40, i32 %75
  %77 = load i32, i32 addrspace(3)* %76, align 4, !tbaa !5
  %78 = icmp ult i32 %77, %48
  %79 = select i1 %78, i32 %70, i32 %74
  %80 = lshr i32 %71, 1
  %81 = icmp ult i32 %71, 2
  br i1 %81, label %82, label %69, !llvm.loop !20

82:                                               ; preds = %69, %66
  %83 = phi i32 [ 0, %66 ], [ %79, %69 ]
  %84 = add i32 %83, %37
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %85 = getelementptr inbounds i32, i32 addrspace(3)* %40, i32 %68
  store i32 %43, i32 addrspace(3)* %85, align 4, !tbaa !5
  %86 = getelementptr inbounds i32, i32 addrspace(3)* %41, i32 %68
  store i32 %45, i32 addrspace(3)* %86, align 4, !tbaa !5
  %87 = getelementptr inbounds i32, i32 addrspace(3)* %40, i32 %84
  store i32 %48, i32 addrspace(3)* %87, align 4, !tbaa !5
  %88 = getelementptr inbounds i32, i32 addrspace(3)* %41, i32 %84
  store i32 %50, i32 addrspace(3)* %88, align 4, !tbaa !5
  %89 = shl i32 %35, 1
  %90 = icmp ult i32 %89, %4
  br i1 %90, label %34, label %27, !llvm.loop !21
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind
define protected amdgpu_kernel void @_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj(i32 addrspace(1)* nocapture writeonly %0, i32 addrspace(1)* nocapture writeonly %1, i32 addrspace(1)* nocapture readonly %2, i32 %3, i32 %4, i32 %5) local_unnamed_addr #1 comdat {
  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x() #5
  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)* @llvm.amdgcn.dispatch.ptr() #5
  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4
  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*
  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !13, !invariant.load !14
  %12 = zext i16 %11 to i32
  %13 = mul i32 %7, %12
  %14 = tail call i32 @llvm.amdgcn.workitem.id.x() #5, !range !4
  %15 = add i32 %13, %14
  %16 = icmp ult i32 %15, %5
  br i1 %16, label %17, label %109

17:                                               ; preds = %6
  %18 = lshr i32 %3, 7
  %19 = add nsw i32 %18, -1
  %20 = and i32 %15, %19
  %21 = sub i32 %15, %20
  %22 = shl i32 %21, 8
  %23 = zext i32 %22 to i64
  %24 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %23
  %25 = lshr exact i32 %22, 7
  %26 = zext i32 %25 to i64
  %27 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %26
  %28 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %26
  %29 = add i32 %22, %3
  %30 = sub i32 %4, %29
  %31 = icmp ult i32 %30, %3
  %32 = select i1 %31, i32 %30, i32 %3
  %33 = and i32 %3, 127
  %34 = icmp ne i32 %33, 0
  %35 = zext i1 %34 to i32
  %36 = add nuw nsw i32 %18, %35
  %37 = and i32 %32, 127
  %38 = icmp ne i32 %37, 0
  %39 = lshr i32 %32, 7
  %40 = zext i1 %38 to i32
  %41 = add nuw nsw i32 %39, %40
  %42 = icmp ult i32 %20, %36
  br i1 %42, label %43, label %75

43:                                               ; preds = %17
  %44 = shl i32 %20, 7
  %45 = zext i32 %20 to i64
  %46 = getelementptr inbounds i32, i32 addrspace(1)* %27, i64 %45
  store i32 %44, i32 addrspace(1)* %46, align 4, !tbaa !5
  %47 = zext i32 %44 to i64
  %48 = getelementptr inbounds i32, i32 addrspace(1)* %24, i64 %47
  %49 = load i32, i32 addrspace(1)* %48, align 4, !tbaa !5
  %50 = zext i32 %3 to i64
  %51 = getelementptr inbounds i32, i32 addrspace(1)* %24, i64 %50
  %52 = icmp eq i32 %32, 0
  br i1 %52, label %72, label %53

53:                                               ; preds = %43
  %54 = add i32 %32, -1
  %55 = tail call i32 @llvm.ctlz.i32(i32 %54, i1 false) #5, !range !15
  %56 = sub nuw nsw i32 32, %55
  %57 = shl nuw i32 1, %56
  br label %58

58:                                               ; preds = %53, %58
  %59 = phi i32 [ %69, %58 ], [ 0, %53 ]
  %60 = phi i32 [ %70, %58 ], [ %57, %53 ]
  %61 = add i32 %60, %59
  %62 = icmp ugt i32 %61, %32
  %63 = select i1 %62, i32 %32, i32 %61
  %64 = add i32 %63, -1
  %65 = zext i32 %64 to i64
  %66 = getelementptr inbounds i32, i32 addrspace(1)* %51, i64 %65
  %67 = load i32, i32 addrspace(1)* %66, align 4, !tbaa !5
  %68 = icmp ult i32 %67, %49
  %69 = select i1 %68, i32 %63, i32 %59
  %70 = lshr i32 %60, 1
  %71 = icmp ult i32 %60, 2
  br i1 %71, label %72, label %58, !llvm.loop !16

72:                                               ; preds = %58, %43
  %73 = phi i32 [ 0, %43 ], [ %69, %58 ]
  %74 = getelementptr inbounds i32, i32 addrspace(1)* %28, i64 %45
  store i32 %73, i32 addrspace(1)* %74, align 4, !tbaa !5
  br label %75

75:                                               ; preds = %72, %17
  %76 = icmp ult i32 %20, %41
  br i1 %76, label %77, label %109

77:                                               ; preds = %75
  %78 = shl i32 %20, 7
  %79 = add i32 %20, %18
  %80 = zext i32 %79 to i64
  %81 = getelementptr inbounds i32, i32 addrspace(1)* %28, i64 %80
  store i32 %78, i32 addrspace(1)* %81, align 4, !tbaa !5
  %82 = add i32 %78, %3
  %83 = zext i32 %82 to i64
  %84 = getelementptr inbounds i32, i32 addrspace(1)* %24, i64 %83
  %85 = load i32, i32 addrspace(1)* %84, align 4, !tbaa !5
  %86 = icmp eq i32 %3, 0
  br i1 %86, label %106, label %87

87:                                               ; preds = %77
  %88 = add i32 %3, -1
  %89 = tail call i32 @llvm.ctlz.i32(i32 %88, i1 false) #5, !range !15
  %90 = sub nuw nsw i32 32, %89
  %91 = shl nuw i32 1, %90
  br label %92

92:                                               ; preds = %87, %92
  %93 = phi i32 [ %103, %92 ], [ 0, %87 ]
  %94 = phi i32 [ %104, %92 ], [ %91, %87 ]
  %95 = add i32 %94, %93
  %96 = icmp ugt i32 %95, %3
  %97 = select i1 %96, i32 %3, i32 %95
  %98 = add i32 %97, -1
  %99 = zext i32 %98 to i64
  %100 = getelementptr inbounds i32, i32 addrspace(1)* %24, i64 %99
  %101 = load i32, i32 addrspace(1)* %100, align 4, !tbaa !5
  %102 = icmp ugt i32 %101, %85
  %103 = select i1 %102, i32 %93, i32 %97
  %104 = lshr i32 %94, 1
  %105 = icmp ult i32 %94, 2
  br i1 %105, label %106, label %92, !llvm.loop !17

106:                                              ; preds = %92, %77
  %107 = phi i32 [ 0, %77 ], [ %103, %92 ]
  %108 = getelementptr inbounds i32, i32 addrspace(1)* %27, i64 %80
  store i32 %107, i32 addrspace(1)* %108, align 4, !tbaa !5
  br label %109

109:                                              ; preds = %75, %106, %6
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind
define protected amdgpu_kernel void @_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj(i32 addrspace(1)* nocapture writeonly %0, i32 addrspace(1)* nocapture writeonly %1, i32 addrspace(1)* nocapture readonly %2, i32 %3, i32 %4, i32 %5) local_unnamed_addr #1 comdat {
  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x() #5
  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)* @llvm.amdgcn.dispatch.ptr() #5
  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4
  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*
  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !13, !invariant.load !14
  %12 = zext i16 %11 to i32
  %13 = mul i32 %7, %12
  %14 = tail call i32 @llvm.amdgcn.workitem.id.x() #5, !range !4
  %15 = add i32 %13, %14
  %16 = icmp ult i32 %15, %5
  br i1 %16, label %17, label %109

17:                                               ; preds = %6
  %18 = lshr i32 %3, 7
  %19 = add nsw i32 %18, -1
  %20 = and i32 %15, %19
  %21 = sub i32 %15, %20
  %22 = shl i32 %21, 8
  %23 = zext i32 %22 to i64
  %24 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %23
  %25 = lshr exact i32 %22, 7
  %26 = zext i32 %25 to i64
  %27 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %26
  %28 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %26
  %29 = add i32 %22, %3
  %30 = sub i32 %4, %29
  %31 = icmp ult i32 %30, %3
  %32 = select i1 %31, i32 %30, i32 %3
  %33 = and i32 %3, 127
  %34 = icmp ne i32 %33, 0
  %35 = zext i1 %34 to i32
  %36 = add nuw nsw i32 %18, %35
  %37 = and i32 %32, 127
  %38 = icmp ne i32 %37, 0
  %39 = lshr i32 %32, 7
  %40 = zext i1 %38 to i32
  %41 = add nuw nsw i32 %39, %40
  %42 = icmp ult i32 %20, %36
  br i1 %42, label %43, label %75

43:                                               ; preds = %17
  %44 = shl i32 %20, 7
  %45 = zext i32 %20 to i64
  %46 = getelementptr inbounds i32, i32 addrspace(1)* %27, i64 %45
  store i32 %44, i32 addrspace(1)* %46, align 4, !tbaa !5
  %47 = zext i32 %44 to i64
  %48 = getelementptr inbounds i32, i32 addrspace(1)* %24, i64 %47
  %49 = load i32, i32 addrspace(1)* %48, align 4, !tbaa !5
  %50 = zext i32 %3 to i64
  %51 = getelementptr inbounds i32, i32 addrspace(1)* %24, i64 %50
  %52 = icmp eq i32 %32, 0
  br i1 %52, label %72, label %53

53:                                               ; preds = %43
  %54 = add i32 %32, -1
  %55 = tail call i32 @llvm.ctlz.i32(i32 %54, i1 false) #5, !range !15
  %56 = sub nuw nsw i32 32, %55
  %57 = shl nuw i32 1, %56
  br label %58

58:                                               ; preds = %53, %58
  %59 = phi i32 [ %69, %58 ], [ 0, %53 ]
  %60 = phi i32 [ %70, %58 ], [ %57, %53 ]
  %61 = add i32 %60, %59
  %62 = icmp ugt i32 %61, %32
  %63 = select i1 %62, i32 %32, i32 %61
  %64 = add i32 %63, -1
  %65 = zext i32 %64 to i64
  %66 = getelementptr inbounds i32, i32 addrspace(1)* %51, i64 %65
  %67 = load i32, i32 addrspace(1)* %66, align 4, !tbaa !5
  %68 = icmp ugt i32 %67, %49
  %69 = select i1 %68, i32 %63, i32 %59
  %70 = lshr i32 %60, 1
  %71 = icmp ult i32 %60, 2
  br i1 %71, label %72, label %58, !llvm.loop !19

72:                                               ; preds = %58, %43
  %73 = phi i32 [ 0, %43 ], [ %69, %58 ]
  %74 = getelementptr inbounds i32, i32 addrspace(1)* %28, i64 %45
  store i32 %73, i32 addrspace(1)* %74, align 4, !tbaa !5
  br label %75

75:                                               ; preds = %72, %17
  %76 = icmp ult i32 %20, %41
  br i1 %76, label %77, label %109

77:                                               ; preds = %75
  %78 = shl i32 %20, 7
  %79 = add i32 %20, %18
  %80 = zext i32 %79 to i64
  %81 = getelementptr inbounds i32, i32 addrspace(1)* %28, i64 %80
  store i32 %78, i32 addrspace(1)* %81, align 4, !tbaa !5
  %82 = add i32 %78, %3
  %83 = zext i32 %82 to i64
  %84 = getelementptr inbounds i32, i32 addrspace(1)* %24, i64 %83
  %85 = load i32, i32 addrspace(1)* %84, align 4, !tbaa !5
  %86 = icmp eq i32 %3, 0
  br i1 %86, label %106, label %87

87:                                               ; preds = %77
  %88 = add i32 %3, -1
  %89 = tail call i32 @llvm.ctlz.i32(i32 %88, i1 false) #5, !range !15
  %90 = sub nuw nsw i32 32, %89
  %91 = shl nuw i32 1, %90
  br label %92

92:                                               ; preds = %87, %92
  %93 = phi i32 [ %103, %92 ], [ 0, %87 ]
  %94 = phi i32 [ %104, %92 ], [ %91, %87 ]
  %95 = add i32 %94, %93
  %96 = icmp ugt i32 %95, %3
  %97 = select i1 %96, i32 %3, i32 %95
  %98 = add i32 %97, -1
  %99 = zext i32 %98 to i64
  %100 = getelementptr inbounds i32, i32 addrspace(1)* %24, i64 %99
  %101 = load i32, i32 addrspace(1)* %100, align 4, !tbaa !5
  %102 = icmp ult i32 %101, %85
  %103 = select i1 %102, i32 %93, i32 %97
  %104 = lshr i32 %94, 1
  %105 = icmp ult i32 %94, 2
  br i1 %105, label %106, label %92, !llvm.loop !20

106:                                              ; preds = %92, %77
  %107 = phi i32 [ 0, %77 ], [ %103, %92 ]
  %108 = getelementptr inbounds i32, i32 addrspace(1)* %27, i64 %80
  store i32 %107, i32 addrspace(1)* %108, align 4, !tbaa !5
  br label %109

109:                                              ; preds = %75, %106, %6
  ret void
}

; Function Attrs: convergent mustprogress norecurse nounwind willreturn
define protected amdgpu_kernel void @_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj(i32 addrspace(1)* nocapture writeonly %0, i32 addrspace(1)* nocapture writeonly %1, i32 addrspace(1)* nocapture readonly %2, i32 addrspace(1)* nocapture readonly %3, i32 addrspace(1)* nocapture readonly %4, i32 addrspace(1)* nocapture readonly %5, i32 %6, i32 %7) local_unnamed_addr #3 comdat {
  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x() #5
  %10 = lshr i32 %6, 6
  %11 = and i32 %10, 33554431
  %12 = add nsw i32 %11, -1
  %13 = and i32 %12, %9
  %14 = sub i32 %9, %13
  %15 = shl i32 %14, 7
  %16 = zext i32 %15 to i64
  %17 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %16
  %18 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %16
  %19 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %16
  %20 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %16
  %21 = tail call i32 @llvm.amdgcn.workitem.id.x() #5, !range !4
  %22 = icmp eq i32 %21, 0
  br i1 %22, label %23, label %64

23:                                               ; preds = %8
  %24 = add i32 %15, %6
  %25 = sub i32 %7, %24
  %26 = icmp ult i32 %25, %6
  %27 = select i1 %26, i32 %25, i32 %6
  %28 = and i32 %6, 127
  %29 = icmp ne i32 %28, 0
  %30 = lshr i32 %6, 7
  %31 = zext i1 %29 to i32
  %32 = and i32 %27, 127
  %33 = icmp ne i32 %32, 0
  %34 = lshr i32 %27, 7
  %35 = zext i1 %33 to i32
  %36 = add nuw nsw i32 %30, %31
  %37 = add nuw nsw i32 %36, %34
  %38 = add nuw nsw i32 %37, %35
  %39 = zext i32 %9 to i64
  %40 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %39
  %41 = load i32, i32 addrspace(1)* %40, align 4, !tbaa !5
  store i32 %41, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcA, align 4, !tbaa !5
  %42 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %39
  %43 = load i32, i32 addrspace(1)* %42, align 4, !tbaa !5
  store i32 %43, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcB, align 4, !tbaa !5
  %44 = add i32 %13, 1
  %45 = icmp ult i32 %44, %38
  br i1 %45, label %46, label %51

46:                                               ; preds = %23
  %47 = add i32 %9, 1
  %48 = zext i32 %47 to i64
  %49 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %48
  %50 = load i32, i32 addrspace(1)* %49, align 4, !tbaa !5
  br label %51

51:                                               ; preds = %23, %46
  %52 = phi i32 [ %50, %46 ], [ %6, %23 ]
  br i1 %45, label %53, label %58

53:                                               ; preds = %51
  %54 = add i32 %9, 1
  %55 = zext i32 %54 to i64
  %56 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %55
  %57 = load i32, i32 addrspace(1)* %56, align 4, !tbaa !5
  br label %58

58:                                               ; preds = %51, %53
  %59 = phi i32 [ %57, %53 ], [ %27, %51 ]
  %60 = sub i32 %52, %41
  store i32 %60, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA, align 4, !tbaa !5
  %61 = sub i32 %59, %43
  store i32 %61, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB, align 4, !tbaa !5
  %62 = add i32 %43, %41
  store i32 %62, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startDstA, align 4, !tbaa !5
  %63 = add i32 %52, %43
  store i32 %63, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startDstB, align 4, !tbaa !5
  br label %64

64:                                               ; preds = %58, %8
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %65 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA, align 4, !tbaa !5
  %66 = icmp ult i32 %21, %65
  br i1 %66, label %67, label %77

67:                                               ; preds = %64
  %68 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcA, align 4, !tbaa !5
  %69 = add i32 %68, %21
  %70 = zext i32 %69 to i64
  %71 = getelementptr inbounds i32, i32 addrspace(1)* %17, i64 %70
  %72 = load i32, i32 addrspace(1)* %71, align 4, !tbaa !5
  %73 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %21
  store i32 %72, i32 addrspace(3)* %73, align 4, !tbaa !5
  %74 = getelementptr inbounds i32, i32 addrspace(1)* %18, i64 %70
  %75 = load i32, i32 addrspace(1)* %74, align 4, !tbaa !5
  %76 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %21
  store i32 %75, i32 addrspace(3)* %76, align 4, !tbaa !5
  br label %77

77:                                               ; preds = %67, %64
  %78 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB, align 4, !tbaa !5
  %79 = icmp ult i32 %21, %78
  br i1 %79, label %80, label %92

80:                                               ; preds = %77
  %81 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcB, align 4, !tbaa !5
  %82 = add i32 %21, %6
  %83 = add i32 %82, %81
  %84 = zext i32 %83 to i64
  %85 = getelementptr inbounds i32, i32 addrspace(1)* %17, i64 %84
  %86 = load i32, i32 addrspace(1)* %85, align 4, !tbaa !5
  %87 = add nuw nsw i32 %21, 128
  %88 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %87
  store i32 %86, i32 addrspace(3)* %88, align 4, !tbaa !5
  %89 = getelementptr inbounds i32, i32 addrspace(1)* %18, i64 %84
  %90 = load i32, i32 addrspace(1)* %89, align 4, !tbaa !5
  %91 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %87
  store i32 %90, i32 addrspace(3)* %91, align 4, !tbaa !5
  br label %92

92:                                               ; preds = %80, %77
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %93 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA, align 4, !tbaa !5
  %94 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB, align 4, !tbaa !5
  %95 = icmp ult i32 %21, %93
  br i1 %95, label %96, label %169

96:                                               ; preds = %92
  %97 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %21
  %98 = load i32, i32 addrspace(3)* %97, align 4, !tbaa !5
  %99 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %21
  %100 = load i32, i32 addrspace(3)* %99, align 4, !tbaa !5
  %101 = icmp eq i32 %94, 0
  br i1 %101, label %166, label %102

102:                                              ; preds = %96
  %103 = icmp ult i32 %94, 128
  %104 = select i1 %103, i32 %94, i32 128
  %105 = add nsw i32 %104, -1
  %106 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %105
  %107 = load i32, i32 addrspace(3)* %106, align 4, !tbaa !5
  %108 = icmp ult i32 %107, %98
  %109 = select i1 %108, i32 %104, i32 0
  %110 = add nuw nsw i32 %109, 64
  %111 = icmp ugt i32 %110, %94
  %112 = select i1 %111, i32 %94, i32 %110
  %113 = add nsw i32 %112, -1
  %114 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %113
  %115 = load i32, i32 addrspace(3)* %114, align 4, !tbaa !5
  %116 = icmp ult i32 %115, %98
  %117 = select i1 %116, i32 %112, i32 %109
  %118 = add nuw nsw i32 %117, 32
  %119 = icmp ugt i32 %118, %94
  %120 = select i1 %119, i32 %94, i32 %118
  %121 = add nsw i32 %120, -1
  %122 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %121
  %123 = load i32, i32 addrspace(3)* %122, align 4, !tbaa !5
  %124 = icmp ult i32 %123, %98
  %125 = select i1 %124, i32 %120, i32 %117
  %126 = add nuw nsw i32 %125, 16
  %127 = icmp ugt i32 %126, %94
  %128 = select i1 %127, i32 %94, i32 %126
  %129 = add nsw i32 %128, -1
  %130 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %129
  %131 = load i32, i32 addrspace(3)* %130, align 4, !tbaa !5
  %132 = icmp ult i32 %131, %98
  %133 = select i1 %132, i32 %128, i32 %125
  %134 = add nuw nsw i32 %133, 8
  %135 = icmp ugt i32 %134, %94
  %136 = select i1 %135, i32 %94, i32 %134
  %137 = add nsw i32 %136, -1
  %138 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %137
  %139 = load i32, i32 addrspace(3)* %138, align 4, !tbaa !5
  %140 = icmp ult i32 %139, %98
  %141 = select i1 %140, i32 %136, i32 %133
  %142 = add nuw nsw i32 %141, 4
  %143 = icmp ugt i32 %142, %94
  %144 = select i1 %143, i32 %94, i32 %142
  %145 = add nsw i32 %144, -1
  %146 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %145
  %147 = load i32, i32 addrspace(3)* %146, align 4, !tbaa !5
  %148 = icmp ult i32 %147, %98
  %149 = select i1 %148, i32 %144, i32 %141
  %150 = add nuw nsw i32 %149, 2
  %151 = icmp ugt i32 %150, %94
  %152 = select i1 %151, i32 %94, i32 %150
  %153 = add nsw i32 %152, -1
  %154 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %153
  %155 = load i32, i32 addrspace(3)* %154, align 4, !tbaa !5
  %156 = icmp ult i32 %155, %98
  %157 = select i1 %156, i32 %152, i32 %149
  %158 = add nuw nsw i32 %157, 1
  %159 = icmp ugt i32 %158, %94
  %160 = select i1 %159, i32 %94, i32 %158
  %161 = add nsw i32 %160, -1
  %162 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %161
  %163 = load i32, i32 addrspace(3)* %162, align 4, !tbaa !5
  %164 = icmp ult i32 %163, %98
  %165 = select i1 %164, i32 %160, i32 %157
  br label %166

166:                                              ; preds = %102, %96
  %167 = phi i32 [ 0, %96 ], [ %165, %102 ]
  %168 = add nuw nsw i32 %167, %21
  br label %169

169:                                              ; preds = %166, %92
  %170 = phi i32 [ %98, %166 ], [ undef, %92 ]
  %171 = phi i32 [ %100, %166 ], [ undef, %92 ]
  %172 = phi i32 [ %168, %166 ], [ 0, %92 ]
  %173 = icmp ult i32 %21, %94
  br i1 %173, label %174, label %247

174:                                              ; preds = %169
  %175 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %21
  %176 = load i32, i32 addrspace(3)* %175, align 4, !tbaa !5
  %177 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 128), i32 %21
  %178 = load i32, i32 addrspace(3)* %177, align 4, !tbaa !5
  %179 = icmp eq i32 %93, 0
  br i1 %179, label %244, label %180

180:                                              ; preds = %174
  %181 = icmp ult i32 %93, 128
  %182 = select i1 %181, i32 %93, i32 128
  %183 = add nsw i32 %182, -1
  %184 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %183
  %185 = load i32, i32 addrspace(3)* %184, align 4, !tbaa !5
  %186 = icmp ugt i32 %185, %176
  %187 = select i1 %186, i32 0, i32 %182
  %188 = add nuw nsw i32 %187, 64
  %189 = icmp ugt i32 %188, %93
  %190 = select i1 %189, i32 %93, i32 %188
  %191 = add nsw i32 %190, -1
  %192 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %191
  %193 = load i32, i32 addrspace(3)* %192, align 4, !tbaa !5
  %194 = icmp ugt i32 %193, %176
  %195 = select i1 %194, i32 %187, i32 %190
  %196 = add nuw nsw i32 %195, 32
  %197 = icmp ugt i32 %196, %93
  %198 = select i1 %197, i32 %93, i32 %196
  %199 = add nsw i32 %198, -1
  %200 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %199
  %201 = load i32, i32 addrspace(3)* %200, align 4, !tbaa !5
  %202 = icmp ugt i32 %201, %176
  %203 = select i1 %202, i32 %195, i32 %198
  %204 = add nuw nsw i32 %203, 16
  %205 = icmp ugt i32 %204, %93
  %206 = select i1 %205, i32 %93, i32 %204
  %207 = add nsw i32 %206, -1
  %208 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %207
  %209 = load i32, i32 addrspace(3)* %208, align 4, !tbaa !5
  %210 = icmp ugt i32 %209, %176
  %211 = select i1 %210, i32 %203, i32 %206
  %212 = add nuw nsw i32 %211, 8
  %213 = icmp ugt i32 %212, %93
  %214 = select i1 %213, i32 %93, i32 %212
  %215 = add nsw i32 %214, -1
  %216 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %215
  %217 = load i32, i32 addrspace(3)* %216, align 4, !tbaa !5
  %218 = icmp ugt i32 %217, %176
  %219 = select i1 %218, i32 %211, i32 %214
  %220 = add nuw nsw i32 %219, 4
  %221 = icmp ugt i32 %220, %93
  %222 = select i1 %221, i32 %93, i32 %220
  %223 = add nsw i32 %222, -1
  %224 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %223
  %225 = load i32, i32 addrspace(3)* %224, align 4, !tbaa !5
  %226 = icmp ugt i32 %225, %176
  %227 = select i1 %226, i32 %219, i32 %222
  %228 = add nuw nsw i32 %227, 2
  %229 = icmp ugt i32 %228, %93
  %230 = select i1 %229, i32 %93, i32 %228
  %231 = add nsw i32 %230, -1
  %232 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %231
  %233 = load i32, i32 addrspace(3)* %232, align 4, !tbaa !5
  %234 = icmp ugt i32 %233, %176
  %235 = select i1 %234, i32 %227, i32 %230
  %236 = add nuw nsw i32 %235, 1
  %237 = icmp ugt i32 %236, %93
  %238 = select i1 %237, i32 %93, i32 %236
  %239 = add nsw i32 %238, -1
  %240 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %239
  %241 = load i32, i32 addrspace(3)* %240, align 4, !tbaa !5
  %242 = icmp ugt i32 %241, %176
  %243 = select i1 %242, i32 %235, i32 %238
  br label %244

244:                                              ; preds = %180, %174
  %245 = phi i32 [ 0, %174 ], [ %243, %180 ]
  %246 = add nuw nsw i32 %245, %21
  br label %247

247:                                              ; preds = %244, %169
  %248 = phi i32 [ %176, %244 ], [ undef, %169 ]
  %249 = phi i32 [ %178, %244 ], [ undef, %169 ]
  %250 = phi i32 [ %246, %244 ], [ 0, %169 ]
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  br i1 %95, label %251, label %254

251:                                              ; preds = %247
  %252 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %172
  %253 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %172
  store i32 %170, i32 addrspace(3)* %252, align 4, !tbaa !5
  store i32 %171, i32 addrspace(3)* %253, align 4, !tbaa !5
  br label %254

254:                                              ; preds = %251, %247
  br i1 %173, label %255, label %258

255:                                              ; preds = %254
  %256 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %250
  %257 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %250
  store i32 %248, i32 addrspace(3)* %256, align 4, !tbaa !5
  store i32 %249, i32 addrspace(3)* %257, align 4, !tbaa !5
  br label %258

258:                                              ; preds = %254, %255
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %259 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA, align 4, !tbaa !5
  %260 = icmp ult i32 %21, %259
  br i1 %260, label %261, label %271

261:                                              ; preds = %258
  %262 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %21
  %263 = load i32, i32 addrspace(3)* %262, align 4, !tbaa !5
  %264 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startDstA, align 4, !tbaa !5
  %265 = add i32 %264, %21
  %266 = zext i32 %265 to i64
  %267 = getelementptr inbounds i32, i32 addrspace(1)* %19, i64 %266
  store i32 %263, i32 addrspace(1)* %267, align 4, !tbaa !5
  %268 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %21
  %269 = load i32, i32 addrspace(3)* %268, align 4, !tbaa !5
  %270 = getelementptr inbounds i32, i32 addrspace(1)* %20, i64 %266
  store i32 %269, i32 addrspace(1)* %270, align 4, !tbaa !5
  br label %271

271:                                              ; preds = %261, %258
  %272 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB, align 4, !tbaa !5
  %273 = icmp ult i32 %21, %272
  br i1 %273, label %274, label %285

274:                                              ; preds = %271
  %275 = add i32 %259, %21
  %276 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %275
  %277 = load i32, i32 addrspace(3)* %276, align 4, !tbaa !5
  %278 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startDstB, align 4, !tbaa !5
  %279 = add i32 %278, %21
  %280 = zext i32 %279 to i64
  %281 = getelementptr inbounds i32, i32 addrspace(1)* %19, i64 %280
  store i32 %277, i32 addrspace(1)* %281, align 4, !tbaa !5
  %282 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %275
  %283 = load i32, i32 addrspace(3)* %282, align 4, !tbaa !5
  %284 = getelementptr inbounds i32, i32 addrspace(1)* %20, i64 %280
  store i32 %283, i32 addrspace(1)* %284, align 4, !tbaa !5
  br label %285

285:                                              ; preds = %274, %271
  ret void
}

; Function Attrs: convergent mustprogress norecurse nounwind willreturn
define protected amdgpu_kernel void @_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj(i32 addrspace(1)* nocapture writeonly %0, i32 addrspace(1)* nocapture writeonly %1, i32 addrspace(1)* nocapture readonly %2, i32 addrspace(1)* nocapture readonly %3, i32 addrspace(1)* nocapture readonly %4, i32 addrspace(1)* nocapture readonly %5, i32 %6, i32 %7) local_unnamed_addr #3 comdat {
  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x() #5
  %10 = lshr i32 %6, 6
  %11 = and i32 %10, 33554431
  %12 = add nsw i32 %11, -1
  %13 = and i32 %12, %9
  %14 = sub i32 %9, %13
  %15 = shl i32 %14, 7
  %16 = zext i32 %15 to i64
  %17 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %16
  %18 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %16
  %19 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %16
  %20 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %16
  %21 = tail call i32 @llvm.amdgcn.workitem.id.x() #5, !range !4
  %22 = icmp eq i32 %21, 0
  br i1 %22, label %23, label %64

23:                                               ; preds = %8
  %24 = add i32 %15, %6
  %25 = sub i32 %7, %24
  %26 = icmp ult i32 %25, %6
  %27 = select i1 %26, i32 %25, i32 %6
  %28 = and i32 %6, 127
  %29 = icmp ne i32 %28, 0
  %30 = lshr i32 %6, 7
  %31 = zext i1 %29 to i32
  %32 = and i32 %27, 127
  %33 = icmp ne i32 %32, 0
  %34 = lshr i32 %27, 7
  %35 = zext i1 %33 to i32
  %36 = add nuw nsw i32 %30, %31
  %37 = add nuw nsw i32 %36, %34
  %38 = add nuw nsw i32 %37, %35
  %39 = zext i32 %9 to i64
  %40 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %39
  %41 = load i32, i32 addrspace(1)* %40, align 4, !tbaa !5
  store i32 %41, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcA, align 4, !tbaa !5
  %42 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %39
  %43 = load i32, i32 addrspace(1)* %42, align 4, !tbaa !5
  store i32 %43, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcB, align 4, !tbaa !5
  %44 = add i32 %13, 1
  %45 = icmp ult i32 %44, %38
  br i1 %45, label %46, label %51

46:                                               ; preds = %23
  %47 = add i32 %9, 1
  %48 = zext i32 %47 to i64
  %49 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %48
  %50 = load i32, i32 addrspace(1)* %49, align 4, !tbaa !5
  br label %51

51:                                               ; preds = %23, %46
  %52 = phi i32 [ %50, %46 ], [ %6, %23 ]
  br i1 %45, label %53, label %58

53:                                               ; preds = %51
  %54 = add i32 %9, 1
  %55 = zext i32 %54 to i64
  %56 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %55
  %57 = load i32, i32 addrspace(1)* %56, align 4, !tbaa !5
  br label %58

58:                                               ; preds = %51, %53
  %59 = phi i32 [ %57, %53 ], [ %27, %51 ]
  %60 = sub i32 %52, %41
  store i32 %60, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA, align 4, !tbaa !5
  %61 = sub i32 %59, %43
  store i32 %61, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB, align 4, !tbaa !5
  %62 = add i32 %43, %41
  store i32 %62, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startDstA, align 4, !tbaa !5
  %63 = add i32 %52, %43
  store i32 %63, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startDstB, align 4, !tbaa !5
  br label %64

64:                                               ; preds = %58, %8
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %65 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA, align 4, !tbaa !5
  %66 = icmp ult i32 %21, %65
  br i1 %66, label %67, label %77

67:                                               ; preds = %64
  %68 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcA, align 4, !tbaa !5
  %69 = add i32 %68, %21
  %70 = zext i32 %69 to i64
  %71 = getelementptr inbounds i32, i32 addrspace(1)* %17, i64 %70
  %72 = load i32, i32 addrspace(1)* %71, align 4, !tbaa !5
  %73 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %21
  store i32 %72, i32 addrspace(3)* %73, align 4, !tbaa !5
  %74 = getelementptr inbounds i32, i32 addrspace(1)* %18, i64 %70
  %75 = load i32, i32 addrspace(1)* %74, align 4, !tbaa !5
  %76 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %21
  store i32 %75, i32 addrspace(3)* %76, align 4, !tbaa !5
  br label %77

77:                                               ; preds = %67, %64
  %78 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB, align 4, !tbaa !5
  %79 = icmp ult i32 %21, %78
  br i1 %79, label %80, label %92

80:                                               ; preds = %77
  %81 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcB, align 4, !tbaa !5
  %82 = add i32 %21, %6
  %83 = add i32 %82, %81
  %84 = zext i32 %83 to i64
  %85 = getelementptr inbounds i32, i32 addrspace(1)* %17, i64 %84
  %86 = load i32, i32 addrspace(1)* %85, align 4, !tbaa !5
  %87 = add nuw nsw i32 %21, 128
  %88 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %87
  store i32 %86, i32 addrspace(3)* %88, align 4, !tbaa !5
  %89 = getelementptr inbounds i32, i32 addrspace(1)* %18, i64 %84
  %90 = load i32, i32 addrspace(1)* %89, align 4, !tbaa !5
  %91 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %87
  store i32 %90, i32 addrspace(3)* %91, align 4, !tbaa !5
  br label %92

92:                                               ; preds = %80, %77
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %93 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA, align 4, !tbaa !5
  %94 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB, align 4, !tbaa !5
  %95 = icmp ult i32 %21, %93
  br i1 %95, label %96, label %169

96:                                               ; preds = %92
  %97 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %21
  %98 = load i32, i32 addrspace(3)* %97, align 4, !tbaa !5
  %99 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %21
  %100 = load i32, i32 addrspace(3)* %99, align 4, !tbaa !5
  %101 = icmp eq i32 %94, 0
  br i1 %101, label %166, label %102

102:                                              ; preds = %96
  %103 = icmp ult i32 %94, 128
  %104 = select i1 %103, i32 %94, i32 128
  %105 = add nsw i32 %104, -1
  %106 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %105
  %107 = load i32, i32 addrspace(3)* %106, align 4, !tbaa !5
  %108 = icmp ugt i32 %107, %98
  %109 = select i1 %108, i32 %104, i32 0
  %110 = add nuw nsw i32 %109, 64
  %111 = icmp ugt i32 %110, %94
  %112 = select i1 %111, i32 %94, i32 %110
  %113 = add nsw i32 %112, -1
  %114 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %113
  %115 = load i32, i32 addrspace(3)* %114, align 4, !tbaa !5
  %116 = icmp ugt i32 %115, %98
  %117 = select i1 %116, i32 %112, i32 %109
  %118 = add nuw nsw i32 %117, 32
  %119 = icmp ugt i32 %118, %94
  %120 = select i1 %119, i32 %94, i32 %118
  %121 = add nsw i32 %120, -1
  %122 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %121
  %123 = load i32, i32 addrspace(3)* %122, align 4, !tbaa !5
  %124 = icmp ugt i32 %123, %98
  %125 = select i1 %124, i32 %120, i32 %117
  %126 = add nuw nsw i32 %125, 16
  %127 = icmp ugt i32 %126, %94
  %128 = select i1 %127, i32 %94, i32 %126
  %129 = add nsw i32 %128, -1
  %130 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %129
  %131 = load i32, i32 addrspace(3)* %130, align 4, !tbaa !5
  %132 = icmp ugt i32 %131, %98
  %133 = select i1 %132, i32 %128, i32 %125
  %134 = add nuw nsw i32 %133, 8
  %135 = icmp ugt i32 %134, %94
  %136 = select i1 %135, i32 %94, i32 %134
  %137 = add nsw i32 %136, -1
  %138 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %137
  %139 = load i32, i32 addrspace(3)* %138, align 4, !tbaa !5
  %140 = icmp ugt i32 %139, %98
  %141 = select i1 %140, i32 %136, i32 %133
  %142 = add nuw nsw i32 %141, 4
  %143 = icmp ugt i32 %142, %94
  %144 = select i1 %143, i32 %94, i32 %142
  %145 = add nsw i32 %144, -1
  %146 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %145
  %147 = load i32, i32 addrspace(3)* %146, align 4, !tbaa !5
  %148 = icmp ugt i32 %147, %98
  %149 = select i1 %148, i32 %144, i32 %141
  %150 = add nuw nsw i32 %149, 2
  %151 = icmp ugt i32 %150, %94
  %152 = select i1 %151, i32 %94, i32 %150
  %153 = add nsw i32 %152, -1
  %154 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %153
  %155 = load i32, i32 addrspace(3)* %154, align 4, !tbaa !5
  %156 = icmp ugt i32 %155, %98
  %157 = select i1 %156, i32 %152, i32 %149
  %158 = add nuw nsw i32 %157, 1
  %159 = icmp ugt i32 %158, %94
  %160 = select i1 %159, i32 %94, i32 %158
  %161 = add nsw i32 %160, -1
  %162 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %161
  %163 = load i32, i32 addrspace(3)* %162, align 4, !tbaa !5
  %164 = icmp ugt i32 %163, %98
  %165 = select i1 %164, i32 %160, i32 %157
  br label %166

166:                                              ; preds = %102, %96
  %167 = phi i32 [ 0, %96 ], [ %165, %102 ]
  %168 = add nuw nsw i32 %167, %21
  br label %169

169:                                              ; preds = %166, %92
  %170 = phi i32 [ %98, %166 ], [ undef, %92 ]
  %171 = phi i32 [ %100, %166 ], [ undef, %92 ]
  %172 = phi i32 [ %168, %166 ], [ 0, %92 ]
  %173 = icmp ult i32 %21, %94
  br i1 %173, label %174, label %247

174:                                              ; preds = %169
  %175 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 128), i32 %21
  %176 = load i32, i32 addrspace(3)* %175, align 4, !tbaa !5
  %177 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 128), i32 %21
  %178 = load i32, i32 addrspace(3)* %177, align 4, !tbaa !5
  %179 = icmp eq i32 %93, 0
  br i1 %179, label %244, label %180

180:                                              ; preds = %174
  %181 = icmp ult i32 %93, 128
  %182 = select i1 %181, i32 %93, i32 128
  %183 = add nsw i32 %182, -1
  %184 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %183
  %185 = load i32, i32 addrspace(3)* %184, align 4, !tbaa !5
  %186 = icmp ult i32 %185, %176
  %187 = select i1 %186, i32 0, i32 %182
  %188 = add nuw nsw i32 %187, 64
  %189 = icmp ugt i32 %188, %93
  %190 = select i1 %189, i32 %93, i32 %188
  %191 = add nsw i32 %190, -1
  %192 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %191
  %193 = load i32, i32 addrspace(3)* %192, align 4, !tbaa !5
  %194 = icmp ult i32 %193, %176
  %195 = select i1 %194, i32 %187, i32 %190
  %196 = add nuw nsw i32 %195, 32
  %197 = icmp ugt i32 %196, %93
  %198 = select i1 %197, i32 %93, i32 %196
  %199 = add nsw i32 %198, -1
  %200 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %199
  %201 = load i32, i32 addrspace(3)* %200, align 4, !tbaa !5
  %202 = icmp ult i32 %201, %176
  %203 = select i1 %202, i32 %195, i32 %198
  %204 = add nuw nsw i32 %203, 16
  %205 = icmp ugt i32 %204, %93
  %206 = select i1 %205, i32 %93, i32 %204
  %207 = add nsw i32 %206, -1
  %208 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %207
  %209 = load i32, i32 addrspace(3)* %208, align 4, !tbaa !5
  %210 = icmp ult i32 %209, %176
  %211 = select i1 %210, i32 %203, i32 %206
  %212 = add nuw nsw i32 %211, 8
  %213 = icmp ugt i32 %212, %93
  %214 = select i1 %213, i32 %93, i32 %212
  %215 = add nsw i32 %214, -1
  %216 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %215
  %217 = load i32, i32 addrspace(3)* %216, align 4, !tbaa !5
  %218 = icmp ult i32 %217, %176
  %219 = select i1 %218, i32 %211, i32 %214
  %220 = add nuw nsw i32 %219, 4
  %221 = icmp ugt i32 %220, %93
  %222 = select i1 %221, i32 %93, i32 %220
  %223 = add nsw i32 %222, -1
  %224 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %223
  %225 = load i32, i32 addrspace(3)* %224, align 4, !tbaa !5
  %226 = icmp ult i32 %225, %176
  %227 = select i1 %226, i32 %219, i32 %222
  %228 = add nuw nsw i32 %227, 2
  %229 = icmp ugt i32 %228, %93
  %230 = select i1 %229, i32 %93, i32 %228
  %231 = add nsw i32 %230, -1
  %232 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %231
  %233 = load i32, i32 addrspace(3)* %232, align 4, !tbaa !5
  %234 = icmp ult i32 %233, %176
  %235 = select i1 %234, i32 %227, i32 %230
  %236 = add nuw nsw i32 %235, 1
  %237 = icmp ugt i32 %236, %93
  %238 = select i1 %237, i32 %93, i32 %236
  %239 = add nsw i32 %238, -1
  %240 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %239
  %241 = load i32, i32 addrspace(3)* %240, align 4, !tbaa !5
  %242 = icmp ult i32 %241, %176
  %243 = select i1 %242, i32 %235, i32 %238
  br label %244

244:                                              ; preds = %180, %174
  %245 = phi i32 [ 0, %174 ], [ %243, %180 ]
  %246 = add nuw nsw i32 %245, %21
  br label %247

247:                                              ; preds = %244, %169
  %248 = phi i32 [ %176, %244 ], [ undef, %169 ]
  %249 = phi i32 [ %178, %244 ], [ undef, %169 ]
  %250 = phi i32 [ %246, %244 ], [ 0, %169 ]
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  br i1 %95, label %251, label %254

251:                                              ; preds = %247
  %252 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %172
  %253 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %172
  store i32 %170, i32 addrspace(3)* %252, align 4, !tbaa !5
  store i32 %171, i32 addrspace(3)* %253, align 4, !tbaa !5
  br label %254

254:                                              ; preds = %251, %247
  br i1 %173, label %255, label %258

255:                                              ; preds = %254
  %256 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %250
  %257 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %250
  store i32 %248, i32 addrspace(3)* %256, align 4, !tbaa !5
  store i32 %249, i32 addrspace(3)* %257, align 4, !tbaa !5
  br label %258

258:                                              ; preds = %254, %255
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier() #5
  fence syncscope("workgroup") acquire
  %259 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA, align 4, !tbaa !5
  %260 = icmp ult i32 %21, %259
  br i1 %260, label %261, label %271

261:                                              ; preds = %258
  %262 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %21
  %263 = load i32, i32 addrspace(3)* %262, align 4, !tbaa !5
  %264 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startDstA, align 4, !tbaa !5
  %265 = add i32 %264, %21
  %266 = zext i32 %265 to i64
  %267 = getelementptr inbounds i32, i32 addrspace(1)* %19, i64 %266
  store i32 %263, i32 addrspace(1)* %267, align 4, !tbaa !5
  %268 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %21
  %269 = load i32, i32 addrspace(3)* %268, align 4, !tbaa !5
  %270 = getelementptr inbounds i32, i32 addrspace(1)* %20, i64 %266
  store i32 %269, i32 addrspace(1)* %270, align 4, !tbaa !5
  br label %271

271:                                              ; preds = %261, %258
  %272 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB, align 4, !tbaa !5
  %273 = icmp ult i32 %21, %272
  br i1 %273, label %274, label %285

274:                                              ; preds = %271
  %275 = add i32 %259, %21
  %276 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key, i32 0, i32 %275
  %277 = load i32, i32 addrspace(3)* %276, align 4, !tbaa !5
  %278 = load i32, i32 addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startDstB, align 4, !tbaa !5
  %279 = add i32 %278, %21
  %280 = zext i32 %279 to i64
  %281 = getelementptr inbounds i32, i32 addrspace(1)* %19, i64 %280
  store i32 %277, i32 addrspace(1)* %281, align 4, !tbaa !5
  %282 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)* @_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val, i32 0, i32 %275
  %283 = load i32, i32 addrspace(3)* %282, align 4, !tbaa !5
  %284 = getelementptr inbounds i32, i32 addrspace(1)* %20, i64 %280
  store i32 %283, i32 addrspace(1)* %284, align 4, !tbaa !5
  br label %285

285:                                              ; preds = %274, %271
  ret void
}

; Function Attrs: mustprogress nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #4

; Function Attrs: mustprogress nofree nosync nounwind readnone speculatable willreturn
declare align 4 i8 addrspace(4)* @llvm.amdgcn.dispatch.ptr() #4

; Function Attrs: mustprogress nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.amdgcn.workgroup.id.x() #4

; Function Attrs: mustprogress nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.amdgcn.workitem.id.x() #4

attributes #0 = { convergent mustprogress norecurse nounwind "amdgpu-flat-work-group-size"="1,256" "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="gfx906" "target-features"="+16-bit-insts,+ci-insts,+dl-insts,+dot1-insts,+dot2-insts,+dot7-insts,+dpp,+flat-address-space,+gfx8-insts,+gfx9-insts,+s-memrealtime,+s-memtime-inst,+sramecc" "uniform-work-group-size"="true" }
attributes #1 = { mustprogress nofree norecurse nosync nounwind "amdgpu-flat-work-group-size"="1,256" "frame-pointer"="none" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="gfx906" "target-features"="+16-bit-insts,+ci-insts,+dl-insts,+dot1-insts,+dot2-insts,+dot7-insts,+dpp,+flat-address-space,+gfx8-insts,+gfx9-insts,+s-memrealtime,+s-memtime-inst,+sramecc" "uniform-work-group-size"="true" }
attributes #2 = { convergent mustprogress nounwind willreturn }
attributes #3 = { convergent mustprogress norecurse nounwind willreturn "amdgpu-flat-work-group-size"="1,256" "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="gfx906" "target-features"="+16-bit-insts,+ci-insts,+dl-insts,+dot1-insts,+dot2-insts,+dot7-insts,+dpp,+flat-address-space,+gfx8-insts,+gfx9-insts,+s-memrealtime,+s-memtime-inst,+sramecc" "uniform-work-group-size"="true" }
attributes #4 = { mustprogress nofree nosync nounwind readnone speculatable willreturn }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!opencl.ocl.version = !{!2}
!llvm.ident = !{!3}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 7, !"PIC Level", i32 1}
!2 = !{i32 2, i32 0}
!3 = !{!"clang version 14.0.0 (http://10.15.3.7/dcutoolkit/driverruntime/llvm-project.git bdeeab053a8bf72a56bdf54d056a43ecb9dc2748)"}
!4 = !{i32 0, i32 1024}
!5 = !{!6, !6, i64 0}
!6 = !{!"int", !7, i64 0}
!7 = !{!"omnipotent char", !8, i64 0}
!8 = !{!"Simple C++ TBAA"}
!9 = distinct !{!9, !10}
!10 = !{!"llvm.loop.mustprogress"}
!11 = distinct !{!11, !10}
!12 = distinct !{!12, !10}
!13 = !{i16 1, i16 1025}
!14 = !{}
!15 = !{i32 0, i32 33}
!16 = distinct !{!16, !10}
!17 = distinct !{!17, !10}
!18 = distinct !{!18, !10}
!19 = distinct !{!19, !10}
!20 = distinct !{!20, !10}
!21 = distinct !{!21, !10}
