// Seed: 58644328
module module_0;
  wor id_1;
  assign id_1 = 1 * -1;
  logic id_2 = 1;
  wire id_3, id_4;
  assign module_1.id_6 = 0;
  assign id_1 = id_2;
  logic id_5;
  logic id_6;
  assign id_6 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd97
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  inout wire _id_3;
  output wire id_2;
  inout wire id_1;
  tri1 [id_3 : -1] id_5 = 1;
  module_0 modCall_1 ();
  tri [1 'b0 : 1] id_6 = -1;
endmodule
