

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Thu Mar  7 11:04:07 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        flat
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.638|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  402|  402|  402|  402|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_1_LOOP_2_LOOP_3  |  400|  400|         2|          1|          1|   400|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x float]* %max_pool_out) nounwind, !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x float]* %flat_array) nounwind, !map !14"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @flat_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [flat/flat.cpp:6]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 13.6>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i9 [ 0, %0 ], [ %add_ln6, %LOOP_3 ]" [flat/flat.cpp:6]   --->   Operation 9 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %select_ln15_3, %LOOP_3 ]" [flat/flat.cpp:15]   --->   Operation 10 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %select_ln6, %LOOP_3 ]" [flat/flat.cpp:6]   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln9_1, %LOOP_3 ]" [flat/flat.cpp:9]   --->   Operation 12 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ 0, %0 ], [ %select_ln9, %LOOP_3 ]" [flat/flat.cpp:9]   --->   Operation 13 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %0 ], [ %select_ln15_6, %LOOP_3 ]" [flat/flat.cpp:15]   --->   Operation 14 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_2 = phi i9 [ 0, %0 ], [ %add_ln15_1, %LOOP_3 ]" [flat/flat.cpp:15]   --->   Operation 15 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %LOOP_3 ]"   --->   Operation 16 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.66ns)   --->   "%icmp_ln6 = icmp eq i9 %indvar_flatten17, -112" [flat/flat.cpp:6]   --->   Operation 17 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.82ns)   --->   "%add_ln6 = add i9 %indvar_flatten17, 1" [flat/flat.cpp:6]   --->   Operation 18 'add' 'add_ln6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %2, label %LOOP_3" [flat/flat.cpp:6]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [flat/flat.cpp:6]   --->   Operation 20 'add' 'r' <Predicate = (!icmp_ln6)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%add_ln15 = add i9 %i_0, 80" [flat/flat.cpp:15]   --->   Operation 21 'add' 'add_ln15' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.55ns)   --->   "%icmp_ln9 = icmp eq i8 %indvar_flatten, 80" [flat/flat.cpp:9]   --->   Operation 22 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.96ns)   --->   "%select_ln15 = select i1 %icmp_ln9, i9 %add_ln15, i9 %i_1" [flat/flat.cpp:15]   --->   Operation 23 'select' 'select_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.98ns)   --->   "%select_ln15_1 = select i1 %icmp_ln9, i3 0, i3 %c_0" [flat/flat.cpp:15]   --->   Operation 24 'select' 'select_ln15_1' <Predicate = (!icmp_ln6)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_4)   --->   "%select_ln15_2 = select i1 %icmp_ln9, i9 %add_ln15, i9 %i_2" [flat/flat.cpp:15]   --->   Operation 25 'select' 'select_ln15_2' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.98ns)   --->   "%select_ln15_3 = select i1 %icmp_ln9, i3 %r, i3 %r_0" [flat/flat.cpp:15]   --->   Operation 26 'select' 'select_ln15_3' <Predicate = (!icmp_ln6)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %select_ln15_3 to i6" [flat/flat.cpp:14]   --->   Operation 27 'zext' 'zext_ln14' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln15_3, i2 0)" [flat/flat.cpp:14]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i5 %tmp to i6" [flat/flat.cpp:14]   --->   Operation 29 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14 = add i6 %zext_ln14, %zext_ln14_1" [flat/flat.cpp:14]   --->   Operation 30 'add' 'add_ln14' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln15)   --->   "%xor_ln15 = xor i1 %icmp_ln9, true" [flat/flat.cpp:15]   --->   Operation 31 'xor' 'xor_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp eq i5 %f_0, -16" [flat/flat.cpp:12]   --->   Operation 32 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln6)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln15 = and i1 %icmp_ln12, %xor_ln15" [flat/flat.cpp:15]   --->   Operation 33 'and' 'and_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.96ns)   --->   "%select_ln6 = select i1 %icmp_ln9, i9 %add_ln15, i9 %i_0" [flat/flat.cpp:6]   --->   Operation 34 'select' 'select_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%c = add i3 %select_ln15_1, 1" [flat/flat.cpp:9]   --->   Operation 35 'add' 'c' <Predicate = (!icmp_ln6)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln15_2 = add i9 %select_ln15, 16" [flat/flat.cpp:15]   --->   Operation 36 'add' 'add_ln15_2' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln15_4 = select i1 %and_ln15, i9 %add_ln15_2, i9 %select_ln15_2" [flat/flat.cpp:15]   --->   Operation 37 'select' 'select_ln15_4' <Predicate = (!icmp_ln6)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_5)   --->   "%or_ln15 = or i1 %and_ln15, %icmp_ln9" [flat/flat.cpp:15]   --->   Operation 38 'or' 'or_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln15_5 = select i1 %or_ln15, i5 0, i5 %f_0" [flat/flat.cpp:15]   --->   Operation 39 'select' 'select_ln15_5' <Predicate = (!icmp_ln6)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.98ns)   --->   "%select_ln15_6 = select i1 %and_ln15, i3 %c, i3 %select_ln15_1" [flat/flat.cpp:15]   --->   Operation 40 'select' 'select_ln15_6' <Predicate = (!icmp_ln6)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i3 %select_ln15_6 to i6" [flat/flat.cpp:15]   --->   Operation 41 'zext' 'zext_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln14_1 = add i6 %add_ln14, %zext_ln15" [flat/flat.cpp:14]   --->   Operation 42 'add' 'add_ln14_1' <Predicate = (!icmp_ln6)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln14_1, i4 0)" [flat/flat.cpp:9]   --->   Operation 43 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.96ns)   --->   "%select_ln9 = select i1 %and_ln15, i9 %add_ln15_2, i9 %select_ln15" [flat/flat.cpp:9]   --->   Operation 44 'select' 'select_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i5 %select_ln15_5 to i10" [flat/flat.cpp:14]   --->   Operation 45 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln14_2 = add i10 %tmp_3_cast, %zext_ln14_2" [flat/flat.cpp:14]   --->   Operation 46 'add' 'add_ln14_2' <Predicate = (!icmp_ln6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i10 %add_ln14_2 to i64" [flat/flat.cpp:14]   --->   Operation 47 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %zext_ln14_4" [flat/flat.cpp:14]   --->   Operation 48 'getelementptr' 'max_pool_out_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%max_pool_out_load = load float* %max_pool_out_addr, align 4" [flat/flat.cpp:14]   --->   Operation 49 'load' 'max_pool_out_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln15_1 = add i9 %select_ln15_4, 1" [flat/flat.cpp:15]   --->   Operation 50 'add' 'add_ln15_1' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.78ns)   --->   "%f = add i5 %select_ln15_5, 1" [flat/flat.cpp:12]   --->   Operation 51 'add' 'f' <Predicate = (!icmp_ln6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.91ns)   --->   "%add_ln9 = add i8 %indvar_flatten, 1" [flat/flat.cpp:9]   --->   Operation 52 'add' 'add_ln9' <Predicate = (!icmp_ln6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.24ns)   --->   "%select_ln9_1 = select i1 %icmp_ln9, i8 1, i8 %add_ln9" [flat/flat.cpp:9]   --->   Operation 53 'select' 'select_ln9_1' <Predicate = (!icmp_ln6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @LOOP_1_LOOP_2_LOOP_3)"   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 55 'speclooptripcount' 'empty' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @LOOP_2_LOOP_3_str)"   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind" [flat/flat.cpp:13]   --->   Operation 57 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str2) nounwind" [flat/flat.cpp:13]   --->   Operation 58 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [flat/flat.cpp:14]   --->   Operation 59 'specpipeline' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (3.25ns)   --->   "%max_pool_out_load = load float* %max_pool_out_addr, align 4" [flat/flat.cpp:14]   --->   Operation 60 'load' 'max_pool_out_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i9 %select_ln15_4 to i64" [flat/flat.cpp:14]   --->   Operation 61 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_3" [flat/flat.cpp:14]   --->   Operation 62 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.25ns)   --->   "store float %max_pool_out_load, float* %flat_array_addr, align 4" [flat/flat.cpp:14]   --->   Operation 63 'store' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str2, i32 %tmp_2) nounwind" [flat/flat.cpp:16]   --->   Operation 64 'specregionend' 'empty_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 65 'br' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [flat/flat.cpp:19]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
br_ln6            (br               ) [ 01110]
indvar_flatten17  (phi              ) [ 00100]
r_0               (phi              ) [ 00100]
i_0               (phi              ) [ 00100]
indvar_flatten    (phi              ) [ 00100]
i_1               (phi              ) [ 00100]
c_0               (phi              ) [ 00100]
i_2               (phi              ) [ 00100]
f_0               (phi              ) [ 00100]
icmp_ln6          (icmp             ) [ 00110]
add_ln6           (add              ) [ 01110]
br_ln6            (br               ) [ 00000]
r                 (add              ) [ 00000]
add_ln15          (add              ) [ 00000]
icmp_ln9          (icmp             ) [ 00000]
select_ln15       (select           ) [ 00000]
select_ln15_1     (select           ) [ 00000]
select_ln15_2     (select           ) [ 00000]
select_ln15_3     (select           ) [ 01110]
zext_ln14         (zext             ) [ 00000]
tmp               (bitconcatenate   ) [ 00000]
zext_ln14_1       (zext             ) [ 00000]
add_ln14          (add              ) [ 00000]
xor_ln15          (xor              ) [ 00000]
icmp_ln12         (icmp             ) [ 00000]
and_ln15          (and              ) [ 00000]
select_ln6        (select           ) [ 01110]
c                 (add              ) [ 00000]
add_ln15_2        (add              ) [ 00000]
select_ln15_4     (select           ) [ 00110]
or_ln15           (or               ) [ 00000]
select_ln15_5     (select           ) [ 00000]
select_ln15_6     (select           ) [ 01110]
zext_ln15         (zext             ) [ 00000]
add_ln14_1        (add              ) [ 00000]
tmp_3_cast        (bitconcatenate   ) [ 00000]
select_ln9        (select           ) [ 01110]
zext_ln14_2       (zext             ) [ 00000]
add_ln14_2        (add              ) [ 00000]
zext_ln14_4       (zext             ) [ 00000]
max_pool_out_addr (getelementptr    ) [ 00110]
add_ln15_1        (add              ) [ 01110]
f                 (add              ) [ 01110]
add_ln9           (add              ) [ 00000]
select_ln9_1      (select           ) [ 01110]
specloopname_ln0  (specloopname     ) [ 00000]
empty             (speclooptripcount) [ 00000]
specloopname_ln0  (specloopname     ) [ 00000]
specloopname_ln13 (specloopname     ) [ 00000]
tmp_2             (specregionbegin  ) [ 00000]
specpipeline_ln14 (specpipeline     ) [ 00000]
max_pool_out_load (load             ) [ 00000]
zext_ln14_3       (zext             ) [ 00000]
flat_array_addr   (getelementptr    ) [ 00000]
store_ln14        (store            ) [ 00000]
empty_2           (specregionend    ) [ 00000]
br_ln0            (br               ) [ 01110]
ret_ln19          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flat_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_1_LOOP_2_LOOP_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_2_LOOP_3_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="max_pool_out_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="9" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_load/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="flat_array_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="9" slack="0"/>
<pin id="91" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln14_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="indvar_flatten17_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="1"/>
<pin id="103" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="indvar_flatten17_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="9" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="r_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="1"/>
<pin id="114" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="r_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="i_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="9" slack="1"/>
<pin id="125" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="9" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="indvar_flatten_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="1"/>
<pin id="136" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_1_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="1"/>
<pin id="147" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_1_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="9" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="c_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="1"/>
<pin id="158" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="c_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_2_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="1"/>
<pin id="169" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_2_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="9" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="f_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="1"/>
<pin id="180" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="f_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln6_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln6_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="r_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln15_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln9_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln15_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="9" slack="0"/>
<pin id="222" dir="0" index="2" bw="9" slack="0"/>
<pin id="223" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln15_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln15_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="9" slack="0"/>
<pin id="238" dir="0" index="2" bw="9" slack="0"/>
<pin id="239" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_2/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln15_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_3/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln14_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln14_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln14_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="xor_ln15_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln12_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="and_ln15_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln6_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="9" slack="0"/>
<pin id="294" dir="0" index="2" bw="9" slack="0"/>
<pin id="295" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="c_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln15_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="0" index="1" bw="6" slack="0"/>
<pin id="308" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln15_4_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="9" slack="0"/>
<pin id="314" dir="0" index="2" bw="9" slack="0"/>
<pin id="315" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_4/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln15_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln15_5_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="5" slack="0"/>
<pin id="329" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_5/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln15_6_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="0" index="2" bw="3" slack="0"/>
<pin id="337" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_6/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln15_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln14_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="0" index="1" bw="3" slack="0"/>
<pin id="348" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_3_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="0" index="1" bw="6" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln9_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="9" slack="0"/>
<pin id="362" dir="0" index="2" bw="9" slack="0"/>
<pin id="363" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln14_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_2/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln14_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_2/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln14_4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln15_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="f_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln9_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln9_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="8" slack="0"/>
<pin id="404" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln14_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_3/3 "/>
</bind>
</comp>

<comp id="412" class="1005" name="icmp_ln6_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="416" class="1005" name="add_ln6_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="9" slack="0"/>
<pin id="418" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln6 "/>
</bind>
</comp>

<comp id="421" class="1005" name="select_ln15_3_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln15_3 "/>
</bind>
</comp>

<comp id="426" class="1005" name="select_ln6_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln6 "/>
</bind>
</comp>

<comp id="431" class="1005" name="select_ln15_4_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="1"/>
<pin id="433" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15_4 "/>
</bind>
</comp>

<comp id="436" class="1005" name="select_ln15_6_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln15_6 "/>
</bind>
</comp>

<comp id="441" class="1005" name="select_ln9_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="9" slack="0"/>
<pin id="443" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln9 "/>
</bind>
</comp>

<comp id="446" class="1005" name="max_pool_out_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="9" slack="1"/>
<pin id="448" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="add_ln15_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="9" slack="0"/>
<pin id="453" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15_1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="f_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="461" class="1005" name="select_ln9_1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln9_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="81" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="105" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="105" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="116" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="127" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="138" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="207" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="149" pin="4"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="213" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="160" pin="4"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="213" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="207" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="171" pin="4"/><net_sink comp="235" pin=2"/></net>

<net id="248"><net_src comp="213" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="201" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="116" pin="4"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="243" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="251" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="213" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="32" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="182" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="273" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="213" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="207" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="127" pin="4"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="227" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="219" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="285" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="235" pin="3"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="285" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="213" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="16" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="182" pin="4"/><net_sink comp="325" pin=2"/></net>

<net id="338"><net_src comp="285" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="299" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="227" pin="3"/><net_sink comp="333" pin=2"/></net>

<net id="344"><net_src comp="333" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="267" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="38" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="285" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="305" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="219" pin="3"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="325" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="351" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="386"><net_src comp="311" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="20" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="325" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="44" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="138" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="46" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="213" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="46" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="394" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="408" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="415"><net_src comp="189" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="195" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="424"><net_src comp="243" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="429"><net_src comp="291" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="434"><net_src comp="311" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="439"><net_src comp="333" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="444"><net_src comp="359" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="449"><net_src comp="74" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="454"><net_src comp="382" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="459"><net_src comp="388" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="464"><net_src comp="400" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="138" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: flat_array | {3 }
 - Input state : 
	Port: flat : max_pool_out | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		add_ln6 : 1
		br_ln6 : 2
		r : 1
		add_ln15 : 1
		icmp_ln9 : 1
		select_ln15 : 2
		select_ln15_1 : 2
		select_ln15_2 : 2
		select_ln15_3 : 2
		zext_ln14 : 3
		tmp : 3
		zext_ln14_1 : 4
		add_ln14 : 5
		xor_ln15 : 2
		icmp_ln12 : 1
		and_ln15 : 2
		select_ln6 : 2
		c : 3
		add_ln15_2 : 3
		select_ln15_4 : 2
		or_ln15 : 2
		select_ln15_5 : 2
		select_ln15_6 : 2
		zext_ln15 : 3
		add_ln14_1 : 4
		tmp_3_cast : 5
		select_ln9 : 2
		zext_ln14_2 : 3
		add_ln14_2 : 6
		zext_ln14_4 : 7
		max_pool_out_addr : 8
		max_pool_out_load : 9
		add_ln15_1 : 3
		f : 3
		add_ln9 : 1
		select_ln9_1 : 2
	State 3
		flat_array_addr : 1
		store_ln14 : 2
		empty_2 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    add_ln6_fu_195    |    0    |    15   |
|          |       r_fu_201       |    0    |    12   |
|          |    add_ln15_fu_207   |    0    |    15   |
|          |    add_ln14_fu_267   |    0    |    8    |
|          |       c_fu_299       |    0    |    12   |
|    add   |   add_ln15_2_fu_305  |    0    |    15   |
|          |   add_ln14_1_fu_345  |    0    |    8    |
|          |   add_ln14_2_fu_371  |    0    |    14   |
|          |   add_ln15_1_fu_382  |    0    |    15   |
|          |       f_fu_388       |    0    |    15   |
|          |    add_ln9_fu_394    |    0    |    15   |
|----------|----------------------|---------|---------|
|          |  select_ln15_fu_219  |    0    |    9    |
|          | select_ln15_1_fu_227 |    0    |    3    |
|          | select_ln15_2_fu_235 |    0    |    9    |
|          | select_ln15_3_fu_243 |    0    |    3    |
|  select  |   select_ln6_fu_291  |    0    |    9    |
|          | select_ln15_4_fu_311 |    0    |    9    |
|          | select_ln15_5_fu_325 |    0    |    5    |
|          | select_ln15_6_fu_333 |    0    |    3    |
|          |   select_ln9_fu_359  |    0    |    9    |
|          |  select_ln9_1_fu_400 |    0    |    8    |
|----------|----------------------|---------|---------|
|          |    icmp_ln6_fu_189   |    0    |    13   |
|   icmp   |    icmp_ln9_fu_213   |    0    |    11   |
|          |   icmp_ln12_fu_279   |    0    |    11   |
|----------|----------------------|---------|---------|
|    xor   |    xor_ln15_fu_273   |    0    |    2    |
|----------|----------------------|---------|---------|
|    and   |    and_ln15_fu_285   |    0    |    2    |
|----------|----------------------|---------|---------|
|    or    |    or_ln15_fu_319    |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   zext_ln14_fu_251   |    0    |    0    |
|          |  zext_ln14_1_fu_263  |    0    |    0    |
|   zext   |   zext_ln15_fu_341   |    0    |    0    |
|          |  zext_ln14_2_fu_367  |    0    |    0    |
|          |  zext_ln14_4_fu_377  |    0    |    0    |
|          |  zext_ln14_3_fu_408  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|      tmp_fu_255      |    0    |    0    |
|          |   tmp_3_cast_fu_351  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   252   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln15_1_reg_451   |    9   |
|     add_ln6_reg_416     |    9   |
|       c_0_reg_156       |    3   |
|       f_0_reg_178       |    5   |
|        f_reg_456        |    5   |
|       i_0_reg_123       |    9   |
|       i_1_reg_145       |    9   |
|       i_2_reg_167       |    9   |
|     icmp_ln6_reg_412    |    1   |
| indvar_flatten17_reg_101|    9   |
|  indvar_flatten_reg_134 |    8   |
|max_pool_out_addr_reg_446|    9   |
|       r_0_reg_112       |    3   |
|  select_ln15_3_reg_421  |    3   |
|  select_ln15_4_reg_431  |    9   |
|  select_ln15_6_reg_436  |    3   |
|    select_ln6_reg_426   |    9   |
|   select_ln9_1_reg_461  |    8   |
|    select_ln9_reg_441   |    9   |
+-------------------------+--------+
|          Total          |   129  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   252  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   129  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   129  |   261  |
+-----------+--------+--------+--------+
