static T_1 *\r\nF_1 ( T_2 * V_1 , T_1 * V_2 )\r\n{\r\nF_2 ( & V_2 -> V_3 , & V_1 -> V_4 ) ;\r\nreturn NULL ;\r\n}\r\nvoid\r\nF_3 ( T_2 * V_1 )\r\n{\r\nT_1 * V_5 = V_1 -> V_6 ;\r\nF_4 ( ! F_5 ( & V_1 -> V_4 ) ) ;\r\nF_4 ( V_5 != NULL ) ;\r\nif ( V_5 -> V_3 . V_7 == & V_1 -> V_4 ) {\r\nV_1 -> V_6 = NULL ;\r\n} else {\r\nV_1 -> V_6 = F_6 ( V_5 -> V_3 . V_7 ,\r\nT_1 , V_3 ) ;\r\nF_4 ( V_1 -> V_6 -> V_2 . V_8 == V_5 -> V_2 . V_8 ) ;\r\n}\r\n}\r\nstatic int\r\nF_7 ( T_2 * V_1 ,\r\nT_1 * V_9 , T_3 V_10 )\r\n{\r\nT_1 * V_5 = V_1 -> V_6 ;\r\nF_4 ( V_9 == NULL ||\r\nV_9 -> V_2 . V_8 == V_11 ) ;\r\nif ( V_5 == NULL ) {\r\nif ( V_9 != NULL ) {\r\nF_2 ( & V_9 -> V_3 ,\r\n& V_1 -> V_4 ) ;\r\nV_1 -> V_6 = V_9 ;\r\n}\r\nreturn 0 ;\r\n}\r\nif ( V_5 -> V_2 . V_8 == V_11 ) {\r\nif ( V_9 != NULL )\r\nF_2 ( & V_9 -> V_3 ,\r\n& V_1 -> V_4 ) ;\r\nreturn 0 ;\r\n}\r\nF_4 ( V_5 -> V_2 . V_8 == V_12 ) ;\r\nF_4 ( V_5 -> V_2 . V_13 [ 1 ] == 0 ) ;\r\nif ( V_9 != NULL )\r\nV_10 = V_9 -> V_2 . V_13 [ 1 ] ;\r\nV_5 -> V_2 . V_13 [ 1 ] = V_10 ;\r\nF_3 ( V_1 ) ;\r\nreturn 1 ;\r\n}\r\nstatic T_1 *\r\nF_8 ( T_2 * V_1 , T_1 * V_2 )\r\n{\r\nT_1 * V_5 = V_1 -> V_6 ;\r\nif ( V_5 == NULL ) {\r\nF_2 ( & V_2 -> V_3 , & V_1 -> V_4 ) ;\r\nV_1 -> V_6 = V_2 ;\r\nreturn NULL ;\r\n}\r\nif ( V_5 -> V_2 . V_8 == V_12 ) {\r\nF_2 ( & V_2 -> V_3 , & V_1 -> V_4 ) ;\r\nreturn NULL ;\r\n}\r\nF_4 ( V_5 -> V_2 . V_8 == V_11 ) ;\r\nV_2 -> V_2 . V_13 [ 1 ] = V_5 -> V_2 . V_13 [ 1 ] ;\r\nF_3 ( V_1 ) ;\r\nF_9 ( & V_2 -> V_3 , & V_5 -> V_3 ) ;\r\nF_10 ( & V_5 -> V_3 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic int\r\nF_11 ( T_2 * V_1 ,\r\nT_1 * V_9 , T_3 V_10 )\r\n{\r\nT_1 * V_5 ;\r\nif ( V_1 -> V_14 != V_15 )\r\nreturn F_7 ( V_1 , V_9 , V_10 ) ;\r\nF_4 ( V_9 == NULL ||\r\nV_9 -> V_2 . V_8 == V_11 ) ;\r\nV_5 = V_1 -> V_6 ;\r\nif ( V_5 == NULL ) {\r\nif ( V_9 != NULL ) {\r\nF_2 ( & V_9 -> V_3 ,\r\n& V_1 -> V_4 ) ;\r\nV_1 -> V_6 = V_9 ;\r\n}\r\nreturn 0 ;\r\n}\r\nif ( V_9 != NULL )\r\nV_10 = V_9 -> V_2 . V_13 [ 1 ] ;\r\nif ( V_10 == V_16 )\r\nreturn 1 ;\r\nif ( V_5 -> V_2 . V_13 [ 1 ] == V_16 ) {\r\nF_4 ( V_5 -> V_2 . V_13 [ 0 ] == 0 ) ;\r\nV_5 -> V_2 . V_13 [ 1 ] = V_10 ;\r\nreturn 1 ;\r\n}\r\nif ( V_10 == V_5 -> V_2 . V_13 [ 0 ] ||\r\nV_10 == V_5 -> V_2 . V_13 [ 1 ] ) {\r\nF_12 ( L_1 ,\r\nF_13 ( V_1 -> V_17 -> V_18 ) , V_10 ) ;\r\nreturn 1 ;\r\n}\r\nif ( V_5 -> V_2 . V_13 [ 0 ] == 0 ) {\r\nif ( V_5 -> V_2 . V_13 [ 1 ] > V_10 ) {\r\nV_5 -> V_2 . V_13 [ 0 ] = V_5 -> V_2 . V_13 [ 1 ] ;\r\nV_5 -> V_2 . V_13 [ 1 ] = V_10 ;\r\n} else {\r\nV_5 -> V_2 . V_13 [ 0 ] = V_10 ;\r\n}\r\nif ( V_5 -> V_2 . V_13 [ 0 ] - V_5 -> V_2 . V_13 [ 1 ] > 2 ) {\r\nF_3 ( V_1 ) ;\r\n}\r\nreturn 1 ;\r\n}\r\nif ( V_5 -> V_2 . V_13 [ 0 ] > V_5 -> V_2 . V_13 [ 1 ] ) {\r\nT_3 V_19 = 0 ;\r\nF_4 ( V_5 -> V_2 . V_13 [ 0 ] -\r\nV_5 -> V_2 . V_13 [ 1 ] <= 2 ) ;\r\nif ( V_5 -> V_2 . V_13 [ 0 ] -\r\nV_5 -> V_2 . V_13 [ 1 ] == 2 ) {\r\nif ( V_10 == V_5 -> V_2 . V_13 [ 1 ] + 1 )\r\nV_19 = V_10 ;\r\n} else if ( V_10 == V_5 -> V_2 . V_13 [ 1 ] - 1 ) {\r\nV_19 = V_5 -> V_2 . V_13 [ 1 ] ;\r\n} else if ( V_10 == V_5 -> V_2 . V_13 [ 0 ] + 1 ) {\r\nV_19 = V_5 -> V_2 . V_13 [ 0 ] ;\r\n}\r\nif ( V_19 != 0 ) {\r\nV_5 -> V_2 . V_13 [ 0 ] = V_19 - 1 ;\r\nV_5 -> V_2 . V_13 [ 1 ] = V_19 + 1 ;\r\nreturn 1 ;\r\n}\r\n} else {\r\nif ( V_10 >= V_5 -> V_2 . V_13 [ 0 ] &&\r\nV_10 <= V_5 -> V_2 . V_13 [ 1 ] ) {\r\nF_12 ( L_1 ,\r\nF_13 ( V_1 -> V_17 -> V_18 ) , V_10 ) ;\r\nreturn 1 ;\r\n}\r\nif ( V_10 == V_5 -> V_2 . V_13 [ 1 ] + 1 ) {\r\nV_5 -> V_2 . V_13 [ 1 ] = V_10 ;\r\nreturn 1 ;\r\n}\r\nif ( V_10 == V_5 -> V_2 . V_13 [ 0 ] - 1 ) {\r\nV_5 -> V_2 . V_13 [ 0 ] = V_10 ;\r\nreturn 1 ;\r\n}\r\n}\r\nif ( V_9 != NULL ) {\r\nF_2 ( & V_9 -> V_3 , & V_1 -> V_4 ) ;\r\nF_3 ( V_1 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_14 ( T_2 * V_1 , T_1 * V_5 , int V_20 )\r\n{\r\nint V_21 ;\r\n#if V_22\r\nif ( ! * V_23 . V_24 )\r\nreturn V_25 ;\r\n#endif\r\nif ( V_5 == NULL || V_5 -> V_26 == NULL ) {\r\nV_21 = F_15 ( V_27 , V_28 ) ;\r\n} else {\r\nV_21 = V_5 -> V_26 -> V_29 +\r\n( ( V_1 -> V_30 == & V_31 ) ?\r\nsizeof( V_32 ) : sizeof( V_27 ) ) ;\r\n}\r\nswitch ( V_1 -> V_14 ) {\r\ndefault:\r\nF_16 ( L_2 , V_1 -> V_14 ) ;\r\nF_17 () ;\r\ncase V_33 :\r\nreturn V_25 ;\r\ncase V_34 :\r\nreturn V_35 ;\r\ncase V_36 :\r\nif ( V_21 < * V_23 . V_37 )\r\nreturn V_35 ;\r\nelse\r\nreturn V_25 ;\r\ncase V_38 :\r\nif ( V_21 >= * V_23 . V_37 )\r\nreturn V_35 ;\r\nelse\r\nreturn V_25 ;\r\n}\r\n}\r\nstatic int\r\nF_18 ( T_2 * V_1 , T_1 * V_5 , int V_20 )\r\n{\r\nint V_21 ;\r\nif ( V_5 == NULL || V_5 -> V_26 == NULL )\r\nV_21 = F_15 ( V_27 , V_28 ) ;\r\nelse\r\nV_21 = V_5 -> V_26 -> V_29 + sizeof( V_27 ) ;\r\nswitch ( V_1 -> V_14 ) {\r\ndefault:\r\nF_16 ( L_2 , V_1 -> V_14 ) ;\r\nF_17 () ;\r\ncase V_33 :\r\nreturn V_39 ;\r\ncase V_15 :\r\nif ( V_20 )\r\nreturn V_25 ;\r\nelse if ( V_5 == NULL || V_5 -> V_26 == NULL )\r\nreturn V_35 ;\r\nelse\r\nreturn V_39 ;\r\ncase V_36 :\r\nif ( V_20 )\r\nreturn V_39 ;\r\nelse if ( V_21 < * V_23 . V_37 )\r\nreturn V_35 ;\r\nelse\r\nreturn V_25 ;\r\ncase V_38 :\r\nif ( V_20 )\r\nreturn V_39 ;\r\nelse if ( V_21 >= * V_23 . V_37 )\r\nreturn V_35 ;\r\nelse\r\nreturn V_25 ;\r\n}\r\n}\r\nstatic int\r\nF_19 ( T_2 * V_40 , T_3 V_10 , int V_41 )\r\n{\r\nT_4 * V_42 = V_40 -> V_17 ;\r\nT_2 * V_1 ;\r\nT_1 * V_5 ;\r\nint V_43 ;\r\nF_20 ( & V_44 . V_45 ) ;\r\nV_1 = F_21 ( V_42 , NULL , ! ! V_41 ) ;\r\nif ( V_1 != NULL ) {\r\nT_5 * V_46 = V_1 -> V_47 ;\r\nF_4 ( V_1 -> V_30 -> V_48 != NULL ) ;\r\nF_22 ( & V_46 -> V_49 ) ;\r\nV_43 = V_1 -> V_30 -> V_48 ( V_1 , NULL , V_10 ) ;\r\nF_23 ( & V_46 -> V_49 ) ;\r\nif ( V_43 ) {\r\nF_24 ( & V_44 . V_45 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nF_24 ( & V_44 . V_45 ) ;\r\nV_5 = F_25 ( V_10 , ! ! V_41 ) ;\r\nif ( V_5 == NULL )\r\nreturn - V_50 ;\r\nV_43 = F_26 ( V_42 -> V_51 , V_5 , V_42 -> V_18 ) ;\r\nif ( V_43 == 0 )\r\nreturn 0 ;\r\nF_27 ( V_5 ) ;\r\nreturn V_43 ;\r\n}\r\nstatic int\r\nF_28 ( T_2 * V_1 , T_3 V_52 , T_3 V_53 )\r\n{\r\nT_4 * V_42 = V_1 -> V_17 ;\r\nT_1 * V_5 ;\r\nT_1 * V_19 ;\r\nF_29 ( V_54 ) ;\r\nint V_55 ;\r\nif ( V_52 == 0 )\r\nV_52 = V_53 ;\r\nV_55 = ( V_52 > V_53 ) ? 2 : ( V_53 - V_52 + 1 ) ;\r\nif ( V_53 == V_16 &&\r\nV_1 -> V_30 == & V_56 ) {\r\nreturn V_55 == 1 ? 0 : - V_57 ;\r\n}\r\nF_30 ( & V_42 -> V_58 ) ;\r\nF_31 (tx, tmp,\r\n&peer->ksnp_zc_req_list, tx_zc_list) {\r\nT_3 V_40 = V_5 -> V_2 . V_13 [ 0 ] ;\r\nif ( V_40 == V_52 || V_40 == V_53 || ( V_52 < V_40 && V_40 < V_53 ) ) {\r\nV_5 -> V_2 . V_13 [ 0 ] = 0 ;\r\nF_10 ( & V_5 -> V_59 ) ;\r\nF_9 ( & V_5 -> V_59 , & V_54 ) ;\r\nif ( -- V_55 == 0 )\r\nbreak;\r\n}\r\n}\r\nF_32 ( & V_42 -> V_58 ) ;\r\nwhile ( ! F_5 ( & V_54 ) ) {\r\nV_5 = F_6 ( V_54 . V_7 , T_1 , V_59 ) ;\r\nF_10 ( & V_5 -> V_59 ) ;\r\nF_33 ( V_5 ) ;\r\n}\r\nreturn V_55 == 0 ? 0 : - V_57 ;\r\n}\r\nstatic int\r\nF_34 ( T_2 * V_1 , T_6 * V_60 )\r\n{\r\nstruct V_61 * V_62 = V_1 -> V_63 ;\r\nV_32 * V_64 ;\r\nT_7 * V_65 ;\r\nint V_43 ;\r\nint V_66 ;\r\nF_35 ( sizeof( T_7 ) == F_15 ( V_32 , V_67 ) ) ;\r\nF_36 ( V_64 , sizeof( * V_64 ) ) ;\r\nif ( V_64 == NULL ) {\r\nF_16 ( L_3 ) ;\r\nreturn - V_50 ;\r\n}\r\nV_65 = ( T_7 * ) & V_64 -> V_68 ;\r\nV_65 -> V_69 = F_37 ( V_70 ) ;\r\nV_65 -> V_71 = F_38 ( V_72 ) ;\r\nV_65 -> V_73 = F_38 ( V_74 ) ;\r\nif ( V_75 . V_76 != 0 ) {\r\nF_39 () ;\r\nif ( ( V_75 . V_76 & 1 ) != 0 ) {\r\nV_65 -> V_71 ++ ;\r\nV_75 . V_76 &= ~ 1 ;\r\n}\r\nif ( ( V_75 . V_76 & 2 ) != 0 ) {\r\nV_65 -> V_69 = V_77 ;\r\nV_75 . V_76 &= ~ 2 ;\r\n}\r\nF_40 () ;\r\n}\r\nV_64 -> V_67 = F_41 ( V_60 -> V_78 ) ;\r\nV_64 -> V_79 = F_37 ( V_60 -> V_80 ) ;\r\nV_64 -> type = F_37 ( V_81 ) ;\r\nV_64 -> V_82 = F_37 ( V_60 -> V_83 * sizeof( V_84 ) ) ;\r\nV_64 -> V_85 . V_60 . type = F_37 ( V_60 -> V_86 ) ;\r\nV_64 -> V_85 . V_60 . V_87 = F_41 ( V_60 -> V_88 ) ;\r\nV_43 = F_42 ( V_62 , V_64 , sizeof( * V_64 ) , F_43 () ) ;\r\nif ( V_43 != 0 ) {\r\nF_44 ( L_4 ,\r\nV_43 , & V_1 -> V_89 , V_1 -> V_90 ) ;\r\ngoto V_91;\r\n}\r\nif ( V_60 -> V_83 == 0 )\r\ngoto V_91;\r\nfor ( V_66 = 0 ; V_66 < ( int ) V_60 -> V_83 ; V_66 ++ ) {\r\nV_60 -> V_92 [ V_66 ] = F_45 ( V_60 -> V_92 [ V_66 ] ) ;\r\n}\r\nV_43 = F_42 ( V_62 , V_60 -> V_92 ,\r\nV_60 -> V_83 * sizeof( V_84 ) ,\r\nF_43 () ) ;\r\nif ( V_43 != 0 ) {\r\nF_44 ( L_5 ,\r\nV_43 , V_60 -> V_83 ,\r\n& V_1 -> V_89 , V_1 -> V_90 ) ;\r\n}\r\nV_91:\r\nF_46 ( V_64 , sizeof( * V_64 ) ) ;\r\nreturn V_43 ;\r\n}\r\nstatic int\r\nF_47 ( T_2 * V_1 , T_6 * V_60 )\r\n{\r\nstruct V_61 * V_62 = V_1 -> V_63 ;\r\nint V_43 ;\r\nV_60 -> V_93 = V_77 ;\r\nV_60 -> V_94 = V_1 -> V_30 -> V_95 ;\r\nif ( V_75 . V_76 != 0 ) {\r\nF_39 () ;\r\nif ( ( V_75 . V_76 & 1 ) != 0 ) {\r\nV_60 -> V_94 ++ ;\r\nV_75 . V_76 &= ~ 1 ;\r\n}\r\nF_40 () ;\r\n}\r\nV_43 = F_42 ( V_62 , V_60 , F_15 ( T_6 , V_92 ) ,\r\nF_43 () ) ;\r\nif ( V_43 != 0 ) {\r\nF_44 ( L_4 ,\r\nV_43 , & V_1 -> V_89 , V_1 -> V_90 ) ;\r\nreturn V_43 ;\r\n}\r\nif ( V_60 -> V_83 == 0 )\r\nreturn 0 ;\r\nV_43 = F_42 ( V_62 , V_60 -> V_92 ,\r\nV_60 -> V_83 * sizeof( V_84 ) ,\r\nF_43 () ) ;\r\nif ( V_43 != 0 ) {\r\nF_44 ( L_5 ,\r\nV_43 , V_60 -> V_83 ,\r\n& V_1 -> V_89 , V_1 -> V_90 ) ;\r\n}\r\nreturn V_43 ;\r\n}\r\nstatic int\r\nF_48 ( T_2 * V_1 , T_6 * V_60 ,\r\nint V_96 )\r\n{\r\nstruct V_61 * V_62 = V_1 -> V_63 ;\r\nV_32 * V_64 ;\r\nint V_43 ;\r\nint V_66 ;\r\nF_36 ( V_64 , sizeof( * V_64 ) ) ;\r\nif ( V_64 == NULL ) {\r\nF_16 ( L_3 ) ;\r\nreturn - V_50 ;\r\n}\r\nV_43 = F_49 ( V_62 , & V_64 -> V_67 ,\r\nsizeof( * V_64 ) - F_15 ( V_32 , V_67 ) ,\r\nV_96 ) ;\r\nif ( V_43 != 0 ) {\r\nF_16 ( L_6 ,\r\nV_43 , & V_1 -> V_89 ) ;\r\nF_4 ( V_43 < 0 && V_43 != - V_97 ) ;\r\ngoto V_91;\r\n}\r\nif ( V_64 -> type != F_37 ( V_81 ) ) {\r\nF_16 ( L_7 ,\r\nF_50 ( V_64 -> type ) ,\r\n& V_1 -> V_89 ) ;\r\nV_43 = - V_57 ;\r\ngoto V_91;\r\n}\r\nV_60 -> V_78 = F_51 ( V_64 -> V_67 ) ;\r\nV_60 -> V_80 = F_50 ( V_64 -> V_79 ) ;\r\nV_60 -> V_88 = F_51 ( V_64 -> V_85 . V_60 . V_87 ) ;\r\nV_60 -> V_86 = F_50 ( V_64 -> V_85 . V_60 . type ) ;\r\nV_60 -> V_83 = F_50 ( V_64 -> V_82 ) /\r\nsizeof( V_84 ) ;\r\nif ( V_60 -> V_83 > V_98 ) {\r\nF_16 ( L_8 ,\r\nV_60 -> V_83 , & V_1 -> V_89 ) ;\r\nV_43 = - V_57 ;\r\ngoto V_91;\r\n}\r\nif ( V_60 -> V_83 == 0 )\r\ngoto V_91;\r\nV_43 = F_49 ( V_62 , V_60 -> V_92 ,\r\nV_60 -> V_83 * sizeof( V_84 ) , V_96 ) ;\r\nif ( V_43 != 0 ) {\r\nF_16 ( L_9 ,\r\nV_43 , & V_1 -> V_89 ) ;\r\nF_4 ( V_43 < 0 && V_43 != - V_97 ) ;\r\ngoto V_91;\r\n}\r\nfor ( V_66 = 0 ; V_66 < ( int ) V_60 -> V_83 ; V_66 ++ ) {\r\nV_60 -> V_92 [ V_66 ] = F_52 ( V_60 -> V_92 [ V_66 ] ) ;\r\nif ( V_60 -> V_92 [ V_66 ] == 0 ) {\r\nF_16 ( L_10 ,\r\nV_66 , & V_1 -> V_89 ) ;\r\nV_43 = - V_57 ;\r\nbreak;\r\n}\r\n}\r\nV_91:\r\nF_46 ( V_64 , sizeof( * V_64 ) ) ;\r\nreturn V_43 ;\r\n}\r\nstatic int\r\nF_53 ( T_2 * V_1 , T_6 * V_60 , int V_96 )\r\n{\r\nstruct V_61 * V_62 = V_1 -> V_63 ;\r\nint V_43 ;\r\nint V_66 ;\r\nif ( V_60 -> V_93 == V_77 )\r\nV_1 -> V_99 = 0 ;\r\nelse\r\nV_1 -> V_99 = 1 ;\r\nV_43 = F_49 ( V_62 , & V_60 -> V_78 ,\r\nF_15 ( T_6 , V_92 ) -\r\nF_15 ( T_6 , V_78 ) ,\r\nV_96 ) ;\r\nif ( V_43 != 0 ) {\r\nF_16 ( L_11 ,\r\nV_43 , & V_1 -> V_89 ) ;\r\nF_4 ( V_43 < 0 && V_43 != - V_97 ) ;\r\nreturn V_43 ;\r\n}\r\nif ( V_1 -> V_99 ) {\r\nF_54 ( & V_60 -> V_80 ) ;\r\nF_55 ( & V_60 -> V_78 ) ;\r\nF_54 ( & V_60 -> V_100 ) ;\r\nF_55 ( & V_60 -> V_101 ) ;\r\nF_55 ( & V_60 -> V_88 ) ;\r\nF_55 ( & V_60 -> V_102 ) ;\r\nF_54 ( & V_60 -> V_86 ) ;\r\nF_54 ( & V_60 -> V_83 ) ;\r\n}\r\nif ( V_60 -> V_83 > V_98 ) {\r\nF_16 ( L_8 ,\r\nV_60 -> V_83 , & V_1 -> V_89 ) ;\r\nreturn - V_57 ;\r\n}\r\nif ( V_60 -> V_83 == 0 )\r\nreturn 0 ;\r\nV_43 = F_49 ( V_62 , V_60 -> V_92 ,\r\nV_60 -> V_83 * sizeof( V_84 ) , V_96 ) ;\r\nif ( V_43 != 0 ) {\r\nF_16 ( L_9 ,\r\nV_43 , & V_1 -> V_89 ) ;\r\nF_4 ( V_43 < 0 && V_43 != - V_97 ) ;\r\nreturn V_43 ;\r\n}\r\nfor ( V_66 = 0 ; V_66 < ( int ) V_60 -> V_83 ; V_66 ++ ) {\r\nif ( V_1 -> V_99 )\r\nF_54 ( & V_60 -> V_92 [ V_66 ] ) ;\r\nif ( V_60 -> V_92 [ V_66 ] == 0 ) {\r\nF_16 ( L_10 ,\r\nV_66 , & V_1 -> V_89 ) ;\r\nreturn - V_57 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_56 ( T_1 * V_5 )\r\n{\r\nF_4 ( V_5 -> V_2 . V_8 != V_11 ) ;\r\nF_4 ( V_5 -> V_26 != NULL ) ;\r\nV_5 -> V_103 [ 0 ] . V_104 = & V_5 -> V_26 -> V_105 ;\r\nV_5 -> V_103 [ 0 ] . V_106 = sizeof( V_32 ) ;\r\nV_5 -> V_107 = V_5 -> V_108 = V_5 -> V_26 -> V_29 + sizeof( V_32 ) ;\r\n}\r\nstatic void\r\nF_57 ( T_1 * V_5 )\r\n{\r\nV_5 -> V_103 [ 0 ] . V_104 = & V_5 -> V_2 ;\r\nif ( V_5 -> V_26 != NULL ) {\r\nF_4 ( V_5 -> V_2 . V_8 != V_11 ) ;\r\nV_5 -> V_2 . V_28 . V_109 . V_110 = V_5 -> V_26 -> V_105 ;\r\nV_5 -> V_103 [ 0 ] . V_106 = sizeof( V_27 ) ;\r\nV_5 -> V_107 = V_5 -> V_108 = sizeof( V_27 ) + V_5 -> V_26 -> V_29 ;\r\n} else {\r\nF_4 ( V_5 -> V_2 . V_8 == V_11 ) ;\r\nV_5 -> V_103 [ 0 ] . V_106 = F_15 ( V_27 , V_28 . V_109 . V_110 ) ;\r\nV_5 -> V_107 = V_5 -> V_108 = F_15 ( V_27 , V_28 . V_109 . V_110 ) ;\r\n}\r\n}\r\nstatic void\r\nF_58 ( V_27 * V_85 )\r\n{\r\nV_85 -> V_111 = 0 ;\r\nV_85 -> V_8 = V_12 ;\r\nV_85 -> V_13 [ 0 ] = V_85 -> V_13 [ 1 ] = 0 ;\r\n}\r\nstatic void\r\nF_59 ( V_27 * V_85 )\r\n{\r\nreturn;\r\n}
