<stg><name>mac<3, 9>.1</name>


<trans_list>

<trans id="119" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:0  %input_regs_8_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_8_read)

]]></Node>
<StgValue><ssdm name="input_regs_8_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:1  %input_regs_7_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_7_read)

]]></Node>
<StgValue><ssdm name="input_regs_7_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:2  %input_regs_6_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_6_read)

]]></Node>
<StgValue><ssdm name="input_regs_6_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:3  %input_regs_5_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_5_read)

]]></Node>
<StgValue><ssdm name="input_regs_5_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:4  %input_regs_4_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_4_read)

]]></Node>
<StgValue><ssdm name="input_regs_4_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:5  %input_regs_3_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_3_read)

]]></Node>
<StgValue><ssdm name="input_regs_3_read_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:6  %input_regs_2_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_2_read)

]]></Node>
<StgValue><ssdm name="input_regs_2_read_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:7  %input_regs_1_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_1_read)

]]></Node>
<StgValue><ssdm name="input_regs_1_read_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:8  %input_regs_0_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_0_read)

]]></Node>
<StgValue><ssdm name="input_regs_0_read_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:9  %tmp_5 = fmul half %input_regs_0_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:10  %tmp_5_0_1 = fmul half %input_regs_1_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:11  %tmp_5_0_2 = fmul half %input_regs_2_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:12  %tmp_5_1 = fmul half %input_regs_3_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:13  %tmp_5_1_1 = fmul half %input_regs_4_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_1_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:14  %tmp_5_1_2 = fmul half %input_regs_5_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:15  %tmp_5_2 = fmul half %input_regs_6_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:16  %tmp_5_2_1 = fmul half %input_regs_7_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:9  %tmp_5 = fmul half %input_regs_0_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:10  %tmp_5_0_1 = fmul half %input_regs_1_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:11  %tmp_5_0_2 = fmul half %input_regs_2_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:12  %tmp_5_1 = fmul half %input_regs_3_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:13  %tmp_5_1_1 = fmul half %input_regs_4_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_1_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:14  %tmp_5_1_2 = fmul half %input_regs_5_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:15  %tmp_5_2 = fmul half %input_regs_6_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:16  %tmp_5_2_1 = fmul half %input_regs_7_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:9  %tmp_5 = fmul half %input_regs_0_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:10  %tmp_5_0_1 = fmul half %input_regs_1_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:11  %tmp_5_0_2 = fmul half %input_regs_2_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:12  %tmp_5_1 = fmul half %input_regs_3_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:13  %tmp_5_1_1 = fmul half %input_regs_4_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_1_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:14  %tmp_5_1_2 = fmul half %input_regs_5_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:15  %tmp_5_2 = fmul half %input_regs_6_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:16  %tmp_5_2_1 = fmul half %input_regs_7_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:9  %tmp_5 = fmul half %input_regs_0_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:10  %tmp_5_0_1 = fmul half %input_regs_1_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:11  %tmp_5_0_2 = fmul half %input_regs_2_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:12  %tmp_5_1 = fmul half %input_regs_3_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:13  %tmp_5_1_1 = fmul half %input_regs_4_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_1_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:14  %tmp_5_1_2 = fmul half %input_regs_5_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:15  %tmp_5_2 = fmul half %input_regs_6_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:16  %tmp_5_2_1 = fmul half %input_regs_7_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:17  %tmp_5_2_2 = fmul half %input_regs_8_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:18  %tmp1 = fadd half %tmp_5, %tmp_5_0_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:19  %tmp2 = fadd half %tmp_5_0_2, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:21  %tmp4 = fadd half %tmp_5_1_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:22  %tmp6 = fadd half %tmp_5_2_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:17  %tmp_5_2_2 = fmul half %input_regs_8_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:18  %tmp1 = fadd half %tmp_5, %tmp_5_0_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:19  %tmp2 = fadd half %tmp_5_0_2, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:21  %tmp4 = fadd half %tmp_5_1_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:22  %tmp6 = fadd half %tmp_5_2_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:17  %tmp_5_2_2 = fmul half %input_regs_8_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:18  %tmp1 = fadd half %tmp_5, %tmp_5_0_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:19  %tmp2 = fadd half %tmp_5_0_2, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:21  %tmp4 = fadd half %tmp_5_1_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:22  %tmp6 = fadd half %tmp_5_2_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="77" st_id="8" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:17  %tmp_5_2_2 = fmul half %input_regs_8_read_1, undef

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:18  %tmp1 = fadd half %tmp_5, %tmp_5_0_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:19  %tmp2 = fadd half %tmp_5_0_2, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:21  %tmp4 = fadd half %tmp_5_1_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:22  %tmp6 = fadd half %tmp_5_2_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="82" st_id="9" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:20  %tmp = fadd half %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:23  %tmp5 = fadd half %tmp6, %tmp_5_2_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="84" st_id="10" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:20  %tmp = fadd half %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:23  %tmp5 = fadd half %tmp6, %tmp_5_2_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="86" st_id="11" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:20  %tmp = fadd half %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:23  %tmp5 = fadd half %tmp6, %tmp_5_2_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="88" st_id="12" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:20  %tmp = fadd half %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:23  %tmp5 = fadd half %tmp6, %tmp_5_2_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:24  %tmp3 = fadd half %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="91" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:24  %tmp3 = fadd half %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="92" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:24  %tmp3 = fadd half %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="93" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:24  %tmp3 = fadd half %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="94" st_id="17" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:25  %sum_1_2 = fadd half %tmp3, %tmp

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="95" st_id="18" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:25  %sum_1_2 = fadd half %tmp3, %tmp

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="96" st_id="19" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:25  %sum_1_2 = fadd half %tmp3, %tmp

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="97" st_id="20" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.preheader:25  %sum_1_2 = fadd half %tmp3, %tmp

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="98" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16">
<![CDATA[
meminst.preheader:26  ret half %sum_1_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
