Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Mar 11 16:50:38 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.021        0.000                      0                  220        1.511        0.000                       0                  1005  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.021        0.000                      0                  220        1.511        0.000                       0                   489  
clk_wrapper                                                                             498.562        0.000                       0                   516  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[90]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[69]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.220ns (34.222%)  route 2.345ns (65.778%))
  Logic Levels:           9  (LUT2=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 6.396 - 3.572 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.237ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.994ns (routing 1.130ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=488, routed)         2.117     3.258    shift_reg_tap_i/clk_c
    SLICE_X95Y445        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y445        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.351 r  shift_reg_tap_i/sr_p.sr_1_fast[90]/Q
                         net (fo=13, routed)          0.134     3.485    dut_inst/input_slr_fast_90
    SLICE_X95Y446        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     3.633 f  dut_inst/.delname._x_62.ALTB_1_a0[0]/O
                         net (fo=14, routed)          0.335     3.968    dut_inst/pt_a0_0_3[0]
    SLICE_X96Y444        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     4.031 r  dut_inst/.delname._x_87.ALTB_m1_e/O
                         net (fo=10, routed)          0.173     4.204    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/a_m2_e_0_0
    SLICE_X97Y443        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     4.317 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/a_m1_e_0/O
                         net (fo=9, routed)           0.273     4.590    dut_inst/a_N_3_mux
    SLICE_X99Y449        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     4.737 f  dut_inst/.delname._x_19.ALTBtt_m3_0_a3/O
                         net (fo=11, routed)          0.354     5.091    dut_inst/stage_g.8.pair_g.7.csn_cmp_inst/a_N_3_mux_0
    SLICE_X100Y454       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     5.242 r  dut_inst/stage_g.8.pair_g.7.csn_cmp_inst/b_m7/O
                         net (fo=7, routed)           0.328     5.570    dut_inst/pt_66[0]
    SLICE_X98Y452        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     5.686 r  dut_inst/.delname._x_18.ALTB[0]/O
                         net (fo=24, routed)          0.436     6.122    dut_inst/stage_g.9.pair_g.7.csn_cmp_inst/un1_b_i_70
    SLICE_X94Y453        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     6.300 r  dut_inst/stage_g.9.pair_g.7.csn_cmp_inst/b_o_comb.idx[8]/O
                         net (fo=3, routed)           0.124     6.424    dut_inst/stage_g.10.pair_g.6.csn_cmp_inst/idx_107_0
    SLICE_X95Y453        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     6.537 r  dut_inst/stage_g.10.pair_g.6.csn_cmp_inst/b_o_comb.idx[8]/O
                         net (fo=2, routed)           0.106     6.643    dut_inst/stage_g.11.pair_g.5.csn_cmp_inst/idx_1[8]
    SLICE_X95Y453        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     6.741 r  dut_inst/stage_g.11.pair_g.5.csn_cmp_inst/g0_i_m2_1/O
                         net (fo=1, routed)           0.082     6.823    shift_reg_tap_o/g0_i_m2_1
    SLICE_X95Y453        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=488, routed)         1.994     6.396    shift_reg_tap_o/clk_c
    SLICE_X95Y453        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[69]/C
                         clock pessimism              0.457     6.853    
                         clock uncertainty           -0.035     6.817    
    SLICE_X95Y453        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.844    shift_reg_tap_o/sr_p.sr_1[69]
  -------------------------------------------------------------------
                         required time                          6.844    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[90]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[69]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.220ns (34.222%)  route 2.345ns (65.778%))
  Logic Levels:           9  (LUT2=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 6.396 - 3.572 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.237ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.994ns (routing 1.130ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=488, routed)         2.117     3.258    shift_reg_tap_i/clk_c
    SLICE_X95Y445        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y445        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.351 f  shift_reg_tap_i/sr_p.sr_1_fast[90]/Q
                         net (fo=13, routed)          0.134     3.485    dut_inst/input_slr_fast_90
    SLICE_X95Y446        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     3.633 r  dut_inst/.delname._x_62.ALTB_1_a0[0]/O
                         net (fo=14, routed)          0.335     3.968    dut_inst/pt_a0_0_3[0]
    SLICE_X96Y444        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     4.031 f  dut_inst/.delname._x_87.ALTB_m1_e/O
                         net (fo=10, routed)          0.173     4.204    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/a_m2_e_0_0
    SLICE_X97Y443        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     4.317 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/a_m1_e_0/O
                         net (fo=9, routed)           0.273     4.590    dut_inst/a_N_3_mux
    SLICE_X99Y449        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     4.737 r  dut_inst/.delname._x_19.ALTBtt_m3_0_a3/O
                         net (fo=11, routed)          0.354     5.091    dut_inst/stage_g.8.pair_g.7.csn_cmp_inst/a_N_3_mux_0
    SLICE_X100Y454       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     5.242 f  dut_inst/stage_g.8.pair_g.7.csn_cmp_inst/b_m7/O
                         net (fo=7, routed)           0.328     5.570    dut_inst/pt_66[0]
    SLICE_X98Y452        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     5.686 f  dut_inst/.delname._x_18.ALTB[0]/O
                         net (fo=24, routed)          0.436     6.122    dut_inst/stage_g.9.pair_g.7.csn_cmp_inst/un1_b_i_70
    SLICE_X94Y453        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     6.300 r  dut_inst/stage_g.9.pair_g.7.csn_cmp_inst/b_o_comb.idx[8]/O
                         net (fo=3, routed)           0.124     6.424    dut_inst/stage_g.10.pair_g.6.csn_cmp_inst/idx_107_0
    SLICE_X95Y453        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     6.537 r  dut_inst/stage_g.10.pair_g.6.csn_cmp_inst/b_o_comb.idx[8]/O
                         net (fo=2, routed)           0.106     6.643    dut_inst/stage_g.11.pair_g.5.csn_cmp_inst/idx_1[8]
    SLICE_X95Y453        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     6.741 r  dut_inst/stage_g.11.pair_g.5.csn_cmp_inst/g0_i_m2_1/O
                         net (fo=1, routed)           0.082     6.823    shift_reg_tap_o/g0_i_m2_1
    SLICE_X95Y453        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=488, routed)         1.994     6.396    shift_reg_tap_o/clk_c
    SLICE_X95Y453        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[69]/C
                         clock pessimism              0.457     6.853    
                         clock uncertainty           -0.035     6.817    
    SLICE_X95Y453        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.844    shift_reg_tap_o/sr_p.sr_1[69]
  -------------------------------------------------------------------
                         required time                          6.844    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[90]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[69]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.220ns (34.222%)  route 2.345ns (65.778%))
  Logic Levels:           9  (LUT2=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 6.396 - 3.572 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.237ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.994ns (routing 1.130ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=488, routed)         2.117     3.258    shift_reg_tap_i/clk_c
    SLICE_X95Y445        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y445        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.351 r  shift_reg_tap_i/sr_p.sr_1_fast[90]/Q
                         net (fo=13, routed)          0.134     3.485    dut_inst/input_slr_fast_90
    SLICE_X95Y446        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     3.633 f  dut_inst/.delname._x_62.ALTB_1_a0[0]/O
                         net (fo=14, routed)          0.335     3.968    dut_inst/pt_a0_0_3[0]
    SLICE_X96Y444        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     4.031 r  dut_inst/.delname._x_87.ALTB_m1_e/O
                         net (fo=10, routed)          0.173     4.204    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/a_m2_e_0_0
    SLICE_X97Y443        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     4.317 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/a_m1_e_0/O
                         net (fo=9, routed)           0.273     4.590    dut_inst/a_N_3_mux
    SLICE_X99Y449        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     4.737 f  dut_inst/.delname._x_19.ALTBtt_m3_0_a3/O
                         net (fo=11, routed)          0.354     5.091    dut_inst/stage_g.8.pair_g.7.csn_cmp_inst/a_N_3_mux_0
    SLICE_X100Y454       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     5.242 r  dut_inst/stage_g.8.pair_g.7.csn_cmp_inst/b_m7/O
                         net (fo=7, routed)           0.328     5.570    dut_inst/pt_66[0]
    SLICE_X98Y452        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     5.686 r  dut_inst/.delname._x_18.ALTB[0]/O
                         net (fo=24, routed)          0.436     6.122    dut_inst/stage_g.9.pair_g.7.csn_cmp_inst/un1_b_i_70
    SLICE_X94Y453        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     6.300 f  dut_inst/stage_g.9.pair_g.7.csn_cmp_inst/b_o_comb.idx[8]/O
                         net (fo=3, routed)           0.124     6.424    dut_inst/stage_g.10.pair_g.6.csn_cmp_inst/idx_107_0
    SLICE_X95Y453        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     6.537 f  dut_inst/stage_g.10.pair_g.6.csn_cmp_inst/b_o_comb.idx[8]/O
                         net (fo=2, routed)           0.106     6.643    dut_inst/stage_g.11.pair_g.5.csn_cmp_inst/idx_1[8]
    SLICE_X95Y453        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     6.741 f  dut_inst/stage_g.11.pair_g.5.csn_cmp_inst/g0_i_m2_1/O
                         net (fo=1, routed)           0.082     6.823    shift_reg_tap_o/g0_i_m2_1
    SLICE_X95Y453        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=488, routed)         1.994     6.396    shift_reg_tap_o/clk_c
    SLICE_X95Y453        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[69]/C
                         clock pessimism              0.457     6.853    
                         clock uncertainty           -0.035     6.817    
    SLICE_X95Y453        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.844    shift_reg_tap_o/sr_p.sr_1[69]
  -------------------------------------------------------------------
                         required time                          6.844    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[90]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[69]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.220ns (34.222%)  route 2.345ns (65.778%))
  Logic Levels:           9  (LUT2=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 6.396 - 3.572 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.237ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.994ns (routing 1.130ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=488, routed)         2.117     3.258    shift_reg_tap_i/clk_c
    SLICE_X95Y445        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y445        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.351 f  shift_reg_tap_i/sr_p.sr_1_fast[90]/Q
                         net (fo=13, routed)          0.134     3.485    dut_inst/input_slr_fast_90
    SLICE_X95Y446        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     3.633 r  dut_inst/.delname._x_62.ALTB_1_a0[0]/O
                         net (fo=14, routed)          0.335     3.968    dut_inst/pt_a0_0_3[0]
    SLICE_X96Y444        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     4.031 f  dut_inst/.delname._x_87.ALTB_m1_e/O
                         net (fo=10, routed)          0.173     4.204    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/a_m2_e_0_0
    SLICE_X97Y443        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     4.317 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/a_m1_e_0/O
                         net (fo=9, routed)           0.273     4.590    dut_inst/a_N_3_mux
    SLICE_X99Y449        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     4.737 r  dut_inst/.delname._x_19.ALTBtt_m3_0_a3/O
                         net (fo=11, routed)          0.354     5.091    dut_inst/stage_g.8.pair_g.7.csn_cmp_inst/a_N_3_mux_0
    SLICE_X100Y454       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     5.242 f  dut_inst/stage_g.8.pair_g.7.csn_cmp_inst/b_m7/O
                         net (fo=7, routed)           0.328     5.570    dut_inst/pt_66[0]
    SLICE_X98Y452        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     5.686 f  dut_inst/.delname._x_18.ALTB[0]/O
                         net (fo=24, routed)          0.436     6.122    dut_inst/stage_g.9.pair_g.7.csn_cmp_inst/un1_b_i_70
    SLICE_X94Y453        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     6.300 f  dut_inst/stage_g.9.pair_g.7.csn_cmp_inst/b_o_comb.idx[8]/O
                         net (fo=3, routed)           0.124     6.424    dut_inst/stage_g.10.pair_g.6.csn_cmp_inst/idx_107_0
    SLICE_X95Y453        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     6.537 f  dut_inst/stage_g.10.pair_g.6.csn_cmp_inst/b_o_comb.idx[8]/O
                         net (fo=2, routed)           0.106     6.643    dut_inst/stage_g.11.pair_g.5.csn_cmp_inst/idx_1[8]
    SLICE_X95Y453        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     6.741 f  dut_inst/stage_g.11.pair_g.5.csn_cmp_inst/g0_i_m2_1/O
                         net (fo=1, routed)           0.082     6.823    shift_reg_tap_o/g0_i_m2_1
    SLICE_X95Y453        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=488, routed)         1.994     6.396    shift_reg_tap_o/clk_c
    SLICE_X95Y453        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[69]/C
                         clock pessimism              0.457     6.853    
                         clock uncertainty           -0.035     6.817    
    SLICE_X95Y453        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.844    shift_reg_tap_o/sr_p.sr_1[69]
  -------------------------------------------------------------------
                         required time                          6.844    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_90_rep1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[156]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.255ns (35.243%)  route 2.306ns (64.757%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 6.398 - 3.572 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.120ns (routing 1.237ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.130ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=488, routed)         2.120     3.261    shift_reg_tap_i/clk_c
    SLICE_X95Y443        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_90_rep1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y443        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.358 r  shift_reg_tap_i/sr_p.sr_1_90_rep1/Q
                         net (fo=13, routed)          0.507     3.865    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/input_slr_90_rep1
    SLICE_X97Y444        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     3.963 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/b_o_comb.pt_0_a0[0]/O
                         net (fo=4, routed)           0.266     4.229    dut_inst/pt_25[0]
    SLICE_X98Y448        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     4.342 f  dut_inst/.delname._x_31.ALTBtt_m2_0_a3/O
                         net (fo=11, routed)          0.144     4.486    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/b_m4_0_a3_0
    SLICE_X98Y446        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     4.663 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_s0_0/O
                         net (fo=2, routed)           0.071     4.734    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_s0_0
    SLICE_X98Y446        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     4.911 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_s0/O
                         net (fo=46, routed)          0.580     5.491    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i
    SLICE_X93Y447        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     5.686 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o6_lut6_2_o6[5]/O
                         net (fo=3, routed)           0.287     5.973    dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/idx_49_2
    SLICE_X92Y448        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     6.121 r  dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=2, routed)           0.139     6.260    dut_inst/stage_g.9.pair_g.1.csn_cmp_inst/idx_52_0
    SLICE_X92Y450        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150     6.410 r  dut_inst/stage_g.9.pair_g.1.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=2, routed)           0.254     6.664    dut_inst/stage_g.11.pair_g.1.csn_cmp_inst/idx_44_0
    SLICE_X91Y456        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     6.764 r  dut_inst/stage_g.11.pair_g.1.csn_cmp_inst/b_o_comb.idx[5]/O
                         net (fo=1, routed)           0.058     6.822    shift_reg_tap_o/idx_2_0[5]
    SLICE_X91Y456        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=488, routed)         1.996     6.398    shift_reg_tap_o/clk_c
    SLICE_X91Y456        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[156]/C
                         clock pessimism              0.457     6.855    
                         clock uncertainty           -0.035     6.819    
    SLICE_X91Y456        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.846    shift_reg_tap_o/sr_p.sr_1[156]
  -------------------------------------------------------------------
                         required time                          6.846    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X93Y440   shift_reg_tap_i/sr_p.sr_1[138]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X94Y443   shift_reg_tap_i/sr_p.sr_1[139]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X95Y438   shift_reg_tap_i/sr_p.sr_1[13]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X100Y441  shift_reg_tap_i/sr_p.sr_1[140]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X96Y439   shift_reg_tap_i/sr_p.sr_1[14]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X92Y451   shift_reg_tap_o/sr_p.sr_1[176]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X95Y440   shift_reg_tap_i/sr_p.sr_1[16]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X100Y457  shift_reg_tap_o/sr_p.sr_1[188]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X96Y439   shift_reg_tap_i/sr_p.sr_1_20_rep1/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X95Y438   shift_reg_tap_i/sr_p.sr_1[13]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X95Y438   shift_reg_tap_i/sr_p.sr_1[13]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X100Y441  shift_reg_tap_i/sr_p.sr_1[140]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X102Y441  shift_reg_tap_i/sr_p.sr_1[141]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X102Y442  shift_reg_tap_i/sr_p.sr_1[142]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y447         lsfr_1/output_vector_1[219]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X104Y459         lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X93Y442          lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y442          lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y442          lsfr_1/shiftreg_vector[105]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X96Y441          lsfr_1/shiftreg_vector[47]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y447         lsfr_1/output_vector_1[219]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X104Y459         lsfr_1/shiftreg_vector[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y442          lsfr_1/shiftreg_vector[100]/C



