---
layout: page
title: BCHDecoderVHDL
description: ğŸ§® BCH decoder FPGA design
full_name: mpek29/BCHDecoderVHDL
img: assets/img/projects/BCHDecoderVHDL/main.png
importance: 1
git: https://github.com/mpek29/BCHDecoderVHDL
github: https://github.com/mpek29/BCHDecoderVHDL
category: Other
subcategory: General
---


**BCHDecoderVHDL** is an open-source project aimed at designing a **BCH error-correcting decoder in VHDL**, built for **FPGA implementation using an Avalon interface**. This hardware module is integrated into a **SoC system based on an Intel Cyclone V** and deployed on a **DE0-CV development board running at 25 MHz**.

## ğŸ¯ Purpose  

- ğŸ§® **Error Correction**: Implements BCH decoding for binary data error detection and correction.  
- ğŸ”— **Avalon Interface Compatibility**: Designed to connect seamlessly to Avalon-compliant systems.  
- ğŸ§© **Quartus Integration**: Ready for integration into Intel Quartus projects targeting DE0-CV boards.  
- ğŸ§  **CPU Exploitation**: Enables communication with a Nios II or other Avalon master for data exchange.  

## ğŸ“ Features  

| ğŸ·ï¸ Feature | ğŸ” Description |
|-----------|----------------|
| ğŸ§® **BCH Decoder** | Implements syndrome calculation, Berlekamp-Massey algorithm, Chien Search |
| ğŸ”— **Avalon Interface** | Supports Avalon-MM or Avalon-ST as needed |
| âš™ï¸ **VHDL Design** | Modular, synthesizable VHDL code |
| ğŸ§  **CPU-Controlled** | Controlled by an Avalon master processor |
| ğŸ§ª **VHDL Testbench** | Comes with a simulation testbench for functional validation |
| ğŸ§± **DE0-CV Ready** | Optimized for 25 MHz operation on DE0-CV |
| ğŸ–¥ï¸ **Quartus Project** | Integrated via Qsys / Platform Designer |
| ğŸ“¦ **Open-source** | Fully modifiable and extensible HDL source code |

## ğŸ“ Design Architecture Preview  

| ğŸ”§ Decoder Core | ğŸ”— Avalon Interface | ğŸ–¥ï¸ Quartus System |
|------------------|----------------------|--------------------|
| {% include image.html path="assets/img/projects/BCHDecoderVHDL/bch_core.png" width="100%" %} | {% include image.html path="assets/img/projects/BCHDecoderVHDL/avalon_iface.png" width="100%" %} | {% include image.html path="assets/img/projects/BCHDecoderVHDL/qsys_layout.png" width="100%" %} |

## ğŸ—‚ï¸ Project Structure

```bash
BCHDecoderVHDL/
â”œâ”€â”€ src/ # VHDL source files (core, control, interface)
â”œâ”€â”€ sim/ # VHDL testbenches
â”œâ”€â”€ qsys/ # Qsys/Platform Designer files
â”œâ”€â”€ quartus_project/ # Quartus project targeting DE0-CV
â”œâ”€â”€ sw/ # Nios II C code
â””â”€â”€ assets/img/ # Documentation images
```

## ğŸ“¦ Use Cases

- âœ… Embedded communication systems
- âœ… FPGA-based secure data transmission
- âœ… Educational demonstration of error-correcting codes

