<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_Sc_U_U_dbc2c99f</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_dbc2c99f'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_Sc_U_U_dbc2c99f')">rsnoc_z_H_R_G_Sc_U_U_dbc2c99f</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.66</td>
<td class="s10 cl rt"><a href="mod2044.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2044.html#Cond" > 97.50</a></td>
<td class="s8 cl rt"><a href="mod2044.html#Toggle" > 86.62</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2044.html#Branch" > 98.51</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2044.html#inst_tag_203806"  onclick="showContent('inst_tag_203806')">config_ss_tb.DUT.flexnoc.flexnoc.Periph_Multi_APB_T_main.FixedConverter</a></td>
<td class="s9 cl rt"> 95.66</td>
<td class="s10 cl rt"><a href="mod2044.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2044.html#Cond" > 97.50</a></td>
<td class="s8 cl rt"><a href="mod2044.html#Toggle" > 86.62</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2044.html#Branch" > 98.51</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_dbc2c99f'>
<hr>
<a name="inst_tag_203806"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203806" >config_ss_tb.DUT.flexnoc.flexnoc.Periph_Multi_APB_T_main.FixedConverter</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.66</td>
<td class="s10 cl rt"><a href="mod2044.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2044.html#Cond" > 97.50</a></td>
<td class="s8 cl rt"><a href="mod2044.html#Toggle" > 86.62</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2044.html#Branch" > 98.51</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.73</td>
<td class="s8 cl rt"> 84.38</td>
<td class="s9 cl rt"> 97.50</td>
<td class="s8 cl rt"> 86.47</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s8 cl rt"> 87.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2090.html#inst_tag_204084" >Periph_Multi_APB_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2476.html#inst_tag_246817" id="tag_urg_inst_246817">FsmCurState</a></td>
<td class="s6 cl rt"> 61.43</td>
<td class="s6 cl rt"> 61.29</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2255.html#inst_tag_213737" id="tag_urg_inst_213737">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1839.html#inst_tag_174865" id="tag_urg_inst_174865">ummdb745a</a></td>
<td class="s7 cl rt"> 71.96</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod635.html#inst_tag_38062" id="tag_urg_inst_38062">ummdefddb</a></td>
<td class="s8 cl rt"> 83.61</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1690.html#inst_tag_166772" id="tag_urg_inst_166772">uu7a140b090d</a></td>
<td class="s8 cl rt"> 85.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod424.html#inst_tag_31153" id="tag_urg_inst_31153">uuc2e482eb</a></td>
<td class="s8 cl rt"> 86.13</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.13</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_dbc2c99f'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2044.html" >rsnoc_z_H_R_G_Sc_U_U_dbc2c99f</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>52</td><td>52</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57823</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57837</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57850</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57855</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57899</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57904</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57909</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57914</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57920</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57925</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57930</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57935</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58041</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>58051</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>58065</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
57822                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57823      1/1          		if ( ! Sys_Clk_RstN )
57824      1/1          			RspCnt &lt;= #1.0 ( 5'b0 );
57825      1/1          		else if ( Sm_IDLE &amp; GenSlv_Req_Vld &amp; PreStrm | ~ ( Sm_IDLE | Sm_FLUSH ) &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
57826      1/1          			RspCnt &lt;= #1.0 ( Sm_IDLE ? Len1W [4:0] : RspCnt - 5'b00001 );
                        MISSING_ELSE
57827                   	rsnoc_z_T_C_S_C_L_R_Mm_Db745a_O1 ummdb745a(
57828                   		.Dflt( 1'b0 )
57829                   	,	.I_000( GenSlv_Req_Vld &amp; ~ PreStrm )
57830                   	,	.I_010( GenSlv_Req_Vld &amp; ( GenSlv_Req_Opc == 3'b000 | GenSlv_Req_Opc == 3'b100 ) )
57831                   	,	.I_101( ~ StallReq )
57832                   	,	.I_110( ~ StallReq &amp; GenSlv_Req_Vld )
57833                   	,	.O( GenLcl_Req_Vld )
57834                   	,	.Sel( CurState )
57835                   	);
57836                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57837      1/1          		if ( ! Sys_Clk_RstN )
57838      1/1          			ReqCnt &lt;= #1.0 ( 5'b0 );
57839      1/1          		else if ( Sm_IDLE ? GenSlv_Req_Vld &amp; PreStrm : GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
57840      1/1          			ReqCnt &lt;= #1.0 ( Sm_IDLE ? Len1W [4:0] : ReqCnt - 5'b00001 );
                        MISSING_ELSE
57841                   	rsnoc_z_T_C_S_C_L_R_Mm_Defddb_O1 ummdefddb(
57842                   		.Dflt( 1'b0 )
57843                   	,	.I_000( GenLcl_Req_Rdy | PreStrm )
57844                   	,	.I_010( GenLcl_Req_Rdy | GenSlv_Req_Opc == 3'b110 )
57845                   	,	.I_110( ~ StallReq &amp; GenLcl_Req_Rdy )
57846                   	,	.O( u_9790 )
57847                   	,	.Sel( CurState )
57848                   	);
57849                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57850      1/1          		if ( ! Sys_Clk_RstN )
57851      1/1          			First &lt;= #1.0 ( 1'b1 );
57852      1/1          		else if ( GenSlv_Req_Vld &amp; GenSlv_Req_Rdy )
57853      1/1          			First &lt;= #1.0 ( GenSlv_Req_Last );
                        MISSING_ELSE
57854                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57855      1/1          		if ( ! Sys_Clk_RstN )
57856      1/1          			TrCnt &lt;= #1.0 ( 2'b0 );
57857      1/1          		else if ( TrCntInc | TrCntDec )
57858      1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + { 1'b0 , TrCntInc } ) - { 1'b0 , TrCntDec } );
                        MISSING_ELSE
57859                   	rsnoc_z_T_C_S_C_L_R_Fsm_21641e2f FsmCurState(
57860                   		.Clk( Sys_Clk )
57861                   	,	.Clk_ClkS( Sys_Clk_ClkS )
57862                   	,	.Clk_En( Sys_Clk_En )
57863                   	,	.Clk_EnS( Sys_Clk_EnS )
57864                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
57865                   	,	.Clk_RstN( Sys_Clk_RstN )
57866                   	,	.Clk_Tm( Sys_Clk_Tm )
57867                   	,	.Conditions_FLUSH_WAIT( u_115_FLUSH_WAIT )
57868                   	,	.Conditions_IDLE_FLUSH( u_115_IDLE_FLUSH )
57869                   	,	.Conditions_IDLE_WAIT( u_115_IDLE_WAIT )
57870                   	,	.Conditions_RDREQ_RDRSP( u_115_RDREQ_RDRSP )
57871                   	,	.Conditions_RDRSP_IDLE( u_115_RDRSP_IDLE )
57872                   	,	.Conditions_WAIT_IDLE( u_115_WAIT_IDLE )
57873                   	,	.Conditions_WAIT_RDREQ( u_115_WAIT_RDREQ )
57874                   	,	.Conditions_WAIT_RDRSP( u_115_WAIT_RDRSP )
57875                   	,	.Conditions_WAIT_WRREQ( u_115_WAIT_WRREQ )
57876                   	,	.Conditions_WAIT_WRRSP( u_115_WAIT_WRRSP )
57877                   	,	.Conditions_WRREQ_WRRSP( u_115_WRREQ_WRRSP )
57878                   	,	.Conditions_WRRSP_IDLE( u_115_WRRSP_IDLE )
57879                   	,	.CurState( u_bdb6 )
57880                   	,	.NextState( u_b9ec )
57881                   	);
57882                   	assign CurState = u_bdb6;
57883                   	assign Sm_IDLE = CurState == 3'b000;
57884                   	assign GenLcl_Req_Addr = Sm_IDLE ? GenSlv_Req_Addr : { Sm_WAIT ? u_21f7 : u_9ac8 , u_a402 };
57885                   	assign GenLcl_Req_Be = GenSlv_Req_Be;
57886                   	assign GenLcl_Req_BurstType = Sm_IDLE ? GenSlv_Req_BurstType : ( Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd );
57887                   	assign GenLcl_Req_Data = GenSlv_Req_Data;
57888                   	assign GenLcl_Req_FlowId = Sm_IDLE ? GenSlv_Req_FlowId : ( Sm_WAIT ? GenSlv_Req_FlowId : u_a764 );
57889                   	assign GenLcl_Req_Last = Sm_IDLE ? GenSlv_Req_Last : 1'b1;
57890                   	assign upreStrm_StrmWidth = u_828c [11:8];
57891                   	assign StrmWidth = upreStrm_StrmWidth;
57892                   	assign GenLcl_Req_Len1 = Sm_IDLE ? GenSlv_Req_Len1 : u_7c15;
57893                   	assign GenLcl_Req_Lock = Sm_IDLE ? GenSlv_Req_Lock : ( Sm_WAIT ? GenSlv_Req_Lock : u_1053 );
57894                   	assign GenLcl_Req_Opc = Sm_IDLE ? GenSlv_Req_Opc : ( Sm_WAIT ? GenSlv_Req_Opc : u_9e2a );
57895                   	assign GenLcl_Req_SeqUnOrdered = Sm_IDLE &amp; GenSlv_Req_SeqUnOrdered;
57896                   	assign GenLcl_Req_SeqUnique = Sm_IDLE &amp; GenSlv_Req_SeqUnique;
57897                   	assign GenLcl_Req_User = Sm_IDLE ? GenSlv_Req_User : ( Sm_WAIT ? GenSlv_Req_User : u_7aef );
57898                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57899      1/1          		if ( ! Sys_Clk_RstN )
57900      1/1          			u_9ac8 &lt;= #1.0 ( 25'b0 );
57901      1/1          		else if ( Sm_WAIT )
57902      1/1          			u_9ac8 &lt;= #1.0 ( u_21f7 );
                        MISSING_ELSE
57903                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57904      1/1          		if ( ! Sys_Clk_RstN )
57905      1/1          			u_a402 &lt;= #1.0 ( 7'b0 );
57906      1/1          		else if ( PreInfoEn )
57907      1/1          			u_a402 &lt;= #1.0 ( AddrLsb );
                        MISSING_ELSE
57908                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57909      1/1          		if ( ! Sys_Clk_RstN )
57910      1/1          			u_9ecd &lt;= #1.0 ( 1'b0 );
57911      1/1          		else if ( Sm_WAIT )
57912      1/1          			u_9ecd &lt;= #1.0 ( GenSlv_Req_BurstType );
                        MISSING_ELSE
57913                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57914      1/1          		if ( ! Sys_Clk_RstN )
57915      1/1          			u_a764 &lt;= #1.0 ( 3'b0 );
57916      1/1          		else if ( Sm_WAIT )
57917      1/1          			u_a764 &lt;= #1.0 ( GenSlv_Req_FlowId );
                        MISSING_ELSE
57918                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t7 ud( .I( StrmWidth ) , .O( u_4c36 ) );
57919                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57920      1/1          		if ( ! Sys_Clk_RstN )
57921      1/1          			u_7c15 &lt;= #1.0 ( 7'b0 );
57922      1/1          		else if ( PreInfoEn )
57923      1/1          			u_7c15 &lt;= #1.0 ( u_4c36 - 7'b0000001 );
                        MISSING_ELSE
57924                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57925      1/1          		if ( ! Sys_Clk_RstN )
57926      1/1          			u_1053 &lt;= #1.0 ( 1'b0 );
57927      1/1          		else if ( Sm_WAIT )
57928      1/1          			u_1053 &lt;= #1.0 ( GenSlv_Req_Lock );
                        MISSING_ELSE
57929                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57930      1/1          		if ( ! Sys_Clk_RstN )
57931      1/1          			u_9e2a &lt;= #1.0 ( 3'b0 );
57932      1/1          		else if ( Sm_WAIT )
57933      1/1          			u_9e2a &lt;= #1.0 ( GenSlv_Req_Opc );
                        MISSING_ELSE
57934                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57935      1/1          		if ( ! Sys_Clk_RstN )
57936      1/1          			u_7aef &lt;= #1.0 ( 8'b0 );
57937      1/1          		else if ( Sm_WAIT )
57938      1/1          			u_7aef &lt;= #1.0 ( GenSlv_Req_User );
                        MISSING_ELSE
57939                   	rsnoc_z_H_R_G_U_P_U_c2e482eb uuc2e482eb(
57940                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
57941                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
57942                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
57943                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
57944                   	,	.GenLcl_Req_FlowId( GenLcl_Req_FlowId )
57945                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
57946                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
57947                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
57948                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
57949                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
57950                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
57951                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
57952                   	,	.GenLcl_Req_User( GenLcl_Req_User )
57953                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
57954                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
57955                   	,	.GenLcl_Rsp_FlowId( GenLcl_Rsp_FlowId )
57956                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
57957                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
57958                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
57959                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
57960                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
57961                   	,	.GenPrt_Req_Addr( u_Req_Addr )
57962                   	,	.GenPrt_Req_Be( u_Req_Be )
57963                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
57964                   	,	.GenPrt_Req_Data( u_Req_Data )
57965                   	,	.GenPrt_Req_FlowId( u_Req_FlowId )
57966                   	,	.GenPrt_Req_Last( u_Req_Last )
57967                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
57968                   	,	.GenPrt_Req_Lock( u_Req_Lock )
57969                   	,	.GenPrt_Req_Opc( u_Req_Opc )
57970                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
57971                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
57972                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
57973                   	,	.GenPrt_Req_User( u_Req_User )
57974                   	,	.GenPrt_Req_Vld( u_Req_Vld )
57975                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
57976                   	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
57977                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
57978                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
57979                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
57980                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
57981                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
57982                   	);
57983                   	rsnoc_z_H_R_G_U_Q_U_7a140b090d uu7a140b090d(
57984                   		.GenLcl_Req_Addr( u_Req_Addr )
57985                   	,	.GenLcl_Req_Be( u_Req_Be )
57986                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
57987                   	,	.GenLcl_Req_Data( u_Req_Data )
57988                   	,	.GenLcl_Req_FlowId( u_Req_FlowId )
57989                   	,	.GenLcl_Req_Last( u_Req_Last )
57990                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
57991                   	,	.GenLcl_Req_Lock( u_Req_Lock )
57992                   	,	.GenLcl_Req_Opc( u_Req_Opc )
57993                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
57994                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
57995                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
57996                   	,	.GenLcl_Req_User( u_Req_User )
57997                   	,	.GenLcl_Req_Vld( u_Req_Vld )
57998                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
57999                   	,	.GenLcl_Rsp_FlowId( u_Rsp_FlowId )
58000                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
58001                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
58002                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
58003                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
58004                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
58005                   	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
58006                   	,	.GenPrt_Req_Be( GenMst_Req_Be )
58007                   	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
58008                   	,	.GenPrt_Req_Data( GenMst_Req_Data )
58009                   	,	.GenPrt_Req_FlowId( GenMst_Req_FlowId )
58010                   	,	.GenPrt_Req_Last( GenMst_Req_Last )
58011                   	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
58012                   	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
58013                   	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
58014                   	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
58015                   	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
58016                   	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
58017                   	,	.GenPrt_Req_User( GenMst_Req_User )
58018                   	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
58019                   	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
58020                   	,	.GenPrt_Rsp_FlowId( GenMst_Rsp_FlowId )
58021                   	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
58022                   	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
58023                   	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
58024                   	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
58025                   	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
58026                   	,	.Sys_Clk( Sys_Clk )
58027                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
58028                   	,	.Sys_Clk_En( Sys_Clk_En )
58029                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
58030                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
58031                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
58032                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
58033                   	,	.Sys_Pwr_Idle( u_35_Idle )
58034                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
58035                   	);
58036                   	assign GenSlv_Rsp_Data = GenLcl_Rsp_Data;
58037                   	assign GenSlv_Rsp_FlowId = GenLcl_Rsp_FlowId;
58038                   	assign GenSlv_Rsp_SeqUnOrdered = GenLcl_Rsp_SeqUnOrdered;
58039                   	assign GenSlv_Rsp_Status = Sm_WRRSP ? ( RspErr ? 2'b01 : GenLcl_Rsp_Status ) : GenLcl_Rsp_Status;
58040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
58041      1/1          		if ( ! Sys_Clk_RstN )
58042      1/1          			RspErr &lt;= #1.0 ( 1'b0 );
58043      1/1          		else if ( GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
58044      1/1          			RspErr &lt;= #1.0 ( ( RspErr | GenLcl_Rsp_Status == 2'b01 ) &amp; RspMask );
                        MISSING_ELSE
58045                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; Empty;
58046                   	assign Sys_Pwr_WakeUp = GenSlv_Req_Vld;
58047                   	assign WakeUp_GenSlv = GenSlv_Req_Vld;
58048                   	// synopsys translate_off
58049                   	// synthesis translate_off
58050                   	always @( posedge Sys_Clk )
58051      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
58052      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 2'b11 &amp; TrCntInc &amp; ~ TrCntDec ) !== 1'b0 ) begin
58053      <font color = "grey">unreachable  </font>				dontStop = 0;
58054      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
58055      <font color = "grey">unreachable  </font>				if (!dontStop) begin
58056      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
58057      <font color = "grey">unreachable  </font>					$stop;
58058                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
58059                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
58060                   	// synthesis translate_on
58061                   	// synopsys translate_on
58062                   	// synopsys translate_off
58063                   	// synthesis translate_off
58064                   	always @( posedge Sys_Clk )
58065      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
58066      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 2'b0 &amp; ~ TrCntInc &amp; TrCntDec ) !== 1'b0 ) begin
58067      <font color = "grey">unreachable  </font>				dontStop = 0;
58068      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
58069      <font color = "grey">unreachable  </font>				if (!dontStop) begin
58070      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
58071      <font color = "grey">unreachable  </font>					$stop;
58072                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
58073                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2044.html" >rsnoc_z_H_R_G_Sc_U_U_dbc2c99f</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>40</td><td>39</td><td>97.50</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>40</td><td>39</td><td>97.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57801
 EXPRESSION (u_1052 ? GenLcl_Rsp_Last : (RspCnt == 5'b0))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57826
 EXPRESSION (Sm_IDLE ? Len1W[4:0] : ((RspCnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57839
 EXPRESSION (Sm_IDLE ? ((GenSlv_Req_Vld &amp; PreStrm)) : ((GenLcl_Req_Vld &amp; GenLcl_Req_Rdy)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57840
 EXPRESSION (Sm_IDLE ? Len1W[4:0] : ((ReqCnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57884
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Addr : ({(Sm_WAIT ? u_21f7 : u_9ac8),u_a402}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57884
 SUB-EXPRESSION (Sm_WAIT ? u_21f7 : u_9ac8)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57886
 EXPRESSION (Sm_IDLE ? GenSlv_Req_BurstType : (Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57886
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57888
 EXPRESSION (Sm_IDLE ? GenSlv_Req_FlowId : (Sm_WAIT ? GenSlv_Req_FlowId : u_a764))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57888
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_FlowId : u_a764)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57889
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Last : 1'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57892
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Len1 : u_7c15)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57893
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Lock : (Sm_WAIT ? GenSlv_Req_Lock : u_1053))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57893
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_Lock : u_1053)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57894
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Opc : (Sm_WAIT ? GenSlv_Req_Opc : u_9e2a))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57894
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_Opc : u_9e2a)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57897
 EXPRESSION (Sm_IDLE ? GenSlv_Req_User : (Sm_WAIT ? GenSlv_Req_User : u_7aef))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57897
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_User : u_7aef)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58039
 EXPRESSION (Sm_WRRSP ? (RspErr ? 2'b1 : GenLcl_Rsp_Status) : GenLcl_Rsp_Status)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58039
 SUB-EXPRESSION (RspErr ? 2'b1 : GenLcl_Rsp_Status)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2044.html" >rsnoc_z_H_R_G_Sc_U_U_dbc2c99f</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">34</td>
<td class="rt">65.38 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">568</td>
<td class="rt">492</td>
<td class="rt">86.62 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">284</td>
<td class="rt">258</td>
<td class="rt">90.85 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">284</td>
<td class="rt">234</td>
<td class="rt">82.39 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">34</td>
<td class="rt">65.38 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">568</td>
<td class="rt">492</td>
<td class="rt">86.62 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">284</td>
<td class="rt">258</td>
<td class="rt">90.85 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">284</td>
<td class="rt">234</td>
<td class="rt">82.39 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>GenMst_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[18:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_FlowId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_FlowId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[18:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_FlowId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_FlowId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_GenSlv</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2044.html" >rsnoc_z_H_R_G_Sc_U_U_dbc2c99f</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">67</td>
<td class="rt">66</td>
<td class="rt">98.51 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57801</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57884</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57886</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57888</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57889</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57892</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57893</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57894</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57897</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">58039</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57823</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57837</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57850</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57855</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57899</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57904</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57909</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57914</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57920</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57925</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57930</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57935</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58041</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57801      	assign GenSlv_Rsp_Last = u_1052 ? GenLcl_Rsp_Last : RspCnt == 5'b0;
           	                                <font color = "green">-1-</font>  
           	                                <font color = "green">==></font>  
           	                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57884      	assign GenLcl_Req_Addr = Sm_IDLE ? GenSlv_Req_Addr : { Sm_WAIT ? u_21f7 : u_9ac8 , u_a402 };

ID         LINE       
-1-        57884      Sm_IDLE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57886      	assign GenLcl_Req_BurstType = Sm_IDLE ? GenSlv_Req_BurstType : ( Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd );
           	                                      <font color = "green">-1-</font>                                <font color = "green">-2-</font>   
           	                                      <font color = "green">==></font>                                <font color = "green">==></font>   
           	                                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57888      	assign GenLcl_Req_FlowId = Sm_IDLE ? GenSlv_Req_FlowId : ( Sm_WAIT ? GenSlv_Req_FlowId : u_a764 );
           	                                   <font color = "green">-1-</font>                             <font color = "green">-2-</font>   
           	                                   <font color = "green">==></font>                             <font color = "green">==></font>   
           	                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57889      	assign GenLcl_Req_Last = Sm_IDLE ? GenSlv_Req_Last : 1'b1;
           	                                 <font color = "green">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57892      	assign GenLcl_Req_Len1 = Sm_IDLE ? GenSlv_Req_Len1 : u_7c15;
           	                                 <font color = "green">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57893      	assign GenLcl_Req_Lock = Sm_IDLE ? GenSlv_Req_Lock : ( Sm_WAIT ? GenSlv_Req_Lock : u_1053 );
           	                                 <font color = "green">-1-</font>                           <font color = "green">-2-</font>   
           	                                 <font color = "green">==></font>                           <font color = "green">==></font>   
           	                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57894      	assign GenLcl_Req_Opc = Sm_IDLE ? GenSlv_Req_Opc : ( Sm_WAIT ? GenSlv_Req_Opc : u_9e2a );
           	                                <font color = "green">-1-</font>                          <font color = "green">-2-</font>   
           	                                <font color = "green">==></font>                          <font color = "green">==></font>   
           	                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57897      	assign GenLcl_Req_User = Sm_IDLE ? GenSlv_Req_User : ( Sm_WAIT ? GenSlv_Req_User : u_7aef );
           	                                 <font color = "green">-1-</font>                           <font color = "green">-2-</font>   
           	                                 <font color = "green">==></font>                           <font color = "green">==></font>   
           	                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58039      	assign GenSlv_Rsp_Status = Sm_WRRSP ? ( RspErr ? 2'b01 : GenLcl_Rsp_Status ) : GenLcl_Rsp_Status;
           	                                    <font color = "green">-1-</font>        <font color = "red">-2-</font>   
           	                                               <font color = "red">==></font>  
           	                                    <font color = "green">==></font>        <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57823      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57824      			RspCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
57825      		else if ( Sm_IDLE & GenSlv_Req_Vld & PreStrm | ~ ( Sm_IDLE | Sm_FLUSH ) & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy )
           		     <font color = "green">-2-</font>  
57826      			RspCnt <= #1.0 ( Sm_IDLE ? Len1W [4:0] : RspCnt - 5'b00001 );
           			                         <font color = "green">-3-</font>  
           			                         <font color = "green">==></font>  
           			                         <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57837      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57838      			ReqCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
57839      		else if ( Sm_IDLE ? GenSlv_Req_Vld & PreStrm : GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
57840      			ReqCnt <= #1.0 ( Sm_IDLE ? Len1W [4:0] : ReqCnt - 5'b00001 );
           			                         <font color = "green">-3-</font>  
           			                         <font color = "green">==></font>  
           			                         <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57850      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57851      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
57852      		else if ( GenSlv_Req_Vld & GenSlv_Req_Rdy )
           		     <font color = "green">-2-</font>  
57853      			First <= #1.0 ( GenSlv_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57855      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57856      			TrCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
57857      		else if ( TrCntInc | TrCntDec )
           		     <font color = "green">-2-</font>  
57858      			TrCnt <= #1.0 ( ( TrCnt + { 1'b0 , TrCntInc } ) - { 1'b0 , TrCntDec } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57899      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57900      			u_9ac8 <= #1.0 ( 25'b0 );
           <font color = "green">			==></font>
57901      		else if ( Sm_WAIT )
           		     <font color = "green">-2-</font>  
57902      			u_9ac8 <= #1.0 ( u_21f7 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57904      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57905      			u_a402 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
57906      		else if ( PreInfoEn )
           		     <font color = "green">-2-</font>  
57907      			u_a402 <= #1.0 ( AddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57909      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57910      			u_9ecd <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
57911      		else if ( Sm_WAIT )
           		     <font color = "green">-2-</font>  
57912      			u_9ecd <= #1.0 ( GenSlv_Req_BurstType );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57914      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57915      			u_a764 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
57916      		else if ( Sm_WAIT )
           		     <font color = "green">-2-</font>  
57917      			u_a764 <= #1.0 ( GenSlv_Req_FlowId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57920      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57921      			u_7c15 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
57922      		else if ( PreInfoEn )
           		     <font color = "green">-2-</font>  
57923      			u_7c15 <= #1.0 ( u_4c36 - 7'b0000001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57925      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57926      			u_1053 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
57927      		else if ( Sm_WAIT )
           		     <font color = "green">-2-</font>  
57928      			u_1053 <= #1.0 ( GenSlv_Req_Lock );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57930      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57931      			u_9e2a <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
57932      		else if ( Sm_WAIT )
           		     <font color = "green">-2-</font>  
57933      			u_9e2a <= #1.0 ( GenSlv_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57935      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57936      			u_7aef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
57937      		else if ( Sm_WAIT )
           		     <font color = "green">-2-</font>  
57938      			u_7aef <= #1.0 ( GenSlv_Req_User );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
58042      			RspErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
58043      		else if ( GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy )
           		     <font color = "green">-2-</font>  
58044      			RspErr <= #1.0 ( ( RspErr | GenLcl_Rsp_Status == 2'b01 ) & RspMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_203806">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_Sc_U_U_dbc2c99f">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
