/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] _00_;
  reg [12:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [26:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [35:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [18:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [21:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [19:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_0z ? celloutsig_1_15z[8] : celloutsig_1_6z[15];
  assign celloutsig_0_10z = in_data[51] ? celloutsig_0_8z[17] : celloutsig_0_5z;
  assign celloutsig_1_3z = celloutsig_1_2z[9] ? in_data[132] : celloutsig_1_2z[18];
  assign celloutsig_1_12z = ~celloutsig_1_10z;
  assign celloutsig_1_10z = ~((in_data[164] | celloutsig_1_5z) & (celloutsig_1_8z[2] | celloutsig_1_7z));
  assign celloutsig_0_3z = ~((celloutsig_0_0z | in_data[27]) & (celloutsig_0_2z | in_data[27]));
  assign celloutsig_0_11z = celloutsig_0_5z ^ celloutsig_0_2z;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 16'h0000;
    else _00_ <= in_data[94:79];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 13'h0000;
    else _01_ <= { celloutsig_0_14z[24:15], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_6z[15:4], celloutsig_1_5z, celloutsig_1_8z } <= { celloutsig_1_6z[18:0], celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[51:47], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z } <= { in_data[84], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[94:86], celloutsig_0_0z, celloutsig_0_0z } <= in_data[28:18];
  assign celloutsig_0_12z = in_data[9:2] <= { in_data[12:11], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_15z = { in_data[48:42], celloutsig_0_10z } <= { celloutsig_0_8z[14:10], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[51:37] < in_data[73:59];
  assign celloutsig_1_7z = { in_data[183:177], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z } < { celloutsig_1_6z[10:2], celloutsig_1_0z };
  assign celloutsig_0_13z = { in_data[10:3], celloutsig_0_7z } < { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_8z = { in_data[166:163], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z } % { 1'h1, celloutsig_1_2z[14:9] };
  assign celloutsig_1_13z = celloutsig_1_2z[10:8] % { 1'h1, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_15z = { celloutsig_1_13z[2:1], celloutsig_1_6z } % { 1'h1, in_data[125:105] };
  assign celloutsig_0_8z = in_data[21:3] % { 1'h1, in_data[28:12], celloutsig_0_3z };
  assign celloutsig_0_14z = { in_data[52:28], celloutsig_0_3z, celloutsig_0_5z } % { 1'h1, _00_[10:9], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_7z, _00_, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_8z[18:1], celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_15z, _01_, celloutsig_0_2z } % { 1'h1, celloutsig_0_12z, _00_, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_16z, _01_, celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[184:166], celloutsig_1_0z } % { 1'h1, in_data[152:138], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[107:106], celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_4z } !== { celloutsig_1_15z[14], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_1_0z = in_data[151:148] !== in_data[120:117];
  assign celloutsig_0_20z = & { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_2z = & { celloutsig_0_1z, in_data[77:73] };
  assign celloutsig_1_4z = & { celloutsig_1_3z, celloutsig_1_0z, in_data[118:117] };
  assign celloutsig_1_5z = celloutsig_1_2z[6] & celloutsig_1_4z;
  assign celloutsig_0_16z = ~^ in_data[33:24];
  assign celloutsig_1_18z = { in_data[151:148], celloutsig_1_16z } - { celloutsig_1_6z[16:14], celloutsig_1_16z, celloutsig_1_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_6z = 20'h00000;
    else if (clkin_data[64]) celloutsig_1_6z = celloutsig_1_2z;
  assign celloutsig_0_4z = ~((celloutsig_0_2z & celloutsig_0_1z) | (in_data[90] & celloutsig_0_1z));
  assign celloutsig_0_7z = ~((celloutsig_0_1z & celloutsig_0_5z) | (celloutsig_0_3z & celloutsig_0_4z));
  assign celloutsig_0_23z = ~((celloutsig_0_3z & celloutsig_0_20z) | (celloutsig_0_5z & celloutsig_0_13z));
  assign { out_data[132:128], out_data[96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z[33:2] };
endmodule
