<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="16.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <PropertyGroup>
    <PreferredToolArchitecture>x64</PreferredToolArchitecture>
  </PropertyGroup>
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|x64">
      <Configuration>Debug</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|x64">
      <Configuration>Release</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|x64">
      <Configuration>MinSizeRel</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|x64">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{0B46D2F1-C070-38BB-BAA0-C67871B340EA}</ProjectGuid>
    <WindowsTargetPlatformVersion>10.0.18362.0</WindowsTargetPlatformVersion>
    <Keyword>Win32Proj</Keyword>
    <Platform>x64</Platform>
    <ProjectName>intrinsics_gen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">
    <Midl>
      <AdditionalIncludeDirectories>C:\Code\LLVM\min\include\llvm\IR;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR;C:\Code\LLVM\min\include;C:\Code\LLVM\llvm-10.0.0.src\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'">
    <Midl>
      <AdditionalIncludeDirectories>C:\Code\LLVM\min\include\llvm\IR;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR;C:\Code\LLVM\min\include;C:\Code\LLVM\llvm-10.0.0.src\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">
    <Midl>
      <AdditionalIncludeDirectories>C:\Code\LLVM\min\include\llvm\IR;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR;C:\Code\LLVM\min\include;C:\Code\LLVM\llvm-10.0.0.src\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">
    <Midl>
      <AdditionalIncludeDirectories>C:\Code\LLVM\min\include\llvm\IR;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR;C:\Code\LLVM\min\include;C:\Code\LLVM\llvm-10.0.0.src\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\Attributes.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building Attributes.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-attrs -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Attributes.td -o C:/Code/LLVM/min/include/llvm/IR/Attributes.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\Attributes.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building Attributes.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-attrs -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Attributes.td -o C:/Code/LLVM/min/include/llvm/IR/Attributes.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\Attributes.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building Attributes.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-attrs -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Attributes.td -o C:/Code/LLVM/min/include/llvm/IR/Attributes.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\Attributes.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building Attributes.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-attrs -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Attributes.td -o C:/Code/LLVM/min/include/llvm/IR/Attributes.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\Attributes.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicImpl.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicImpl.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-impl -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicImpl.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicImpl.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicImpl.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-impl -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicImpl.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicImpl.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicImpl.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-impl -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicImpl.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicImpl.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicImpl.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-impl -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicImpl.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicImpl.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicEnums.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicEnums.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicEnums.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicEnums.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicEnums.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicEnums.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicEnums.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicEnums.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicEnums.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicEnums.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicEnums.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicEnums.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicEnums.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicsAArch64.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsAArch64.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=aarch64 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsAArch64.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAArch64.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsAArch64.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=aarch64 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsAArch64.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAArch64.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsAArch64.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=aarch64 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsAArch64.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAArch64.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsAArch64.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=aarch64 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsAArch64.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAArch64.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicsAMDGPU.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsAMDGPU.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=amdgcn -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsAMDGPU.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAMDGPU.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsAMDGPU.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=amdgcn -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsAMDGPU.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAMDGPU.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsAMDGPU.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=amdgcn -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsAMDGPU.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAMDGPU.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsAMDGPU.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=amdgcn -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsAMDGPU.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAMDGPU.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicsARM.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsARM.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=arm -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsARM.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsARM.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsARM.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=arm -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsARM.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsARM.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsARM.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=arm -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsARM.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsARM.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsARM.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=arm -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsARM.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsARM.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicsBPF.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsBPF.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=bpf -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsBPF.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsBPF.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsBPF.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=bpf -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsBPF.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsBPF.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsBPF.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=bpf -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsBPF.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsBPF.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsBPF.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=bpf -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsBPF.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsBPF.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicsHexagon.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsHexagon.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=hexagon -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsHexagon.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsHexagon.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsHexagon.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=hexagon -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsHexagon.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsHexagon.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsHexagon.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=hexagon -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsHexagon.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsHexagon.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsHexagon.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=hexagon -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsHexagon.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsHexagon.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicsMips.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsMips.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=mips -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsMips.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsMips.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsMips.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=mips -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsMips.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsMips.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsMips.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=mips -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsMips.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsMips.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsMips.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=mips -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsMips.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsMips.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicsNVPTX.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsNVPTX.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=nvvm -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsNVPTX.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsNVPTX.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsNVPTX.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=nvvm -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsNVPTX.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsNVPTX.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsNVPTX.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=nvvm -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsNVPTX.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsNVPTX.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsNVPTX.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=nvvm -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsNVPTX.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsNVPTX.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicsPowerPC.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsPowerPC.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=ppc -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsPowerPC.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsPowerPC.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsPowerPC.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=ppc -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsPowerPC.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsPowerPC.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsPowerPC.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=ppc -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsPowerPC.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsPowerPC.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsPowerPC.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=ppc -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsPowerPC.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsPowerPC.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicsR600.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsR600.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=r600 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsR600.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsR600.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsR600.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=r600 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsR600.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsR600.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsR600.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=r600 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsR600.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsR600.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsR600.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=r600 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsR600.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsR600.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicsRISCV.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsRISCV.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=riscv -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsRISCV.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsRISCV.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsRISCV.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=riscv -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsRISCV.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsRISCV.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsRISCV.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=riscv -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsRISCV.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsRISCV.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsRISCV.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=riscv -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsRISCV.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsRISCV.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicsS390.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsS390.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=s390 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsS390.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsS390.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsS390.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=s390 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsS390.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsS390.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsS390.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=s390 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsS390.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsS390.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsS390.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=s390 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsS390.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsS390.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicsWebAssembly.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsWebAssembly.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=wasm -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsWebAssembly.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsWebAssembly.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsWebAssembly.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=wasm -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsWebAssembly.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsWebAssembly.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsWebAssembly.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=wasm -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsWebAssembly.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsWebAssembly.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsWebAssembly.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=wasm -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsWebAssembly.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsWebAssembly.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicsX86.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsX86.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=x86 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsX86.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsX86.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsX86.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=x86 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsX86.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsX86.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsX86.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=x86 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsX86.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsX86.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsX86.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=x86 -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsX86.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsX86.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\00198a86eb5d1035240c09bfea883eca\IntrinsicsXCore.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsXCore.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=xcore -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsXCore.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\Debug\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsXCore.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsXCore.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=xcore -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsXCore.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\Release\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsXCore.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsXCore.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=xcore -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsXCore.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\MinSizeRel\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsXCore.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsXCore.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=xcore -I C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR -I C:/Code/LLVM/llvm-10.0.0.src/include C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/Intrinsics.td -o C:/Code/LLVM/min/include/llvm/IR/IntrinsicsXCore.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\RelWithDebInfo\bin\llvm-tblgen.exe;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Attributes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\Intrinsics.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAArch64.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsAMDGPU.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsARM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsBPF.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsHexagon.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsMips.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsNVVM.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsPowerPC.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsRISCV.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsSystemZ.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsWebAssembly.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsX86.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\IntrinsicsXCore.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\SDNodeProperties.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\CodeGen\ValueTypes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Option\OptParser.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\Automaton.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\TableGen\SearchableTable.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GenericOpcodes.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Combine.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\RegisterBank.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\GlobalISel\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\Target.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetCallingConv.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetInstrPredicate.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetItinerary.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetPfmCounters.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSchedule.td;C:\Code\LLVM\llvm-10.0.0.src\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\IntrinsicsXCore.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\min\CMakeFiles\479389fab768a4d3fc10b5dc6d14d8bd\intrinsics_gen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\Attributes.inc;C:\Code\LLVM\min\include\llvm\IR\IntrinsicImpl.inc;C:\Code\LLVM\min\include\llvm\IR\IntrinsicEnums.inc;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAArch64.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAMDGPU.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsARM.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsBPF.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsHexagon.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsMips.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsNVPTX.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsPowerPC.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsR600.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsRISCV.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsS390.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsWebAssembly.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsX86.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsXCore.h;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\CMakeFiles\intrinsics_gen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\Attributes.inc;C:\Code\LLVM\min\include\llvm\IR\IntrinsicImpl.inc;C:\Code\LLVM\min\include\llvm\IR\IntrinsicEnums.inc;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAArch64.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAMDGPU.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsARM.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsBPF.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsHexagon.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsMips.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsNVPTX.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsPowerPC.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsR600.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsRISCV.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsS390.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsWebAssembly.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsX86.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsXCore.h;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\CMakeFiles\intrinsics_gen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\Attributes.inc;C:\Code\LLVM\min\include\llvm\IR\IntrinsicImpl.inc;C:\Code\LLVM\min\include\llvm\IR\IntrinsicEnums.inc;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAArch64.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAMDGPU.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsARM.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsBPF.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsHexagon.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsMips.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsNVPTX.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsPowerPC.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsR600.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsRISCV.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsS390.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsWebAssembly.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsX86.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsXCore.h;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\CMakeFiles\intrinsics_gen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\Attributes.inc;C:\Code\LLVM\min\include\llvm\IR\IntrinsicImpl.inc;C:\Code\LLVM\min\include\llvm\IR\IntrinsicEnums.inc;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAArch64.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsAMDGPU.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsARM.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsBPF.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsHexagon.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsMips.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsNVPTX.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsPowerPC.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsR600.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsRISCV.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsS390.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsWebAssembly.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsX86.h;C:\Code\LLVM\min\include\llvm\IR\IntrinsicsXCore.h;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\CMakeFiles\intrinsics_gen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</VerifyInputsAndOutputsExist>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\Code\LLVM\llvm-10.0.0.src\include\llvm\IR\CMakeLists.txt">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building Custom Rule C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/Code/LLVM/llvm-10.0.0.src -BC:/Code/LLVM/min --check-stamp-file C:/Code/LLVM/min/include/llvm/IR/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">C:\Code\LLVM\min\include\llvm\IR\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building Custom Rule C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/Code/LLVM/llvm-10.0.0.src -BC:/Code/LLVM/min --check-stamp-file C:/Code/LLVM/min/include/llvm/IR/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">C:\Code\LLVM\min\include\llvm\IR\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building Custom Rule C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/Code/LLVM/llvm-10.0.0.src -BC:/Code/LLVM/min --check-stamp-file C:/Code/LLVM/min/include/llvm/IR/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">C:\Code\LLVM\min\include\llvm\IR\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building Custom Rule C:/Code/LLVM/llvm-10.0.0.src/include/llvm/IR/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/Code/LLVM/llvm-10.0.0.src -BC:/Code/LLVM/min --check-stamp-file C:/Code/LLVM/min/include/llvm/IR/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">C:\Code\LLVM\min\include\llvm\IR\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="C:\Code\LLVM\min\include\llvm\IR\CMakeFiles\intrinsics_gen">
    </None>
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="C:\Code\LLVM\min\ZERO_CHECK.vcxproj">
      <Project>{8C6ECD17-AF20-3A73-A8FD-026B45E5760C}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\Code\LLVM\min\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{83D14DA9-DD7D-325A-A51E-FEC1408FF6AA}</Project>
      <Name>llvm-tblgen</Name>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
  </ImportGroup>
</Project>