Analysis & Synthesis report for AC501_SoC_GHRD
Wed Jun 19 18:10:55 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 10. State Machine - |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|\statemachine:c_state
 14. State Machine - |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|c_state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 22. Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 23. Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 24. Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 25. Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 26. Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 27. Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 28. Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 29. Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 30. Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 31. Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 32. Source assignments for soc_system_uart_0:uart_0
 33. Source assignments for soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 34. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
 35. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001
 36. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux
 37. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001
 38. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002
 39. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003
 40. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0
 45. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 46. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 47. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 48. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 49. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 50. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 51. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 52. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 53. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 54. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 55. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 56. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 57. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 58. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 59. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 60. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 61. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 62. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 63. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 64. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 65. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 66. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 67. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 69. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 70. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 71. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 72. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 73. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 74. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 75. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 76. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 77. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 78. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 79. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 80. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 81. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 82. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 83. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
 84. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 85. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
 86. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 87. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
 88. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 89. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 90. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 91. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 92. Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 93. Parameter Settings for User Entity Instance: oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst
 94. Parameter Settings for User Entity Instance: oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1
 95. Parameter Settings for User Entity Instance: oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1
 96. Parameter Settings for User Entity Instance: soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 97. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_av_translator
 98. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
 99. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
100. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
101. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
102. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
103. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent
104. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo
107. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
108. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo
111. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
112. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo
115. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
116. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo
119. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode
123. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_004|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode
124. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_005|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode
125. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
126. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
127. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter
128. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
129. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
130. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
131. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
132. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
133. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
134. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
135. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
136. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
137. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
138. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
139. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
140. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
141. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
142. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
143. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
144. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter
145. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
146. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
147. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
148. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
149. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
150. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
151. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
152. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
153. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
154. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
155. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
156. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
157. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
158. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
159. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
160. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
161. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter
162. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
163. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
164. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
165. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
166. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
167. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
168. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
169. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
170. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
171. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
172. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
173. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
174. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
175. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
176. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
177. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
178. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter
179. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
180. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
181. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
182. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
183. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
184. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
185. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
186. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
187. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
188. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
189. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
190. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
191. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
192. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
193. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
194. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
195. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
200. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
201. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
202. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
203. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
204. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
205. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
206. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
207. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter
208. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
209. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter
210. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
211. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
212. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
213. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
214. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
215. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
216. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
217. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
218. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
219. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
220. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
221. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
222. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
223. Port Connectivity Checks: "altera_reset_controller:rst_controller"
224. Port Connectivity Checks: "soc_system_irq_mapper_001:irq_mapper_001"
225. Port Connectivity Checks: "soc_system_irq_mapper:irq_mapper"
226. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
227. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter"
228. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
229. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter"
230. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
231. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
232. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
233. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
234. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
235. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
236. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
237. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
238. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
239. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
240. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
241. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
242. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
243. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode"
244. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
245. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
246. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo"
247. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
248. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
249. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo"
250. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
251. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
252. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo"
253. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
254. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
255. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo"
256. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo"
257. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent"
258. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
259. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
260. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
261. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
262. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
263. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_av_translator"
264. Port Connectivity Checks: "soc_system_uart_0:uart_0"
265. Port Connectivity Checks: "soc_system_spi_0:spi_0"
266. Port Connectivity Checks: "oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst"
267. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
268. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
269. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
270. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
271. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
272. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
273. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
274. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
275. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
276. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
277. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
278. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
279. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
280. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
281. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
282. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
283. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
284. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
285. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
286. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
287. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
288. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
289. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
290. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
291. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
292. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
293. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
294. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
295. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
296. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
297. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
298. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
299. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
300. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
301. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
302. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
303. Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
304. Port Connectivity Checks: "soc_system_hps_0:hps_0"
305. Post-Synthesis Netlist Statistics for Top Partition
306. Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border
307. Elapsed Time Per Partition
308. Analysis & Synthesis Messages
309. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 19 18:10:55 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; AC501_SoC_GHRD                              ;
; Top-level Entity Name           ; soc_system                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1317                                        ;
; Total pins                      ; 126                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31I7       ;                    ;
; Top-level entity name                                                           ; soc_system         ; AC501_SoC_GHRD     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                                                                          ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                              ; Library    ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+
; rtl/key_filter.v                                                                                                                          ; yes             ; User Verilog HDL File              ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/rtl/key_filter.v                                                                                  ;            ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v                                                                     ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v                                                                     ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v                                               ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv                                         ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv                                         ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv                                    ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv                                           ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv                                        ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv                                        ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv                                   ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv                                          ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv                                     ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv                                      ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv                                        ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_reset_controller.v                                             ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_reset_controller.v                                             ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_reset_synchronizer.v                                           ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_reset_synchronizer.v                                           ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram.v                                                           ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram.v                                                           ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0.sv                                                       ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v                                                ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v                                                ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v                                               ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v                                               ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v                                   ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v                                   ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v                                           ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v                                           ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_pll.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_pll.sv                                                      ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/i2c_master_bit_ctrl.vhd                                               ; yes             ; Auto-Found VHDL File               ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/i2c_master_bit_ctrl.vhd                                               ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/i2c_master_byte_ctrl.vhd                                              ; yes             ; Auto-Found VHDL File               ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/i2c_master_byte_ctrl.vhd                                              ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/i2c_master_top.vhd                                                    ; yes             ; Auto-Found VHDL File               ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/i2c_master_top.vhd                                                    ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/oc_i2c_master.v                                                       ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/oc_i2c_master.v                                                       ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0.v                                                    ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0.v                                                    ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv                                   ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v                                             ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v                                             ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv                                     ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_irq_mapper.sv                                              ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv                                          ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v                                        ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                      ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v                  ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                             ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                               ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv                                ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv                            ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv                            ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                             ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                               ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_spi_0.v                                                    ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_spi_0.v                                                    ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_sysid_qsys.v                                               ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_sysid_qsys.v                                               ; soc_system ;
; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v                                                   ; yes             ; Auto-Found Verilog HDL File        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v                                                   ; soc_system ;
; altddio_out.tdf                                                                                                                           ; yes             ; Megafunction                       ; /home/c/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf                                                               ;            ;
; aglobal181.inc                                                                                                                            ; yes             ; Megafunction                       ; /home/c/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                ;            ;
; stratix_ddio.inc                                                                                                                          ; yes             ; Megafunction                       ; /home/c/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                              ;            ;
; cyclone_ddio.inc                                                                                                                          ; yes             ; Megafunction                       ; /home/c/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                              ;            ;
; lpm_mux.inc                                                                                                                               ; yes             ; Megafunction                       ; /home/c/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;            ;
; stratix_lcell.inc                                                                                                                         ; yes             ; Megafunction                       ; /home/c/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                             ;            ;
; db/ddio_out_uqe.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ddio_out_uqe.tdf                                                                               ;            ;
; altera_std_synchronizer.v                                                                                                                 ; yes             ; Megafunction                       ; /home/c/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                     ;            ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 938           ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 1537          ;
;     -- 7 input functions                    ; 24            ;
;     -- 6 input functions                    ; 248           ;
;     -- 5 input functions                    ; 250           ;
;     -- 4 input functions                    ; 422           ;
;     -- <=3 input functions                  ; 593           ;
;                                             ;               ;
; Dedicated logic registers                   ; 1131          ;
;                                             ;               ;
; I/O pins                                    ; 126           ;
; I/O registers                               ; 186           ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Total DLLs                                  ; 1             ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1098          ;
; Total fan-out                               ; 12230         ;
; Average fan-out                             ; 3.37          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                                       ; Library Name ;
+--------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |soc_system                                                                                ; 1537 (0)            ; 1131 (0)                  ; 0                 ; 0          ; 126  ; 0            ; |soc_system                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; soc_system   ;
;    |altera_reset_controller:rst_controller_001|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;    |altera_reset_controller:rst_controller|                                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;    |oc_i2c_master:i2c_0|                                                                   ; 136 (0)             ; 116 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|oc_i2c_master:i2c_0                                                                                                                                                                                                                                                                                                                  ; oc_i2c_master                                     ; soc_system   ;
;       |i2c_master_top:i2c_top_inst|                                                        ; 136 (43)            ; 116 (44)                  ; 0                 ; 0          ; 0    ; 0            ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst                                                                                                                                                                                                                                                                                      ; i2c_master_top                                    ; soc_system   ;
;          |i2c_master_byte_ctrl:u1|                                                         ; 93 (34)             ; 72 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1                                                                                                                                                                                                                                                              ; i2c_master_byte_ctrl                              ; soc_system   ;
;             |i2c_master_bit_ctrl:u1|                                                       ; 59 (59)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1                                                                                                                                                                                                                                       ; i2c_master_bit_ctrl                               ; soc_system   ;
;    |soc_system_hps_0:hps_0|                                                                ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0                                  ; soc_system   ;
;       |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system_hps_0_fpga_interfaces                  ; soc_system   ;
;       |soc_system_hps_0_hps_io:hps_io|                                                     ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io                           ; soc_system   ;
;          |soc_system_hps_0_hps_io_border:border|                                           ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border                    ; soc_system   ;
;             |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                   |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                            |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                               |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                            |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                            |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                            |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                      |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;    |soc_system_mm_interconnect_0:mm_interconnect_0|                                        ; 1183 (0)            ; 727 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0                      ; soc_system   ;
;       |altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo|                                    ; 21 (21)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;       |altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|                                      ; 35 (35)             ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;       |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|                      ; 20 (20)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;       |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                        ; 28 (28)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; soc_system   ;
;       |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|                    ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;       |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                      ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;       |altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|                                   ; 20 (20)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;       |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                     ; 28 (28)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_system   ;
;       |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 115 (58)            ; 23 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                             ; altera_merlin_axi_master_ni                       ; soc_system   ;
;          |altera_merlin_address_alignment:align_address_to_size|                           ; 57 (57)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                   ; soc_system   ;
;       |altera_merlin_burst_adapter:i2c_0_av_burst_adapter|                                 ; 65 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter                                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; soc_system   ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 65 (65)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;       |altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|                   ; 71 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                       ; soc_system   ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 71 (70)             ; 78 (78)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                      ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                ; altera_merlin_address_alignment                   ; soc_system   ;
;       |altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|                 ; 47 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; soc_system   ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47 (46)             ; 47 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                              ; altera_merlin_address_alignment                   ; soc_system   ;
;       |altera_merlin_burst_adapter:uart_0_s1_burst_adapter|                                ; 71 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; soc_system   ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 71 (70)             ; 77 (77)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                             ; altera_merlin_address_alignment                   ; soc_system   ;
;       |altera_merlin_slave_agent:i2c_0_av_agent|                                           ; 43 (2)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                   ; 41 (41)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;       |altera_merlin_slave_agent:spi_0_spi_control_port_agent|                             ; 20 (5)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                   ; 15 (15)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;       |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                           ; 19 (2)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;       |altera_merlin_slave_agent:uart_0_s1_agent|                                          ; 24 (8)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                   ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;       |altera_merlin_slave_translator:i2c_0_av_translator|                                 ; 3 (3)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_av_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; soc_system   ;
;       |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                   ; 6 (6)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; soc_system   ;
;       |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                 ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; soc_system   ;
;       |altera_merlin_slave_translator:uart_0_s1_translator|                                ; 6 (6)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; soc_system   ;
;       |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;       |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;       |altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|                             ; 60 (60)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter                                                                                                                                                                                                                                ; altera_merlin_width_adapter                       ; soc_system   ;
;       |altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|                             ; 38 (38)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter                                                                                                                                                                                                                                ; altera_merlin_width_adapter                       ; soc_system   ;
;       |soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001|                               ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_demux            ; soc_system   ;
;       |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_demux            ; soc_system   ;
;       |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|                                   ; 24 (24)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;       |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|                                   ; 50 (45)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;          |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;       |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|                                   ; 50 (45)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;          |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;       |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                       ; 49 (44)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;          |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;       |soc_system_mm_interconnect_0_router:router_001|                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                        ; soc_system_mm_interconnect_0_router               ; soc_system   ;
;       |soc_system_mm_interconnect_0_router:router|                                         ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                            ; soc_system_mm_interconnect_0_router               ; soc_system   ;
;       |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;       |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;       |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;       |soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                   ; 139 (139)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_mux              ; soc_system   ;
;       |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|                                       ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_mux              ; soc_system   ;
;    |soc_system_spi_0:spi_0|                                                                ; 79 (79)             ; 118 (118)                 ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_spi_0:spi_0                                                                                                                                                                                                                                                                                                               ; soc_system_spi_0                                  ; soc_system   ;
;    |soc_system_uart_0:uart_0|                                                              ; 138 (0)             ; 128 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_uart_0:uart_0                                                                                                                                                                                                                                                                                                             ; soc_system_uart_0                                 ; soc_system   ;
;       |soc_system_uart_0_regs:the_soc_system_uart_0_regs|                                  ; 46 (46)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs                                                                                                                                                                                                                                                           ; soc_system_uart_0_regs                            ; soc_system   ;
;       |soc_system_uart_0_rx:the_soc_system_uart_0_rx|                                      ; 59 (59)             ; 44 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx                                                                                                                                                                                                                                                               ; soc_system_uart_0_rx                              ; soc_system   ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer                           ; work         ;
;       |soc_system_uart_0_tx:the_soc_system_uart_0_tx|                                      ; 33 (33)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system|soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx                                                                                                                                                                                                                                                               ; soc_system_uart_0_tx                              ; soc_system   ;
+--------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                        ; IP Include File                                         ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; N/A    ; Qsys                           ; 18.1    ; N/A          ; N/A          ; |soc_system                                                                                                                                                                                                            ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_hps                     ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_hps_0:hps_0                                                                                                                                                                                     ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_hps_io                  ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                      ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_irq_mapper              ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_irq_mapper:irq_mapper                                                                                                                                                                           ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_irq_mapper              ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_irq_mapper_001:irq_mapper_001                                                                                                                                                                   ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_mm_interconnect         ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                             ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                            ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                    ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                    ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                    ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                            ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                            ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                            ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                            ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                   ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                            ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                            ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent                                                                                                                    ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo                                                                                                             ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo                                                                                                               ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter                                                                                                          ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_width_adapter    ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter                                                                                                      ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_width_adapter    ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter                                                                                                      ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_av_translator                                                                                                          ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                  ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                              ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                          ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003                                                                                                          ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_004                                                                                                          ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_005                                                                                                          ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                            ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                        ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                            ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                      ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo                                                                                               ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                 ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter                                                                                            ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                            ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                    ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                                                                                             ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                               ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter                                                                                          ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                          ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                   ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo                                                                                                            ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                              ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter                                                                                                         ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                         ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |soc_system|altera_reset_controller:rst_controller                                                                                                                                                                     ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |soc_system|altera_reset_controller:rst_controller_001                                                                                                                                                                 ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_spi              ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_spi_0:spi_0                                                                                                                                                                                     ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_sysid_qsys       ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_sysid_qsys:sysid_qsys                                                                                                                                                                           ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
; Altera ; altera_avalon_uart             ; 18.1    ; N/A          ; N/A          ; |soc_system|soc_system_uart_0:uart_0                                                                                                                                                                                   ; /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                               ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                               ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                               ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                               ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                               ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                               ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|\statemachine:c_state                                                                                                       ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+
; Name                           ; \statemachine:c_state.st_stop ; \statemachine:c_state.st_ack ; \statemachine:c_state.st_write ; \statemachine:c_state.st_read ; \statemachine:c_state.st_start ; \statemachine:c_state.st_idle ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+
; \statemachine:c_state.st_idle  ; 0                             ; 0                            ; 0                              ; 0                             ; 0                              ; 0                             ;
; \statemachine:c_state.st_start ; 0                             ; 0                            ; 0                              ; 0                             ; 1                              ; 1                             ;
; \statemachine:c_state.st_read  ; 0                             ; 0                            ; 0                              ; 1                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_write ; 0                             ; 0                            ; 1                              ; 0                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_ack   ; 0                             ; 1                            ; 0                              ; 0                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_stop  ; 1                             ; 0                            ; 0                              ; 0                             ; 0                              ; 1                             ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|c_state                                                                                                                                                                                   ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; Name            ; c_state.wr_d ; c_state.wr_c ; c_state.wr_b ; c_state.wr_a ; c_state.rd_d ; c_state.rd_c ; c_state.rd_b ; c_state.rd_a ; c_state.stop_d ; c_state.stop_c ; c_state.stop_b ; c_state.stop_a ; c_state.start_e ; c_state.start_d ; c_state.start_c ; c_state.start_b ; c_state.start_a ; c_state.idle ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; c_state.idle    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0            ;
; c_state.start_a ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 1               ; 1            ;
; c_state.start_b ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 1               ; 0               ; 1            ;
; c_state.start_c ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 1               ; 0               ; 0               ; 1            ;
; c_state.start_d ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 1               ; 0               ; 0               ; 0               ; 1            ;
; c_state.start_e ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 1               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_a  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 1              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_b  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 1              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_c  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 1              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_d  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_a    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_b    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_c    ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_d    ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_a    ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_b    ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_c    ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_d    ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]           ; yes                                                              ; yes                                        ;
; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]       ; yes                                                              ; yes                                        ;
; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 6                                                                                           ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_use_reg                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86,87]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86,87]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86,87]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31,59,60]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,2,3,10,13..15,21,25]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_av_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]                                                                                                 ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1..6]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_endofpacket                                                                                                        ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                   ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                 ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_byte_cnt_field[0..6]                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_last_field[54..65]                                                                                                 ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_av_translator|waitrequest_reset_override                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[8]                                                                                            ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[26]                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[26]                                                                                           ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[27]                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[27]                                                                                           ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                             ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                           ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                           ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                           ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]               ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]           ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                            ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]                            ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]                            ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]                               ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]                            ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                            ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2]                                                                                                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1]                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][22]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][32]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][26]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][18]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][30]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][23]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][20]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][21]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][28]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][29]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][25]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][27]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][19]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][24]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][17]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][24]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][16]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][24]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][23]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][20]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][21]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][18]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][19]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][0]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][21]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][14]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][10]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][13]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][59]                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][60]                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                     ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                  ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1,9,12,16,18,20,22,23,29]                                                                     ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[4..7,11,17,19,24,28]                                                                          ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                        ;
; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                                   ; Merged with soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][24]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                           ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][57]                                                                                                           ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][60]                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][23]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][12]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][1]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][11]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][6]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][20]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][22]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][24]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][7]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][8]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][27]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][27]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][4]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][19]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][19]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo|mem[1][8]                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo|mem[1][9]                                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][19]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][30]                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][33]                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                               ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][60]                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][59]                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][33]                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][30]                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                           ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][60]                                                                                                           ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][57]                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo|mem[0][9]                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo|mem[0][8]                                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|response_status_reg[1]                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|response_status_reg[0]                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][32]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][19]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][20]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][21]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][22]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][23]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][32]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][33]                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][17]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][18]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][19]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][20]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][21]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][22]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][23]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][24]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][25]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][26]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][27]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][28]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][29]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][30]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][31]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][32]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][33]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][1]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][20]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][22]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][29]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][24]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][4]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][6]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][26]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][8]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][26]                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                               ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                               ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                               ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                               ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                               ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                               ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                               ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                               ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                               ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][63]                                                                                                           ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][33]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo|mem[1][9]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][60]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo|mem[0][8]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][59]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|response_status_reg[0]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][63]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..20]   ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3..6] ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..20]                  ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5,6]                 ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..20]     ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5,6]    ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17..20]                                            ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][29]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][28]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][27]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][26]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][25]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][24]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][23]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][22]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][21]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][20]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][19]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                        ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][18]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                        ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][17]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                        ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][16]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                        ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][15]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                        ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][14]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                        ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][13]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                        ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][12]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                        ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][11]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[3..20]                                                                                                        ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]           ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]           ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                          ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                      ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                          ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                          ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]             ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]             ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]             ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][49]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][29]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][28]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][27]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][26]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][25]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][24]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][23]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][22]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][21]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][20]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][19]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][18]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][17]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][16]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][15]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][48]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][14]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][47]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][13]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][46]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][12]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][45]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][11]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3..6]                 ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][49]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                           ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][48]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                           ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                           ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][47]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                           ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                           ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][46]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                           ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                           ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][45]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..20]                   ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2..6]                       ; Lost fanout                                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][114]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][114]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50..52]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,2]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][52]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][51]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][50]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][52]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][51]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][50]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                        ;
; Total Number of Removed Registers = 664                                                                                                                                                                                         ;                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                              ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_use_reg                                                                                                           ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                         ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_endofpacket,                                                                                                     ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_data_field[7],                                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_data_field[6],                                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_data_field[5],                                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_data_field[4],                                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_data_field[3],                                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_data_field[2],                                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_data_field[1],                                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_data_field[0],                                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_address_field[0],                                                                                                ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_last_field[65],                                                                                                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_last_field[64],                                                                                                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_last_field[63],                                                                                                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_last_field[62],                                                                                                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_last_field[61],                                                                                                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_last_field[60],                                                                                                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_last_field[59],                                                                                                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_last_field[58],                                                                                                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_last_field[57],                                                                                                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_last_field[56],                                                                                                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_last_field[55],                                                                                                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_last_field[54],                                                                                                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_channel[1],                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_channel[0],                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_response_status_field[1],                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|p0_reg_response_status_field[0],                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo|mem[0][8],                                                                                                                     ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][59],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|response_status_reg[0],                                                                                                 ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][52],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][51],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][50]                                                                                                                       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],    ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],     ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],     ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],     ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],     ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],     ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],     ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],     ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],     ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],     ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],     ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],          ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],          ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],          ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],          ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],          ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],          ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                  ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_av_translator|av_chipselect_pre                                                                                                        ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                        ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                              ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[3],                                                                                                         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[4],                                                                                                         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[5],                                                                                                         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[6],                                                                                                         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[8],                                                                                                         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[9],                                                                                                         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[10],                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[11],                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[12],                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[13],                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[14],                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[15],                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[16],                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[17],                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[18],                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[19],                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[20],                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|address_reg[7],                                                                                                         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52],                            ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51],                            ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50],                            ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                 ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],                 ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][52],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][51],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][50]                                                                                                                       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0]                                                                                                                  ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1],                                                                                              ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],            ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                             ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][59],                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                             ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                             ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                             ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                             ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                   ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][12],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][46],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][12],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][46],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                    ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                   ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][13],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][47],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][13],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][47],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                    ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4]                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                   ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][14],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][48],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][14],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][48],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                    ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                  ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][29],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][49],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][29],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][49],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                   ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6]                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                   ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][11],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][45],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][11],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][45],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg   ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64],                                                                                                        ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][63],                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][64],                                                                                                                     ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                     ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                     ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63],                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                         ;
;                                                                                                                                                                                                                            ; due to stuck port clock_enable ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                         ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                  ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][20],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][20],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                  ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][24],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][24],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                  ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][25],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][25],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                  ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][26],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][26],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                  ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][27],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][27],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                  ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][28],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][28],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                  ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][23],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][23],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                  ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][22],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][22],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                  ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][21],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][21],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                  ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][19],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][19],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                   ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][18],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][18],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                   ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][17],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][17],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                   ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][16],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][16],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                   ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[0][15],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][15],                                                                                                                      ;
;                                                                                                                                                                                                                            ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]          ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][114],                                                                                                     ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][114]                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]            ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                         ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]                         ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                      ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]            ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                         ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0]                                                                                       ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[1]                                                                                                                  ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                              ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                         ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                      ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]          ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                       ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                          ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem[1][60]                                                                                                                       ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                          ; Stuck at VCC                   ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                    ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                      ; Stuck at VCC                   ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                      ; Stuck at VCC                   ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                      ; Stuck at VCC                   ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                 ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                    ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][33]                                                                                                    ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                       ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                     ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                 ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]        ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[25]                                                                                      ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                   ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1131  ;
; Number of registers using Synchronous Clear  ; 93    ;
; Number of registers using Synchronous Load   ; 88    ;
; Number of registers using Asynchronous Clear ; 979   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 740   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                   ; 2       ;
; soc_system_spi_0:spi_0|stateZero                                                                                                                 ; 1       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|txd                                                                       ; 1       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                              ; 58      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; 1046    ;
; soc_system_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                           ; 1       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|pre_txd                                                                   ; 2       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_ready                                                                  ; 6       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_shift_empty                                                            ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                    ; 39      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                     ; 1       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[1]                                                       ; 4       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[4]                                                       ; 4       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[5]                                                       ; 4       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[7]                                                       ; 4       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[8]                                                       ; 4       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                     ; 1       ;
; Total number of inverted registers = 22                                                                                                          ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |soc_system|soc_system_spi_0:spi_0|shift_reg[6]                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|ctr[2]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|prer[14]                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|prer[6]                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|txr[0]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |soc_system|soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |soc_system|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|baud_rate_counter[5]                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|cr[5]                                                                                                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_av_translator|av_readdata_pre[4]                                                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_av_translator|av_readdata_pre[7]                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|cr[1]                                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|dcnt[0]                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|sr[0]                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|cnt[3]                                                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_spi_0:spi_0|data_to_cpu[11]                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |soc_system|soc_system_spi_0:spi_0|data_to_cpu[8]                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |soc_system|soc_system_spi_0:spi_0|data_to_cpu[0]                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_spi_0:spi_0|data_to_cpu[3]                                                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|core_cmd[3]                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo|mem                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|src_channel[3]                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|core_cmd                                                                                                                                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|c_state                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|out_data[38]                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|int_output_sel[0]                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_system|oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|c_state                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|ShiftRight0                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector1                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector12                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                     ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                      ;
; IP_TOOL_VERSION                       ; 18.1                  ; -    ; -                                                                                      ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                      ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                      ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                        ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                         ;
; IP_TOOL_VERSION                       ; 18.1                             ; -    ; -                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                         ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                      ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                       ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                       ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                       ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                       ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                      ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                       ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                       ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                       ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                       ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Source assignments for soc_system_uart_0:uart_0 ;
+-----------------------------+-------+------+----+
; Assignment                  ; Value ; From ; To ;
+-----------------------------+-------+------+----+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ;
+-----------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; F2S_Width      ; 3     ; Signed Integer                             ;
; S2F_Width      ; 2     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                       ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                     ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                     ;
; GENERIC_PLL                ; true      ; String                                                                                                                                     ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                     ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                             ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                     ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                     ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                     ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                     ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                     ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                     ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                     ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                     ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                     ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                    ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                  ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                  ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                          ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                          ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                          ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                          ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                          ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                          ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                          ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                          ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                          ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                          ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                          ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                          ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                          ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                          ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                          ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                          ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                          ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                          ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                          ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                          ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                          ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                          ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                  ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                  ;
; TB_RATE                              ; FULL             ; String                                                                                                                  ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                  ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                  ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                  ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                  ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                  ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                              ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                            ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                    ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                    ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                    ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                    ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                    ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                    ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                    ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                    ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                    ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                    ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                    ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                    ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                    ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                    ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                    ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                                    ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                            ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                            ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                            ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                            ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                            ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                            ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                    ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                            ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                    ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                            ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                            ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                            ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                          ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                         ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                       ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                               ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                               ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                               ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                               ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                               ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                               ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                               ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                               ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                               ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                               ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                               ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                               ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                               ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                      ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                      ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                      ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                      ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                            ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                            ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                            ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                            ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                            ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                            ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                            ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                            ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                            ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                      ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                            ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                            ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                            ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                            ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                            ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                            ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                            ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                            ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                            ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                            ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                            ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                            ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                            ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                            ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                            ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                            ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                            ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                            ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                            ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                            ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                            ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                            ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                            ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                            ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                    ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                    ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                    ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                    ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                    ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                    ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                    ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                    ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                    ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                    ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                    ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                    ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                    ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                    ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                    ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                    ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                    ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                    ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                    ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                    ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                    ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                    ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                    ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                    ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                    ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                    ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                    ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                    ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                    ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                    ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                    ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                    ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                    ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                    ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                    ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                    ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                    ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                    ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                    ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                    ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                    ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                    ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                    ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                    ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                    ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                    ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                    ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                    ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                    ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                    ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                    ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                    ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                    ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                    ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                    ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                    ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                    ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                    ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                    ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                    ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                    ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                    ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                    ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                    ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                    ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                    ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                    ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                    ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                    ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                    ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                    ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                    ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                    ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                            ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                            ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                            ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                            ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                            ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                            ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                            ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                            ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                            ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                           ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                           ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                           ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                           ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                            ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                  ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                      ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                            ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                    ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                            ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                    ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                            ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst ;
+----------------+------------+----------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                           ;
+----------------+------------+----------------------------------------------------------------+
; ARST_LVL       ; '0'        ; Enumerated                                                     ;
; Tcq            ; 1000000 fs ; Physical                                                       ;
+----------------+------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1 ;
+----------------+------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                   ;
+----------------+------------+----------------------------------------------------------------------------------------+
; tcq            ; 1000000 fs ; Physical                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1 ;
+----------------+------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                          ;
+----------------+------------+---------------------------------------------------------------------------------------------------------------+
; tcq            ; 1000000 fs ; Physical                                                                                                      ;
+----------------+------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_av_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                    ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                    ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                    ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                    ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                    ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                    ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                    ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                    ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                    ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                    ;
; AXI_VERSION               ; AXI3  ; String                                                                                                            ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                    ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                  ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                  ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                  ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                  ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                  ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                  ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                  ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 57    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 29    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 34    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 30    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 31    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 32    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 33    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 60    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 59    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 62    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 61    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 49    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 43    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 36    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 52    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 50    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                   ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 10    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 10    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                    ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_004|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_005|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                           ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                           ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                           ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                           ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                           ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                           ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 57    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 29    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 36    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 49    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 43    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 30    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 32    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 33    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 54    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 53    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 52    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 50    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                             ;
; OUT_BYTE_CNT_H            ; 36    ; Signed Integer                                                                                             ;
; OUT_BURSTWRAP_H           ; 49    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 57    ; Signed Integer                                                                                                                                                                             ;
; PKT_ADDR_H                ; 29    ; Signed Integer                                                                                                                                                                             ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 36    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 49    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 43    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 30    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 32    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 33    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 54    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 53    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 52    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 50    ; Signed Integer                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                             ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 36    ; Signed Integer                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 49    ; Signed Integer                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 21    ; Signed Integer                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                             ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                             ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                             ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                              ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                              ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                              ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                           ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                           ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                           ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                         ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                         ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                           ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                       ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                             ;
; IN_PKT_ADDR_H                 ; 29    ; Signed Integer                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                             ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                             ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                             ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 30    ; Signed Integer                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 36    ; Signed Integer                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 42    ; Signed Integer                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 43    ; Signed Integer                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 49    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 50    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 52    ; Signed Integer                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 82    ; Signed Integer                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 83    ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 35    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 53    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 54    ; Signed Integer                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 84    ; Signed Integer                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 86    ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 32    ; Signed Integer                                                                                             ;
; IN_ST_DATA_W                  ; 87    ; Signed Integer                                                                                             ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; OUT_PKT_ADDR_H                ; 56    ; Signed Integer                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                             ;
; OUT_ST_DATA_W                 ; 114   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                             ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                       ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                             ;
; IN_PKT_ADDR_H                 ; 56    ; Signed Integer                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 57    ; Signed Integer                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 63    ; Signed Integer                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 76    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 77    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 79    ; Signed Integer                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 109   ; Signed Integer                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 110   ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 62    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 80    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 81    ; Signed Integer                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 111   ; Signed Integer                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 113   ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 59    ; Signed Integer                                                                                             ;
; IN_ST_DATA_W                  ; 114   ; Signed Integer                                                                                             ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                             ;
; OUT_PKT_ADDR_H                ; 29    ; Signed Integer                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 30    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 36    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 50    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 52    ; Signed Integer                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 35    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 53    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 54    ; Signed Integer                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                             ;
; OUT_ST_DATA_W                 ; 87    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                             ;
; PACKING                       ; 0     ; Signed Integer                                                                                             ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                         ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                         ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                         ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------+
; Port           ; Type   ; Severity ; Details                       ;
+----------------+--------+----------+-------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                  ;
+----------------+--------+----------+-------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_irq_mapper_001:irq_mapper_001" ;
+-------+-------+----------+-------------------------------------------+
; Port  ; Type  ; Severity ; Details                                   ;
+-------+-------+----------+-------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                    ;
; reset ; Input ; Info     ; Explicitly unconnected                    ;
+-------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_irq_mapper:irq_mapper" ;
+-------+-------+----------+-----------------------------------+
; Port  ; Type  ; Severity ; Details                           ;
+-------+-------+----------+-----------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected            ;
; reset ; Input ; Info     ; Explicitly unconnected            ;
+-------+-------+----------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[31..24]  ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                     ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                     ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                 ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                            ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                              ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                 ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                            ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                             ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                             ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                 ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                 ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                 ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                 ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                 ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                       ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; d[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                                                              ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk       ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; reset     ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; in_valid  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; in_sop    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; in_eop    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; out_ready ; Input ; Info     ; Explicitly unconnected                                                                                                                                                                                                               ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                             ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                          ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                          ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                          ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                          ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_av_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_uart_0:uart_0"                                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_spi_0:spi_0"                                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst" ;
+--------+-------+----------+-------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                         ;
+--------+-------+----------+-------------------------------------------------+
; arst_i ; Input ; Info     ; Stuck at VCC                                    ;
+--------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                 ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                  ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                  ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                  ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                  ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                  ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                  ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                  ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                        ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                          ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                          ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                          ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                     ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                 ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                          ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                                 ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "soc_system_hps_0:hps_0"       ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; h2f_AWID    ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWADDR  ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWLEN   ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWSIZE  ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWBURST ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWLOCK  ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWCACHE ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWPROT  ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWVALID ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWREADY ; Input  ; Info     ; Explicitly unconnected ;
; h2f_WID     ; Output ; Info     ; Explicitly unconnected ;
; h2f_WDATA   ; Output ; Info     ; Explicitly unconnected ;
; h2f_WSTRB   ; Output ; Info     ; Explicitly unconnected ;
; h2f_WLAST   ; Output ; Info     ; Explicitly unconnected ;
; h2f_WVALID  ; Output ; Info     ; Explicitly unconnected ;
; h2f_WREADY  ; Input  ; Info     ; Explicitly unconnected ;
; h2f_BID     ; Input  ; Info     ; Explicitly unconnected ;
; h2f_BRESP   ; Input  ; Info     ; Explicitly unconnected ;
; h2f_BVALID  ; Input  ; Info     ; Explicitly unconnected ;
; h2f_BREADY  ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARID    ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARADDR  ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARLEN   ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARSIZE  ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARBURST ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARLOCK  ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARCACHE ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARPROT  ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARVALID ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARREADY ; Input  ; Info     ; Explicitly unconnected ;
; h2f_RID     ; Input  ; Info     ; Explicitly unconnected ;
; h2f_RDATA   ; Input  ; Info     ; Explicitly unconnected ;
; h2f_RRESP   ; Input  ; Info     ; Explicitly unconnected ;
; h2f_RLAST   ; Input  ; Info     ; Explicitly unconnected ;
; h2f_RVALID  ; Input  ; Info     ; Explicitly unconnected ;
; h2f_RREADY  ; Output ; Info     ; Explicitly unconnected ;
; f2h_AWID    ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWADDR  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWLEN   ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWSIZE  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWBURST ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWLOCK  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWCACHE ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWPROT  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWVALID ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWREADY ; Output ; Info     ; Explicitly unconnected ;
; f2h_AWUSER  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_WID     ; Input  ; Info     ; Explicitly unconnected ;
; f2h_WDATA   ; Input  ; Info     ; Explicitly unconnected ;
; f2h_WSTRB   ; Input  ; Info     ; Explicitly unconnected ;
; f2h_WLAST   ; Input  ; Info     ; Explicitly unconnected ;
; f2h_WVALID  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_WREADY  ; Output ; Info     ; Explicitly unconnected ;
; f2h_BID     ; Output ; Info     ; Explicitly unconnected ;
; f2h_BRESP   ; Output ; Info     ; Explicitly unconnected ;
; f2h_BVALID  ; Output ; Info     ; Explicitly unconnected ;
; f2h_BREADY  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARID    ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARADDR  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARLEN   ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARSIZE  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARBURST ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARLOCK  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARCACHE ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARPROT  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARVALID ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARREADY ; Output ; Info     ; Explicitly unconnected ;
; f2h_ARUSER  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_RID     ; Output ; Info     ; Explicitly unconnected ;
; f2h_RDATA   ; Output ; Info     ; Explicitly unconnected ;
; f2h_RRESP   ; Output ; Info     ; Explicitly unconnected ;
; f2h_RLAST   ; Output ; Info     ; Explicitly unconnected ;
; f2h_RVALID  ; Output ; Info     ; Explicitly unconnected ;
; f2h_RREADY  ; Input  ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+----------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition      ;
+--------------------------------------------------+-------+
; Type                                             ; Count ;
+--------------------------------------------------+-------+
; arriav_ff                                        ; 1095  ;
;     CLR                                          ; 304   ;
;     CLR SLD                                      ; 16    ;
;     ENA                                          ; 40    ;
;     ENA CLR                                      ; 581   ;
;     ENA CLR SCLR                                 ; 32    ;
;     ENA CLR SLD                                  ; 46    ;
;     ENA SCLR                                     ; 17    ;
;     ENA SCLR SLD                                 ; 24    ;
;     SCLR                                         ; 20    ;
;     SLD                                          ; 2     ;
;     plain                                        ; 13    ;
; arriav_hps_interface_boot_from_fpga              ; 1     ;
; arriav_hps_interface_clocks_resets               ; 1     ;
; arriav_hps_interface_dbg_apb                     ; 1     ;
; arriav_hps_interface_fpga2hps                    ; 1     ;
; arriav_hps_interface_fpga2sdram                  ; 1     ;
; arriav_hps_interface_hps2fpga                    ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight       ; 1     ;
; arriav_hps_interface_interrupts                  ; 1     ;
; arriav_hps_interface_tpiu_trace                  ; 1     ;
; arriav_io_obuf                                   ; 2     ;
; arriav_lcell_comb                                ; 1537  ;
;     arith                                        ; 125   ;
;         0 data inputs                            ; 2     ;
;         1 data inputs                            ; 74    ;
;         2 data inputs                            ; 14    ;
;         3 data inputs                            ; 13    ;
;         4 data inputs                            ; 19    ;
;         5 data inputs                            ; 3     ;
;     extend                                       ; 24    ;
;         7 data inputs                            ; 24    ;
;     normal                                       ; 1374  ;
;         1 data inputs                            ; 27    ;
;         2 data inputs                            ; 160   ;
;         3 data inputs                            ; 290   ;
;         4 data inputs                            ; 402   ;
;         5 data inputs                            ; 247   ;
;         6 data inputs                            ; 248   ;
;     shared                                       ; 14    ;
;         1 data inputs                            ; 12    ;
;         2 data inputs                            ; 1     ;
;         4 data inputs                            ; 1     ;
; blackbox                                         ; 1     ;
;             oc_system_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                    ; 126   ;
;                                                  ;       ;
; Max LUT depth                                    ; 7.00  ;
; Average LUT depth                                ; 2.80  ;
+--------------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border ;
+------------------------------------+--------------------------------------------------+
; Type                               ; Count                                            ;
+------------------------------------+--------------------------------------------------+
; arriav_clk_phase_select            ; 46                                               ;
; arriav_ddio_in                     ; 32                                               ;
; arriav_ddio_oe                     ; 4                                                ;
; arriav_ddio_out                    ; 252                                              ;
; arriav_delay_chain                 ; 124                                              ;
; arriav_dll                         ; 1                                                ;
; arriav_dqs_config                  ; 4                                                ;
; arriav_dqs_delay_chain             ; 4                                                ;
; arriav_dqs_enable_ctrl             ; 4                                                ;
; arriav_ff                          ; 36                                               ;
;     plain                          ; 36                                               ;
; arriav_hps_peripheral_can          ; 1                                                ;
; arriav_hps_peripheral_i2c          ; 2                                                ;
; arriav_hps_peripheral_nand         ; 1                                                ;
; arriav_hps_peripheral_spi_master   ; 2                                                ;
; arriav_hps_peripheral_uart         ; 1                                                ;
; arriav_hps_peripheral_usb          ; 1                                                ;
; arriav_hps_sdram_pll               ; 1                                                ;
; arriav_io_config                   ; 40                                               ;
; arriav_io_ibuf                     ; 36                                               ;
; arriav_io_obuf                     ; 68                                               ;
; arriav_ir_fifo_userdes             ; 32                                               ;
; arriav_lcell_comb                  ; 1                                                ;
;     normal                         ; 1                                                ;
;         0 data inputs              ; 1                                                ;
; arriav_leveling_delay_chain        ; 40                                               ;
; arriav_lfifo                       ; 4                                                ;
; arriav_mem_phy                     ; 1                                                ;
; arriav_read_fifo_read_clock_select ; 32                                               ;
; arriav_vfifo                       ; 4                                                ;
; boundary_port                      ; 115                                              ;
; cyclonev_hmc                       ; 1                                                ;
; cyclonev_termination               ; 1                                                ;
; cyclonev_termination_logic         ; 1                                                ;
; stratixv_pseudo_diff_out           ; 5                                                ;
;                                    ;                                                  ;
; Max LUT depth                      ; 0.00                                             ;
; Average LUT depth                  ; 0.00                                             ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; Elapsed Time Per Partition                           ;
+---------------------------------------+--------------+
; Partition Name                        ; Elapsed Time ;
+---------------------------------------+--------------+
; Top                                   ; 00:00:04     ;
; soc_system_hps_0_hps_io_border:border ; 00:00:01     ;
+---------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jun 19 18:09:21 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AC501_SoC_GHRD -c AC501_SoC_GHRD
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "soc_system.qsys"
Info (12250): 2019.06.19.18:09:38 Progress: Loading RUDAS_Daughter_Board/soc_system.qsys
Info (12250): 2019.06.19.18:09:38 Progress: Reading input file
Info (12250): 2019.06.19.18:09:39 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2019.06.19.18:09:39 Progress: Parameterizing module clk_0
Info (12250): 2019.06.19.18:09:39 Progress: Adding hps_0 [altera_hps 18.1]
Info (12250): 2019.06.19.18:09:41 Progress: Parameterizing module hps_0
Info (12250): 2019.06.19.18:09:41 Progress: Adding i2c_0 [oc_iic 1.0]
Info (12250): 2019.06.19.18:09:41 Progress: Parameterizing module i2c_0
Info (12250): 2019.06.19.18:09:41 Progress: Adding spi_0 [altera_avalon_spi 18.1]
Info (12250): 2019.06.19.18:09:41 Progress: Parameterizing module spi_0
Info (12250): 2019.06.19.18:09:41 Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info (12250): 2019.06.19.18:09:41 Progress: Parameterizing module sysid_qsys
Info (12250): 2019.06.19.18:09:41 Progress: Adding uart_0 [altera_avalon_uart 18.1]
Info (12250): 2019.06.19.18:09:41 Progress: Parameterizing module uart_0
Info (12250): 2019.06.19.18:09:41 Progress: Building connections
Info (12250): 2019.06.19.18:09:41 Progress: Parameterizing connections
Info (12250): 2019.06.19.18:09:41 Progress: Validating
Info (12250): 2019.06.19.18:09:50 Progress: Done reading input file
Info (12250): Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info (12250): Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info (12250): Soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info (12250): Soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning (12251): Hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning (12251): Hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning (12251): Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning (12251): Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info (12250): Hps_0: "soc_system" instantiated altera_hps "hps_0"
Info (12250): I2c_0: "soc_system" instantiated oc_iic "i2c_0"
Info (12250): Spi_0: Starting RTL generation for module 'soc_system_spi_0'
Info (12250): Spi_0:   Generation command is [exec /home/c/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/c/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/c/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/c/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/c/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/c/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/c/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/c/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=soc_system_spi_0 --dir=/tmp/alt8066_1520084745500835459.dir/0003_spi_0_gen/ --quartus_dir=/home/c/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8066_1520084745500835459.dir/0003_spi_0_gen//soc_system_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Spi_0: Done RTL generation for module 'soc_system_spi_0'
Info (12250): Spi_0: "soc_system" instantiated altera_avalon_spi "spi_0"
Info (12250): Sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info (12250): Uart_0: Starting RTL generation for module 'soc_system_uart_0'
Info (12250): Uart_0:   Generation command is [exec /home/c/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/c/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/c/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/c/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/c/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/c/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/c/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/c/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=soc_system_uart_0 --dir=/tmp/alt8066_1520084745500835459.dir/0005_uart_0_gen/ --quartus_dir=/home/c/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8066_1520084745500835459.dir/0005_uart_0_gen//soc_system_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_0: Done RTL generation for module 'soc_system_uart_0'
Info (12250): Uart_0: "soc_system" instantiated altera_avalon_uart "uart_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info (12250): Rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): I2c_0_av_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "i2c_0_av_translator"
Info (12250): Hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info (12250): I2c_0_av_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "i2c_0_av_agent"
Info (12250): I2c_0_av_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "i2c_0_av_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info (12250): Reusing file /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
Info (12250): I2c_0_av_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "i2c_0_av_burst_adapter"
Info (12250): Reusing file /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): I2c_0_av_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "i2c_0_av_rsp_width_adapter"
Info (12250): Reusing file /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Soc_system: Done "soc_system" with 31 modules, 91 files
Info (12249): Finished elaborating Platform Designer system entity "soc_system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file AC501_SoC_GHRD.v
    Info (12023): Found entity 1: AC501_SoC_GHRD File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/AC501_SoC_GHRD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/vga_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: vga_pll_0002 File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/vga_pll/vga_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/key_filter.v
    Info (12023): Found entity 1: key_filter File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/rtl/key_filter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v
    Info (12023): Found entity 1: soc_system File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_master_bit_ctrl.vhd
    Info (12022): Found design unit 1: i2c_master_bit_ctrl-structural File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/i2c_master_bit_ctrl.vhd Line: 138
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/i2c_master_bit_ctrl.vhd Line: 109
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_master_byte_ctrl.vhd
    Info (12022): Found design unit 1: i2c_master_byte_ctrl-structural File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/i2c_master_byte_ctrl.vhd Line: 107
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/i2c_master_byte_ctrl.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_master_top.vhd
    Info (12022): Found design unit 1: i2c_master_top-structural File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/i2c_master_top.vhd Line: 95
    Info (12023): Found entity 1: i2c_master_top File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/i2c_master_top.vhd Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/oc_i2c_master.v
    Info (12023): Found entity 1: oc_i2c_master File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/oc_i2c_master.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_001 File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001 File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_003 File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_spi_0.v
    Info (12023): Found entity 1: soc_system_spi_0 File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_spi_0.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_sysid_qsys.v
    Info (12023): Found entity 1: soc_system_sysid_qsys File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_sysid_qsys.v Line: 34
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_uart_0.v
    Info (12023): Found entity 1: soc_system_uart_0_tx File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v Line: 21
    Info (12023): Found entity 2: soc_system_uart_0_rx_stimulus_source File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v Line: 194
    Info (12023): Found entity 3: soc_system_uart_0_rx File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v Line: 288
    Info (12023): Found entity 4: soc_system_uart_0_regs File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v Line: 547
    Info (12023): Found entity 5: soc_system_uart_0 File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v Line: 804
Info (12127): Elaborating entity "soc_system" for the top level hierarchy
Info (12128): Elaborating entity "soc_system_hps_0" for hierarchy "soc_system_hps_0:hps_0" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 324
Info (12128): Elaborating entity "soc_system_hps_0_fpga_interfaces" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0.v Line: 333
Info (12128): Elaborating entity "soc_system_hps_0_hps_io" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0.v Line: 395
Info (12128): Elaborating entity "soc_system_hps_0_hps_io_border" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v Line: 131
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv Line: 344
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /home/c/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "oc_i2c_master" for hierarchy "oc_i2c_master:i2c_0" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 339
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/oc_i2c_master.v Line: 124
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/i2c_master_top.vhd Line: 269
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "oc_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/i2c_master_byte_ctrl.vhd Line: 159
Info (12128): Elaborating entity "soc_system_spi_0" for hierarchy "soc_system_spi_0:spi_0" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 355
Info (12128): Elaborating entity "soc_system_sysid_qsys" for hierarchy "soc_system_sysid_qsys:sysid_qsys" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 362
Info (12128): Elaborating entity "soc_system_uart_0" for hierarchy "soc_system_uart_0:uart_0" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 377
Info (12128): Elaborating entity "soc_system_uart_0_tx" for hierarchy "soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v Line: 878
Info (12128): Elaborating entity "soc_system_uart_0_rx" for hierarchy "soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v Line: 896
Info (12128): Elaborating entity "soc_system_uart_0_rx_stimulus_source" for hierarchy "soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|soc_system_uart_0_rx_stimulus_source:the_soc_system_uart_0_rx_stimulus_source" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v Line: 366
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v Line: 374
Info (12130): Elaborated megafunction instantiation "soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v Line: 374
Info (12133): Instantiated megafunction "soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v Line: 374
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "soc_system_uart_0_regs" for hierarchy "soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v Line: 927
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 441
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_av_translator" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 518
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 582
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 646
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 838
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 922
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_av_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rsp_fifo" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 963
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_av_agent_rdata_fifo" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1004
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1088
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1129
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1170
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1518
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 187
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1550
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_003" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1566
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_003_default_decode" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1648
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1748
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Warning (10230): Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2) File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv Line: 155
Warning (10230): Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 23 to match size of target (21) File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv Line: 259
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_av_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1798
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1933
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1991
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2083
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2187
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_rsp_width_adapter" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2288
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2354
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_av_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2383
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2412
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "soc_system_irq_mapper:irq_mapper" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 450
Info (12128): Elaborating entity "soc_system_irq_mapper_001" for hierarchy "soc_system_irq_mapper_001:irq_mapper_001" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 456
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 519
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/altera_reset_controller.v Line: 220
Warning (12241): 34 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_uart_0.v Line: 689
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "hps_0_hps_io_hps_io_nand_inst_DQ0~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 14
    Warning (13010): Node "hps_0_hps_io_hps_io_nand_inst_DQ1~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 15
    Warning (13010): Node "hps_0_hps_io_hps_io_nand_inst_DQ2~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 16
    Warning (13010): Node "hps_0_hps_io_hps_io_nand_inst_DQ3~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 17
    Warning (13010): Node "hps_0_hps_io_hps_io_nand_inst_DQ4~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 18
    Warning (13010): Node "hps_0_hps_io_hps_io_nand_inst_DQ5~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 19
    Warning (13010): Node "hps_0_hps_io_hps_io_nand_inst_DQ6~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 20
    Warning (13010): Node "hps_0_hps_io_hps_io_nand_inst_DQ7~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 21
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D0~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 24
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D1~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 25
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D2~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 26
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D3~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 27
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D4~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 28
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D5~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 29
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D6~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 30
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D7~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 31
    Warning (13010): Node "hps_0_hps_io_hps_io_i2c0_inst_SDA~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 46
    Warning (13010): Node "hps_0_hps_io_hps_io_i2c0_inst_SCL~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 47
    Warning (13010): Node "hps_0_hps_io_hps_io_i2c1_inst_SDA~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 48
    Warning (13010): Node "hps_0_hps_io_hps_io_i2c1_inst_SCL~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 49
    Warning (13010): Node "memory_mem_dq[0]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[1]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[2]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[3]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[4]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[5]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[6]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[7]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[8]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[9]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[10]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[11]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[12]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[13]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[14]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[15]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[16]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[17]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[18]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[19]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[20]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[21]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[22]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[23]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[24]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[25]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[26]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[27]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[28]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[29]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[30]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dq[31]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 64
    Warning (13010): Node "memory_mem_dqs[0]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 65
    Warning (13010): Node "memory_mem_dqs[1]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 65
    Warning (13010): Node "memory_mem_dqs[2]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 65
    Warning (13010): Node "memory_mem_dqs[3]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 65
    Warning (13010): Node "memory_mem_dqs_n[0]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 66
    Warning (13010): Node "memory_mem_dqs_n[1]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 66
    Warning (13010): Node "memory_mem_dqs_n[2]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 66
    Warning (13010): Node "memory_mem_dqs_n[3]~synth" File: /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v Line: 66
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 292 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_hps_0_hps_io_border:border"
Warning (20013): Ignored 16 assignments for entity "vga_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip vga_pll.sip -library lib_vga_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip vga_pll.sip -library lib_vga_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip vga_pll.sip -library lib_vga_pll was ignored
Warning (20013): Ignored 318 assignments for entity "vga_pll_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/output_files/AC501_SoC_GHRD.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2966 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 51 output pins
    Info (21060): Implemented 62 bidirectional pins
    Info (21061): Implemented 2190 logic cells
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 1284 megabytes
    Info: Processing ended: Wed Jun 19 18:10:55 2019
    Info: Elapsed time: 00:01:34
    Info: Total CPU time (on all processors): 00:03:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/output_files/AC501_SoC_GHRD.map.smsg.


