
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}
	F3= GPR[rS]=a

IF	F4= CP0.ASID=>IMMU.PID
	F5= PC.Out=>IMMU.IEA
	F6= IMMU.Addr=>IAddrReg.In
	F7= IMMU.Hit=>CU_IF.IMMUHit
	F8= PC.Out=>ICache.IEA
	F9= ICache.Out=>IR_IMMU.In
	F10= ICache.Out=>ICacheReg.In
	F11= ICache.Hit=>CU_IF.ICacheHit
	F12= ICache.Out=>IR_ID.In
	F13= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F14= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F15= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F16= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F17= ICache.Hit=>FU.ICacheHit
	F18= FU.Halt_IF=>CU_IF.Halt
	F19= FU.Bub_IF=>CU_IF.Bub
	F20= CtrlASIDIn=0
	F21= CtrlCP0=0
	F22= CtrlEPCIn=0
	F23= CtrlExCodeIn=0
	F24= CtrlIMMU=0
	F25= CtrlPC=0
	F26= CtrlPCInc=0
	F27= CtrlIAddrReg=1
	F28= CtrlICache=0
	F29= CtrlIR_IMMU=1
	F30= CtrlICacheReg=1
	F31= CtrlIR_ID=0
	F32= CtrlIMem=0
	F33= CtrlIRMux=0
	F34= CtrlGPR=0
	F35= CtrlA_EX=0
	F36= CtrlIR_EX=0
	F37= CtrlCP1=0
	F38= CtrlConditionReg_MEM=0
	F39= CtrlIR_MEM=0
	F40= CtrlA_MEM=0
	F41= CtrlIR_DMMU1=0
	F42= CtrlIR_WB=0
	F43= CtrlA_DMMU1=0
	F44= CtrlA_WB=0
	F45= CtrlConditionReg_DMMU1=0
	F46= CtrlConditionReg_WB=0
	F47= CtrlIR_DMMU2=0
	F48= CtrlA_DMMU2=0
	F49= CtrlConditionReg_DMMU2=0

IF(IMMU)	F50= IR_IMMU.Out=>FU.IR_IMMU
	F51= CU_ID.IMMUHitOut=>CU_ID.IMMUHit
	F52= CU_ID.ICacheHitOut=>CU_ID.ICacheHit
	F53= IAddrReg.Out=>IMem.RAddr
	F54= IMem.Out=>IRMux.MemData
	F55= ICacheReg.Out=>IRMux.CacheData
	F56= CU_IMMU.IMMUHit=>IRMux.MemSel
	F57= CU_IMMU.ICacheHit=>IRMux.CacheSel
	F58= IRMux.Out=>IR_ID.In
	F59= IMem.MEM8WordOut=>ICache.WData
	F60= PC.Out=>ICache.IEA
	F61= FU.Halt_IMMU=>CU_IMMU.Halt
	F62= FU.Bub_IMMU=>CU_IMMU.Bub
	F63= CtrlASIDIn=0
	F64= CtrlCP0=0
	F65= CtrlEPCIn=0
	F66= CtrlExCodeIn=0
	F67= CtrlIMMU=0
	F68= CtrlPC=0
	F69= CtrlPCInc=1
	F70= CtrlIAddrReg=0
	F71= CtrlICache=1
	F72= CtrlIR_IMMU=0
	F73= CtrlICacheReg=0
	F74= CtrlIR_ID=1
	F75= CtrlIMem=0
	F76= CtrlIRMux=0
	F77= CtrlGPR=0
	F78= CtrlA_EX=0
	F79= CtrlIR_EX=0
	F80= CtrlCP1=0
	F81= CtrlConditionReg_MEM=0
	F82= CtrlIR_MEM=0
	F83= CtrlA_MEM=0
	F84= CtrlIR_DMMU1=0
	F85= CtrlIR_WB=0
	F86= CtrlA_DMMU1=0
	F87= CtrlA_WB=0
	F88= CtrlConditionReg_DMMU1=0
	F89= CtrlConditionReg_WB=0
	F90= CtrlIR_DMMU2=0
	F91= CtrlA_DMMU2=0
	F92= CtrlConditionReg_DMMU2=0

ID	F93= IR_ID.Out=>FU.IR_ID
	F94= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F95= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F96= IR_ID.Out31_26=>CU_ID.Op
	F97= IR_ID.Out25_21=>GPR.RReg1
	F98= IR_ID.Out5_0=>CU_ID.IRFunc
	F99= GPR.Rdata1=>FU.InID1
	F100= IR_ID.Out25_21=>FU.InID1_RReg
	F101= FU.OutID1=>A_EX.In
	F102= IR_ID.Out=>IR_EX.In
	F103= FU.Halt_ID=>CU_ID.Halt
	F104= FU.Bub_ID=>CU_ID.Bub
	F105= FU.InID2_RReg=5'b00000
	F106= CtrlASIDIn=0
	F107= CtrlCP0=0
	F108= CtrlEPCIn=0
	F109= CtrlExCodeIn=0
	F110= CtrlIMMU=0
	F111= CtrlPC=0
	F112= CtrlPCInc=0
	F113= CtrlIAddrReg=0
	F114= CtrlICache=0
	F115= CtrlIR_IMMU=0
	F116= CtrlICacheReg=0
	F117= CtrlIR_ID=0
	F118= CtrlIMem=0
	F119= CtrlIRMux=0
	F120= CtrlGPR=0
	F121= CtrlA_EX=1
	F122= CtrlIR_EX=1
	F123= CtrlCP1=0
	F124= CtrlConditionReg_MEM=0
	F125= CtrlIR_MEM=0
	F126= CtrlA_MEM=0
	F127= CtrlIR_DMMU1=0
	F128= CtrlIR_WB=0
	F129= CtrlA_DMMU1=0
	F130= CtrlA_WB=0
	F131= CtrlConditionReg_DMMU1=0
	F132= CtrlConditionReg_WB=0
	F133= CtrlIR_DMMU2=0
	F134= CtrlA_DMMU2=0
	F135= CtrlConditionReg_DMMU2=0

EX	F136= IR_EX.Out=>FU.IR_EX
	F137= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F138= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F139= IR_EX.Out31_26=>CU_EX.Op
	F140= IR_EX.Out5_0=>CU_EX.IRFunc
	F141= IR_EX.Out20_18=>CP1.cc
	F142= IR_EX.Out16=>CP1.tf
	F143= CP1.fp=>ConditionReg_MEM.In
	F144= IR_EX.Out=>IR_MEM.In
	F145= A_EX.Out=>A_MEM.In
	F146= IR_EX.Out15_11=>FU.InEX_WReg
	F147= CtrlASIDIn=0
	F148= CtrlCP0=0
	F149= CtrlEPCIn=0
	F150= CtrlExCodeIn=0
	F151= CtrlIMMU=0
	F152= CtrlPC=0
	F153= CtrlPCInc=0
	F154= CtrlIAddrReg=0
	F155= CtrlICache=0
	F156= CtrlIR_IMMU=0
	F157= CtrlICacheReg=0
	F158= CtrlIR_ID=0
	F159= CtrlIMem=0
	F160= CtrlIRMux=0
	F161= CtrlGPR=0
	F162= CtrlA_EX=0
	F163= CtrlIR_EX=0
	F164= CtrlCP1=0
	F165= CtrlConditionReg_MEM=1
	F166= CtrlIR_MEM=1
	F167= CtrlA_MEM=1
	F168= CtrlIR_DMMU1=0
	F169= CtrlIR_WB=0
	F170= CtrlA_DMMU1=0
	F171= CtrlA_WB=0
	F172= CtrlConditionReg_DMMU1=0
	F173= CtrlConditionReg_WB=0
	F174= CtrlIR_DMMU2=0
	F175= CtrlA_DMMU2=0
	F176= CtrlConditionReg_DMMU2=0

MEM	F177= IR_MEM.Out=>FU.IR_MEM
	F178= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F179= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F180= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F181= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F182= IR_MEM.Out31_26=>CU_MEM.Op
	F183= IR_MEM.Out5_0=>CU_MEM.IRFunc
	F184= IR_MEM.Out=>IR_DMMU1.In
	F185= IR_MEM.Out=>IR_WB.In
	F186= A_MEM.Out=>A_DMMU1.In
	F187= A_MEM.Out=>A_WB.In
	F188= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In
	F189= ConditionReg_MEM.Out=>ConditionReg_WB.In
	F190= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F191= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F192= IR_MEM.Out15_11=>FU.InMEM_WReg
	F193= CtrlASIDIn=0
	F194= CtrlCP0=0
	F195= CtrlEPCIn=0
	F196= CtrlExCodeIn=0
	F197= CtrlIMMU=0
	F198= CtrlPC=0
	F199= CtrlPCInc=0
	F200= CtrlIAddrReg=0
	F201= CtrlICache=0
	F202= CtrlIR_IMMU=0
	F203= CtrlICacheReg=0
	F204= CtrlIR_ID=0
	F205= CtrlIMem=0
	F206= CtrlIRMux=0
	F207= CtrlGPR=0
	F208= CtrlA_EX=0
	F209= CtrlIR_EX=0
	F210= CtrlCP1=0
	F211= CtrlConditionReg_MEM=0
	F212= CtrlIR_MEM=0
	F213= CtrlA_MEM=0
	F214= CtrlIR_DMMU1=1
	F215= CtrlIR_WB=1
	F216= CtrlA_DMMU1=1
	F217= CtrlA_WB=1
	F218= CtrlConditionReg_DMMU1=1
	F219= CtrlConditionReg_WB=1
	F220= CtrlIR_DMMU2=0
	F221= CtrlA_DMMU2=0
	F222= CtrlConditionReg_DMMU2=0

MEM(DMMU1)	F223= IR_DMMU1.Out=>FU.IR_DMMU1
	F224= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit
	F225= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit
	F226= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit
	F227= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit
	F228= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2
	F229= IR_DMMU1.Out31_26=>CU_DMMU1.Op
	F230= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc
	F231= IR_DMMU1.Out=>IR_DMMU2.In
	F232= A_DMMU1.Out=>A_DMMU2.In
	F233= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In
	F234= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg
	F235= CtrlASIDIn=0
	F236= CtrlCP0=0
	F237= CtrlEPCIn=0
	F238= CtrlExCodeIn=0
	F239= CtrlIMMU=0
	F240= CtrlPC=0
	F241= CtrlPCInc=0
	F242= CtrlIAddrReg=0
	F243= CtrlICache=0
	F244= CtrlIR_IMMU=0
	F245= CtrlICacheReg=0
	F246= CtrlIR_ID=0
	F247= CtrlIMem=0
	F248= CtrlIRMux=0
	F249= CtrlGPR=0
	F250= CtrlA_EX=0
	F251= CtrlIR_EX=0
	F252= CtrlCP1=0
	F253= CtrlConditionReg_MEM=0
	F254= CtrlIR_MEM=0
	F255= CtrlA_MEM=0
	F256= CtrlIR_DMMU1=0
	F257= CtrlIR_WB=0
	F258= CtrlA_DMMU1=0
	F259= CtrlA_WB=0
	F260= CtrlConditionReg_DMMU1=0
	F261= CtrlConditionReg_WB=0
	F262= CtrlIR_DMMU2=1
	F263= CtrlA_DMMU2=1
	F264= CtrlConditionReg_DMMU2=1

MEM(DMMU2)	F265= IR_DMMU2.Out=>FU.IR_DMMU2
	F266= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit
	F267= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit
	F268= IR_DMMU2.Out31_26=>CU_DMMU2.Op
	F269= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc
	F270= IR_DMMU2.Out=>IR_WB.In
	F271= A_DMMU2.Out=>A_WB.In
	F272= ConditionReg_DMMU2.Out=>ConditionReg_WB.In
	F273= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg
	F274= CtrlASIDIn=0
	F275= CtrlCP0=0
	F276= CtrlEPCIn=0
	F277= CtrlExCodeIn=0
	F278= CtrlIMMU=0
	F279= CtrlPC=0
	F280= CtrlPCInc=0
	F281= CtrlIAddrReg=0
	F282= CtrlICache=0
	F283= CtrlIR_IMMU=0
	F284= CtrlICacheReg=0
	F285= CtrlIR_ID=0
	F286= CtrlIMem=0
	F287= CtrlIRMux=0
	F288= CtrlGPR=0
	F289= CtrlA_EX=0
	F290= CtrlIR_EX=0
	F291= CtrlCP1=0
	F292= CtrlConditionReg_MEM=0
	F293= CtrlIR_MEM=0
	F294= CtrlA_MEM=0
	F295= CtrlIR_DMMU1=0
	F296= CtrlIR_WB=1
	F297= CtrlA_DMMU1=0
	F298= CtrlA_WB=1
	F299= CtrlConditionReg_DMMU1=0
	F300= CtrlConditionReg_WB=1
	F301= CtrlIR_DMMU2=0
	F302= CtrlA_DMMU2=0
	F303= CtrlConditionReg_DMMU2=0

WB	F304= IR_WB.Out=>FU.IR_WB
	F305= IR_WB.Out31_26=>CU_WB.Op
	F306= IR_WB.Out5_0=>CU_WB.IRFunc
	F307= IR_WB.Out15_11=>GPR.WReg
	F308= A_WB.Out=>GPR.WData
	F309= A_WB.Out=>FU.InWB
	F310= IR_WB.Out15_11=>FU.InWB_WReg
	F311= ConditionReg_WB.Out=>CU_WB.fp
	F312= CtrlASIDIn=0
	F313= CtrlCP0=0
	F314= CtrlEPCIn=0
	F315= CtrlExCodeIn=0
	F316= CtrlIMMU=0
	F317= CtrlPC=0
	F318= CtrlPCInc=0
	F319= CtrlIAddrReg=0
	F320= CtrlICache=0
	F321= CtrlIR_IMMU=0
	F322= CtrlICacheReg=0
	F323= CtrlIR_ID=0
	F324= CtrlIMem=0
	F325= CtrlIRMux=0
	F326= CtrlGPR=0
	F327= CtrlA_EX=0
	F328= CtrlIR_EX=0
	F329= CtrlCP1=0
	F330= CtrlConditionReg_MEM=0
	F331= CtrlIR_MEM=0
	F332= CtrlA_MEM=0
	F333= CtrlIR_DMMU1=0
	F334= CtrlIR_WB=0
	F335= CtrlA_DMMU1=0
	F336= CtrlA_WB=0
	F337= CtrlConditionReg_DMMU1=0
	F338= CtrlConditionReg_WB=0
	F339= CtrlIR_DMMU2=0
	F340= CtrlA_DMMU2=0
	F341= CtrlConditionReg_DMMU2=0

POST	F342= PC[Out]=addr+4
	F343= [ConditionReg_WB]=FPConditionCode(cc,0)
	F344= ICache[line_addr]=IMemGet8Word({pid,addr})

