{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724651591529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724651591530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 00:53:11 2024 " "Processing started: Mon Aug 26 00:53:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724651591530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724651591530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off boxingday -c boxingday " "Command: quartus_map --read_settings_files=on --write_settings_files=off boxingday -c boxingday" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724651591530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724651591671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724651591671 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqdiv freq1.v " "Entity \"freqdiv\" obtained from \"freq1.v\" instead of from Quartus Prime megafunction library" {  } { { "freq1.v" "" { Text "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/freq1.v" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1724651595726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq1.v 1 1 " "Found 1 design units, including 1 entities, in source file freq1.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqdiv " "Found entity 1: freqdiv" {  } { { "freq1.v" "" { Text "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/freq1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724651595727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724651595727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boxingday.bdf 1 1 " "Found 1 design units, including 1 entities, in source file boxingday.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 boxingday " "Found entity 1: boxingday" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724651595727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724651595727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file pwmverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwmbox1 " "Found entity 1: pwmbox1" {  } { { "pwmverilog.v" "" { Text "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/pwmverilog.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724651595727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724651595727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUXverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file MUXverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "MUXverilog.v" "" { Text "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/MUXverilog.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724651595728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724651595728 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "sequence sequence1.v(12) " "Verilog HDL Declaration warning at sequence1.v(12): \"sequence\" is SystemVerilog-2005 keyword" {  } { { "sequence1.v" "" { Text "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/sequence1.v" 12 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1724651595728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence1.v 1 1 " "Found 1 design units, including 1 entities, in source file sequence1.v" { { "Info" "ISGN_ENTITY_NAME" "1 servo_sequence1 " "Found entity 1: servo_sequence1" {  } { { "sequence1.v" "" { Text "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/sequence1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724651595728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724651595728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisp.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegmentdisp " "Found entity 1: sevensegmentdisp" {  } { { "sevensegmentdisp.v" "" { Text "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/sevensegmentdisp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724651595729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724651595729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "boxingday " "Elaborating entity \"boxingday\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724651595761 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "s0 " "Converted elements in bus name \"s0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s0\[6..0\] s06..0 " "Converted element name(s) from \"s0\[6..0\]\" to \"s06..0\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 760 1045 1112 816 "s0\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595761 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s0\[6\] s06 " "Converted element name(s) from \"s0\[6\]\" to \"s06\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 376 1112 1320 392 "s0\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595761 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s0\[5\] s05 " "Converted element name(s) from \"s0\[5\]\" to \"s05\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 392 1112 1320 408 "s0\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595761 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s0\[4\] s04 " "Converted element name(s) from \"s0\[4\]\" to \"s04\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 408 1112 1320 424 "s0\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595761 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s0\[3\] s03 " "Converted element name(s) from \"s0\[3\]\" to \"s03\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 424 1112 1320 440 "s0\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595761 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s0\[2\] s02 " "Converted element name(s) from \"s0\[2\]\" to \"s02\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 440 1112 1320 456 "s0\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595761 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s0\[1\] s01 " "Converted element name(s) from \"s0\[1\]\" to \"s01\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 456 1112 1320 472 "s0\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595761 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s0\[0\] s00 " "Converted element name(s) from \"s0\[0\]\" to \"s00\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 472 1112 1320 488 "s0\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595761 ""}  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 760 1045 1112 816 "s0\[6..0\]" "" } { 376 1112 1320 392 "s0\[6\]" "" } { 392 1112 1320 408 "s0\[5\]" "" } { 408 1112 1320 424 "s0\[4\]" "" } { 424 1112 1320 440 "s0\[3\]" "" } { 440 1112 1320 456 "s0\[2\]" "" } { 456 1112 1320 472 "s0\[1\]" "" } { 472 1112 1320 488 "s0\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1724651595761 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "s1 " "Converted elements in bus name \"s1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s1\[6..0\] s16..0 " "Converted element name(s) from \"s1\[6..0\]\" to \"s16..0\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 816 1072 1131 832 "s1\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s1\[6\] s16 " "Converted element name(s) from \"s1\[6\]\" to \"s16\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 496 1128 1320 512 "s1\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s1\[5\] s15 " "Converted element name(s) from \"s1\[5\]\" to \"s15\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 512 1128 1320 528 "s1\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s1\[4\] s14 " "Converted element name(s) from \"s1\[4\]\" to \"s14\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 528 1128 1320 544 "s1\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s1\[3\] s13 " "Converted element name(s) from \"s1\[3\]\" to \"s13\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 544 1128 1320 560 "s1\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s1\[2\] s12 " "Converted element name(s) from \"s1\[2\]\" to \"s12\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 560 1128 1320 576 "s1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s1\[1\] s11 " "Converted element name(s) from \"s1\[1\]\" to \"s11\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 576 1128 1320 592 "s1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s1\[0\] s10 " "Converted element name(s) from \"s1\[0\]\" to \"s10\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 592 1128 1320 608 "s1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""}  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 816 1072 1131 832 "s1\[6..0\]" "" } { 496 1128 1320 512 "s1\[6\]" "" } { 512 1128 1320 528 "s1\[5\]" "" } { 528 1128 1320 544 "s1\[4\]" "" } { 544 1128 1320 560 "s1\[3\]" "" } { 560 1128 1320 576 "s1\[2\]" "" } { 576 1128 1320 592 "s1\[1\]" "" } { 592 1128 1320 608 "s1\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1724651595762 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "s2 " "Converted elements in bus name \"s2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s2\[6..0\] s26..0 " "Converted element name(s) from \"s2\[6..0\]\" to \"s26..0\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 832 1072 1144 848 "s2\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s2\[6\] s26 " "Converted element name(s) from \"s2\[6\]\" to \"s26\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 616 1144 1320 632 "s2\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s2\[5\] s25 " "Converted element name(s) from \"s2\[5\]\" to \"s25\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 632 1144 1320 648 "s2\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s2\[1\] s21 " "Converted element name(s) from \"s2\[1\]\" to \"s21\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 696 1144 1320 712 "s2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s2\[0\] s20 " "Converted element name(s) from \"s2\[0\]\" to \"s20\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 712 1144 1320 728 "s2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s2\[4\] s24 " "Converted element name(s) from \"s2\[4\]\" to \"s24\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 648 1144 1320 664 "s2\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s2\[3\] s23 " "Converted element name(s) from \"s2\[3\]\" to \"s23\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 664 1144 1320 680 "s2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s2\[2\] s22 " "Converted element name(s) from \"s2\[2\]\" to \"s22\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 680 1144 1320 696 "s2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""}  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 832 1072 1144 848 "s2\[6..0\]" "" } { 616 1144 1320 632 "s2\[6\]" "" } { 632 1144 1320 648 "s2\[5\]" "" } { 696 1144 1320 712 "s2\[1\]" "" } { 712 1144 1320 728 "s2\[0\]" "" } { 648 1144 1320 664 "s2\[4\]" "" } { 664 1144 1320 680 "s2\[3\]" "" } { 680 1144 1320 696 "s2\[2\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1724651595762 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "s3 " "Converted elements in bus name \"s3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s3\[6..0\] s36..0 " "Converted element name(s) from \"s3\[6..0\]\" to \"s36..0\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 848 1072 1160 864 "s3\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s3\[6\] s36 " "Converted element name(s) from \"s3\[6\]\" to \"s36\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 736 1160 1320 752 "s3\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s3\[5\] s35 " "Converted element name(s) from \"s3\[5\]\" to \"s35\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 752 1160 1320 768 "s3\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s3\[4\] s34 " "Converted element name(s) from \"s3\[4\]\" to \"s34\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 768 1160 1320 784 "s3\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s3\[3\] s33 " "Converted element name(s) from \"s3\[3\]\" to \"s33\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 784 1160 1320 800 "s3\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s3\[2\] s32 " "Converted element name(s) from \"s3\[2\]\" to \"s32\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 800 1160 1320 816 "s3\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s3\[1\] s31 " "Converted element name(s) from \"s3\[1\]\" to \"s31\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 816 1160 1320 832 "s3\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s3\[0\] s30 " "Converted element name(s) from \"s3\[0\]\" to \"s30\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 832 1160 1320 848 "s3\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""}  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 848 1072 1160 864 "s3\[6..0\]" "" } { 736 1160 1320 752 "s3\[6\]" "" } { 752 1160 1320 768 "s3\[5\]" "" } { 768 1160 1320 784 "s3\[4\]" "" } { 784 1160 1320 800 "s3\[3\]" "" } { 800 1160 1320 816 "s3\[2\]" "" } { 816 1160 1320 832 "s3\[1\]" "" } { 832 1160 1320 848 "s3\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1724651595762 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "s4 " "Converted elements in bus name \"s4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s4\[6..0\] s46..0 " "Converted element name(s) from \"s4\[6..0\]\" to \"s46..0\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 864 1072 1163 880 "s4\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s4\[6\] s46 " "Converted element name(s) from \"s4\[6\]\" to \"s46\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 856 1176 1320 872 "s4\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s4\[5\] s45 " "Converted element name(s) from \"s4\[5\]\" to \"s45\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 872 1192 1320 888 "s4\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s4\[4\] s44 " "Converted element name(s) from \"s4\[4\]\" to \"s44\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 888 1160 1320 904 "s4\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s4\[3\] s43 " "Converted element name(s) from \"s4\[3\]\" to \"s43\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 904 1160 1320 920 "s4\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s4\[2\] s42 " "Converted element name(s) from \"s4\[2\]\" to \"s42\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 920 1160 1320 936 "s4\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s4\[1\] s41 " "Converted element name(s) from \"s4\[1\]\" to \"s41\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 936 1160 1320 952 "s4\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s4\[0\] s40 " "Converted element name(s) from \"s4\[0\]\" to \"s40\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 960 1160 1312 976 "s4\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""}  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 864 1072 1163 880 "s4\[6..0\]" "" } { 856 1176 1320 872 "s4\[6\]" "" } { 872 1192 1320 888 "s4\[5\]" "" } { 888 1160 1320 904 "s4\[4\]" "" } { 904 1160 1320 920 "s4\[3\]" "" } { 920 1160 1320 936 "s4\[2\]" "" } { 936 1160 1320 952 "s4\[1\]" "" } { 960 1160 1312 976 "s4\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1724651595762 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "s5 " "Converted elements in bus name \"s5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s5\[6..0\] s56..0 " "Converted element name(s) from \"s5\[6..0\]\" to \"s56..0\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 1033 1112 1128 1069 "s5\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s5\[6\] s56 " "Converted element name(s) from \"s5\[6\]\" to \"s56\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 976 1128 1320 992 "s5\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s5\[5\] s55 " "Converted element name(s) from \"s5\[5\]\" to \"s55\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 992 1128 1320 1008 "s5\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s5\[4\] s54 " "Converted element name(s) from \"s5\[4\]\" to \"s54\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 1008 1128 1320 1024 "s5\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s5\[3\] s53 " "Converted element name(s) from \"s5\[3\]\" to \"s53\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 1024 1128 1320 1040 "s5\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s5\[2\] s52 " "Converted element name(s) from \"s5\[2\]\" to \"s52\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 1040 1128 1320 1056 "s5\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s5\[1\] s51 " "Converted element name(s) from \"s5\[1\]\" to \"s51\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 1056 1128 1320 1072 "s5\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s5\[0\] s50 " "Converted element name(s) from \"s5\[0\]\" to \"s50\"" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 1072 1128 1320 1088 "s5\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1724651595762 ""}  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 1033 1112 1128 1069 "s5\[6..0\]" "" } { 976 1128 1320 992 "s5\[6\]" "" } { 992 1128 1320 1008 "s5\[5\]" "" } { 1008 1128 1320 1024 "s5\[4\]" "" } { 1024 1128 1320 1040 "s5\[3\]" "" } { 1040 1128 1320 1056 "s5\[2\]" "" } { 1056 1128 1320 1072 "s5\[1\]" "" } { 1072 1128 1320 1088 "s5\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1724651595762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:inst4 " "Elaborating entity \"mux21\" for hierarchy \"mux21:inst4\"" {  } { { "boxingday.bdf" "inst4" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 176 960 1096 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724651595763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwmbox1 pwmbox1:inst3 " "Elaborating entity \"pwmbox1\" for hierarchy \"pwmbox1:inst3\"" {  } { { "boxingday.bdf" "inst3" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 96 712 856 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724651595763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pwmverilog.v(16) " "Verilog HDL assignment warning at pwmverilog.v(16): truncated value with size 32 to match size of target (10)" {  } { { "pwmverilog.v" "" { Text "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/pwmverilog.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724651595764 "|boxingday|pwmbox1:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqdiv freqdiv:inst " "Elaborating entity \"freqdiv\" for hierarchy \"freqdiv:inst\"" {  } { { "boxingday.bdf" "inst" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 256 440 560 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724651595764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 freq1.v(10) " "Verilog HDL assignment warning at freq1.v(10): truncated value with size 32 to match size of target (9)" {  } { { "freq1.v" "" { Text "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/freq1.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724651595764 "|boxingday|freqdiv:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegmentdisp sevensegmentdisp:inst1 " "Elaborating entity \"sevensegmentdisp\" for hierarchy \"sevensegmentdisp:inst1\"" {  } { { "boxingday.bdf" "inst1" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 784 904 1072 928 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724651595765 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S06 VCC " "Pin \"S06\" is stuck at VCC" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 384 1320 1496 400 "S06" "" } { 760 1045 1112 816 "s0\[6..0\]" "" } { 376 1112 1320 392 "s0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S06"} { "Warning" "WMLS_MLS_STUCK_PIN" "S16 VCC " "Pin \"S16\" is stuck at VCC" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 504 1320 1496 520 "S16" "" } { 816 1072 1131 832 "s1\[6..0\]" "" } { 496 1128 1320 512 "s1\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S16"} { "Warning" "WMLS_MLS_STUCK_PIN" "S26 GND " "Pin \"S26\" is stuck at GND" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 624 1320 1496 640 "S26" "" } { 832 1072 1144 848 "s2\[6..0\]" "" } { 616 1144 1320 632 "s2\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S26"} { "Warning" "WMLS_MLS_STUCK_PIN" "S25 GND " "Pin \"S25\" is stuck at GND" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 640 1320 1496 656 "S25" "" } { 832 1072 1144 848 "s2\[6..0\]" "" } { 632 1144 1320 648 "s2\[5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S25"} { "Warning" "WMLS_MLS_STUCK_PIN" "S23 VCC " "Pin \"S23\" is stuck at VCC" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 672 1320 1496 688 "S23" "" } { 832 1072 1144 848 "s2\[6..0\]" "" } { 664 1144 1320 680 "s2\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S23"} { "Warning" "WMLS_MLS_STUCK_PIN" "S21 GND " "Pin \"S21\" is stuck at GND" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 704 1320 1496 720 "S21" "" } { 832 1072 1144 848 "s2\[6..0\]" "" } { 696 1144 1320 712 "s2\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S21"} { "Warning" "WMLS_MLS_STUCK_PIN" "S20 GND " "Pin \"S20\" is stuck at GND" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 720 1320 1496 736 "S20" "" } { 832 1072 1144 848 "s2\[6..0\]" "" } { 712 1144 1320 728 "s2\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S20"} { "Warning" "WMLS_MLS_STUCK_PIN" "S46 GND " "Pin \"S46\" is stuck at GND" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 864 1320 1496 880 "S46" "" } { 864 1072 1163 880 "s4\[6..0\]" "" } { 856 1176 1320 872 "s4\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S46"} { "Warning" "WMLS_MLS_STUCK_PIN" "S45 GND " "Pin \"S45\" is stuck at GND" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 880 1320 1496 896 "S45" "" } { 864 1072 1163 880 "s4\[6..0\]" "" } { 872 1192 1320 888 "s4\[5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S45"} { "Warning" "WMLS_MLS_STUCK_PIN" "S44 GND " "Pin \"S44\" is stuck at GND" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 896 1320 1496 912 "S44" "" } { 864 1072 1163 880 "s4\[6..0\]" "" } { 888 1160 1320 904 "s4\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S44"} { "Warning" "WMLS_MLS_STUCK_PIN" "S36 VCC " "Pin \"S36\" is stuck at VCC" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 744 1320 1496 760 "S36" "" } { 848 1072 1160 864 "s3\[6..0\]" "" } { 736 1160 1320 752 "s3\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S36"} { "Warning" "WMLS_MLS_STUCK_PIN" "S35 GND " "Pin \"S35\" is stuck at GND" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 760 1320 1496 776 "S35" "" } { 848 1072 1160 864 "s3\[6..0\]" "" } { 752 1160 1320 768 "s3\[5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S35"} { "Warning" "WMLS_MLS_STUCK_PIN" "S34 GND " "Pin \"S34\" is stuck at GND" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 776 1320 1496 792 "S34" "" } { 848 1072 1160 864 "s3\[6..0\]" "" } { 768 1160 1320 784 "s3\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S34"} { "Warning" "WMLS_MLS_STUCK_PIN" "S33 GND " "Pin \"S33\" is stuck at GND" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 792 1320 1496 808 "S33" "" } { 848 1072 1160 864 "s3\[6..0\]" "" } { 784 1160 1320 800 "s3\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S33"} { "Warning" "WMLS_MLS_STUCK_PIN" "S56 GND " "Pin \"S56\" is stuck at GND" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 984 1320 1496 1000 "S56" "" } { 1033 1112 1128 1069 "s5\[6..0\]" "" } { 976 1128 1320 992 "s5\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S56"} { "Warning" "WMLS_MLS_STUCK_PIN" "S55 GND " "Pin \"S55\" is stuck at GND" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 1000 1320 1496 1016 "S55" "" } { 1033 1112 1128 1069 "s5\[6..0\]" "" } { 992 1128 1320 1008 "s5\[5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S55"} { "Warning" "WMLS_MLS_STUCK_PIN" "S52 GND " "Pin \"S52\" is stuck at GND" {  } { { "boxingday.bdf" "" { Schematic "/home/onm/intelFPGA_lite/23.1std/Whatsinthebox/boxingday.bdf" { { 1048 1320 1496 1064 "S52" "" } { 1033 1112 1128 1069 "s5\[6..0\]" "" } { 1040 1128 1320 1056 "s5\[2\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724651596094 "|boxingday|S52"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1724651596094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724651596150 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724651596484 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724651596484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724651596507 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724651596507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724651596507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724651596507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724651596513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 00:53:16 2024 " "Processing ended: Mon Aug 26 00:53:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724651596513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724651596513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724651596513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724651596513 ""}
