Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 29 19:58:27 2021
| Host         : Fr4nk1in running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              99 |           45 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            5 |
| Yes          | No                    | No                     |             368 |          166 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------------------------------------------------------------+-----------------------+------------------+----------------+
|      Clock Signal     |                                      Enable Signal                                     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------+----------------------------------------------------------------------------------------+-----------------------+------------------+----------------+
|  clk_100mhz_IBUF_BUFG | run                                                                                    | curr_state[4]_i_1_n_0 |                1 |              4 |
|  clk_100mhz_IBUF_BUFG | R[7][15]_i_1_n_0                                                                       |                       |               11 |             16 |
|  clk_100mhz_IBUF_BUFG | g0_b0__0_n_0                                                                           |                       |               10 |             16 |
|  clk_100mhz_IBUF_BUFG | result[15]_i_1_n_0                                                                     |                       |               11 |             16 |
|  clk_100mhz_IBUF_BUFG | temp                                                                                   |                       |                5 |             16 |
|  clk_100mhz_IBUF_BUFG | IR                                                                                     |                       |                5 |             16 |
|  clk_100mhz_IBUF_BUFG | MDR_in                                                                                 |                       |               13 |             16 |
|  clk_100mhz_IBUF_BUFG | PC_buffer[15]_i_1_n_0                                                                  |                       |                9 |             16 |
|  clk_100mhz_IBUF_BUFG | R[2][15]_i_1_n_0                                                                       |                       |                8 |             16 |
|  clk_100mhz_IBUF_BUFG | R[1][15]_i_1_n_0                                                                       |                       |               11 |             16 |
|  clk_100mhz_IBUF_BUFG | R[0][15]_i_1_n_0                                                                       |                       |                8 |             16 |
|  clk_100mhz_IBUF_BUFG | R[3][15]_i_1_n_0                                                                       |                       |                8 |             16 |
|  clk_100mhz_IBUF_BUFG | R[5][15]_i_1_n_0                                                                       |                       |               12 |             16 |
|  clk_100mhz_IBUF_BUFG | R[4][15]_i_1_n_0                                                                       |                       |                7 |             16 |
|  clk_100mhz_IBUF_BUFG | R[6][15]_i_1_n_0                                                                       |                       |               10 |             16 |
|  clk_100mhz_IBUF_BUFG |                                                                                        | clear                 |                5 |             19 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0  |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_0_0_i_1_n_0 |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0     |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0 |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0 |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0 |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1_n_0 |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1_n_0 |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_0_0_i_1_n_0 |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0 |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_0_0_i_1_n_0 |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1_n_0 |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_0_0_i_1_n_0 |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0   |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0   |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG | mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0_i_1_n_0 |                       |               16 |             64 |
|  clk_100mhz_IBUF_BUFG |                                                                                        |                       |               45 |             99 |
|  clk_100mhz_IBUF_BUFG | PC[15]_i_1_n_0                                                                         |                       |               38 |            144 |
+-----------------------+----------------------------------------------------------------------------------------+-----------------------+------------------+----------------+


