<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::SDep Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1SDep.html">SDep</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1SDep-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SDep Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Scheduling dependency.  
 <a href="classllvm_1_1SDep.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="ScheduleDAG_8h_source.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for llvm::SDep:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1SDep__coll__graph.svg" width="107" height="142"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a07333f8ba53e0454b7ec6365860c0732"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">Kind</a> { <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">Data</a>, 
<a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">Anti</a>, 
<a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">Output</a>, 
<a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0">Order</a>
 }<tr class="memdesc:a07333f8ba53e0454b7ec6365860c0732"><td class="mdescLeft">&#160;</td><td class="mdescRight">These are the different kinds of scheduling dependencies.  <a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a07333f8ba53e0454b7ec6365860c0732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a551060cb0333d9d0cfdacd2576d817b9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9">OrderKind</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65">Barrier</a>, 
<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9aa34e7b539ffb2975952fd58cbb2b75c2">MayAliasMem</a>, 
<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9af1f76321cbfa20244f78ab9f7a40900c">MustAliasMem</a>, 
<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">Artificial</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9ac698747d5c996ab4f760518f55be1346">Weak</a>, 
<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a04d28e273cd30fa75243240b15d08352">Cluster</a>
<br />
 }</td></tr>
<tr class="separator:a551060cb0333d9d0cfdacd2576d817b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a98b446ad86ee3581e0273ef2200d2585"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a98b446ad86ee3581e0273ef2200d2585">SDep</a> ()</td></tr>
<tr class="memdesc:a98b446ad86ee3581e0273ef2200d2585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs a null <a class="el" href="classllvm_1_1SDep.html" title="Scheduling dependency. ">SDep</a>.  <a href="#a98b446ad86ee3581e0273ef2200d2585">More...</a><br /></td></tr>
<tr class="separator:a98b446ad86ee3581e0273ef2200d2585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd24e7642b757dd8b2ec8345bd9bda3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#afdd24e7642b757dd8b2ec8345bd9bda3">SDep</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *S, <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">Kind</a> kind, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1SDep.html#ab0a6528b6785d72ed8ec4a8f486ee78d">Reg</a>)</td></tr>
<tr class="memdesc:afdd24e7642b757dd8b2ec8345bd9bda3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs an <a class="el" href="classllvm_1_1SDep.html" title="Scheduling dependency. ">SDep</a> with the specified values.  <a href="#afdd24e7642b757dd8b2ec8345bd9bda3">More...</a><br /></td></tr>
<tr class="separator:afdd24e7642b757dd8b2ec8345bd9bda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958610bfb8db5e45be0eb3a6d894f627"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a958610bfb8db5e45be0eb3a6d894f627">SDep</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *S, <a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9">OrderKind</a> kind)</td></tr>
<tr class="separator:a958610bfb8db5e45be0eb3a6d894f627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a041210155b5dca8af4a22885222229ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a041210155b5dca8af4a22885222229ae">overlaps</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a041210155b5dca8af4a22885222229ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the specified <a class="el" href="classllvm_1_1SDep.html" title="Scheduling dependency. ">SDep</a> is equivalent except for latency.  <a href="#a041210155b5dca8af4a22885222229ae">More...</a><br /></td></tr>
<tr class="separator:a041210155b5dca8af4a22885222229ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7720d990f2e6a3baa82f1b33dfa6ea3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a7720d990f2e6a3baa82f1b33dfa6ea3f">operator==</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7720d990f2e6a3baa82f1b33dfa6ea3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4c65136860d5e2699a42e5da78cf16f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#aa4c65136860d5e2699a42e5da78cf16f">operator!=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa4c65136860d5e2699a42e5da78cf16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eca2019521fd47b79fe5ef66d02fd43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5eca2019521fd47b79fe5ef66d02fd43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the latency value for this edge, which roughly means the minimum number of cycles that must elapse between the predecessor and the successor, given that they have this edge between them.  <a href="#a5eca2019521fd47b79fe5ef66d02fd43">More...</a><br /></td></tr>
<tr class="separator:a5eca2019521fd47b79fe5ef66d02fd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148b76c8f993d4a3d95ac19c60e2ebe0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a> (<a class="el" href="classunsigned.html">unsigned</a> Lat)</td></tr>
<tr class="memdesc:a148b76c8f993d4a3d95ac19c60e2ebe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the latency for this edge.  <a href="#a148b76c8f993d4a3d95ac19c60e2ebe0">More...</a><br /></td></tr>
<tr class="separator:a148b76c8f993d4a3d95ac19c60e2ebe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a2dc5f9f321a2ce28f5c641dfe5455"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a03a2dc5f9f321a2ce28f5c641dfe5455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa4f7e2f3f5a23ecf19b98acd3c05593"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#aaa4f7e2f3f5a23ecf19b98acd3c05593">setSUnit</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:aaa4f7e2f3f5a23ecf19b98acd3c05593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055c65558a3e0f7d48f1ed3dde061199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">Kind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a055c65558a3e0f7d48f1ed3dde061199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an enum value representing the kind of the dependence.  <a href="#a055c65558a3e0f7d48f1ed3dde061199">More...</a><br /></td></tr>
<tr class="separator:a055c65558a3e0f7d48f1ed3dde061199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4768ef4b1a0a2e8d50714b07465075"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8b4768ef4b1a0a2e8d50714b07465075"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shorthand for <a class="el" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199" title="Returns an enum value representing the kind of the dependence. ">getKind()</a> != <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26" title="Regular data dependence (aka true-dependence). ">SDep::Data</a>.  <a href="#a8b4768ef4b1a0a2e8d50714b07465075">More...</a><br /></td></tr>
<tr class="separator:a8b4768ef4b1a0a2e8d50714b07465075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e4e5c8f7ea14d79ea03006d33dc393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a74e4e5c8f7ea14d79ea03006d33dc393">isNormalMemory</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a74e4e5c8f7ea14d79ea03006d33dc393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tests if this is an Order dependence between two memory accesses where both sides of the dependence access memory in non-volatile and fully modeled ways.  <a href="#a74e4e5c8f7ea14d79ea03006d33dc393">More...</a><br /></td></tr>
<tr class="separator:a74e4e5c8f7ea14d79ea03006d33dc393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c4f1ea353d427a527f548d6bae4593"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#af5c4f1ea353d427a527f548d6bae4593">isBarrier</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af5c4f1ea353d427a527f548d6bae4593"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tests if this is an Order dependence that is marked as a barrier.  <a href="#af5c4f1ea353d427a527f548d6bae4593">More...</a><br /></td></tr>
<tr class="separator:af5c4f1ea353d427a527f548d6bae4593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ba62471316bc18e72fcab395fc7d71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#af9ba62471316bc18e72fcab395fc7d71">isNormalMemoryOrBarrier</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af9ba62471316bc18e72fcab395fc7d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tests if this is could be any kind of memory dependence.  <a href="#af9ba62471316bc18e72fcab395fc7d71">More...</a><br /></td></tr>
<tr class="separator:af9ba62471316bc18e72fcab395fc7d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff3277eb7a4827c6a650eb49ea97796c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#aff3277eb7a4827c6a650eb49ea97796c">isMustAlias</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aff3277eb7a4827c6a650eb49ea97796c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tests if this is an Order dependence that is marked as "must alias", meaning that the SUnits at either end of the edge have a memory dependence on a known memory location.  <a href="#aff3277eb7a4827c6a650eb49ea97796c">More...</a><br /></td></tr>
<tr class="separator:aff3277eb7a4827c6a650eb49ea97796c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21e3367f21a2b07ce6e344fc6a2ed078"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a21e3367f21a2b07ce6e344fc6a2ed078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tests if this a weak dependence.  <a href="#a21e3367f21a2b07ce6e344fc6a2ed078">More...</a><br /></td></tr>
<tr class="separator:a21e3367f21a2b07ce6e344fc6a2ed078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b245e9ae0e3d67d8485468580f360f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a75b245e9ae0e3d67d8485468580f360f">isArtificial</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a75b245e9ae0e3d67d8485468580f360f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tests if this is an Order dependence that is marked as "artificial", meaning it isn't necessary for correctness.  <a href="#a75b245e9ae0e3d67d8485468580f360f">More...</a><br /></td></tr>
<tr class="separator:a75b245e9ae0e3d67d8485468580f360f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a5a158ff2d2bbbadae7accc72e7c51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#ac2a5a158ff2d2bbbadae7accc72e7c51">isCluster</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac2a5a158ff2d2bbbadae7accc72e7c51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tests if this is an Order dependence that is marked as "cluster", meaning it is artificial and wants to be adjacent.  <a href="#ac2a5a158ff2d2bbbadae7accc72e7c51">More...</a><br /></td></tr>
<tr class="separator:ac2a5a158ff2d2bbbadae7accc72e7c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c89ab9b69b3bcaa536702845fd9542d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6c89ab9b69b3bcaa536702845fd9542d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tests if this is a Data dependence that is associated with a register.  <a href="#a6c89ab9b69b3bcaa536702845fd9542d">More...</a><br /></td></tr>
<tr class="separator:a6c89ab9b69b3bcaa536702845fd9542d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b51361656ac436c2c02a20e6196cff1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8b51361656ac436c2c02a20e6196cff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the register associated with this edge.  <a href="#a8b51361656ac436c2c02a20e6196cff1">More...</a><br /></td></tr>
<tr class="separator:a8b51361656ac436c2c02a20e6196cff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e01668fae870af7bc0679edd4335c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#ad2e01668fae870af7bc0679edd4335c5">setReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1SDep.html#ab0a6528b6785d72ed8ec4a8f486ee78d">Reg</a>)</td></tr>
<tr class="memdesc:ad2e01668fae870af7bc0679edd4335c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns the associated register for this edge.  <a href="#ad2e01668fae870af7bc0679edd4335c5">More...</a><br /></td></tr>
<tr class="separator:ad2e01668fae870af7bc0679edd4335c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1019e8cefb80490348369f12fe0a44"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#ace1019e8cefb80490348369f12fe0a44">dump</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ace1019e8cefb80490348369f12fe0a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Scheduling dependency. </p>
<p>This represents one direction of an edge in the scheduling DAG. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00049">49</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a07333f8ba53e0454b7ec6365860c0732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07333f8ba53e0454b7ec6365860c0732">&#9670;&nbsp;</a></span>Kind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">llvm::SDep::Kind</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>These are the different kinds of scheduling dependencies. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26"></a>Data&#160;</td><td class="fielddoc"><p>Regular data dependence (aka true-dependence). </p>
</td></tr>
<tr><td class="fieldname"><a id="a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e"></a>Anti&#160;</td><td class="fielddoc"><p>A register anti-dependence (aka WAR). </p>
</td></tr>
<tr><td class="fieldname"><a id="a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36"></a>Output&#160;</td><td class="fielddoc"><p>A register output-dependence (aka WAW). </p>
</td></tr>
<tr><td class="fieldname"><a id="a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0"></a>Order&#160;</td><td class="fielddoc"><p><a class="el" href="classllvm_1_1Any.html">Any</a> other ordering dependency. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00052">52</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a id="a551060cb0333d9d0cfdacd2576d817b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a551060cb0333d9d0cfdacd2576d817b9">&#9670;&nbsp;</a></span>OrderKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9">llvm::SDep::OrderKind</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65"></a>Barrier&#160;</td><td class="fielddoc"><p>An unknown scheduling barrier. </p>
</td></tr>
<tr><td class="fieldname"><a id="a551060cb0333d9d0cfdacd2576d817b9aa34e7b539ffb2975952fd58cbb2b75c2"></a>MayAliasMem&#160;</td><td class="fielddoc"><p>Nonvolatile load/Store instructions that may alias. </p>
</td></tr>
<tr><td class="fieldname"><a id="a551060cb0333d9d0cfdacd2576d817b9af1f76321cbfa20244f78ab9f7a40900c"></a>MustAliasMem&#160;</td><td class="fielddoc"><p>Nonvolatile load/Store instructions that must alias. </p>
</td></tr>
<tr><td class="fieldname"><a id="a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1"></a>Artificial&#160;</td><td class="fielddoc"><p>Arbitrary strong DAG edge (no real dependence). </p>
</td></tr>
<tr><td class="fieldname"><a id="a551060cb0333d9d0cfdacd2576d817b9ac698747d5c996ab4f760518f55be1346"></a>Weak&#160;</td><td class="fielddoc"><p>Arbitrary weak DAG edge. </p>
</td></tr>
<tr><td class="fieldname"><a id="a551060cb0333d9d0cfdacd2576d817b9a04d28e273cd30fa75243240b15d08352"></a>Cluster&#160;</td><td class="fielddoc"><p>Weak DAG edge linking a chain of clustered instrs. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00068">68</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a98b446ad86ee3581e0273ef2200d2585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98b446ad86ee3581e0273ef2200d2585">&#9670;&nbsp;</a></span>SDep() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::SDep::SDep </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructs a null <a class="el" href="classllvm_1_1SDep.html" title="Scheduling dependency. ">SDep</a>. </p>
<p>This is only for use by container classes which require default constructors. SUnits may not/ have null <a class="el" href="classllvm_1_1SDep.html" title="Scheduling dependency. ">SDep</a> edges. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00101">101</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a id="afdd24e7642b757dd8b2ec8345bd9bda3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdd24e7642b757dd8b2ec8345bd9bda3">&#9670;&nbsp;</a></span>SDep() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::SDep::SDep </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">Kind</a>&#160;</td>
          <td class="paramname"><em>kind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructs an <a class="el" href="classllvm_1_1SDep.html" title="Scheduling dependency. ">SDep</a> with the specified values. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00104">104</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00054">Anti</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00053">Data</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00055">Output</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00087">Reg</a>.</p>

</div>
</div>
<a id="a958610bfb8db5e45be0eb3a6d894f627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958610bfb8db5e45be0eb3a6d894f627">&#9670;&nbsp;</a></span>SDep() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::SDep::SDep </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9">OrderKind</a>&#160;</td>
          <td class="paramname"><em>kind</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00123">123</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00465">overlaps()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ace1019e8cefb80490348369f12fe0a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace1019e8cefb80490348369f12fe0a44">&#9670;&nbsp;</a></span>dump()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> void SDep::dump </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em> = <code>nullptr</code></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8cpp_source.html#l00075">75</a> of file <a class="el" href="ScheduleDAG_8cpp_source.html">ScheduleDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstrDesc_8h_source.html#l00147">llvm::MCID::Barrier</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00058">llvm::Data</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="Disassembler_8cpp_source.html#l00194">getLatency()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00580">getReg()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00363">llvm::ScheduleDAG::dumpNodeAll()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00581">llvm::ScheduleDAG::getInstrDesc()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00228">setReg()</a>.</p>

</div>
</div>
<a id="a055c65558a3e0f7d48f1ed3dde061199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a055c65558a3e0f7d48f1ed3dde061199">&#9670;&nbsp;</a></span>getKind()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">SDep::Kind</a> llvm::SDep::getKind </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns an enum value representing the kind of the dependence. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00486">486</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00107">llvm::SUnit::addPred()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00719">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00141">llvm::HexagonSubtarget::HVXMemLatencyMutation::apply()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01447">llvm::SchedDFSResult::compute()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00642">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01658">llvm::createCopyConstrainDAGMutation()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02340">llvm::SMSchedule::earliestCycleInChain()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00256">llvm::SwingSchedulerDAG::getDistance()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00218">getReg()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01436">hasDataSucc()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01352">ignoreDependence()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00200">isArtificial()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00211">isAssignedRegDep()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00246">llvm::SwingSchedulerDAG::isBackedge()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00174">isBarrier()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00206">isCluster()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00161">isCtrl()</a>, <a class="el" href="MacroFusion_8cpp_source.html#l00035">isHazard()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02205">llvm::SwingSchedulerDAG::isLoopCarriedDep()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00186">isMustAlias()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00168">isNormalMemory()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00194">isWeak()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01358">llvm::SchedDFSImpl::joinPredSubtree()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02363">llvm::SMSchedule::latestCycleInChain()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00175">llvm::SUnit::removePred()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00147">setLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00228">setReg()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01266">llvm::SchedDFSImpl::visitPostorderNode()</a>.</p>

</div>
</div>
<a id="a5eca2019521fd47b79fe5ef66d02fd43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eca2019521fd47b79fe5ef66d02fd43">&#9670;&nbsp;</a></span>getLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SDep::getLatency </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the latency value for this edge, which roughly means the minimum number of cycles that must elapse between the predecessor and the successor, given that they have this edge between them. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00142">142</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00107">llvm::SUnit::addPred()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00141">llvm::HexagonSubtarget::HVXMemLatencyMutation::apply()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02399">llvm::SMSchedule::computeStart()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00657">llvm::ScheduleDAGMI::releasePred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00620">llvm::ScheduleDAGMI::releaseSucc()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00288">llvm::ConvergingVLIWScheduler::releaseTopNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00576">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00255">llvm::SUnit::setHeightToAtLeast()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01113">swapAntiDependences()</a>, and <a class="el" href="HexagonSubtarget_8cpp_source.html#l00397">llvm::HexagonSubtarget::usePredicatedCalls()</a>.</p>

</div>
</div>
<a id="a8b51361656ac436c2c02a20e6196cff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b51361656ac436c2c02a20e6196cff1">&#9670;&nbsp;</a></span>getReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SDep::getReg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the register associated with this edge. </p>
<p>This is only valid on Data, Anti, and Output edges. On Data edges, this value may be zero, meaning there is no associated register. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00218">218</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00054">Anti</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00053">Data</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00486">getKind()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00055">Output</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00719">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02837">canClobberReachingPhysRegUse()</a>, <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00446">CheckForLiveRegDef()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01658">llvm::createCopyConstrainDAGMutation()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00489">FindCallSeqStart()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01334">getNodeRegMask()</a>, and <a class="el" href="MachinePipeliner_8cpp_source.html#l01113">swapAntiDependences()</a>.</p>

</div>
</div>
<a id="a03a2dc5f9f321a2ce28f5c641dfe5455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03a2dc5f9f321a2ce28f5c641dfe5455">&#9670;&nbsp;</a></span>getSUnit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * llvm::SDep::getSUnit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00480">480</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01200">llvm::ScheduleDAGInstrs::addEdge()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00107">llvm::SUnit::addPred()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00719">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00141">llvm::HexagonSubtarget::HVXMemLatencyMutation::apply()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01942">CalcNodeSethiUllmanNumber()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02837">canClobberReachingPhysRegUse()</a>, <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00446">CheckForLiveRegDef()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02327">closestSucc()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01447">llvm::SchedDFSResult::compute()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02399">llvm::SMSchedule::computeStart()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01658">llvm::createCopyConstrainDAGMutation()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00278">CriticalPathStep()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00363">llvm::ScheduleDAG::dumpNodeAll()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02340">llvm::SMSchedule::earliestCycleInChain()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00489">FindCallSeqStart()</a>, <a class="el" href="MacroFusion_8cpp_source.html#l00054">fuseInstructionPair()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01334">getNodeRegMask()</a>, <a class="el" href="MacroFusion_8cpp_source.html#l00039">getPredClusterSU()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00662">hasDataDependencyPred()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01436">hasDataSucc()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02356">hasOnlyLiveInOpers()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02378">hasOnlyLiveOutUses()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02442">hasVRegCycleUse()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00438">llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting()</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00203">INITIALIZE_PASS()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02406">initVRegCycle()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00246">llvm::SwingSchedulerDAG::isBackedge()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02205">llvm::SwingSchedulerDAG::isLoopCarriedDep()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02643">llvm::SMSchedule::isValidSchedule()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01358">llvm::SchedDFSImpl::joinPredSubtree()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02363">llvm::SMSchedule::latestCycleInChain()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00176">llvm::resource_sort::operator()()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00225">llvm::ResourcePriorityQueue::push()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00657">llvm::ScheduleDAGMI::releasePred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00620">llvm::ScheduleDAGMI::releaseSucc()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00288">llvm::ConvergingVLIWScheduler::releaseTopNode()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00175">llvm::SUnit::removePred()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02425">resetVRegCycle()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00398">llvm::SIScheduleBlock::schedule()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00460">llvm::ResourcePriorityQueue::scheduledNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00576">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00217">llvm::SUnit::setDepthDirty()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00232">llvm::SUnit::setHeightDirty()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00255">llvm::SUnit::setHeightToAtLeast()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00147">setLatency()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01795">llvm::SIScheduleDAGMI::SIScheduleDAGMI()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01113">swapAntiDependences()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01315">llvm::SchedDFSImpl::visitCrossEdge()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01308">llvm::SchedDFSImpl::visitPostorderEdge()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01266">llvm::SchedDFSImpl::visitPostorderNode()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00704">llvm::ScheduleDAGTopologicalSort::WillCreateCycle()</a>.</p>

</div>
</div>
<a id="a75b245e9ae0e3d67d8485468580f360f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75b245e9ae0e3d67d8485468580f360f">&#9670;&nbsp;</a></span>isArtificial()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SDep::isArtificial </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tests if this is an Order dependence that is marked as "artificial", meaning it isn't necessary for correctness. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00200">200</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00072">Artificial</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00486">getKind()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00056">Order</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01200">llvm::ScheduleDAGInstrs::addEdge()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01352">ignoreDependence()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02205">llvm::SwingSchedulerDAG::isLoopCarriedDep()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>, and <a class="el" href="HexagonSubtarget_8cpp_source.html#l00397">llvm::HexagonSubtarget::usePredicatedCalls()</a>.</p>

</div>
</div>
<a id="a6c89ab9b69b3bcaa536702845fd9542d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c89ab9b69b3bcaa536702845fd9542d">&#9670;&nbsp;</a></span>isAssignedRegDep()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SDep::isAssignedRegDep </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tests if this is a Data dependence that is associated with a register. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00211">211</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00053">Data</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00486">getKind()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02837">canClobberReachingPhysRegUse()</a>, <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00446">CheckForLiveRegDef()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00489">FindCallSeqStart()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01334">getNodeRegMask()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00576">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00704">llvm::ScheduleDAGTopologicalSort::WillCreateCycle()</a>.</p>

</div>
</div>
<a id="af5c4f1ea353d427a527f548d6bae4593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5c4f1ea353d427a527f548d6bae4593">&#9670;&nbsp;</a></span>isBarrier()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SDep::isBarrier </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tests if this is an Order dependence that is marked as a barrier. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00174">174</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00069">Barrier</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00486">getKind()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00056">Order</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00179">isNormalMemoryOrBarrier()</a>.</p>

</div>
</div>
<a id="ac2a5a158ff2d2bbbadae7accc72e7c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2a5a158ff2d2bbbadae7accc72e7c51">&#9670;&nbsp;</a></span>isCluster()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SDep::isCluster </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tests if this is an Order dependence that is marked as "cluster", meaning it is artificial and wants to be adjacent. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00206">206</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00074">Cluster</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00486">getKind()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00056">Order</a>.</p>

<p class="reference">Referenced by <a class="el" href="MacroFusion_8cpp_source.html#l00054">fuseInstructionPair()</a>, <a class="el" href="MacroFusion_8cpp_source.html#l00039">getPredClusterSU()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00657">llvm::ScheduleDAGMI::releasePred()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00620">llvm::ScheduleDAGMI::releaseSucc()</a>.</p>

</div>
</div>
<a id="a8b4768ef4b1a0a2e8d50714b07465075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b4768ef4b1a0a2e8d50714b07465075">&#9670;&nbsp;</a></span>isCtrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SDep::isCtrl </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shorthand for <a class="el" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199" title="Returns an enum value representing the kind of the dependence. ">getKind()</a> != <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26" title="Regular data dependence (aka true-dependence). ">SDep::Data</a>. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00161">161</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00053">Data</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00486">getKind()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02345">calcMaxScratches()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01942">CalcNodeSethiUllmanNumber()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02327">closestSucc()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00662">hasDataDependencyPred()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02356">hasOnlyLiveInOpers()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02378">hasOnlyLiveOutUses()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02442">hasVRegCycleUse()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02406">initVRegCycle()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00142">numberCtrlDepsInSU()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00151">numberCtrlPredInSU()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02425">resetVRegCycle()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, and <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00460">llvm::ResourcePriorityQueue::scheduledNode()</a>.</p>

</div>
</div>
<a id="aff3277eb7a4827c6a650eb49ea97796c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff3277eb7a4827c6a650eb49ea97796c">&#9670;&nbsp;</a></span>isMustAlias()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SDep::isMustAlias </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tests if this is an Order dependence that is marked as "must alias", meaning that the SUnits at either end of the edge have a memory dependence on a known memory location. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00186">186</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00486">getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00071">MustAliasMem</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00056">Order</a>.</p>

</div>
</div>
<a id="a74e4e5c8f7ea14d79ea03006d33dc393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e4e5c8f7ea14d79ea03006d33dc393">&#9670;&nbsp;</a></span>isNormalMemory()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SDep::isNormalMemory </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tests if this is an Order dependence between two memory accesses where both sides of the dependence access memory in non-volatile and fully modeled ways. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00168">168</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00486">getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00070">MayAliasMem</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00071">MustAliasMem</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00056">Order</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00179">isNormalMemoryOrBarrier()</a>.</p>

</div>
</div>
<a id="af9ba62471316bc18e72fcab395fc7d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ba62471316bc18e72fcab395fc7d71">&#9670;&nbsp;</a></span>isNormalMemoryOrBarrier()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SDep::isNormalMemoryOrBarrier </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tests if this is could be any kind of memory dependence. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00179">179</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00174">isBarrier()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00168">isNormalMemory()</a>.</p>

</div>
</div>
<a id="a21e3367f21a2b07ce6e344fc6a2ed078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21e3367f21a2b07ce6e344fc6a2ed078">&#9670;&nbsp;</a></span>isWeak()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SDep::isWeak </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tests if this a weak dependence. </p>
<p>Weak dependencies are considered DAG edges for height computation and other heuristics, but do not force ordering. Breaking a weak edge may require the scheduler to compensate, for example by inserting a copy. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00194">194</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00486">getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00056">Order</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00073">Weak</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00107">llvm::SUnit::addPred()</a>, <a class="el" href="MacroFusion_8cpp_source.html#l00054">fuseInstructionPair()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00662">hasDataDependencyPred()</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00203">INITIALIZE_PASS()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00657">llvm::ScheduleDAGMI::releasePred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00620">llvm::ScheduleDAGMI::releaseSucc()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00175">llvm::SUnit::removePred()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00398">llvm::SIScheduleBlock::schedule()</a>, and <a class="el" href="SIMachineScheduler_8cpp_source.html#l01795">llvm::SIScheduleDAGMI::SIScheduleDAGMI()</a>.</p>

</div>
</div>
<a id="aa4c65136860d5e2699a42e5da78cf16f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4c65136860d5e2699a42e5da78cf16f">&#9670;&nbsp;</a></span>operator!=()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SDep::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00135">135</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00131">operator==()</a>.</p>

</div>
</div>
<a id="a7720d990f2e6a3baa82f1b33dfa6ea3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7720d990f2e6a3baa82f1b33dfa6ea3f">&#9670;&nbsp;</a></span>operator==()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SDep::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00131">131</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00465">overlaps()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00135">operator!=()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00628">llvm::SUnitIterator::operator!=()</a>.</p>

</div>
</div>
<a id="a041210155b5dca8af4a22885222229ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a041210155b5dca8af4a22885222229ae">&#9670;&nbsp;</a></span>overlaps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SDep::overlaps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the specified <a class="el" href="classllvm_1_1SDep.html" title="Scheduling dependency. ">SDep</a> is equivalent except for latency. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00465">465</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00054">Anti</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00053">Data</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00056">Order</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00090">OrdKind</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00055">Output</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00087">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00131">operator==()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00123">SDep()</a>.</p>

</div>
</div>
<a id="a148b76c8f993d4a3d95ac19c60e2ebe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a148b76c8f993d4a3d95ac19c60e2ebe0">&#9670;&nbsp;</a></span>setLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SDep::setLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Lat</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets the latency for this edge. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00147">147</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00486">getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">getSUnit()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00483">setSUnit()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00544">llvm::ScheduleDAGInstrs::addChainDependency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00229">llvm::ScheduleDAGInstrs::addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00289">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00107">llvm::SUnit::addPred()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00384">llvm::SUnit::addPredBarrier()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00393">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00319">llvm::HexagonSubtarget::adjustSchedDependency()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00719">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00141">llvm::HexagonSubtarget::HVXMemLatencyMutation::apply()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00262">llvm::HexagonSubtarget::BankConflictMutation::apply()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00642">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>, <a class="el" href="MacroFusion_8cpp_source.html#l00054">fuseInstructionPair()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l00638">getUnderlyingObjects()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01113">swapAntiDependences()</a>, and <a class="el" href="HexagonSubtarget_8cpp_source.html#l00397">llvm::HexagonSubtarget::usePredicatedCalls()</a>.</p>

</div>
</div>
<a id="ad2e01668fae870af7bc0679edd4335c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e01668fae870af7bc0679edd4335c5">&#9670;&nbsp;</a></span>setReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SDep::setReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Assigns the associated register for this edge. </p>
<p>This is only valid on Data, Anti, and Output edges. On Anti and Output edges, this value must not be zero. On Data edges, the value may be zero, which would mean that no specific register is associated with this edge. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00228">228</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00054">Anti</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00053">Data</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00075">dump()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00486">getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00055">Output</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00087">Reg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

</div>
</div>
<a id="aaa4f7e2f3f5a23ecf19b98acd3c05593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa4f7e2f3f5a23ecf19b98acd3c05593">&#9670;&nbsp;</a></span>setSUnit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SDep::setSUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00483">483</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00107">llvm::SUnit::addPred()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00175">llvm::SUnit::removePred()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00147">setLatency()</a>, and <a class="el" href="HexagonSubtarget_8cpp_source.html#l00397">llvm::HexagonSubtarget::usePredicatedCalls()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a5ad1b55cd1da72f5229dd7a0378ca99e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ad1b55cd1da72f5229dd7a0378ca99e">&#9670;&nbsp;</a></span>OrdKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SDep::OrdKind</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Additional information about Order dependencies. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00090">90</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00465">overlaps()</a>.</p>

</div>
</div>
<a id="ab0a6528b6785d72ed8ec4a8f486ee78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0a6528b6785d72ed8ec4a8f486ee78d">&#9670;&nbsp;</a></span>Reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SDep::Reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For Data, Anti, and Output dependencies, the associated register. </p>
<p>For Data dependencies that don't currently have a register/ assigned, this is set to zero. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00087">87</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00465">overlaps()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00104">SDep()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00228">setReg()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a></li>
<li>lib/CodeGen/<a class="el" href="ScheduleDAG_8cpp_source.html">ScheduleDAG.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:23:05 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
