Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 14 19:09:06 2020
| Host         : DESKTOP-VKQ7EPH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WRAPPER_timing_summary_routed.rpt -pb WRAPPER_timing_summary_routed.pb -rpx WRAPPER_timing_summary_routed.rpx -warn_on_violation
| Design       : WRAPPER
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (360)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (244)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (360)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: _rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr00/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr01/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr02/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr03/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr04/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr05/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr06/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr07/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr10/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr11/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr12/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr13/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr14/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr15/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr16/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr17/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr20/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr21/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr22/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr23/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr24/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr25/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr26/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr27/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr30/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr31/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr32/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr33/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr34/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr35/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr36/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr37/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr40/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr41/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr42/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr43/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr44/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr45/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr46/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr47/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr50/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr51/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr52/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr53/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr54/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr55/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr56/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr57/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr60/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr61/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr62/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr63/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr64/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr65/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr66/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr67/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr70/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr71/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr72/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr73/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr74/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr75/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr76/dff_stat/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cells/Tr77/dff_stat/Q_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_reg[0]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_reg[0]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_reg[0]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_reg[1]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_reg[1]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_reg[1]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_reg[2]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_reg[2]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_reg[2]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[3]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[3]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[3]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: to_1/dff_xor/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: to_128/dff_xor/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: to_16/dff_xor/Q_reg[0]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: to_2/dff_xor/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: to_256/dff_xor/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: to_32/dff_xor/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: to_4/dff_xor/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: to_64/dff_xor/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: to_8/dff_xor/Q_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (244)
--------------------------------------------------
 There are 244 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

     WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
     -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
 1953123.875         0.000                      0                    1         0.263         0.000                      0                    1    976561.312         0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                 Period(ns)      Frequency(MHz)
-----        ------------                 ----------      --------------
sys_clk_pin  {0.000 976561.976}           1953125.000     0.001           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin    1953123.875         0.000                      0                    1         0.263         0.000                      0                    1    976561.312         0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack  1953123.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack   976561.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1953123.875ns  (required time - arrival time)
  Source:                 to_256/dff_xor/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            to_256/dff_xor/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.742     5.410    to_256/dff_xor/clk_IBUF_BUFG
    SLICE_X37Y29         FDCE                                         r  to_256/dff_xor/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.456     5.866 f  to_256/dff_xor/Q_reg[0]/Q
                         net (fo=2, routed)           0.505     6.372    to_256/dff_xor/clk_256
    SLICE_X37Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.496 r  to_256/dff_xor/Q[0]_i_1__27/O
                         net (fo=1, routed)           0.000     6.496    to_256/dff_xor/in_dff
    SLICE_X37Y29         FDCE                                         r  to_256/dff_xor/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567 1953130.000    to_256/dff_xor/clk_IBUF_BUFG
    SLICE_X37Y29         FDCE                                         r  to_256/dff_xor/Q_reg[0]/C
                         clock pessimism              0.451 1953130.500    
                         clock uncertainty           -0.035 1953130.500    
    SLICE_X37Y29         FDCE (Setup_fdce_C_D)        0.029 1953130.500    to_256/dff_xor/Q_reg[0]
  -------------------------------------------------------------------
                         required time                      1953130.375    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                              1953123.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 to_256/dff_xor/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            to_256/dff_xor/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.583     1.495    to_256/dff_xor/clk_IBUF_BUFG
    SLICE_X37Y29         FDCE                                         r  to_256/dff_xor/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  to_256/dff_xor/Q_reg[0]/Q
                         net (fo=2, routed)           0.168     1.804    to_256/dff_xor/clk_256
    SLICE_X37Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.849 r  to_256/dff_xor/Q[0]_i_1__27/O
                         net (fo=1, routed)           0.000     1.849    to_256/dff_xor/in_dff
    SLICE_X37Y29         FDCE                                         r  to_256/dff_xor/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.850     2.009    to_256/dff_xor/clk_IBUF_BUFG
    SLICE_X37Y29         FDCE                                         r  to_256/dff_xor/Q_reg[0]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.091     1.586    to_256/dff_xor/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 976562.000 }
Period(ns):         1953125.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)    Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1953125.000  1953122.788  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X37Y29    to_256/dff_xor/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         976562.966   976562.442   SLICE_X37Y29    to_256/dff_xor/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         976562.966   976562.442   SLICE_X37Y29    to_256/dff_xor/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         976561.860   976561.336   SLICE_X37Y29    to_256/dff_xor/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         976561.976   976561.452   SLICE_X37Y29    to_256/dff_xor/Q_reg[0]/C



