10:55:05 INFO  : Registering command handlers for SDK TCF services
10:55:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Kristoffer\Documents\Embedded_Real_Time_Exercises\Assignment2\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
10:55:07 INFO  : XSCT server has started successfully.
10:55:07 INFO  : Successfully done setting XSCT server connection channel  
10:55:10 INFO  : Successfully done setting SDK workspace  
10:55:10 INFO  : Processing command line option -hwspec C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/lab4/lab4.sdk/system_wrapper.hdf.
11:06:34 INFO  : No changes in MSS file content so not generating sources.
11:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655428A" && level==0} -index 1' command is executed.
11:17:35 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:17:54 INFO  : Processor reset is completed for ps7_cortexa9_0
11:23:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655428A" && level==0} -index 1' command is executed.
11:23:22 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:23:28 INFO  : Processor reset is completed for ps7_cortexa9_0
11:24:31 INFO  : Inferring section assignments and sizes from elf file: C:\Users\Kristoffer\Documents\Embedded_Real_Time_Exercises\Assignment2\lab4\lab4.sdk\lab4\Debug\lab4.elf
11:25:29 INFO  : Successfully generated C:\Users\Kristoffer\Documents\Embedded_Real_Time_Exercises\Assignment2\lab4\lab4.sdk\lab4\src\lscript.ld.
11:25:29 INFO  : Applying linker script to all configurations of project lab4.
11:25:29 INFO  : Setting rebuild state to true for all configurations of project lab4.
11:26:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655428A" && level==0} -index 1' command is executed.
11:26:29 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:26:37 INFO  : Processor reset is completed for ps7_cortexa9_0
11:27:22 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:32:03 INFO  : Registering command handlers for SDK TCF services
11:32:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Kristoffer\Documents\Embedded_Real_Time_Exercises\Assignment2\Deliverables\lab3\lab3.sdk\temp_xsdb_launch_script.tcl
11:32:05 INFO  : XSCT server has started successfully.
11:32:08 INFO  : Successfully done setting XSCT server connection channel  
11:32:08 INFO  : Processing command line option -hwspec C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper.hdf.
11:32:08 INFO  : Successfully done setting SDK workspace  
11:32:46 INFO  : Inferring section assignments and sizes from elf file: C:\Users\Kristoffer\Documents\Embedded_Real_Time_Exercises\Assignment2\Deliverables\lab3\lab3.sdk\lab4\Debug\lab4.elf
11:32:59 INFO  : Successfully generated C:\Users\Kristoffer\Documents\Embedded_Real_Time_Exercises\Assignment2\Deliverables\lab3\lab3.sdk\lab4\src\lscript.ld.
11:32:59 INFO  : Applying linker script to all configurations of project lab4.
11:32:59 INFO  : Setting rebuild state to true for all configurations of project lab4.
11:33:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:11 ERROR : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655428A" && level==0} -index 1' is cancelled.
11:33:11 INFO  : Issued abort command to xsdb.
11:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655428A" && level==0} -index 1' command is executed.
11:33:21 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:33:50 INFO  : System reset is completed.
11:33:52 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:33:53 INFO  : ps7_init is completed.
11:33:53 INFO  : ps7_post_config is completed.
11:38:44 INFO  : System reset is completed.
11:38:46 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:38:47 INFO  : ps7_init is completed.
11:38:47 INFO  : ps7_post_config is completed.
11:39:43 INFO  : System reset is completed.
11:39:45 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:39:46 INFO  : ps7_init is completed.
11:39:46 INFO  : ps7_post_config is completed.
11:40:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:40:51 INFO  : System reset is completed.
11:40:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:40:54 INFO  : ps7_init is completed.
11:40:54 INFO  : ps7_post_config is completed.
11:41:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:41:26 INFO  : System reset is completed.
11:41:27 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:41:28 INFO  : ps7_init is completed.
11:41:28 INFO  : ps7_post_config is completed.
11:42:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:42:46 INFO  : System reset is completed.
11:42:48 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:42:49 INFO  : ps7_init is completed.
11:42:49 INFO  : ps7_post_config is completed.
11:44:28 INFO  : System reset is completed.
11:44:29 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:44:30 INFO  : ps7_init is completed.
11:44:30 INFO  : ps7_post_config is completed.
11:45:16 INFO  : System reset is completed.
11:45:17 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:45:18 INFO  : ps7_init is completed.
11:45:19 INFO  : ps7_post_config is completed.
11:45:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:45:46 INFO  : System reset is completed.
11:45:47 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:45:48 INFO  : ps7_init is completed.
11:45:48 INFO  : ps7_post_config is completed.
11:46:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:46:09 INFO  : System reset is completed.
11:46:10 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:46:11 INFO  : ps7_init is completed.
11:46:11 INFO  : ps7_post_config is completed.
11:46:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:46:47 INFO  : System reset is completed.
11:46:48 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:46:49 INFO  : ps7_init is completed.
11:46:49 INFO  : ps7_post_config is completed.
11:47:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:47:06 INFO  : System reset is completed.
11:47:08 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:47:09 INFO  : ps7_init is completed.
11:47:09 INFO  : ps7_post_config is completed.
11:49:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:49:22 INFO  : System reset is completed.
11:49:24 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:49:25 INFO  : ps7_init is completed.
11:49:25 INFO  : ps7_post_config is completed.
11:52:14 INFO  : System reset is completed.
11:52:15 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:52:16 INFO  : ps7_init is completed.
11:52:16 INFO  : ps7_post_config is completed.
12:01:12 INFO  : Example project lab4_bsp_xscutimer_intr_example_1 has been created successfully.
12:04:43 INFO  : System reset is completed.
12:04:45 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:04:46 INFO  : ps7_init is completed.
12:04:46 INFO  : ps7_post_config is completed.
12:05:16 INFO  : System reset is completed.
12:05:18 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:05:19 INFO  : ps7_init is completed.
12:05:19 INFO  : ps7_post_config is completed.
12:07:16 INFO  : System reset is completed.
12:07:18 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:07:19 INFO  : ps7_init is completed.
12:07:19 INFO  : ps7_post_config is completed.
12:07:55 INFO  : System reset is completed.
12:07:56 INFO  : FPGA configured successfully with bitstream "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Assignment2/Deliverables/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:07:57 INFO  : ps7_init is completed.
12:07:57 INFO  : ps7_post_config is completed.
12:11:30 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
