{
  "module_name": "uncore-io.json",
  "hash_id": "e75b7cdc134397f4bba44621e159dd14ceb696a455e8764319c9d30f0d12d3ed",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/sapphirerapids/uncore-io.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART0_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART1_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x21\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART2_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x22\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART3_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x23\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART4_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x24\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART5_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x25\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART6_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x26\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART7_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x27\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_OUT.PART0_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x30\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_OUT.PART1_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x31\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_OUT.PART2_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x32\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_OUT.PART3_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x33\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_OUT.PART4_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x34\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_OUT.PART5_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x35\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_OUT.PART6_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x36\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_OUT.PART7_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x37\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"IIO Clockticks\",\n        \"EventCode\": \"0x01\",\n        \"EventName\": \"UNC_IIO_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"Number of IIO clock cycles while the event is enabled\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for IIO clocktick\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_CLOCKTICKS_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 0-7\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.ALL_PARTS\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xff\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 0-7\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 0\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 0 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x7001004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 1\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 1 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7002004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 2\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x7004004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 3\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x7008004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 4\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 0 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x7010004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 5\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 1 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x7020004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 6\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x7040004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 7\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x7080004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.ALL_PARTS\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.ALL_PARTS\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0xff\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy : Part 0\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x7000001\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy : Part 1\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7000002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy : Part 2\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7000004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy : Part 3\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x7000008\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy : Part 4\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x7000010\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy : Part 5\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7000020\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy : Part 6\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7000040\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy : Part 7\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x7000080\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for 4 bytes made by the CPU to IIO Part0-7\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.ALL_PARTS\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00ff\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for 4 bytes made by the CPU to IIO Part0\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x7001004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for 4 bytes made by the CPU to IIO Part1\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7002004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for 4 bytes made by the CPU to IIO Part2\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7004004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for 4 bytes made by the CPU to IIO Part3\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x7008004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Cards MMIO space\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x7010004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Cards MMIO space\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7020004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Cards MMIO space\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7040004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Cards MMIO space\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x7080004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of 4 bytes made to IIO Part0-7 by the CPU\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.ALL_PARTS\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00ff\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Cards MMIO space\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0100\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Cards MMIO space\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0200\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of 4 bytes made to IIO Part0 by the CPU\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of 4 bytes made to IIO Part1 by the CPU\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of 4 bytes made to IIO Part2 by the CPU\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of 4 bytes made to IIO Part3 by the CPU\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Cards MMIO space\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Cards MMIO space\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Cards MMIO space\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Cards MMIO space\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for 4 bytes made by a different IIO unit to IIO Part0\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x7001008\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for 4 bytes made by a different IIO unit to IIO Part0\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7002008\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for 4 bytes made by a different IIO unit to IIO Part0\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7004008\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for 4 bytes made by a different IIO unit to IIO Part0\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x7008008\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x7010008\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7020008\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7040008\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x7080008\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made to IIO Part0 by a different IIO unit\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x7001002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made to IIO Part0 by a different IIO unit\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7002002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made to IIO Part0 by a different IIO unit\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7004002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made to IIO Part0 by a different IIO unit\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x7008002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x7010002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7020002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7040002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x7080002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.ALL_PARTS\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xff\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for 4 bytes made by IIO Part0-7 to Memory\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.ALL_PARTS\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00ff\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for 4 bytes made by IIO Part0 to Memory\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for 4 bytes made by IIO Part1 to Memory\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for 4 bytes made by IIO Part2 to Memory\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for 4 bytes made by IIO Part3 to Memory\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of 4 bytes made by IIO Part0-7 to Memory\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.ALL_PARTS\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00ff\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of 4 bytes made by IIO Part0 to Memory\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of 4 bytes made by IIO Part1 to Memory\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of 4 bytes made by IIO Part2 to Memory\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of 4 bytes made by IIO Part3 to Memory\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made by IIO Part0 to an IIO target\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made by IIO Part0 to an IIO target\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made by IIO Part0 to an IIO target\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made by IIO Part0 to an IIO target\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests : Passing data to be written\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_REQ.DATA\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Incoming arbitration requests : Passing data to be written : How often different queues (e.g. channel / fc) ask to send request into pipeline : Only for posted requests\",\n        \"UMask\": \"0x70ff020\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests : Issuing final read or write of line\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_REQ.FINAL_RD_WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Incoming arbitration requests : Issuing final read or write of line : How often different queues (e.g. channel / fc) ask to send request into pipeline\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests : Processing response from IOMMU\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_REQ.IOMMU_HIT\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Incoming arbitration requests : Processing response from IOMMU : How often different queues (e.g. channel / fc) ask to send request into pipeline\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests : Issuing to IOMMU\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_REQ.IOMMU_REQ\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Incoming arbitration requests : Issuing to IOMMU : How often different queues (e.g. channel / fc) ask to send request into pipeline\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests : Request Ownership\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_REQ.REQ_OWN\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Incoming arbitration requests : Request Ownership : How often different queues (e.g. channel / fc) ask to send request into pipeline : Only for posted requests\",\n        \"UMask\": \"0x70ff004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests : Writing line\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_REQ.WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Incoming arbitration requests : Writing line : How often different queues (e.g. channel / fc) ask to send request into pipeline : Only for posted requests\",\n        \"UMask\": \"0x70ff010\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests granted : Passing data to be written\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_WON.DATA\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Incoming arbitration requests granted : Passing data to be written : How often different queues (e.g. channel / fc) are allowed to send request into pipeline : Only for posted requests\",\n        \"UMask\": \"0x70ff020\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests granted : Issuing final read or write of line\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_WON.FINAL_RD_WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Incoming arbitration requests granted : Issuing final read or write of line : How often different queues (e.g. channel / fc) are allowed to send request into pipeline\",\n        \"UMask\": \"0x70ff008\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests granted : Processing response from IOMMU\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_WON.IOMMU_HIT\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Incoming arbitration requests granted : Processing response from IOMMU : How often different queues (e.g. channel / fc) are allowed to send request into pipeline\",\n        \"UMask\": \"0x70ff002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests granted : Issuing to IOMMU\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_WON.IOMMU_REQ\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Incoming arbitration requests granted : Issuing to IOMMU : How often different queues (e.g. channel / fc) are allowed to send request into pipeline\",\n        \"UMask\": \"0x70ff001\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests granted : Request Ownership\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_WON.REQ_OWN\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Incoming arbitration requests granted : Request Ownership : How often different queues (e.g. channel / fc) are allowed to send request into pipeline : Only for posted requests\",\n        \"UMask\": \"0x70ff004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests granted : Writing line\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_WON.WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Incoming arbitration requests granted : Writing line : How often different queues (e.g. channel / fc) are allowed to send request into pipeline : Only for posted requests\",\n        \"UMask\": \"0x70ff010\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Context cache hits\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_IIO_IOMMU0.CTXT_CACHE_HITS\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \": Context cache hits : Counts each time a first look up of the transaction hits the RCC.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Context cache lookups\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_IIO_IOMMU0.CTXT_CACHE_LOOKUPS\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \": Context cache lookups : Counts each time a transaction looks up root context cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": IOTLB lookups first\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_IIO_IOMMU0.FIRST_LOOKUPS\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \": IOTLB lookups first : Some transactions have to look up IOTLB multiple times.  Counts the first time a request looks up IOTLB.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"IOTLB Fills (same as IOTLB miss)\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_IIO_IOMMU0.MISSES\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"IOTLB Fills (same as IOTLB miss) : When a transaction misses IOTLB, it does a page walk to look up memory and bring in the relevant page translation. Counts when this page translation is written to IOTLB.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": IOMMU memory access\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.NUM_MEM_ACCESSES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": IOMMU memory access : IOMMU sends out memory fetches when it misses the cache look up which is indicated by this signal.  M2IOSF only uses low priority channel\",\n        \"UMask\": \"0xc0\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PWC Hit to a 2M page\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.PWC_1G_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PWC Hit to a 2M page : Counts each time a transaction's first look up hits the SLPWC at the 2M level\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PWT Hit to a 256T page\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.PWC_256T_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PWT Hit to a 256T page : Counts each time a transaction's first look up hits the SLPWC at the 512G level\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PWC Hit to a 4K page\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.PWC_2M_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PWC Hit to a 4K page : Counts each time a transaction's first look up hits the SLPWC at the 4K level\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PWC Hit to a 1G page\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.PWC_512G_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PWC Hit to a 1G page : Counts each time a transaction's first look up hits the SLPWC at the 1G level\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PageWalk cache fill\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.PWC_CACHE_FILLS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PageWalk cache fill : When a transaction misses SLPWC, it does a page walk to look up memory and bring in the relevant page translation. When this page translation is written to SLPWC, ObsPwcFillValid_nnnH is asserted.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PageWalk cache lookup\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.PWT_CACHE_LOOKUPS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PageWalk cache lookup : Counts each time a transaction looks up second level page walk cache.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PWC Hit to a 2M page\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.SLPWC_1G_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PWC Hit to a 2M page : Counts each time a transaction's first look up hits the SLPWC at the 2M level\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PWC Hit to a 2M page\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.SLPWC_256T_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PWC Hit to a 2M page : Counts each time a transaction's first look up hits the SLPWC at the 2M level\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PWC Hit to a 1G page\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.SLPWC_512G_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PWC Hit to a 1G page : Counts each time a transaction's first look up hits the SLPWC at the 1G level\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Global IOTLB invalidation cycles\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_IIO_IOMMU3.PWT_OCCUPANCY_MSB\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \": Global IOTLB invalidation cycles : Indicates that IOMMU is doing global invalidation.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus : Non-PCIE bus\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.BUS0\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"AND Mask/match for debug bus : Non-PCIE bus : Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus : Non-PCIE bus and PCIE bus\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.BUS0_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"AND Mask/match for debug bus : Non-PCIE bus and PCIE bus : Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus : Non-PCIE bus and !(PCIE bus)\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.BUS0_NOT_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"AND Mask/match for debug bus : Non-PCIE bus and !(PCIE bus) : Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus : PCIE bus\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.BUS1\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"AND Mask/match for debug bus : PCIE bus : Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus : !(Non-PCIE bus) and PCIE bus\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.NOT_BUS0_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"AND Mask/match for debug bus : !(Non-PCIE bus) and PCIE bus : Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus : !(Non-PCIE bus) and !(PCIE bus)\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.NOT_BUS0_NOT_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"AND Mask/match for debug bus : !(Non-PCIE bus) and !(PCIE bus) : Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus : Non-PCIE bus\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.BUS0\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"OR Mask/match for debug bus : Non-PCIE bus : Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus : Non-PCIE bus and PCIE bus\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.BUS0_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"OR Mask/match for debug bus : Non-PCIE bus and PCIE bus : Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus : Non-PCIE bus and !(PCIE bus)\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.BUS0_NOT_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"OR Mask/match for debug bus : Non-PCIE bus and !(PCIE bus) : Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus : PCIE bus\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.BUS1\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"OR Mask/match for debug bus : PCIE bus : Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus : !(Non-PCIE bus) and PCIE bus\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.NOT_BUS0_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"OR Mask/match for debug bus : !(Non-PCIE bus) and PCIE bus : Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus : !(Non-PCIE bus) and !(PCIE bus)\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.NOT_BUS0_NOT_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"OR Mask/match for debug bus : !(Non-PCIE bus) and !(PCIE bus) : Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number requests PCIe makes of the main die : All\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU.COMMIT.ALL\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0FFF\",\n        \"PublicDescription\": \"Number requests PCIe makes of the main die : All : Counts full PCIe requests before they're broken into a series of cache-line size requests as measured by DATA_REQ_OF_CPU and TXN_REQ_OF_CPU.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : Abort\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.ABORT\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : Confined P2P\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.CONFINED_P2P\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : Local P2P\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.LOC_P2P\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : Multi-cast\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MCAST\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : Memory\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MEM\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : MsgB\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MSGB\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : Remote P2P\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.REM_P2P\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : Ubox\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.UBOX\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"ITC address map 1\",\n        \"EventCode\": \"0x8f\",\n        \"EventName\": \"UNC_IIO_NUM_TGT_MATCHED_REQ_OF_CPU\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"UNC_IIO_NUM_TGT_MATCHED_REQ_OF_CPU\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Outbound cacheline requests issued : 64B requests issued to device\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"UNC_IIO_OUTBOUND_CL_REQS_ISSUED.TO_IO\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Outbound cacheline requests issued : 64B requests issued to device : Each outbound cacheline granular request may need to make multiple passes through the pipeline.  Each time a cacheline completes all its passes it advances line\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Outbound TLP (transaction layer packet) requests issued : To device\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"UNC_IIO_OUTBOUND_TLP_REQS_ISSUED.TO_IO\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Outbound TLP (transaction layer packet) requests issued : To device : Each time an outbound completes all its passes it advances the pointer\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PWT occupancy.  Does not include 9th bit of occupancy (will undercount if PWT is greater than 255 per cycle).\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_IIO_PWT_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0000\",\n        \"PublicDescription\": \"PWT occupancy : Indicates how many page walks are outstanding at any point in time.\",\n        \"UMask\": \"0xff\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Request Ownership : PCIe Request complete\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CL_CMPL.DATA\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Request Ownership : PCIe Request complete : Only for posted requests : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a single PCIe request completes all its cacheline granular requests, it advances pointer.\",\n        \"UMask\": \"0x70ff020\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Request Ownership : Writing line\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CL_CMPL.FINAL_RD_WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Request Ownership : Writing line : Only for posted requests : Only for posted requests\",\n        \"UMask\": \"0x70ff008\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Request Ownership : Issuing final read or write of line\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CL_CMPL.REQ_OWN\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Request Ownership : Issuing final read or write of line : Only for posted requests\",\n        \"UMask\": \"0x70ff004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Request Ownership : Passing data to be written\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CL_CMPL.WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Request Ownership : Passing data to be written : Only for posted requests : Only for posted requests\",\n        \"UMask\": \"0x70ff010\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Processing response from IOMMU : Passing data to be written\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CMPL.FINAL_RD_WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Processing response from IOMMU : Passing data to be written : Only for posted requests\",\n        \"UMask\": \"0x70ff008\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Processing response from IOMMU : Issuing final read or write of line\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CMPL.IOMMU_HIT\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"UMask\": \"0x70ff002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Processing response from IOMMU : Request Ownership\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CMPL.IOMMU_REQ\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Processing response from IOMMU : Request Ownership : Only for posted requests\",\n        \"UMask\": \"0x70ff001\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Processing response from IOMMU : Writing line\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CMPL.REQ_OWN\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"Processing response from IOMMU : Writing line : Only for posted requests\",\n        \"UMask\": \"0x70ff004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request - pass complete : Passing data to be written\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_PASS_CMPL.DATA\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"PCIe Request - pass complete : Passing data to be written : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a cacheline completes a single pass (e.g. posts a write to single multi-cast target) it advances state : Only for posted requests\",\n        \"UMask\": \"0x70ff020\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request - pass complete : Issuing final read or write of line\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_PASS_CMPL.FINAL_RD_WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"PCIe Request - pass complete : Issuing final read or write of line : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a cacheline completes a single pass (e.g. posts a write to single multi-cast target) it advances state\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request - pass complete : Request Ownership\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_PASS_CMPL.REQ_OWN\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"PCIe Request - pass complete : Request Ownership : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a cacheline completes a single pass (e.g. posts a write to single multi-cast target) it advances state : Only for posted requests\",\n        \"UMask\": \"0x70ff004\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request - pass complete : Writing line\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_PASS_CMPL.WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00FF\",\n        \"PublicDescription\": \"PCIe Request - pass complete : Writing line : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a cacheline completes a single pass (e.g. posts a write to single multi-cast target) it advances state : Only for posted requests\",\n        \"UMask\": \"0x70ff010\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is made by the CPU to IIO Part0\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is made by the CPU to IIO Part1\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is made by the CPU to IIO Part2\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is made by the CPU to IIO Part3\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Cards MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Cards MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Cards MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Cards MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made to IIO Part0 by the CPU\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made to IIO Part1 by the CPU\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made to IIO Part2 by the CPU\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made to IIO Part3 by the CPU\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Cards MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Cards MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Cards MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Cards MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x7001002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x7002002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x7004002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x7008002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x7010002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x7020002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x7040002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x7080002\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is made by IIO Part0 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is  made by IIO Part1 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is made by IIO Part2 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is made by IIO Part3 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made by IIO Part0 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made by IIO Part1 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made by IIO Part2 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made by IIO Part3 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0001\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0002\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0004\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0008\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0010\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0020\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0040\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0080\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"M2P Clockticks\",\n        \"EventCode\": \"0x01\",\n        \"EventName\": \"UNC_M2P_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of M2P clock cycles while the event is enabled\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Clockticks\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_M2P_CMS_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress Blocking due to Ordering requirements : Down\",\n        \"EventCode\": \"0xba\",\n        \"EventName\": \"UNC_M2P_EGRESS_ORDERING.IV_SNOOPGO_DN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress Blocking due to Ordering requirements : Down : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress Blocking due to Ordering requirements : Up\",\n        \"EventCode\": \"0xba\",\n        \"EventName\": \"UNC_M2P_EGRESS_ORDERING.IV_SNOOPGO_UP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress Blocking due to Ordering requirements : Up : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credit Acquired : DRS\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_ACQUIRED.DRS_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credit Acquired : DRS : Counts the number of credits that are acquired in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the DRS message class.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credit Acquired : DRS\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_ACQUIRED.DRS_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credit Acquired : DRS : Counts the number of credits that are acquired in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the DRS message class.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credit Acquired : NCB\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_ACQUIRED.NCB_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credit Acquired : NCB : Counts the number of credits that are acquired in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the NCB message class.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credit Acquired : NCB\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_ACQUIRED.NCB_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credit Acquired : NCB : Counts the number of credits that are acquired in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the NCB message class.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credit Acquired : NCS\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_ACQUIRED.NCS_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credit Acquired : NCS : Counts the number of credits that are acquired in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the NCS message class.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credit Acquired : NCS\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_ACQUIRED.NCS_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credit Acquired : NCS : Counts the number of credits that are acquired in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credit for transfer through CMS Port 0s to the IIO for the NCS message class.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Failed to Acquire a Credit : DRS\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_REJECT.DRS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Failed to Acquire a Credit : DRS : Counts the number of times that a request pending in the BL Ingress attempted to acquire either a NCB or NCS credit to transmit into the IIO, but was rejected because no credits were available.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits to the IIO for the DRS message class.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Failed to Acquire a Credit : NCB\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_REJECT.NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Failed to Acquire a Credit : NCB : Counts the number of times that a request pending in the BL Ingress attempted to acquire either a NCB or NCS credit to transmit into the IIO, but was rejected because no credits were available.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits to the IIO for the NCB message class.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Failed to Acquire a Credit : NCS\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_REJECT.NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Failed to Acquire a Credit : NCS : Counts the number of times that a request pending in the BL Ingress attempted to acquire either a NCB or NCS credit to transmit into the IIO, but was rejected because no credits were available.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits to the IIO for the NCS message class.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credits in Use : DRS to CMS Port 0\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_USED.DRS_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credits in Use : DRS to CMS Port 0 : Counts the number of cycles when one or more credits in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the DRS message class.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credits in Use : DRS to CMS Port 1\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_USED.DRS_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credits in Use : DRS to CMS Port 1 : Counts the number of cycles when one or more credits in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the DRS message class.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credits in Use : NCB to CMS Port 0\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_USED.NCB_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credits in Use : NCB to CMS Port 0 : Counts the number of cycles when one or more credits in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the NCB message class.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credits in Use : NCB to CMS Port 1\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_USED.NCB_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credits in Use : NCB to CMS Port 1 : Counts the number of cycles when one or more credits in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the NCB message class.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credits in Use : NCS to CMS Port 0\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_USED.NCS_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credits in Use : NCS to CMS Port 0 : Counts the number of cycles when one or more credits in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the NCS message class.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credits in Use : NCS to CMS Port 1\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_USED.NCS_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credits in Use : NCS to CMS Port 1 : Counts the number of cycles when one or more credits in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credit for transfer through CMS Port 0s to the IIO for the NCS message class.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF0 - NCB\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF0_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF0 - NCS\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF0_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF1 - NCB\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF1_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF1 - NCS\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF1_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF2 - NCB\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF2_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF2 - NCS\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF2_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF3 - NCB\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF3_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF3 - NCS\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF3_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 1 : M2IOSF4 - NCB\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_1.M2IOSF4_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 1 : M2IOSF4 - NCS\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_1.M2IOSF4_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 1 : M2IOSF5 - NCB\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_1.M2IOSF5_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 1 : M2IOSF5 - NCS\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_1.M2IOSF5_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF0 - NCB\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF0_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF0 - NCS\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF0_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF1 - NCB\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF1_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF1 - NCS\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF1_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF2 - NCB\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF2_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF2 - NCS\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF2_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF3 - NCB\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF3_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF3 - NCS\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF3_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 1 : M2IOSF4 - NCB\",\n        \"EventCode\": \"0x1a\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_1.MS2IOSF4_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 1 : M2IOSF4 - NCS\",\n        \"EventCode\": \"0x1a\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_1.MS2IOSF4_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 1 : M2IOSF5 - NCB\",\n        \"EventCode\": \"0x1a\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_1.MS2IOSF5_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 1 : M2IOSF5 - NCS\",\n        \"EventCode\": \"0x1a\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_1.MS2IOSF5_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Shared Credits Returned : Agent0\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_SHAR_RETURNED.AGENT_0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Shared Credits Returned : Agent1\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_SHAR_RETURNED.AGENT_1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Shared Credits Returned : Agent2\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_SHAR_RETURNED.AGENT_2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Returned to credit ring : Agent0\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED.AGENT_0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Returned to credit ring : Agent1\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED.AGENT_1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Returned to credit ring : Agent2\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED.AGENT_2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Returned to credit ring : Agent3\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED.AGENT_3\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Returned to credit ring : Agent4\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED.AGENT_4\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Returned to credit ring : Agent5\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED.AGENT_5\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF0 - NCB\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF0_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF0 - NCS\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF0_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF1 - NCB\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF1_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF1 - NCS\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF1_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF2 - NCB\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF2_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF2 - NCS\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF2_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF3 - NCB\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF3_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF3 - NCS\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF3_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 1 : M2IOSF4 - NCB\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1.M2IOSF4_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 1 : M2IOSF4 - NCS\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1.M2IOSF4_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 1 : M2IOSF5 - NCB\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1.M2IOSF5_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 1 : M2IOSF5 - NCS\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1.M2IOSF5_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF0 - NCB\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF0_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF0 - NCS\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF0_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF1 - NCB\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF1_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF1 - NCS\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF1_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF2 - NCB\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF2_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF2 - NCS\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF2_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF3 - NCB\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF3_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF3 - NCS\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF3_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 1 : M2IOSF4 - NCB\",\n        \"EventCode\": \"0x4b\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1.M2IOSF4_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 1 : M2IOSF4 - NCS\",\n        \"EventCode\": \"0x4b\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1.M2IOSF4_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 1 : M2IOSF5 - NCB\",\n        \"EventCode\": \"0x4b\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1.M2IOSF5_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 1 : M2IOSF5 - NCS\",\n        \"EventCode\": \"0x4b\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1.M2IOSF5_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"P2P Credit Occupancy : All\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2P_P2P_CRD_OCCUPANCY.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"P2P Credit Occupancy : Local NCB\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2P_P2P_CRD_OCCUPANCY.LOCAL_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"P2P Credit Occupancy : Local NCS\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2P_P2P_CRD_OCCUPANCY.LOCAL_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"P2P Credit Occupancy : Remote NCB\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2P_P2P_CRD_OCCUPANCY.REMOTE_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"P2P Credit Occupancy : Remote NCS\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2P_P2P_CRD_OCCUPANCY.REMOTE_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Dedicated Credits Received : All\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_M2P_P2P_DED_RECEIVED.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Dedicated Credits Received : Local NCB\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_M2P_P2P_DED_RECEIVED.LOCAL_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Dedicated Credits Received : Local NCS\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_M2P_P2P_DED_RECEIVED.LOCAL_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Dedicated Credits Received : Remote NCB\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_M2P_P2P_DED_RECEIVED.REMOTE_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Dedicated Credits Received : Remote NCS\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_M2P_P2P_DED_RECEIVED.REMOTE_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Shared Credits  Received : All\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_M2P_P2P_SHAR_RECEIVED.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Shared Credits  Received : Local NCB\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_M2P_P2P_SHAR_RECEIVED.LOCAL_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Shared Credits  Received : Local NCS\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_M2P_P2P_SHAR_RECEIVED.LOCAL_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Shared Credits  Received : Remote NCB\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_M2P_P2P_SHAR_RECEIVED.REMOTE_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Shared Credits  Received : Remote NCS\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_M2P_P2P_SHAR_RECEIVED.REMOTE_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Dedicated P2P Credit Taken - 0 : UPI0 - DRS\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_0.UPI0_DRS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Dedicated P2P Credit Taken - 0 : UPI0 - NCB\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_0.UPI0_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Dedicated P2P Credit Taken - 0 : UPI0 - NCS\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_0.UPI0_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Dedicated P2P Credit Taken - 0 : UPI1 - DRS\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_0.UPI1_DRS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Dedicated P2P Credit Taken - 0 : UPI1 - NCB\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_0.UPI1_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Dedicated P2P Credit Taken - 0 : UPI1 - NCS\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_0.UPI1_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Dedicated P2P Credit Taken - 1 : UPI2 - DRS\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_1.UPI2_DRS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Dedicated P2P Credit Taken - 1 : UPI2 - NCB\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_1.UPI2_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Dedicated P2P Credit Taken - 1 : UPI2 - NCS\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_1.UPI2_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote P2P Dedicated Credits Returned : UPI0 - NCB\",\n        \"EventCode\": \"0x1b\",\n        \"EventName\": \"UNC_M2P_REMOTE_P2P_DED_RETURNED.UPI0_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote P2P Dedicated Credits Returned : UPI0 - NCS\",\n        \"EventCode\": \"0x1b\",\n        \"EventName\": \"UNC_M2P_REMOTE_P2P_DED_RETURNED.UPI0_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote P2P Dedicated Credits Returned : UPI1 - NCB\",\n        \"EventCode\": \"0x1b\",\n        \"EventName\": \"UNC_M2P_REMOTE_P2P_DED_RETURNED.UPI1_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote P2P Dedicated Credits Returned : UPI1 - NCS\",\n        \"EventCode\": \"0x1b\",\n        \"EventName\": \"UNC_M2P_REMOTE_P2P_DED_RETURNED.UPI1_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote P2P Dedicated Credits Returned : UPI2 - NCB\",\n        \"EventCode\": \"0x1b\",\n        \"EventName\": \"UNC_M2P_REMOTE_P2P_DED_RETURNED.UPI2_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote P2P Dedicated Credits Returned : UPI2 - NCS\",\n        \"EventCode\": \"0x1b\",\n        \"EventName\": \"UNC_M2P_REMOTE_P2P_DED_RETURNED.UPI2_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote P2P Shared Credits Returned : Agent0\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_M2P_REMOTE_P2P_SHAR_RETURNED.AGENT_0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote P2P Shared Credits Returned : Agent1\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_M2P_REMOTE_P2P_SHAR_RETURNED.AGENT_1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote P2P Shared Credits Returned : Agent2\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_M2P_REMOTE_P2P_SHAR_RETURNED.AGENT_2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Returned to credit ring : Agent0\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_RETURNED.AGENT_0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Returned to credit ring : Agent1\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_RETURNED.AGENT_1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Returned to credit ring : Agent2\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_RETURNED.AGENT_2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Taken - 0 : UPI0 - DRS\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0.UPI0_DRS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Taken - 0 : UPI0 - NCB\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0.UPI0_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Taken - 0 : UPI0 - NCS\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0.UPI0_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Taken - 0 : UPI1 - DRS\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0.UPI1_DRS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Taken - 0 : UPI1 - NCB\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0.UPI1_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Taken - 0 : UPI1 - NCS\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0.UPI1_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Taken - 1 : UPI2 - DRS\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_1.UPI2_DRS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Taken - 1 : UPI2 - NCB\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_1.UPI2_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Taken - 1 : UPI2 - NCS\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_1.UPI2_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Remote Shared P2P Credit - 0 : UPI0 - DRS\",\n        \"EventCode\": \"0x4c\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0.UPI0_DRS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Remote Shared P2P Credit - 0 : UPI0 - NCB\",\n        \"EventCode\": \"0x4c\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0.UPI0_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Remote Shared P2P Credit - 0 : UPI0 - NCS\",\n        \"EventCode\": \"0x4c\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0.UPI0_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Remote Shared P2P Credit - 0 : UPI1 - DRS\",\n        \"EventCode\": \"0x4c\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0.UPI1_DRS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Remote Shared P2P Credit - 0 : UPI1 - NCB\",\n        \"EventCode\": \"0x4c\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0.UPI1_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Remote Shared P2P Credit - 0 : UPI1 - NCS\",\n        \"EventCode\": \"0x4c\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0.UPI1_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Remote Shared P2P Credit - 1 : UPI2 - DRS\",\n        \"EventCode\": \"0x4d\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_1.UPI2_DRS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Remote Shared P2P Credit - 1 : UPI2 - NCB\",\n        \"EventCode\": \"0x4d\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_1.UPI2_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Remote Shared P2P Credit - 1 : UPI2 - NCS\",\n        \"EventCode\": \"0x4d\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_1.UPI2_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Cycles Not Empty\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2P_RxC_CYCLES_NE.ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Cycles Not Empty : Counts the number of cycles when the M2PCIe Ingress is not empty.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Cycles Not Empty\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2P_RxC_CYCLES_NE.CHA_IDI\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Cycles Not Empty : Counts the number of cycles when the M2PCIe Ingress is not empty.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Cycles Not Empty\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2P_RxC_CYCLES_NE.CHA_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Cycles Not Empty : Counts the number of cycles when the M2PCIe Ingress is not empty.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Cycles Not Empty\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2P_RxC_CYCLES_NE.CHA_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Cycles Not Empty : Counts the number of cycles when the M2PCIe Ingress is not empty.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Cycles Not Empty\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2P_RxC_CYCLES_NE.IIO_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Cycles Not Empty : Counts the number of cycles when the M2PCIe Ingress is not empty.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Cycles Not Empty\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2P_RxC_CYCLES_NE.IIO_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Cycles Not Empty : Counts the number of cycles when the M2PCIe Ingress is not empty.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Cycles Not Empty\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2P_RxC_CYCLES_NE.UPI_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Cycles Not Empty : Counts the number of cycles when the M2PCIe Ingress is not empty.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Cycles Not Empty\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2P_RxC_CYCLES_NE.UPI_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Cycles Not Empty : Counts the number of cycles when the M2PCIe Ingress is not empty.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2P_RxC_INSERTS.ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Inserts : Counts the number of entries inserted into the M2PCIe Ingress Queue.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2P_RxC_INSERTS.CHA_IDI\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Inserts : Counts the number of entries inserted into the M2PCIe Ingress Queue.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2P_RxC_INSERTS.CHA_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Inserts : Counts the number of entries inserted into the M2PCIe Ingress Queue.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2P_RxC_INSERTS.CHA_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Inserts : Counts the number of entries inserted into the M2PCIe Ingress Queue.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2P_RxC_INSERTS.IIO_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Inserts : Counts the number of entries inserted into the M2PCIe Ingress Queue.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2P_RxC_INSERTS.IIO_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Inserts : Counts the number of entries inserted into the M2PCIe Ingress Queue.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2P_RxC_INSERTS.UPI_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Inserts : Counts the number of entries inserted into the M2PCIe Ingress Queue.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2P_RxC_INSERTS.UPI_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Inserts : Counts the number of entries inserted into the M2PCIe Ingress Queue.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"UNC_M2P_TxC_CREDITS.PMM\",\n        \"EventCode\": \"0x2d\",\n        \"EventName\": \"UNC_M2P_TxC_CREDITS.PMM\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"UNC_M2P_TxC_CREDITS.PRQ\",\n        \"EventCode\": \"0x2d\",\n        \"EventName\": \"UNC_M2P_TxC_CREDITS.PRQ\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Full\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_FULL.PMM_BLOCK_0\",\n        \"FCMask\": \"0x00000000\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00000000\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Full : Counts the number of cycles when the M2PCIe Egress is full.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Full\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_FULL.PMM_BLOCK_1\",\n        \"FCMask\": \"0x00000000\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00000000\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Full : Counts the number of cycles when the M2PCIe Egress is full.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Not Empty\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_NE.PMM_DISTRESS_0\",\n        \"FCMask\": \"0x00000000\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00000000\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Not Empty : Counts the number of cycles when the M2PCIe Egress is not empty.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple egress buffers can be tracked at a given time using multiple counters.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Not Empty\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_NE.PMM_DISTRESS_1\",\n        \"FCMask\": \"0x00000000\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x00000000\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Not Empty : Counts the number of cycles when the M2PCIe Egress is not empty.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple egress buffers can be tracked at a given time using multiple counters.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}