import{_ as s,c as n,o as l,a6 as a,aa as t,ab as e,ac as p}from"./chunks/framework.CRmoCaTl.js";const F=JSON.parse('{"title":"Verilog HDL基础语法（上）","description":"","frontmatter":{"title":"Verilog HDL基础语法（上）","date":"2019-07-18T10:42:34.000Z","toc":true,"tags":["Verilog","HDL","硬件开发","数字电子技术","FPGA"]},"headers":[],"relativePath":"posts/zh/Verilog-HDL基础语法（上）.md","filePath":"posts/zh/Verilog-HDL基础语法（上）.md"}'),r={name:"posts/zh/Verilog-HDL基础语法（上）.md"},o=a("",58),i=[o];function c(d,y,b,g,E,u){return l(),n("div",null,i)}const m=s(r,[["render",c]]);export{F as __pageData,m as default};
