\hypertarget{structDMA__Type}{}\section{D\+M\+A\+\_\+\+Type Struct Reference}
\label{structDMA__Type}\index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structDMA__Type_a664cf4b368fc388926bd0e6d6822248f}{CR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structDMA__Type_abaffcb82be7f60e866d66565340dc515}{ES}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}\hypertarget{structDMA__Type_ad9c584ebbcfee6f8aa229df75b0deddb}{}\label{structDMA__Type_ad9c584ebbcfee6f8aa229df75b0deddb}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structDMA__Type_a238b1b4eca36a89065db2194e939b150}{E\+RQ}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}4\mbox{]}\hypertarget{structDMA__Type_aae05ff6d0c9d0f238cf3a88fcf386b71}{}\label{structDMA__Type_aae05ff6d0c9d0f238cf3a88fcf386b71}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structDMA__Type_ad36396daed0b605efbbca1034b25dca6}{E\+EI}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint8\+\_\+t \hyperlink{structDMA__Type_ab7b2be4f889b706c67eec2aa19d296d0}{C\+E\+EI}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint8\+\_\+t \hyperlink{structDMA__Type_aa3c87cb018aa5aa7f1cd627b3ffad941}{S\+E\+EI}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint8\+\_\+t \hyperlink{structDMA__Type_aaa87671f75510a3ccf7987c5ef683d40}{C\+E\+RQ}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint8\+\_\+t \hyperlink{structDMA__Type_aa748a20e0211655999242fa0697fcfd0}{S\+E\+RQ}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint8\+\_\+t \hyperlink{structDMA__Type_a96b2cab7238911194871a50890b46262}{C\+D\+NE}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint8\+\_\+t \hyperlink{structDMA__Type_a9b7531a61f2523da000ffb17dd9c2739}{S\+S\+RT}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint8\+\_\+t \hyperlink{structDMA__Type_a3058b19c540c537a5f8c45bc5da6a5de}{C\+E\+RR}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint8\+\_\+t \hyperlink{structDMA__Type_a6f4b9e922f08762c8913e026e3b34a03}{C\+I\+NT}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}4\mbox{]}\hypertarget{structDMA__Type_aa7fa0a87f8e4bf5a8d08d074a93400c7}{}\label{structDMA__Type_aa7fa0a87f8e4bf5a8d08d074a93400c7}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structDMA__Type_afad526bde6762b30554725cead19dec2}{I\+NT}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}4\mbox{]}\hypertarget{structDMA__Type_a74839a720adac6579120c75b56b5ead2}{}\label{structDMA__Type_a74839a720adac6579120c75b56b5ead2}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structDMA__Type_afb6f9d066790021df0cf7aa335824381}{E\+RR}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}4\mbox{]}\hypertarget{structDMA__Type_af37606c3bd571077fe8c70561483317a}{}\label{structDMA__Type_af37606c3bd571077fe8c70561483317a}

\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structDMA__Type_a597d98ef47d0b50b604f6afccc3c28dd}{H\+RS}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+5} \mbox{[}200\mbox{]}\hypertarget{structDMA__Type_aa1e5d60f7625a743ef9721c9b3fbcac4}{}\label{structDMA__Type_aa1e5d60f7625a743ef9721c9b3fbcac4}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_ae58a58530d1661b300d5f238ca0a108c}{D\+C\+H\+P\+R\+I3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_a4abf6224f088c016546122a284327aa2}{D\+C\+H\+P\+R\+I2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_abd7754aad314076952f14a01904df95a}{D\+C\+H\+P\+R\+I1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_a851878c52a9039091ea516b47e2fe0f4}{D\+C\+H\+P\+R\+I0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_a6aa09d24a95848d451a7a8415bbede9e}{D\+C\+H\+P\+R\+I7}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_abbc2da10712e9c4ca6a00d8faa6ff6fa}{D\+C\+H\+P\+R\+I6}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_a50f4f0c1434366f9378ab00ce2b4259f}{D\+C\+H\+P\+R\+I5}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_ae89d8ee1fe06168e6a498d52135a0fee}{D\+C\+H\+P\+R\+I4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_acfcf20e260c1f3e62c62894d964f7270}{D\+C\+H\+P\+R\+I11}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_a03cd2081beed22203536248bfb252ee1}{D\+C\+H\+P\+R\+I10}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_ae1275238c5c1cea15e0850d662d1f30f}{D\+C\+H\+P\+R\+I9}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_a66813716e63ebf054f73013d5e8e4365}{D\+C\+H\+P\+R\+I8}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_ab22cb53ea11ed72fb7d13e6360ea7796}{D\+C\+H\+P\+R\+I15}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_a660bf74d1bc09d545df004079454f8d3}{D\+C\+H\+P\+R\+I14}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_ac63d4cefc0d8fbf64086796fd817ff55}{D\+C\+H\+P\+R\+I13}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDMA__Type_a4e5fd529902d6f6fc845c79cc63cfd9b}{D\+C\+H\+P\+R\+I12}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+6} \mbox{[}3824\mbox{]}\hypertarget{structDMA__Type_aef2f1b603e02823bf6960d6aa5d743ba}{}\label{structDMA__Type_aef2f1b603e02823bf6960d6aa5d743ba}

\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structDMA__Type_aa1626bb4b8a54b48a89d0a1b8c022c05}{SADDR}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_a3a4e489d108c859aaec96af80714654e}{SOFF}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_a3580edc8f45436923bf3c815fcb7d45b}{ATTR}\\
\>union \{\\
\>\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structDMA__Type_a9babcf104a9abd52166f6a40054d3b08}{NBYTES\_MLNO}\\
\>\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structDMA__Type_a6b8476054f058853f49a684ece742f88}{NBYTES\_MLOFFNO}\\
\>\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structDMA__Type_a5e0642c17b40d3ff9a5be9d5ba36ed22}{NBYTES\_MLOFFYES}\\
\>\} \hypertarget{structDMA__Type_1_1_0D50_acdbb987f502eade0d84e2f158645d685}{}\label{structDMA__Type_1_1_0D50_acdbb987f502eade0d84e2f158645d685}
\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structDMA__Type_a41bbed6bd0ab1bf8f00509380f2c5fe4}{SLAST}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structDMA__Type_ae9784fb6be739584197fa99d875dcfe8}{DADDR}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_ac468a90e025787b52d04e6bcd4bb3b27}{DOFF}\\
\>union \{\\
\>\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_a96e8d9beb1b516edaf4b2ad84d2bce53}{CITER\_ELINKNO}\\
\>\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_a13bef8e34ec3cc08fe52f0afd35fa9b1}{CITER\_ELINKYES}\\
\>\} \hypertarget{structDMA__Type_1_1_0D50_a65c438a67f2b7665b4f5c4a473e3e508}{}\label{structDMA__Type_1_1_0D50_a65c438a67f2b7665b4f5c4a473e3e508}
\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structDMA__Type_af002f43e1ac832df5420754262d8dd61}{DLAST\_SGA}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_a60b7ef52775eb2e3a56852fdeacc0975}{CSR}\\
\>union \{\\
\>\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_aee2d5fcff4ca988778b0ee149090d722}{BITER\_ELINKNO}\\
\>\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_a464e53c6509e80088037269a63565219}{BITER\_ELINKYES}\\
\>\} \hypertarget{structDMA__Type_1_1_0D50_a8cc8f3c70dd0f11c7de7fe3ac0745e3c}{}\label{structDMA__Type_1_1_0D50_a8cc8f3c70dd0f11c7de7fe3ac0745e3c}
\\
\} {\bfseries TCD} \mbox{[}16\mbox{]}\hypertarget{structDMA__Type_adcc6a8729bdf475479a2e05766741286}{}\label{structDMA__Type_adcc6a8729bdf475479a2e05766741286}
\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structDMA__Type_aa1626bb4b8a54b48a89d0a1b8c022c05}{SADDR}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_a3a4e489d108c859aaec96af80714654e}{SOFF}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_a3580edc8f45436923bf3c815fcb7d45b}{ATTR}\\
\>union \{\\
\>\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structDMA__Type_a9babcf104a9abd52166f6a40054d3b08}{NBYTES\_MLNO}\\
\>\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structDMA__Type_a6b8476054f058853f49a684ece742f88}{NBYTES\_MLOFFNO}\\
\>\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structDMA__Type_a5e0642c17b40d3ff9a5be9d5ba36ed22}{NBYTES\_MLOFFYES}\\
\>\} \hypertarget{structDMA__Type_1_1_0D92_a63a2ca09f6653a09cef893b9bb86ba58}{}\label{structDMA__Type_1_1_0D92_a63a2ca09f6653a09cef893b9bb86ba58}
\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structDMA__Type_a41bbed6bd0ab1bf8f00509380f2c5fe4}{SLAST}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structDMA__Type_ae9784fb6be739584197fa99d875dcfe8}{DADDR}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_ac468a90e025787b52d04e6bcd4bb3b27}{DOFF}\\
\>union \{\\
\>\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_a96e8d9beb1b516edaf4b2ad84d2bce53}{CITER\_ELINKNO}\\
\>\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_a13bef8e34ec3cc08fe52f0afd35fa9b1}{CITER\_ELINKYES}\\
\>\} \hypertarget{structDMA__Type_1_1_0D92_aaa66076b45156a2292edee208f8558cd}{}\label{structDMA__Type_1_1_0D92_aaa66076b45156a2292edee208f8558cd}
\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structDMA__Type_af002f43e1ac832df5420754262d8dd61}{DLAST\_SGA}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_a60b7ef52775eb2e3a56852fdeacc0975}{CSR}\\
\>union \{\\
\>\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_aee2d5fcff4ca988778b0ee149090d722}{BITER\_ELINKNO}\\
\>\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint16\_t \hyperlink{structDMA__Type_a464e53c6509e80088037269a63565219}{BITER\_ELINKYES}\\
\>\} \hypertarget{structDMA__Type_1_1_0D92_a7d9d909e47cd0a53acd7a58c90fb1996}{}\label{structDMA__Type_1_1_0D92_a7d9d909e47cd0a53acd7a58c90fb1996}
\\
\} {\bfseries TCD} \mbox{[}16\mbox{]}\hypertarget{structDMA__Type_a57af09624ff738639588bc8c0447619d}{}\label{structDMA__Type_a57af09624ff738639588bc8c0447619d}
\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+MA -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!A\+T\+TR@{A\+T\+TR}}
\index{A\+T\+TR@{A\+T\+TR}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+T\+TR}{ATTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t D\+M\+A\+\_\+\+Type\+::\+A\+T\+TR}\hypertarget{structDMA__Type_a3580edc8f45436923bf3c815fcb7d45b}{}\label{structDMA__Type_a3580edc8f45436923bf3c815fcb7d45b}
T\+CD Transfer Attributes, array offset\+: 0x1006, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO@{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}}
\index{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO@{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}{BITER_ELINKNO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t D\+M\+A\+\_\+\+Type\+::\+B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}\hypertarget{structDMA__Type_aee2d5fcff4ca988778b0ee149090d722}{}\label{structDMA__Type_aee2d5fcff4ca988778b0ee149090d722}
T\+CD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset\+: 0x101E, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES@{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}}
\index{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES@{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}{BITER_ELINKYES}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t D\+M\+A\+\_\+\+Type\+::\+B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}\hypertarget{structDMA__Type_a464e53c6509e80088037269a63565219}{}\label{structDMA__Type_a464e53c6509e80088037269a63565219}
T\+CD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset\+: 0x101E, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!C\+D\+NE@{C\+D\+NE}}
\index{C\+D\+NE@{C\+D\+NE}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+D\+NE}{CDNE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+C\+D\+NE}\hypertarget{structDMA__Type_a96b2cab7238911194871a50890b46262}{}\label{structDMA__Type_a96b2cab7238911194871a50890b46262}
Clear D\+O\+NE Status Bit Register, offset\+: 0x1C \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!C\+E\+EI@{C\+E\+EI}}
\index{C\+E\+EI@{C\+E\+EI}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+E\+EI}{CEEI}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+C\+E\+EI}\hypertarget{structDMA__Type_ab7b2be4f889b706c67eec2aa19d296d0}{}\label{structDMA__Type_ab7b2be4f889b706c67eec2aa19d296d0}
Clear Enable Error Interrupt Register, offset\+: 0x18 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!C\+E\+RQ@{C\+E\+RQ}}
\index{C\+E\+RQ@{C\+E\+RQ}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+E\+RQ}{CERQ}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+C\+E\+RQ}\hypertarget{structDMA__Type_aaa87671f75510a3ccf7987c5ef683d40}{}\label{structDMA__Type_aaa87671f75510a3ccf7987c5ef683d40}
Clear Enable Request Register, offset\+: 0x1A \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!C\+E\+RR@{C\+E\+RR}}
\index{C\+E\+RR@{C\+E\+RR}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+E\+RR}{CERR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+C\+E\+RR}\hypertarget{structDMA__Type_a3058b19c540c537a5f8c45bc5da6a5de}{}\label{structDMA__Type_a3058b19c540c537a5f8c45bc5da6a5de}
Clear Error Register, offset\+: 0x1E \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!C\+I\+NT@{C\+I\+NT}}
\index{C\+I\+NT@{C\+I\+NT}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+I\+NT}{CINT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+C\+I\+NT}\hypertarget{structDMA__Type_a6f4b9e922f08762c8913e026e3b34a03}{}\label{structDMA__Type_a6f4b9e922f08762c8913e026e3b34a03}
Clear Interrupt Request Register, offset\+: 0x1F \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO@{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}}
\index{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO@{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}{CITER_ELINKNO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t D\+M\+A\+\_\+\+Type\+::\+C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}\hypertarget{structDMA__Type_a96e8d9beb1b516edaf4b2ad84d2bce53}{}\label{structDMA__Type_a96e8d9beb1b516edaf4b2ad84d2bce53}
T\+CD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset\+: 0x1016, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES@{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}}
\index{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES@{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}{CITER_ELINKYES}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t D\+M\+A\+\_\+\+Type\+::\+C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}\hypertarget{structDMA__Type_a13bef8e34ec3cc08fe52f0afd35fa9b1}{}\label{structDMA__Type_a13bef8e34ec3cc08fe52f0afd35fa9b1}
T\+CD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset\+: 0x1016, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!CR@{CR}}
\index{CR@{CR}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+::\+CR}\hypertarget{structDMA__Type_a664cf4b368fc388926bd0e6d6822248f}{}\label{structDMA__Type_a664cf4b368fc388926bd0e6d6822248f}
Control Register, offset\+: 0x0 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+SR}{CSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t D\+M\+A\+\_\+\+Type\+::\+C\+SR}\hypertarget{structDMA__Type_a60b7ef52775eb2e3a56852fdeacc0975}{}\label{structDMA__Type_a60b7ef52775eb2e3a56852fdeacc0975}
T\+CD Control and Status, array offset\+: 0x101C, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+A\+D\+DR@{D\+A\+D\+DR}}
\index{D\+A\+D\+DR@{D\+A\+D\+DR}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+A\+D\+DR}{DADDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+A\+D\+DR}\hypertarget{structDMA__Type_ae9784fb6be739584197fa99d875dcfe8}{}\label{structDMA__Type_ae9784fb6be739584197fa99d875dcfe8}
T\+CD Destination Address, array offset\+: 0x1010, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I0@{D\+C\+H\+P\+R\+I0}}
\index{D\+C\+H\+P\+R\+I0@{D\+C\+H\+P\+R\+I0}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I0}{DCHPRI0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I0}\hypertarget{structDMA__Type_a851878c52a9039091ea516b47e2fe0f4}{}\label{structDMA__Type_a851878c52a9039091ea516b47e2fe0f4}
Channel n Priority Register, offset\+: 0x103 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I1@{D\+C\+H\+P\+R\+I1}}
\index{D\+C\+H\+P\+R\+I1@{D\+C\+H\+P\+R\+I1}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I1}{DCHPRI1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I1}\hypertarget{structDMA__Type_abd7754aad314076952f14a01904df95a}{}\label{structDMA__Type_abd7754aad314076952f14a01904df95a}
Channel n Priority Register, offset\+: 0x102 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I10@{D\+C\+H\+P\+R\+I10}}
\index{D\+C\+H\+P\+R\+I10@{D\+C\+H\+P\+R\+I10}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I10}{DCHPRI10}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I10}\hypertarget{structDMA__Type_a03cd2081beed22203536248bfb252ee1}{}\label{structDMA__Type_a03cd2081beed22203536248bfb252ee1}
Channel n Priority Register, offset\+: 0x109 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I11@{D\+C\+H\+P\+R\+I11}}
\index{D\+C\+H\+P\+R\+I11@{D\+C\+H\+P\+R\+I11}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I11}{DCHPRI11}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I11}\hypertarget{structDMA__Type_acfcf20e260c1f3e62c62894d964f7270}{}\label{structDMA__Type_acfcf20e260c1f3e62c62894d964f7270}
Channel n Priority Register, offset\+: 0x108 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I12@{D\+C\+H\+P\+R\+I12}}
\index{D\+C\+H\+P\+R\+I12@{D\+C\+H\+P\+R\+I12}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I12}{DCHPRI12}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I12}\hypertarget{structDMA__Type_a4e5fd529902d6f6fc845c79cc63cfd9b}{}\label{structDMA__Type_a4e5fd529902d6f6fc845c79cc63cfd9b}
Channel n Priority Register, offset\+: 0x10F \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I13@{D\+C\+H\+P\+R\+I13}}
\index{D\+C\+H\+P\+R\+I13@{D\+C\+H\+P\+R\+I13}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I13}{DCHPRI13}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I13}\hypertarget{structDMA__Type_ac63d4cefc0d8fbf64086796fd817ff55}{}\label{structDMA__Type_ac63d4cefc0d8fbf64086796fd817ff55}
Channel n Priority Register, offset\+: 0x10E \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I14@{D\+C\+H\+P\+R\+I14}}
\index{D\+C\+H\+P\+R\+I14@{D\+C\+H\+P\+R\+I14}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I14}{DCHPRI14}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I14}\hypertarget{structDMA__Type_a660bf74d1bc09d545df004079454f8d3}{}\label{structDMA__Type_a660bf74d1bc09d545df004079454f8d3}
Channel n Priority Register, offset\+: 0x10D \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I15@{D\+C\+H\+P\+R\+I15}}
\index{D\+C\+H\+P\+R\+I15@{D\+C\+H\+P\+R\+I15}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I15}{DCHPRI15}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I15}\hypertarget{structDMA__Type_ab22cb53ea11ed72fb7d13e6360ea7796}{}\label{structDMA__Type_ab22cb53ea11ed72fb7d13e6360ea7796}
Channel n Priority Register, offset\+: 0x10C \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I2@{D\+C\+H\+P\+R\+I2}}
\index{D\+C\+H\+P\+R\+I2@{D\+C\+H\+P\+R\+I2}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I2}{DCHPRI2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I2}\hypertarget{structDMA__Type_a4abf6224f088c016546122a284327aa2}{}\label{structDMA__Type_a4abf6224f088c016546122a284327aa2}
Channel n Priority Register, offset\+: 0x101 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I3@{D\+C\+H\+P\+R\+I3}}
\index{D\+C\+H\+P\+R\+I3@{D\+C\+H\+P\+R\+I3}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I3}{DCHPRI3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I3}\hypertarget{structDMA__Type_ae58a58530d1661b300d5f238ca0a108c}{}\label{structDMA__Type_ae58a58530d1661b300d5f238ca0a108c}
Channel n Priority Register, offset\+: 0x100 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I4@{D\+C\+H\+P\+R\+I4}}
\index{D\+C\+H\+P\+R\+I4@{D\+C\+H\+P\+R\+I4}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I4}{DCHPRI4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I4}\hypertarget{structDMA__Type_ae89d8ee1fe06168e6a498d52135a0fee}{}\label{structDMA__Type_ae89d8ee1fe06168e6a498d52135a0fee}
Channel n Priority Register, offset\+: 0x107 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I5@{D\+C\+H\+P\+R\+I5}}
\index{D\+C\+H\+P\+R\+I5@{D\+C\+H\+P\+R\+I5}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I5}{DCHPRI5}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I5}\hypertarget{structDMA__Type_a50f4f0c1434366f9378ab00ce2b4259f}{}\label{structDMA__Type_a50f4f0c1434366f9378ab00ce2b4259f}
Channel n Priority Register, offset\+: 0x106 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I6@{D\+C\+H\+P\+R\+I6}}
\index{D\+C\+H\+P\+R\+I6@{D\+C\+H\+P\+R\+I6}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I6}{DCHPRI6}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I6}\hypertarget{structDMA__Type_abbc2da10712e9c4ca6a00d8faa6ff6fa}{}\label{structDMA__Type_abbc2da10712e9c4ca6a00d8faa6ff6fa}
Channel n Priority Register, offset\+: 0x105 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I7@{D\+C\+H\+P\+R\+I7}}
\index{D\+C\+H\+P\+R\+I7@{D\+C\+H\+P\+R\+I7}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I7}{DCHPRI7}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I7}\hypertarget{structDMA__Type_a6aa09d24a95848d451a7a8415bbede9e}{}\label{structDMA__Type_a6aa09d24a95848d451a7a8415bbede9e}
Channel n Priority Register, offset\+: 0x104 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I8@{D\+C\+H\+P\+R\+I8}}
\index{D\+C\+H\+P\+R\+I8@{D\+C\+H\+P\+R\+I8}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I8}{DCHPRI8}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I8}\hypertarget{structDMA__Type_a66813716e63ebf054f73013d5e8e4365}{}\label{structDMA__Type_a66813716e63ebf054f73013d5e8e4365}
Channel n Priority Register, offset\+: 0x10B \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+C\+H\+P\+R\+I9@{D\+C\+H\+P\+R\+I9}}
\index{D\+C\+H\+P\+R\+I9@{D\+C\+H\+P\+R\+I9}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+H\+P\+R\+I9}{DCHPRI9}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+C\+H\+P\+R\+I9}\hypertarget{structDMA__Type_ae1275238c5c1cea15e0850d662d1f30f}{}\label{structDMA__Type_ae1275238c5c1cea15e0850d662d1f30f}
Channel n Priority Register, offset\+: 0x10A \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+L\+A\+S\+T\+\_\+\+S\+GA@{D\+L\+A\+S\+T\+\_\+\+S\+GA}}
\index{D\+L\+A\+S\+T\+\_\+\+S\+GA@{D\+L\+A\+S\+T\+\_\+\+S\+GA}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+L\+A\+S\+T\+\_\+\+S\+GA}{DLAST_SGA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+L\+A\+S\+T\+\_\+\+S\+GA}\hypertarget{structDMA__Type_af002f43e1ac832df5420754262d8dd61}{}\label{structDMA__Type_af002f43e1ac832df5420754262d8dd61}
T\+CD Last Destination Address Adjustment/\+Scatter Gather Address, array offset\+: 0x1018, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!D\+O\+FF@{D\+O\+FF}}
\index{D\+O\+FF@{D\+O\+FF}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+O\+FF}{DOFF}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t D\+M\+A\+\_\+\+Type\+::\+D\+O\+FF}\hypertarget{structDMA__Type_ac468a90e025787b52d04e6bcd4bb3b27}{}\label{structDMA__Type_ac468a90e025787b52d04e6bcd4bb3b27}
T\+CD Signed Destination Address Offset, array offset\+: 0x1014, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!E\+EI@{E\+EI}}
\index{E\+EI@{E\+EI}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{E\+EI}{EEI}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+::\+E\+EI}\hypertarget{structDMA__Type_ad36396daed0b605efbbca1034b25dca6}{}\label{structDMA__Type_ad36396daed0b605efbbca1034b25dca6}
Enable Error Interrupt Register, offset\+: 0x14 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!E\+RQ@{E\+RQ}}
\index{E\+RQ@{E\+RQ}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{E\+RQ}{ERQ}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+::\+E\+RQ}\hypertarget{structDMA__Type_a238b1b4eca36a89065db2194e939b150}{}\label{structDMA__Type_a238b1b4eca36a89065db2194e939b150}
Enable Request Register, offset\+: 0xC \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!E\+RR@{E\+RR}}
\index{E\+RR@{E\+RR}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{E\+RR}{ERR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+::\+E\+RR}\hypertarget{structDMA__Type_afb6f9d066790021df0cf7aa335824381}{}\label{structDMA__Type_afb6f9d066790021df0cf7aa335824381}
Error Register, offset\+: 0x2C \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!ES@{ES}}
\index{ES@{ES}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{ES}{ES}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+::\+ES}\hypertarget{structDMA__Type_abaffcb82be7f60e866d66565340dc515}{}\label{structDMA__Type_abaffcb82be7f60e866d66565340dc515}
Error Status Register, offset\+: 0x4 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!H\+RS@{H\+RS}}
\index{H\+RS@{H\+RS}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{H\+RS}{HRS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+::\+H\+RS}\hypertarget{structDMA__Type_a597d98ef47d0b50b604f6afccc3c28dd}{}\label{structDMA__Type_a597d98ef47d0b50b604f6afccc3c28dd}
Hardware Request Status Register, offset\+: 0x34 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!I\+NT@{I\+NT}}
\index{I\+NT@{I\+NT}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+NT}{INT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+::\+I\+NT}\hypertarget{structDMA__Type_afad526bde6762b30554725cead19dec2}{}\label{structDMA__Type_afad526bde6762b30554725cead19dec2}
Interrupt Request Register, offset\+: 0x24 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO}}
\index{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO}{NBYTES_MLNO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+::\+N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO}\hypertarget{structDMA__Type_a9babcf104a9abd52166f6a40054d3b08}{}\label{structDMA__Type_a9babcf104a9abd52166f6a40054d3b08}
T\+CD Minor Byte Count (Minor Loop Disabled), array offset\+: 0x1008, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO}}
\index{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO}{NBYTES_MLOFFNO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+::\+N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO}\hypertarget{structDMA__Type_a6b8476054f058853f49a684ece742f88}{}\label{structDMA__Type_a6b8476054f058853f49a684ece742f88}
T\+CD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset\+: 0x1008, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES}}
\index{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES}{NBYTES_MLOFFYES}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+::\+N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES}\hypertarget{structDMA__Type_a5e0642c17b40d3ff9a5be9d5ba36ed22}{}\label{structDMA__Type_a5e0642c17b40d3ff9a5be9d5ba36ed22}
T\+CD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset\+: 0x1008, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!S\+A\+D\+DR@{S\+A\+D\+DR}}
\index{S\+A\+D\+DR@{S\+A\+D\+DR}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+A\+D\+DR}{SADDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+::\+S\+A\+D\+DR}\hypertarget{structDMA__Type_aa1626bb4b8a54b48a89d0a1b8c022c05}{}\label{structDMA__Type_aa1626bb4b8a54b48a89d0a1b8c022c05}
T\+CD Source Address, array offset\+: 0x1000, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!S\+E\+EI@{S\+E\+EI}}
\index{S\+E\+EI@{S\+E\+EI}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+E\+EI}{SEEI}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+S\+E\+EI}\hypertarget{structDMA__Type_aa3c87cb018aa5aa7f1cd627b3ffad941}{}\label{structDMA__Type_aa3c87cb018aa5aa7f1cd627b3ffad941}
Set Enable Error Interrupt Register, offset\+: 0x19 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!S\+E\+RQ@{S\+E\+RQ}}
\index{S\+E\+RQ@{S\+E\+RQ}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+E\+RQ}{SERQ}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+S\+E\+RQ}\hypertarget{structDMA__Type_aa748a20e0211655999242fa0697fcfd0}{}\label{structDMA__Type_aa748a20e0211655999242fa0697fcfd0}
Set Enable Request Register, offset\+: 0x1B \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!S\+L\+A\+ST@{S\+L\+A\+ST}}
\index{S\+L\+A\+ST@{S\+L\+A\+ST}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+L\+A\+ST}{SLAST}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+::\+S\+L\+A\+ST}\hypertarget{structDMA__Type_a41bbed6bd0ab1bf8f00509380f2c5fe4}{}\label{structDMA__Type_a41bbed6bd0ab1bf8f00509380f2c5fe4}
T\+CD Last Source Address Adjustment, array offset\+: 0x100C, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!S\+O\+FF@{S\+O\+FF}}
\index{S\+O\+FF@{S\+O\+FF}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+O\+FF}{SOFF}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t D\+M\+A\+\_\+\+Type\+::\+S\+O\+FF}\hypertarget{structDMA__Type_a3a4e489d108c859aaec96af80714654e}{}\label{structDMA__Type_a3a4e489d108c859aaec96af80714654e}
T\+CD Signed Source Address Offset, array offset\+: 0x1004, array step\+: 0x20 \index{D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}!S\+S\+RT@{S\+S\+RT}}
\index{S\+S\+RT@{S\+S\+RT}!D\+M\+A\+\_\+\+Type@{D\+M\+A\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+S\+RT}{SSRT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint8\+\_\+t D\+M\+A\+\_\+\+Type\+::\+S\+S\+RT}\hypertarget{structDMA__Type_a9b7531a61f2523da000ffb17dd9c2739}{}\label{structDMA__Type_a9b7531a61f2523da000ffb17dd9c2739}
Set S\+T\+A\+RT Bit Register, offset\+: 0x1D 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
