Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr  7 08:06:37 2022
| Host         : EUL10-797V3J3 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 10 -file ../reports/post_route_util_hierarch.rpt
| Design       : aes_engine_wrapper
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------+------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                          Instance                         |                        Module                        | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------+------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| aes_engine_wrapper                                        |                                                (top) |      31379 |      31359 |      20 |    0 | 8016 |      7 |     67 |    0 |          0 |
|   (aes_engine_wrapper)                                    |                                                (top) |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|   dbg_hub                                                 |                                              dbg_hub |        427 |        407 |      20 |    0 |  741 |      0 |      0 |    0 |          0 |
|     (dbg_hub)                                             |                                              dbg_hub |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|     inst                                                  |                           dbg_hub_xsdbm_v3_0_0_xsdbm |        427 |        407 |      20 |    0 |  741 |      0 |      0 |    0 |          0 |
|       BSCANID.u_xsdbm_id                                  |                        dbg_hub_xsdbm_v3_0_0_xsdbm_id |        427 |        407 |      20 |    0 |  741 |      0 |      0 |    0 |          0 |
|         (BSCANID.u_xsdbm_id)                              |                        dbg_hub_xsdbm_v3_0_0_xsdbm_id |         33 |         33 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|         CORE_XSDB.UUT_MASTER                              |                       dbg_hub_xsdbm_v3_0_0_icon2xsdb |        257 |        237 |      20 |    0 |  554 |      0 |      0 |    0 |          0 |
|           U_ICON_INTERFACE                                |                              dbg_hub_xsdbm_v3_0_0_if |        154 |        134 |      20 |    0 |  450 |      0 |      0 |    0 |          0 |
|             (U_ICON_INTERFACE)                            |                              dbg_hub_xsdbm_v3_0_0_if |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |          0 |
|             U_CMD1                                        |                         dbg_hub_xsdbm_v3_0_0_ctl_reg |          3 |          3 |       0 |    0 |   10 |      0 |      0 |    0 |          0 |
|             U_CMD2                                        |                        dbg_hub_xsdbm_v3_0_0_stat_reg |          5 |          5 |       0 |    0 |   22 |      0 |      0 |    0 |          0 |
|             U_CMD3                                        |        dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0 |          3 |          3 |       0 |    0 |   18 |      0 |      0 |    0 |          0 |
|             U_CMD4                                        |         dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized0 |         11 |         11 |       0 |    0 |   62 |      0 |      0 |    0 |          0 |
|             U_CMD5                                        |         dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized1 |          8 |          8 |       0 |    0 |   42 |      0 |      0 |    0 |          0 |
|             U_CMD6_RD                                     |                           dbg_hub_xsdbm_v3_0_0_rdreg |         63 |         53 |      10 |    0 |  134 |      0 |      0 |    0 |          0 |
|               (U_CMD6_RD)                                 |                           dbg_hub_xsdbm_v3_0_0_rdreg |          2 |          2 |       0 |    0 |   20 |      0 |      0 |    0 |          0 |
|               U_RD_FIFO                                   |                          dbg_hub_xsdbm_v3_0_0_rdfifo |         61 |         51 |      10 |    0 |  114 |      0 |      0 |    0 |          0 |
|                 (U_RD_FIFO)                               |                          dbg_hub_xsdbm_v3_0_0_rdfifo |         18 |         18 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst     |       dbg_hub_fifo_generator_v13_1_4__parameterized0 |         43 |         33 |      10 |    0 |  114 |      0 |      0 |    0 |          0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst) |       dbg_hub_fifo_generator_v13_1_4__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|                   inst_fifo_gen                           | dbg_hub_fifo_generator_v13_1_4_synth__parameterized0 |         43 |         33 |      10 |    0 |  114 |      0 |      0 |    0 |          0 |
|                     gconvfifo.rf                          |           dbg_hub_fifo_generator_top__parameterized0 |         43 |         33 |      10 |    0 |  114 |      0 |      0 |    0 |          0 |
|             U_CMD6_WR                                     |                           dbg_hub_xsdbm_v3_0_0_wrreg |         41 |         31 |      10 |    0 |  110 |      0 |      0 |    0 |          0 |
|               (U_CMD6_WR)                                 |                           dbg_hub_xsdbm_v3_0_0_wrreg |          2 |          2 |       0 |    0 |   20 |      0 |      0 |    0 |          0 |
|               U_WR_FIFO                                   |                          dbg_hub_xsdbm_v3_0_0_wrfifo |         39 |         29 |      10 |    0 |   90 |      0 |      0 |    0 |          0 |
|                 (U_WR_FIFO)                               |                          dbg_hub_xsdbm_v3_0_0_wrfifo |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst     |                       dbg_hub_fifo_generator_v13_1_4 |         38 |         28 |      10 |    0 |   90 |      0 |      0 |    0 |          0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst) |                       dbg_hub_fifo_generator_v13_1_4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|                   inst_fifo_gen                           |                 dbg_hub_fifo_generator_v13_1_4_synth |         38 |         28 |      10 |    0 |   90 |      0 |      0 |    0 |          0 |
|                     gconvfifo.rf                          |                           dbg_hub_fifo_generator_top |         38 |         28 |      10 |    0 |   90 |      0 |      0 |    0 |          0 |
|             U_CMD7_CTL                                    |         dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized2 |          2 |          2 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|             U_CMD7_STAT                                   |      dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0_0 |          4 |          4 |       0 |    0 |   18 |      0 |      0 |    0 |          0 |
|             U_STATIC_STATUS                               |                dbg_hub_xsdbm_v3_0_0_if_static_status |          9 |          9 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|           U_XSDB_ADDRESS_CONTROLLER                       |                        dbg_hub_xsdbm_v3_0_0_addr_ctl |         17 |         17 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                  |                 dbg_hub_xsdbm_v3_0_0_burst_wdlen_ctl |         21 |         21 |       0 |    0 |   20 |      0 |      0 |    0 |          0 |
|           U_XSDB_BUS_CONTROLLER                           |                         dbg_hub_xsdbm_v3_0_0_bus_ctl |         66 |         66 |       0 |    0 |   48 |      0 |      0 |    0 |          0 |
|             (U_XSDB_BUS_CONTROLLER)                       |                         dbg_hub_xsdbm_v3_0_0_bus_ctl |         10 |         10 |       0 |    0 |   37 |      0 |      0 |    0 |          0 |
|             U_RD_ABORT_FLAG                               |     dbg_hub_xsdbm_v3_0_0_bus_ctl_flg__parameterized0 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |    0 |          0 |
|             U_RD_REQ_FLAG                                 |                     dbg_hub_xsdbm_v3_0_0_bus_ctl_flg |          5 |          5 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             U_TIMER                                       |                     dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt |         48 |         48 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                   |                  dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if |          0 |          0 |       0 |    0 |   17 |      0 |      0 |    0 |          0 |
|         CORE_XSDB.U_ICON                                  |                            dbg_hub_xsdbm_v3_0_0_icon |         16 |         16 |       0 |    0 |   28 |      0 |      0 |    0 |          0 |
|           (CORE_XSDB.U_ICON)                              |                            dbg_hub_xsdbm_v3_0_0_icon |          1 |          1 |       0 |    0 |    3 |      0 |      0 |    0 |          0 |
|           U_CMD                                           |                      dbg_hub_xsdbm_v3_0_0_cmd_decode |          8 |          8 |       0 |    0 |   10 |      0 |      0 |    0 |          0 |
|           U_STAT                                          |                            dbg_hub_xsdbm_v3_0_0_stat |          5 |          5 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|           U_SYNC                                          |                            dbg_hub_xsdbm_v3_0_0_sync |          2 |          2 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                     |                           dbg_hub_ltlib_v1_0_0_bscan |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                   |                    dbg_hub_xsdbm_v3_0_0_bscan_switch |        122 |        122 |       0 |    0 |  125 |      0 |      0 |    0 |          0 |
|   u_top                                                   |                                       aes_engine_top |      30312 |      30312 |       0 |    0 | 5920 |      7 |     67 |    0 |          0 |
|     (u_top)                                               |                                       aes_engine_top |       2081 |       2081 |       0 |    0 | 2390 |      0 |      0 |    0 |          0 |
|     gen_decryption_rounds[10].u_dec_rnds                  |                                aes_engine_decrypt__3 |       1118 |       1118 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|     gen_decryption_rounds[1].u_dec_rnds                   |                                aes_engine_decrypt__1 |       1130 |       1130 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|     gen_decryption_rounds[2].u_dec_rnds                   |                                aes_engine_decrypt__2 |       1131 |       1131 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|     gen_decryption_rounds[3].u_dec_rnds                   |                                aes_engine_decrypt__6 |       1136 |       1136 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|     gen_decryption_rounds[4].u_dec_rnds                   |                                aes_engine_decrypt__5 |       1109 |       1109 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|     gen_decryption_rounds[5].u_dec_rnds                   |                                aes_engine_decrypt__4 |       1064 |       1064 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|     gen_decryption_rounds[6].u_dec_rnds                   |                                   aes_engine_decrypt |       1039 |       1039 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|     gen_decryption_rounds[7].u_dec_rnds                   |                                aes_engine_decrypt__9 |       1106 |       1106 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|     gen_decryption_rounds[8].u_dec_rnds                   |                                aes_engine_decrypt__8 |       1060 |       1060 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|     gen_decryption_rounds[9].u_dec_rnds                   |                                aes_engine_decrypt__7 |       1130 |       1130 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|     gen_encryption_rounds[10].u_enc_rnds                  |                                 aes_engine_round__12 |        887 |        887 |       0 |    0 |  146 |      0 |      0 |    0 |          0 |
|     gen_encryption_rounds[11].u_enc_rnds                  |                                 aes_engine_round__11 |        689 |        689 |       0 |    0 |  146 |      0 |      0 |    0 |          0 |
|     gen_encryption_rounds[12].u_enc_rnds                  |                                 aes_engine_round__10 |        887 |        887 |       0 |    0 |  146 |      0 |      0 |    0 |          0 |
|     gen_encryption_rounds[13].u_enc_rnds                  |                                  aes_engine_round__9 |        689 |        689 |       0 |    0 |  146 |      0 |      0 |    0 |          0 |
|     gen_encryption_rounds[14].u_enc_rnds                  |                                  aes_engine_round__8 |        887 |        887 |       0 |    0 |  146 |      0 |      0 |    0 |          0 |
|     gen_encryption_rounds[1].u_enc_rnds                   |                                     aes_engine_round |        689 |        689 |       0 |    0 |  146 |      0 |      0 |    0 |          0 |
|     gen_encryption_rounds[2].u_enc_rnds                   |                                 aes_engine_round__13 |        689 |        689 |       0 |    0 |  146 |      0 |      0 |    0 |          0 |
|     gen_encryption_rounds[3].u_enc_rnds                   |                                  aes_engine_round__1 |        689 |        689 |       0 |    0 |  146 |      0 |      0 |    0 |          0 |
|     gen_encryption_rounds[4].u_enc_rnds                   |                                  aes_engine_round__2 |        689 |        689 |       0 |    0 |  146 |      0 |      0 |    0 |          0 |
|     gen_encryption_rounds[5].u_enc_rnds                   |                                  aes_engine_round__3 |        689 |        689 |       0 |    0 |  146 |      0 |      0 |    0 |          0 |
|     gen_encryption_rounds[6].u_enc_rnds                   |                                  aes_engine_round__7 |        689 |        689 |       0 |    0 |  146 |      0 |      0 |    0 |          0 |
|     gen_encryption_rounds[7].u_enc_rnds                   |                                  aes_engine_round__6 |        689 |        689 |       0 |    0 |  146 |      0 |      0 |    0 |          0 |
|     gen_encryption_rounds[8].u_enc_rnds                   |                                  aes_engine_round__5 |        689 |        689 |       0 |    0 |  146 |      0 |      0 |    0 |          0 |
|     gen_encryption_rounds[9].u_enc_rnds                   |                                  aes_engine_round__4 |        689 |        689 |       0 |    0 |  146 |      0 |      0 |    0 |          0 |
|     u_bram_keys                                           |                  aes_engine_key_bram_blk_mem_gen_0_0 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |    0 |          0 |
|       U0                                                  |                                   blk_mem_gen_v8_4_5 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |    0 |          0 |
|         inst_blk_mem_gen                                  |                             blk_mem_gen_v8_4_5_synth |          0 |          0 |       0 |    0 |    0 |      7 |      1 |    0 |          0 |
|           gnbram.gnativebmg.native_blk_mem_gen            |                                      blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      7 |      1 |    0 |          0 |
|             valid.cstr                                    |                             blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      7 |      1 |    0 |          0 |
|               ramloop[0].ram.r                            |                               blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|                 prim_init.ram                             |                        blk_mem_gen_prim_wrapper_init |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|               ramloop[1].ram.r                            |               blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|                 prim_init.ram                             |        blk_mem_gen_prim_wrapper_init__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|               ramloop[2].ram.r                            |               blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|                 prim_init.ram                             |        blk_mem_gen_prim_wrapper_init__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|               ramloop[3].ram.r                            |               blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|                 prim_init.ram                             |        blk_mem_gen_prim_wrapper_init__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|               ramloop[4].ram.r                            |               blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|                 prim_init.ram                             |        blk_mem_gen_prim_wrapper_init__parameterized3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|               ramloop[5].ram.r                            |               blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|                 prim_init.ram                             |        blk_mem_gen_prim_wrapper_init__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|               ramloop[6].ram.r                            |               blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|                 prim_init.ram                             |        blk_mem_gen_prim_wrapper_init__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|               ramloop[7].ram.r                            |               blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|                 prim_init.ram                             |        blk_mem_gen_prim_wrapper_init__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|     u_key_expansion                                       |                             aes_engine_key_expansion |       6970 |       6970 |       0 |    0 |  206 |      0 |     66 |    0 |          0 |
|   vio                                                     |                                                vio_0 |        640 |        640 |       0 |    0 | 1355 |      0 |      0 |    0 |          0 |
|     (vio)                                                 |                                                vio_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|     inst                                                  |                                vio_0_vio_v3_0_22_vio |        640 |        640 |       0 |    0 | 1355 |      0 |      0 |    0 |          0 |
|       (inst)                                              |                                vio_0_vio_v3_0_22_vio |          0 |          0 |       0 |    0 |   16 |      0 |      0 |    0 |          0 |
|       DECODER_INST                                        |                            vio_0_vio_v3_0_22_decoder |         42 |         42 |       0 |    0 |   48 |      0 |      0 |    0 |          0 |
|       PROBE_IN_INST                                       |                       vio_0_vio_v3_0_22_probe_in_one |        448 |        448 |       0 |    0 |  762 |      0 |      0 |    0 |          0 |
|       PROBE_IN_WIDTH_INST                                 |                        vio_0_vio_v3_0_22_probe_width |          2 |          2 |       0 |    0 |    3 |      0 |      0 |    0 |          0 |
|       PROBE_OUT_ALL_INST                                  |                      vio_0_vio_v3_0_22_probe_out_all |         70 |         70 |       0 |    0 |  361 |      0 |      0 |    0 |          0 |
|         (PROBE_OUT_ALL_INST)                              |                      vio_0_vio_v3_0_22_probe_out_all |         20 |         20 |       0 |    0 |   27 |      0 |      0 |    0 |          0 |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                    |                      vio_0_vio_v3_0_22_probe_out_one |         48 |         48 |       0 |    0 |  276 |      0 |      0 |    0 |          0 |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                    |      vio_0_vio_v3_0_22_probe_out_one__parameterized0 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|         G_PROBE_OUT[2].PROBE_OUT0_INST                    |      vio_0_vio_v3_0_22_probe_out_one__parameterized1 |          0 |          0 |       0 |    0 |   20 |      0 |      0 |    0 |          0 |
|         G_PROBE_OUT[3].PROBE_OUT0_INST                    |      vio_0_vio_v3_0_22_probe_out_one__parameterized2 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         G_PROBE_OUT[4].PROBE_OUT0_INST                    |    vio_0_vio_v3_0_22_probe_out_one__parameterized2_0 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         G_PROBE_OUT[5].PROBE_OUT0_INST                    |    vio_0_vio_v3_0_22_probe_out_one__parameterized2_1 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|       PROBE_OUT_WIDTH_INST                                |        vio_0_vio_v3_0_22_probe_width__parameterized0 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|       U_XSDB_SLAVE                                        |                             vio_0_xsdbs_v1_0_2_xsdbs |         77 |         77 |       0 |    0 |  161 |      0 |      0 |    0 |          0 |
+-----------------------------------------------------------+------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


