/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  wire [9:0] _02_;
  reg [3:0] _03_;
  reg [23:0] _04_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_15z;
  wire [12:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [20:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = !(celloutsig_0_18z[3] ? celloutsig_0_33z[1] : celloutsig_0_1z[0]);
  assign celloutsig_1_8z = !(celloutsig_1_6z[1] ? _00_ : celloutsig_1_4z);
  assign celloutsig_1_0z = ~(in_data[121] | in_data[130]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z[9] | celloutsig_1_0z);
  assign celloutsig_1_2z = { _01_[13:6], _01_[13:11], _01_[2:1], _00_ } + { in_data[148:136], celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_3z[15:12] + { in_data[139], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_14z = { celloutsig_1_6z[3:2], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z } + { celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[22:17] + in_data[54:49];
  assign celloutsig_0_15z = celloutsig_0_11z + { celloutsig_0_4z[3:0], _02_[5:1], celloutsig_0_8z };
  reg [10:0] _14_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _14_ <= 11'h000;
    else _14_ <= { in_data[119:111], celloutsig_1_0z, celloutsig_1_0z };
  assign { _01_[10:6], _01_[13:11], _01_[2:1], _00_ } = _14_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_0_1z[3:1], celloutsig_0_0z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 24'h000000;
    else _04_ <= { celloutsig_0_5z, celloutsig_0_3z };
  reg [4:0] _17_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _17_ <= 5'h00;
    else _17_ <= in_data[48:44];
  assign _02_[5:1] = _17_;
  assign celloutsig_1_5z = in_data[183:176] < celloutsig_1_2z[10:3];
  assign celloutsig_1_11z = { in_data[187:179], celloutsig_1_9z, celloutsig_1_9z } < { in_data[112:108], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_12z } < { celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_0_35z = { celloutsig_0_33z[6:3], celloutsig_0_20z } * celloutsig_0_17z[7:3];
  assign celloutsig_1_19z = celloutsig_1_13z ? celloutsig_1_14z[5:2] : celloutsig_1_14z[3:0];
  assign celloutsig_1_3z = - { celloutsig_1_2z[5:1], _01_[10:6], _01_[13:11], _01_[2:1], _00_ };
  assign celloutsig_0_4z = - { celloutsig_0_0z, _02_[5:1] };
  assign celloutsig_0_5z = - { celloutsig_0_1z[5:4], celloutsig_0_4z, _02_[5:1], _02_[5:1], celloutsig_0_3z };
  assign celloutsig_0_11z = - celloutsig_0_5z[14:5];
  assign celloutsig_0_18z = celloutsig_0_4z[5:1] | _02_[5:1];
  assign celloutsig_0_0z = & in_data[32:29];
  assign celloutsig_1_7z = & in_data[190:176];
  assign celloutsig_1_9z = & { celloutsig_1_6z, celloutsig_1_2z[6:0] };
  assign celloutsig_1_12z = & { celloutsig_1_4z, celloutsig_1_2z[8:4] };
  assign celloutsig_1_18z = & { celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_20z = & { celloutsig_0_15z[6:4], celloutsig_0_6z };
  assign celloutsig_1_15z = celloutsig_1_8z & celloutsig_1_2z[9];
  assign celloutsig_0_8z = in_data[17] & celloutsig_0_3z[1];
  assign celloutsig_0_12z = celloutsig_0_3z[0] & in_data[20];
  assign celloutsig_0_3z = _02_[4:2] - celloutsig_0_1z[2:0];
  assign celloutsig_0_6z = celloutsig_0_3z - celloutsig_0_5z[10:8];
  assign celloutsig_0_17z = celloutsig_0_5z[13:1] - { celloutsig_0_1z[4:2], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_33z = in_data[66:57] - { _04_[7:2], _03_ };
  assign { _01_[5:3], _01_[0] } = { _01_[13:11], _00_ };
  assign { _02_[9:6], _02_[0] } = { celloutsig_0_4z[3:0], celloutsig_0_8z };
  assign { out_data[128], out_data[99:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
