# FIFO_Synchronous
This project implements a parameterized synchronous FIFO (First-In First-Out) buffer in Verilog. The FIFO operates in a single clock domain and is designed for reliable data buffering between producer and consumer logic running on the same clock.
