 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 01:44:10 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_208 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_89 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_208/CK (DFF_X2)                      0.0000     0.0000 r
  R_208/QN (DFF_X2)                      0.3912     0.3912 r
  U567/Z (CLKBUF_X3)                     0.1912     0.5824 r
  U677/ZN (XNOR2_X1)                     0.3926     0.9750 r
  U761/ZN (XNOR2_X1)                     0.3725     1.3476 r
  U1127/ZN (XNOR2_X1)                    0.3805     1.7280 r
  U537/ZN (AND4_X2)                      0.2656     1.9937 r
  U997/ZN (NOR3_X1)                      0.0595     2.0532 f
  R_89/D (DFF_X2)                        0.0000     2.0532 f
  data arrival time                                 2.0532

  clock clk (rise edge)                  2.4350     2.4350
  clock network delay (ideal)            0.0000     2.4350
  clock uncertainty                     -0.0500     2.3850
  R_89/CK (DFF_X2)                       0.0000     2.3850 r
  library setup time                    -0.3317     2.0533
  data required time                                2.0533
  -----------------------------------------------------------
  data required time                                2.0533
  data arrival time                                -2.0532
  -----------------------------------------------------------
  slack (MET)                                       0.0001


1
