<div id="pf1e8" class="pf w0 h0" data-page-no="1e8"><div class="pc pc1e8 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1e8.png"/><div class="t m0 x3b h10 y2b0e ff1 fs4 fc0 sc0 ls0 ws0">ADC configuration<span class="_ _210"> </span>Sample time (ADCK cycles)</div><div class="t m0 xb9 h7 y2b0f ff2 fs4 fc0 sc0 ls0 ws0">CFG1[ADLSMP]<span class="_ _4b"> </span>CFG2[ADLSTS]<span class="_ _b6"> </span>CFG2[ADHSC]<span class="_ _14c"> </span>First or Single<span class="_ _146"> </span>Subsequent</div><div class="t m0 x3d h7 yef3 ff2 fs4 fc0 sc0 ls0 ws39b">0 X 0<span class="_ _211"> </span>6<span class="_ _211"> </span>4</div><div class="t m0 x3d h7 y2b10 ff2 fs4 fc0 sc0 ls0 ws39c">1 00 0<span class="_ _108"> </span>24</div><div class="t m0 x3d h7 y18bc ff2 fs4 fc0 sc0 ls0 ws39c">1 01 0<span class="_ _108"> </span>16</div><div class="t m0 x3d h7 y2b11 ff2 fs4 fc0 sc0 ls0 ws39c">1 10 0<span class="_ _108"> </span>10</div><div class="t m0 x3d h7 y29d7 ff2 fs4 fc0 sc0 ls0 ws39c">1 11 0<span class="_ _6a"> </span>6</div><div class="t m0 x3d h7 yedb ff2 fs4 fc0 sc0 ls0 ws39b">0 X 1<span class="_ _211"> </span>8<span class="_ _211"> </span>6</div><div class="t m0 x3d h7 yf0a ff2 fs4 fc0 sc0 ls0 ws39c">1 00 1<span class="_ _108"> </span>26</div><div class="t m0 x3d h7 y17e6 ff2 fs4 fc0 sc0 ls0 ws39c">1 01 1<span class="_ _108"> </span>18</div><div class="t m0 x3d h7 y234e ff2 fs4 fc0 sc0 ls0 ws39c">1 10 1<span class="_ _108"> </span>12</div><div class="t m0 x3d h7 y157b ff2 fs4 fc0 sc0 ls0 ws39c">1 11 1<span class="_ _6a"> </span>8</div><div class="t m0 x9 hf y6e0 ff3 fs5 fc0 sc0 ls0 ws0">The total conversion time depends upon:</div><div class="t m0 x33 hf y6e1 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The sample time as determined by CFG1[ADLSMP] and CFG2[ADLSTS]</div><div class="t m0 x33 hf y2b12 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The MCU bus frequency</div><div class="t m0 x33 hf y2b13 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The conversion mode, as determined by CFG1[MODE] and SC1n[DIFF]</div><div class="t m0 x33 hf y2b14 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The high speed configuration, that is, CFG2[ADHSC]</div><div class="t m0 x33 hf y2b15 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The frequency of the conversion clock, that is, f<span class="fs8 ws198 vc">ADCK</span>.</div><div class="t m0 x9 hf y12c ff3 fs5 fc0 sc0 ls0 ws0">CFG2[ADHSC] is used to configure a higher clock input frequency. This will allow</div><div class="t m0 x9 hf y12d ff3 fs5 fc0 sc0 ls0 ws0">faster overall conversion times. To meet internal ADC timing requirements,</div><div class="t m0 x9 hf y12e ff3 fs5 fc0 sc0 ls0 ws0">CFG2[ADHSC] adds additional ADCK cycles. Conversions with CFG2[ADHSC]=1 take</div><div class="t m0 x9 hf y12f ff3 fs5 fc0 sc0 ls0 ws0">two more ADCK cycles. CFG2[ADHSC] must be used when the ADCLK exceeds the</div><div class="t m0 x9 hf y130 ff3 fs5 fc0 sc0 ls0 ws0">limit for CFG2[ADHSC]=0.</div><div class="t m0 x9 hf y2b16 ff3 fs5 fc0 sc0 ls0 ws0">After the module becomes active, sampling of the input begins.</div><div class="t m0 xf6 hf y2b17 ff3 fs5 fc0 sc0 ls0 ws0">1.<span class="_ _11"> </span>CFG1[ADLSMP] and CFG2[ADLSTS] select between sample times based on the</div><div class="t m0 x34 hf y2b18 ff3 fs5 fc0 sc0 ls0 ws0">conversion mode that is selected.</div><div class="t m0 xf6 hf y2b19 ff3 fs5 fc0 sc0 ls0 ws0">2.<span class="_ _11"> </span>When sampling is completed, the converter is isolated from the input channel and a</div><div class="t m0 x34 hf y2b1a ff3 fs5 fc0 sc0 ls0 ws0">successive approximation algorithm is applied to determine the digital value of the</div><div class="t m0 x34 hf y2b1b ff3 fs5 fc0 sc0 ls0 ws0">analog signal.</div><div class="t m0 xf6 hf y2b1c ff3 fs5 fc0 sc0 ls0 ws0">3.<span class="_ _11"> </span>The result of the conversion is transferred to Rn upon completion of the conversion</div><div class="t m0 x34 hf y2b1d ff3 fs5 fc0 sc0 ls0">algorithm.</div><div class="t m0 x9 hf y83d ff3 fs5 fc0 sc0 ls0 ws0">If the bus frequency is less than f<span class="fs8 ws198 vc">ADCK</span>, precise sample time for continuous conversions</div><div class="t m0 x9 hf y2b1e ff3 fs5 fc0 sc0 ls0 ws0">cannot be guaranteed when short sample is enabled, that is, when CFG1[ADLSMP]=0.</div><div class="t m0 x9 hf y2b1f ff3 fs5 fc0 sc0 ls0 ws0">The maximum total conversion time is determined by the clock source chosen and the</div><div class="t m0 x9 hf y2b20 ff3 fs5 fc0 sc0 ls0 ws0">divide ratio selected. The clock source is selectable by CFG1[ADICLK], and the divide</div><div class="t m0 x9 hf y2b21 ff3 fs5 fc0 sc0 ls0 ws0">ratio is specified by CFG1[ADIV].</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">488<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
