#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 31 14:26:45 2022
# Process ID: 2964
# Current directory: D:/LAB/BIT-Hardware-Experiment/flow-line-cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12624 D:\LAB\BIT-Hardware-Experiment\flow-line-cpu\flow-line-cpu.xpr
# Log file: D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/vivado.log
# Journal file: D:/LAB/BIT-Hardware-Experiment/flow-line-cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.xpr
INFO: [Project 1-313] Project file moved from 'D:/LAB/cpu/flow-line-cpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'data_buf' generated file not found 'd:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/ip/data_buf/data_buf.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_buf' generated file not found 'd:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/ip/data_buf/data_buf_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_buf' generated file not found 'd:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/ip/data_buf/data_buf_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_buf' generated file not found 'd:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/ip/data_buf/data_buf_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_buf' generated file not found 'd:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/ip/data_buf/data_buf_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/macro.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/ip/data_buf/sim/data_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/H2L_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2L_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/br_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/code_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module en_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/i_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/raw_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raw_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/reg_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_band_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_band_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/spcl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spcl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/sys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_band_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_band_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
"xelab -wto bf119568caef4ec380dd8decc5c3bf1e --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bf119568caef4ec380dd8decc5c3bf1e --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'band_sig' [D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sim_1/new/testbench.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.i_mem
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.reg_heap
Compiling module xil_defaultlib.spcl_reg
Compiling module xil_defaultlib.raw_handler
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.buffer2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.br_unit
Compiling module xil_defaultlib.buffer3
Compiling module xil_defaultlib.d_mem
Compiling module xil_defaultlib.buffer4
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.en_ctl
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.data_buf
Compiling module xil_defaultlib.tx_band_gen_default
Compiling module xil_defaultlib.tx_ctl
Compiling module xil_defaultlib.tx_top
Compiling module xil_defaultlib.H2L_detect
Compiling module xil_defaultlib.rx_band_gen_default
Compiling module xil_defaultlib.rx_ctl
Compiling module xil_defaultlib.rx_top
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bridge
Compiling module xil_defaultlib.sys_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Aug 31 14:27:18 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 31 14:27:18 2022...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 883.098 ; gain = 6.527
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
running...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 918.684 ; gain = 54.754
run 60 ms
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:52 . Memory (MB): peak = 918.684 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 918.684 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/macro.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/ip/data_buf/sim/data_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/H2L_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2L_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/br_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/code_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module en_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/i_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/raw_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raw_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/reg_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_band_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_band_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/spcl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spcl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/sys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_band_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_band_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 918.684 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
"xelab -wto bf119568caef4ec380dd8decc5c3bf1e --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bf119568caef4ec380dd8decc5c3bf1e --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'band_sig' [D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sim_1/new/testbench.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.i_mem
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.reg_heap
Compiling module xil_defaultlib.spcl_reg
Compiling module xil_defaultlib.raw_handler
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.buffer2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.br_unit
Compiling module xil_defaultlib.buffer3
Compiling module xil_defaultlib.d_mem
Compiling module xil_defaultlib.buffer4
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.en_ctl
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.data_buf
Compiling module xil_defaultlib.tx_band_gen_default
Compiling module xil_defaultlib.tx_ctl
Compiling module xil_defaultlib.tx_top
Compiling module xil_defaultlib.H2L_detect
Compiling module xil_defaultlib.rx_band_gen_default
Compiling module xil_defaultlib.rx_ctl
Compiling module xil_defaultlib.rx_top
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bridge
Compiling module xil_defaultlib.sys_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running...
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 918.684 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/sys/cpu/d_mem/d_mem_space[136]}} {{/testbench/sys/cpu/d_mem/d_mem_space[132]}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/macro.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/ip/data_buf/sim/data_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/H2L_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2L_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/br_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/code_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module en_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/i_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/raw_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raw_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/reg_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_band_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_band_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/spcl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spcl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/sys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_band_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_band_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim'
"xelab -wto bf119568caef4ec380dd8decc5c3bf1e --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bf119568caef4ec380dd8decc5c3bf1e --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'band_sig' [D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sim_1/new/testbench.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.i_mem
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.reg_heap
Compiling module xil_defaultlib.spcl_reg
Compiling module xil_defaultlib.raw_handler
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.buffer2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.br_unit
Compiling module xil_defaultlib.buffer3
Compiling module xil_defaultlib.d_mem
Compiling module xil_defaultlib.buffer4
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.en_ctl
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.data_buf
Compiling module xil_defaultlib.tx_band_gen_default
Compiling module xil_defaultlib.tx_ctl
Compiling module xil_defaultlib.tx_top
Compiling module xil_defaultlib.H2L_detect
Compiling module xil_defaultlib.rx_band_gen_default
Compiling module xil_defaultlib.rx_ctl
Compiling module xil_defaultlib.rx_top
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bridge
Compiling module xil_defaultlib.sys_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 918.684 ; gain = 0.000
run 60 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 918.684 ; gain = 0.000
save_wave_config {D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/testbench_behav.wcfg}
