Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: ula.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ula.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ula"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : ula
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sd/Desktop/ula/debouncer.vhdl" in Library work.
Architecture behavioral of Entity debouncer is up to date.
Compiling vhdl file "/home/sd/Desktop/ula/ula.vhdl" in Library work.
Entity <ula> compiled.
Entity <ula> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ula> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ula> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/sd/Desktop/ula/ula.vhdl" line 83: Mux is complete : default of case is discarded
Entity <ula> analyzed. Unit <ula> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <behavioral>).
Entity <debouncer> analyzed. Unit <debouncer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debouncer>.
    Related source file is "/home/sd/Desktop/ula/debouncer.vhdl".
    Found 1-bit register for signal <bOut>.
    Found 1-bit register for signal <btn_reg>.
    Found 1-bit xor2 for signal <btn_reg$xor0000> created at line 29.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 35.
    Found 1-bit register for signal <current_state<0>>.
    Found 32-bit comparator less for signal <current_state_0$cmp_lt0000> created at line 35.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <debouncer> synthesized.


Synthesizing Unit <ula>.
    Related source file is "/home/sd/Desktop/ula/ula.vhdl".
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | stableSign                (rising_edge)        |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <output>.
    Found 4-bit register for signal <a>.
    Found 4-bit register for signal <b>.
    Found 3-bit register for signal <operation>.
    Found 4-bit addsub for signal <output$addsub0000>.
    Found 4-bit 8-to-1 multiplexer for signal <output$mux0000> created at line 67.
    Found 4-bit xor2 for signal <output$xor0000> created at line 77.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <ula> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 7
 1-bit register                                        : 3
 3-bit register                                        : 1
 4-bit register                                        : 3
# Comparators                                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <currentState/FSM> on signal <currentState[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0001
 s1    | 0010
 s2    | 0100
 s3    | 1000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ula> ...

Optimizing unit <debouncer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ula, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ula.ngr
Top Level Output File Name         : ula
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 162
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 32
#      LUT2                        : 7
#      LUT3                        : 18
#      LUT3_D                      : 1
#      LUT4                        : 10
#      MUXCY                       : 41
#      MUXF5                       : 10
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 54
#      FD                          : 5
#      FDE                         : 17
#      FDRE                        : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 5
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                       45  out of   5888     0%  
 Number of Slice Flip Flops:             54  out of  11776     0%  
 Number of 4 input LUTs:                 73  out of  11776     0%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    372     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
clock                              | BUFGP                      | 50    |
debounce_unit/bOut                 | NONE(currentState_FSM_FFd4)| 4     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.178ns (Maximum Frequency: 161.865MHz)
   Minimum input arrival time before clock: 4.235ns
   Maximum output required time after clock: 5.780ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.178ns (frequency: 161.865MHz)
  Total number of paths / destination ports: 1569 / 104
-------------------------------------------------------------------------
Delay:               6.178ns (Levels of Logic = 4)
  Source:            operation_0 (FF)
  Destination:       output_3 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: operation_0 to output_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             13   0.591   1.015  operation_0 (operation_0)
     LUT3:I2->O            6   0.648   0.669  output_mux00011 (output_mux00011)
     MUXF5:S->O            1   0.756   0.423  Maddsub_output_addsub0000_xor<3>11_SW0 (N5)
     LUT4:I3->O            1   0.648   0.420  Maddsub_output_addsub0000_xor<3>11 (output_addsub0000<3>)
     MUXF5:S->O            1   0.756   0.000  Mmux_output_mux0000_2_f6_2 (output_mux0000<3>)
     FDE:D                     0.252          output_3
    ----------------------------------------
    Total                      6.178ns (3.651ns logic, 2.527ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debounce_unit/bOut'
  Clock period: 1.512ns (frequency: 661.376MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.512ns (Levels of Logic = 0)
  Source:            currentState_FSM_FFd1 (FF)
  Destination:       currentState_FSM_FFd4 (FF)
  Source Clock:      debounce_unit/bOut rising
  Destination Clock: debounce_unit/bOut rising

  Data Path: currentState_FSM_FFd1 to currentState_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.591   0.669  currentState_FSM_FFd1 (currentState_FSM_FFd1)
     FD:D                      0.252          currentState_FSM_FFd4
    ----------------------------------------
    Total                      1.512ns (0.843ns logic, 0.669ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              4.235ns (Levels of Logic = 2)
  Source:            button (PAD)
  Destination:       debounce_unit/counter_31 (FF)
  Destination Clock: clock rising

  Data Path: button to debounce_unit/counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.611  button_IBUF (button_IBUF)
     LUT3:I1->O           33   0.643   1.263  debounce_unit/current_state_0_not000121 (debounce_unit/btn_reg_or0000_inv)
     FDRE:R                    0.869          debounce_unit/counter_0
    ----------------------------------------
    Total                      4.235ns (2.361ns logic, 1.874ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debounce_unit/bOut'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.780ns (Levels of Logic = 1)
  Source:            currentState_FSM_FFd3 (FF)
  Destination:       indicators<2> (PAD)
  Source Clock:      debounce_unit/bOut rising

  Data Path: currentState_FSM_FFd3 to indicators<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.591   0.669  currentState_FSM_FFd3 (currentState_FSM_FFd3)
     OBUF:I->O                 4.520          indicators_2_OBUF (indicators<2>)
    ----------------------------------------
    Total                      5.780ns (5.111ns logic, 0.669ns route)
                                       (88.4% logic, 11.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            output_3 (FF)
  Destination:       output<3> (PAD)
  Source Clock:      clock rising

  Data Path: output_3 to output<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  output_3 (output_3)
     OBUF:I->O                 4.520          output_3_OBUF (output<3>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.55 secs
 
--> 


Total memory usage is 610004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

