{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620205086654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620205086655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 05 16:58:06 2021 " "Processing started: Wed May 05 16:58:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620205086655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620205086655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EXAM4 -c EXAM4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EXAM4 -c EXAM4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620205086655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620205087484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620205087484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator2.v 1 1 " "Found 1 design units, including 1 entities, in source file elevator2.v" { { "Info" "ISGN_ENTITY_NAME" "1 elevator2 " "Found entity 1: elevator2" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620205102206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620205102206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file ad_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ad_Counter " "Found entity 1: Ad_Counter" {  } { { "Ad_Counter.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/Ad_Counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620205102212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620205102212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Found entity 1: traffic" {  } { { "traffic.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/traffic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620205102218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620205102218 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "taillamp.v(17) " "Verilog HDL information at taillamp.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "taillamp.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/taillamp.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620205102223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "taillamp.v 1 1 " "Found 1 design units, including 1 entities, in source file taillamp.v" { { "Info" "ISGN_ENTITY_NAME" "1 taillamp " "Found entity 1: taillamp" {  } { { "taillamp.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/taillamp.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620205102224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620205102224 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "elevator.v(56) " "Verilog HDL information at elevator.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "elevator.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620205102231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator.v 1 1 " "Found 1 design units, including 1 entities, in source file elevator.v" { { "Info" "ISGN_ENTITY_NAME" "1 elevator " "Found entity 1: elevator" {  } { { "elevator.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620205102233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620205102233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator2 " "Elaborating entity \"elevator2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620205102291 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(39) " "Verilog HDL assignment warning at elevator2.v(39): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102316 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "elevator2.v(49) " "Verilog HDL Case Statement warning at elevator2.v(49): case item expression never matches the case expression" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 49 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1620205102317 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(73) " "Verilog HDL assignment warning at elevator2.v(73): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102317 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(75) " "Verilog HDL Always Construct warning at elevator2.v(75): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102317 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(75) " "Verilog HDL assignment warning at elevator2.v(75): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102317 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(77) " "Verilog HDL Always Construct warning at elevator2.v(77): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102317 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(77) " "Verilog HDL assignment warning at elevator2.v(77): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102318 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(79) " "Verilog HDL Always Construct warning at elevator2.v(79): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102318 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(79) " "Verilog HDL assignment warning at elevator2.v(79): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102318 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(81) " "Verilog HDL Always Construct warning at elevator2.v(81): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102318 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(81) " "Verilog HDL assignment warning at elevator2.v(81): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102318 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(83) " "Verilog HDL Always Construct warning at elevator2.v(83): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102318 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(83) " "Verilog HDL assignment warning at elevator2.v(83): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102318 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(85) " "Verilog HDL Always Construct warning at elevator2.v(85): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102318 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(85) " "Verilog HDL assignment warning at elevator2.v(85): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102318 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(87) " "Verilog HDL Always Construct warning at elevator2.v(87): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102318 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(87) " "Verilog HDL assignment warning at elevator2.v(87): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102318 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(89) " "Verilog HDL Always Construct warning at elevator2.v(89): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102318 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(89) " "Verilog HDL assignment warning at elevator2.v(89): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102318 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(91) " "Verilog HDL assignment warning at elevator2.v(91): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102319 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "elevator2.v(93) " "Verilog HDL Case Statement warning at elevator2.v(93): case item expression never matches the case expression" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 93 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1620205102319 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(118) " "Verilog HDL assignment warning at elevator2.v(118): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102319 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(120) " "Verilog HDL Always Construct warning at elevator2.v(120): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102319 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(120) " "Verilog HDL assignment warning at elevator2.v(120): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102319 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(122) " "Verilog HDL Always Construct warning at elevator2.v(122): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102319 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(122) " "Verilog HDL assignment warning at elevator2.v(122): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102319 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(124) " "Verilog HDL Always Construct warning at elevator2.v(124): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102319 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(124) " "Verilog HDL assignment warning at elevator2.v(124): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102319 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(126) " "Verilog HDL Always Construct warning at elevator2.v(126): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102319 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(126) " "Verilog HDL assignment warning at elevator2.v(126): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102319 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(128) " "Verilog HDL Always Construct warning at elevator2.v(128): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102319 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(128) " "Verilog HDL assignment warning at elevator2.v(128): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102320 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(130) " "Verilog HDL Always Construct warning at elevator2.v(130): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102320 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(130) " "Verilog HDL assignment warning at elevator2.v(130): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102320 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(132) " "Verilog HDL Always Construct warning at elevator2.v(132): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102320 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(132) " "Verilog HDL assignment warning at elevator2.v(132): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102320 "|elevator2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Layer elevator2.v(134) " "Verilog HDL Always Construct warning at elevator2.v(134): variable \"Layer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620205102320 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(134) " "Verilog HDL assignment warning at elevator2.v(134): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102320 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 elevator2.v(136) " "Verilog HDL assignment warning at elevator2.v(136): truncated value with size 32 to match size of target (3)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620205102320 "|elevator2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NextState elevator2.v(45) " "Verilog HDL Always Construct warning at elevator2.v(45): inferring latch(es) for variable \"NextState\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620205102320 "|elevator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[0\] elevator2.v(45) " "Inferred latch for \"NextState\[0\]\" at elevator2.v(45)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620205102322 "|elevator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[1\] elevator2.v(45) " "Inferred latch for \"NextState\[1\]\" at elevator2.v(45)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620205102322 "|elevator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[2\] elevator2.v(45) " "Inferred latch for \"NextState\[2\]\" at elevator2.v(45)" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620205102322 "|elevator2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ad_Counter Ad_Counter:add " "Elaborating entity \"Ad_Counter\" for hierarchy \"Ad_Counter:add\"" {  } { { "elevator2.v" "add" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620205102333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[1\] " "Latch NextState\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620205102668 ""}  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620205102668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[0\] " "Latch NextState\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620205102668 ""}  } { { "elevator2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/elevator2.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620205102668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620205102840 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620205102840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620205102840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620205102840 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/output_files/EXAM4.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Vela Projects/FPGA_Exam4/output_files/EXAM4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620205102887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620205102934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 05 16:58:22 2021 " "Processing ended: Wed May 05 16:58:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620205102934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620205102934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620205102934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620205102934 ""}
