$date
        2025-Jul-04 16:14:39
$end
$version
        Vivado v2022.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 1 " BicubicDDRTest_i/system_ila_0/inst/probe0_1 $end
$var reg 1 # BicubicDDRTest_i/system_ila_0/inst/probe1_1 $end
$var reg 32 $ BicubicDDRTest_i/system_ila_0/inst/net_slot_0_axis_tdata [31:0] $end
$var reg 4 D BicubicDDRTest_i/system_ila_0/inst/net_slot_0_axis_tkeep [3:0] $end
$var reg 1 H BicubicDDRTest_i/system_ila_0/inst/net_slot_0_axis_tvalid $end
$var reg 1 I BicubicDDRTest_i/system_ila_0/inst/net_slot_0_axis_tready $end
$var reg 1 J BicubicDDRTest_i/system_ila_0/inst/net_slot_0_axis_tlast $end
$var reg 32 K BicubicDDRTest_i/system_ila_0/inst/net_slot_1_axis_tdata [31:0] $end
$var reg 1 k BicubicDDRTest_i/system_ila_0/inst/net_slot_1_axis_tvalid $end
$var reg 1 l BicubicDDRTest_i/system_ila_0/inst/net_slot_1_axis_tready $end
$var reg 1 m BicubicDDRTest_i/system_ila_0/inst/net_slot_1_axis_tlast $end
$var reg 3 n Interface__i1_s0___axi_dma_0_M_AXIS_MM2S_ [2:0] $end
$var reg 3 q Interface__i1_s1___BicubicResizer_0_m_axis_ [2:0] $end
$var reg 3 t T_Channel__i1_s0___axi_dma_0_M_AXIS_MM2S_ [2:0] $end
$var reg 3 w T_Channel__i1_s1___BicubicResizer_0_m_axis_ [2:0] $end
$var reg 1 z _TRIGGER $end
$var reg 1 { _WINDOW $end
$var reg 1 | _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0#
b0 $
b0 D
0H
1I
0J
b0 K
0k
1l
0m
b11 n
b11 q
b11 t
b11 w
0z
1{
0|
$end
#512
0l
1z
#526
1l
