$date
	Sat Sep 28 21:18:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Decoder_tb $end
$var wire 5 ! shamt [4:0] $end
$var wire 5 " rs2 [4:0] $end
$var wire 5 # rs1 [4:0] $end
$var wire 5 $ rd [4:0] $end
$var wire 7 % opcode [6:0] $end
$var wire 32 & imm [31:0] $end
$var wire 7 ' funct7 [6:0] $end
$var wire 3 ( funct3 [2:0] $end
$var wire 1 ) RegWrite $end
$var wire 1 * MemtoReg $end
$var wire 1 + MemWrite $end
$var wire 1 , MemRead $end
$var wire 1 - Branch $end
$var wire 1 . ALUSrc $end
$var wire 2 / ALUOp [1:0] $end
$var reg 32 0 instr [31:0] $end
$scope module uut $end
$var wire 32 1 instr [31:0] $end
$var reg 2 2 ALUOp [1:0] $end
$var reg 1 . ALUSrc $end
$var reg 1 - Branch $end
$var reg 1 , MemRead $end
$var reg 1 + MemWrite $end
$var reg 1 * MemtoReg $end
$var reg 1 ) RegWrite $end
$var reg 3 3 funct3 [2:0] $end
$var reg 7 4 funct7 [6:0] $end
$var reg 32 5 imm [31:0] $end
$var reg 7 6 opcode [6:0] $end
$var reg 5 7 rd [4:0] $end
$var reg 5 8 rs1 [4:0] $end
$var reg 5 9 rs2 [4:0] $end
$var reg 5 : shamt [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 :
b11 9
b10 8
b1 7
b110011 6
b0 5
b0 4
b0 3
b10 2
b1100010000000010110011 1
b1100010000000010110011 0
b10 /
0.
0-
0,
0+
0*
1)
b0 (
b0 '
b0 &
b110011 %
b1 $
b10 #
b11 "
b0 !
$end
#100
b1 &
b1 5
1.
b11 /
b11 2
1)
b1 "
b1 9
b10011 %
b10011 6
b100010000000010010011 0
b100010000000010010011 1
#200
1+
b0 /
b0 2
1.
0)
b0 &
b0 5
b10 (
b10 3
b0 $
b0 7
b100011 %
b100011 6
b100010010000000100011 0
b100010010000000100011 1
#300
b10 &
b10 5
b1 /
b1 2
1-
0.
0+
b10 "
b10 9
b1 #
b1 8
b0 (
b0 3
b10 $
b10 7
b1100011 %
b1100011 6
b1000001000000101100011 0
b1000001000000101100011 1
#400
1.
1)
b0 /
b0 2
0-
b110000000000100 &
b110000000000100 5
b100 "
b100 9
b0 #
b0 8
b110 (
b110 3
b1 $
b1 7
b1101111 %
b1101111 6
b10000000110000011101111 0
b10000000110000011101111 1
#500
1,
1*
1.
1)
b0 &
b0 5
b0 "
b0 9
b101 #
b101 8
b10 (
b10 3
b100 $
b100 7
b11 %
b11 6
b101010001000000011 0
b101010001000000011 1
#600
b1 &
b1 5
b11 /
b11 2
1.
0*
0,
1)
b1 "
b1 9
b10 #
b10 8
b1 (
b1 3
b1 $
b1 7
b10011 %
b10011 6
b100010001000010010011 0
b100010001000010010011 1
#700
b11 /
b11 2
1.
1)
b1 &
b1 5
b101 (
b101 3
b100010101000010010011 0
b100010101000010010011 1
#800
b11 /
b11 2
1.
1)
b10000000001 &
b10000000001 5
b100000 '
b100000 4
b1000000000100010101000010010011 0
b1000000000100010101000010010011 1
#900
