Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Oct 27 12:45:33 2020
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            1 |
|      4 |            1 |
|      7 |            1 |
|      8 |            6 |
|      9 |            2 |
|     13 |            1 |
|     14 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           24 |
| Yes          | No                    | No                     |               9 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              88 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | rx/rx/flag_err_internal       | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | rx/rx/rx_serial_data_internal | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG |                               |                  |                3 |              3 |
|  clk_IBUF_BUFG | cntr                          | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG | FSM_onehot_state[6]_i_1_n_0   | rst_IBUF         |                1 |              7 |
|  clk_2         | tx/tx/tx_reg_1                | rst_IBUF         |                2 |              8 |
|  clk_2         | tx/tx/tx_shift_reg_0          | rst_IBUF         |                1 |              8 |
|  clk_IBUF_BUFG | ram_addra                     | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | ram_addrb                     | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | rx/rx/rx_data                 | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | rx/rx/rx_shift_reg_0          | rst_IBUF         |                1 |              8 |
|  clk_IBUF_BUFG | rx/cnt_reg[18]                |                  |                3 |              9 |
|  clk_2         |                               |                  |                3 |              9 |
|  clk_2         | tx/tx/sample_count            | rst_IBUF         |                5 |             13 |
|  clk_IBUF_BUFG | rx/rx/sample_count            | rst_IBUF         |                6 |             14 |
|  clk_2         |                               | rst_IBUF         |                9 |             18 |
|  clk_IBUF_BUFG |                               | rst_IBUF         |               15 |             46 |
+----------------+-------------------------------+------------------+------------------+----------------+


