11:38:31 INFO  : Registering command handlers for SDK TCF services
11:38:32 INFO  : Launching XSCT server: xsct -n -interactive /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/temp_xsdb_launch_script.tcl
11:38:33 INFO  : XSCT server has started successfully.
11:38:33 INFO  : Successfully done setting XSCT server connection channel  
11:38:33 INFO  : Successfully done setting SDK workspace  
11:38:33 INFO  : Processing command line option -hwspec /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper.hdf.
11:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:40:25 INFO  : FPGA configured successfully with bitstream "/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:43:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:43:23 INFO  : 'fpga -state' command is executed.
11:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:43:23 INFO  : 'jtag frequency' command is executed.
11:43:23 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:23 INFO  : Context for 'APU' is selected.
11:43:23 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:43:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:23 INFO  : Context for 'APU' is selected.
11:43:23 INFO  : 'stop' command is executed.
11:43:24 INFO  : 'ps7_init' command is executed.
11:43:24 INFO  : 'ps7_post_config' command is executed.
11:43:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:43:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:24 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:54 INFO  : Disconnected from the channel tcfchan#1.
11:45:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:45:22 INFO  : 'fpga -state' command is executed.
11:45:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:45:22 INFO  : 'jtag frequency' command is executed.
11:45:22 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:22 INFO  : Context for 'APU' is selected.
11:45:23 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:45:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:23 INFO  : Context for 'APU' is selected.
11:45:23 INFO  : 'stop' command is executed.
11:45:23 INFO  : 'ps7_init' command is executed.
11:45:23 INFO  : 'ps7_post_config' command is executed.
11:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:23 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:45:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

08:38:29 INFO  : Launching XSCT server: xsct -n -interactive /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/temp_xsdb_launch_script.tcl
08:38:31 INFO  : XSCT server has started successfully.
08:38:35 INFO  : Successfully done setting XSCT server connection channel  
08:38:35 INFO  : Successfully done setting SDK workspace  
08:38:41 INFO  : Registering command handlers for SDK TCF services
08:38:41 INFO  : Processing command line option -hwspec /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper.hdf.
08:38:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:43:55 INFO  : 'fpga -state' command is executed.
08:45:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:45:12 INFO  : 'fpga -state' command is executed.
08:45:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:46:00 INFO  : FPGA configured successfully with bitstream "/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:46:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:46:39 INFO  : 'fpga -state' command is executed.
08:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:46:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:46:39 INFO  : 'jtag frequency' command is executed.
08:46:39 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:46:39 INFO  : Context for 'APU' is selected.
08:46:39 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
08:46:39 INFO  : Context for 'APU' is selected.
08:46:40 INFO  : 'stop' command is executed.
08:46:40 INFO  : 'ps7_init' command is executed.
08:46:40 INFO  : 'ps7_post_config' command is executed.
08:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:40 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:46:40 INFO  : 'configparams force-mem-access 0' command is executed.
08:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

08:48:44 INFO  : Disconnected from the channel tcfchan#1.
08:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:54:26 INFO  : 'fpga -state' command is executed.
08:54:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:54:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:54:26 INFO  : 'jtag frequency' command is executed.
08:54:26 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:54:26 INFO  : Context for 'APU' is selected.
08:54:26 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:54:26 INFO  : 'configparams force-mem-access 1' command is executed.
08:54:26 INFO  : Context for 'APU' is selected.
08:54:26 INFO  : 'stop' command is executed.
08:54:26 INFO  : 'ps7_init' command is executed.
08:54:26 INFO  : 'ps7_post_config' command is executed.
08:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:27 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:54:27 INFO  : 'configparams force-mem-access 0' command is executed.
08:54:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

08:54:44 INFO  : Disconnected from the channel tcfchan#2.
08:54:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:54:55 INFO  : 'fpga -state' command is executed.
08:54:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:54:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:54:55 INFO  : 'jtag frequency' command is executed.
08:54:55 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:54:55 INFO  : Context for 'APU' is selected.
08:54:55 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:54:55 INFO  : 'configparams force-mem-access 1' command is executed.
08:54:55 INFO  : Context for 'APU' is selected.
08:54:55 INFO  : 'stop' command is executed.
08:54:56 INFO  : 'ps7_init' command is executed.
08:54:56 INFO  : 'ps7_post_config' command is executed.
08:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:56 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:54:56 INFO  : 'configparams force-mem-access 0' command is executed.
08:54:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

08:55:33 INFO  : Disconnected from the channel tcfchan#3.
08:57:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:57:06 INFO  : 'fpga -state' command is executed.
08:57:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:57:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:57:06 INFO  : 'jtag frequency' command is executed.
08:57:06 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:57:07 INFO  : Context for 'APU' is selected.
08:57:09 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:57:09 INFO  : 'configparams force-mem-access 1' command is executed.
08:57:09 INFO  : Context for 'APU' is selected.
08:57:09 INFO  : 'stop' command is executed.
08:57:09 INFO  : 'ps7_init' command is executed.
08:57:09 INFO  : 'ps7_post_config' command is executed.
08:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:57:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:57:10 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:57:10 INFO  : 'configparams force-mem-access 0' command is executed.
08:57:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

08:57:45 INFO  : Disconnected from the channel tcfchan#4.
09:02:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:02:05 INFO  : 'fpga -state' command is executed.
09:02:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:02:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:02:06 INFO  : 'jtag frequency' command is executed.
09:02:06 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:02:06 INFO  : Context for 'APU' is selected.
09:02:10 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:02:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:02:11 INFO  : Context for 'APU' is selected.
09:02:11 INFO  : 'stop' command is executed.
09:02:11 INFO  : 'ps7_init' command is executed.
09:02:12 INFO  : 'ps7_post_config' command is executed.
09:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:02:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:02:13 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:02:13 INFO  : 'configparams force-mem-access 0' command is executed.
09:02:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

09:08:41 INFO  : Disconnected from the channel tcfchan#5.
09:10:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:10:15 INFO  : 'fpga -state' command is executed.
09:10:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:10:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:10:15 INFO  : 'jtag frequency' command is executed.
09:10:15 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:10:15 INFO  : Context for 'APU' is selected.
09:10:18 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:10:18 INFO  : 'configparams force-mem-access 1' command is executed.
09:10:18 INFO  : Context for 'APU' is selected.
09:10:18 INFO  : 'stop' command is executed.
09:10:18 INFO  : 'ps7_init' command is executed.
09:10:18 INFO  : 'ps7_post_config' command is executed.
09:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:19 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
09:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

09:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:19 INFO  : 'con' command is executed.
09:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:10:19 INFO  : Disconnected from the channel tcfchan#6.
09:10:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:10:47 INFO  : 'fpga -state' command is executed.
09:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:10:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:10:47 INFO  : 'jtag frequency' command is executed.
09:10:47 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:10:47 INFO  : Context for 'APU' is selected.
09:10:47 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:10:47 INFO  : 'configparams force-mem-access 1' command is executed.
09:10:47 INFO  : Context for 'APU' is selected.
09:10:47 INFO  : 'stop' command is executed.
09:10:48 INFO  : 'ps7_init' command is executed.
09:10:48 INFO  : 'ps7_post_config' command is executed.
09:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:48 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:10:48 INFO  : 'configparams force-mem-access 0' command is executed.
09:10:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:59 INFO  : Disconnected from the channel tcfchan#7.
09:16:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:16:42 INFO  : 'fpga -state' command is executed.
09:16:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:16:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:16:42 INFO  : 'jtag frequency' command is executed.
09:16:42 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:16:42 INFO  : Context for 'APU' is selected.
09:16:42 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:16:42 INFO  : 'configparams force-mem-access 1' command is executed.
09:16:42 INFO  : Context for 'APU' is selected.
09:16:42 INFO  : 'stop' command is executed.
09:16:43 INFO  : 'ps7_init' command is executed.
09:16:43 INFO  : 'ps7_post_config' command is executed.
09:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:43 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:16:43 INFO  : 'configparams force-mem-access 0' command is executed.
09:16:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

09:17:06 INFO  : Disconnected from the channel tcfchan#8.
09:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:25:58 INFO  : 'fpga -state' command is executed.
09:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:25:59 INFO  : 'jtag frequency' command is executed.
09:25:59 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:25:59 INFO  : Context for 'APU' is selected.
09:25:59 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:25:59 INFO  : 'configparams force-mem-access 1' command is executed.
09:25:59 INFO  : Context for 'APU' is selected.
09:25:59 INFO  : 'stop' command is executed.
09:25:59 INFO  : 'ps7_init' command is executed.
09:25:59 INFO  : 'ps7_post_config' command is executed.
09:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:59 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:25:59 INFO  : 'configparams force-mem-access 0' command is executed.
09:25:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:14 INFO  : Disconnected from the channel tcfchan#9.
09:26:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:26:27 INFO  : 'fpga -state' command is executed.
09:26:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:26:28 INFO  : 'jtag frequency' command is executed.
09:26:28 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:26:28 INFO  : Context for 'APU' is selected.
09:26:28 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:26:28 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:28 INFO  : Context for 'APU' is selected.
09:26:28 INFO  : 'stop' command is executed.
09:26:28 INFO  : 'ps7_init' command is executed.
09:26:28 INFO  : 'ps7_post_config' command is executed.
09:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:28 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:26:28 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:04 INFO  : Disconnected from the channel tcfchan#10.
09:35:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:35:36 INFO  : 'fpga -state' command is executed.
09:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:35:37 INFO  : 'jtag frequency' command is executed.
09:35:37 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:35:37 INFO  : Context for 'APU' is selected.
09:35:37 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:35:37 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:37 INFO  : Context for 'APU' is selected.
09:35:37 INFO  : 'stop' command is executed.
09:35:37 INFO  : 'ps7_init' command is executed.
09:35:37 INFO  : 'ps7_post_config' command is executed.
09:35:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:35:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:38 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:38 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:57 INFO  : Disconnected from the channel tcfchan#11.
09:54:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:54:27 INFO  : 'fpga -state' command is executed.
09:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:54:27 INFO  : 'jtag frequency' command is executed.
09:54:27 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:54:27 INFO  : Context for 'APU' is selected.
09:54:27 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:54:27 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:27 INFO  : Context for 'APU' is selected.
09:54:27 INFO  : 'stop' command is executed.
09:54:28 INFO  : 'ps7_init' command is executed.
09:54:28 INFO  : 'ps7_post_config' command is executed.
09:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:28 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:43 INFO  : Disconnected from the channel tcfchan#12.
10:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:32:02 INFO  : 'fpga -state' command is executed.
10:32:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:32:02 INFO  : 'jtag frequency' command is executed.
10:32:02 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:02 INFO  : Context for 'APU' is selected.
10:32:02 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:32:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:02 INFO  : Context for 'APU' is selected.
10:32:02 INFO  : 'stop' command is executed.
10:32:03 INFO  : 'ps7_init' command is executed.
10:32:03 INFO  : 'ps7_post_config' command is executed.
10:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:03 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:41 INFO  : Disconnected from the channel tcfchan#13.
10:35:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:35:54 INFO  : 'fpga -state' command is executed.
10:35:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:35:54 INFO  : 'jtag frequency' command is executed.
10:35:54 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:54 INFO  : Context for 'APU' is selected.
10:35:54 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:35:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:54 INFO  : Context for 'APU' is selected.
10:35:54 INFO  : 'stop' command is executed.
10:35:55 INFO  : 'ps7_init' command is executed.
10:35:55 INFO  : 'ps7_post_config' command is executed.
10:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:55 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:16 INFO  : Disconnected from the channel tcfchan#14.
10:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:38:26 INFO  : 'fpga -state' command is executed.
10:38:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:38:26 INFO  : 'jtag frequency' command is executed.
10:38:26 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:26 INFO  : Context for 'APU' is selected.
10:38:26 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:38:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:26 INFO  : Context for 'APU' is selected.
10:38:26 INFO  : 'stop' command is executed.
10:38:27 INFO  : 'ps7_init' command is executed.
10:38:27 INFO  : 'ps7_post_config' command is executed.
10:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:27 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:29 INFO  : Disconnected from the channel tcfchan#15.
10:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:55:05 INFO  : 'fpga -state' command is executed.
10:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:55:05 INFO  : 'jtag frequency' command is executed.
10:55:05 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:05 INFO  : Context for 'APU' is selected.
10:55:05 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:55:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:05 INFO  : Context for 'APU' is selected.
10:55:05 INFO  : 'stop' command is executed.
10:55:06 INFO  : 'ps7_init' command is executed.
10:55:06 INFO  : 'ps7_post_config' command is executed.
10:55:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:55:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:06 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:11 INFO  : Registering command handlers for SDK TCF services
11:20:12 INFO  : Launching XSCT server: xsct -n -interactive /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/temp_xsdb_launch_script.tcl
11:20:13 INFO  : XSCT server has started successfully.
11:20:13 INFO  : Successfully done setting XSCT server connection channel  
11:20:13 INFO  : Processing command line option -hwspec /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper.hdf.
11:20:13 INFO  : Successfully done setting SDK workspace  
11:20:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:20:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633079947000,  Project:1632818672000
11:20:15 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper.hdf.
11:20:15 INFO  : Copied contents of /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
11:20:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:20:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v6_7::generate : ERROR: ps7_cortexa9 does not support axi_timer_0 
    while executing
"error "ERROR: $proctype does not support $sleep_timer ""
    (procedure "xsleep_timer_config" line 27)
    invoked from within
"xsleep_timer_config $proctype $os_handle $file_handle"
    (procedure "::sw_standalone_v6_7::generate" line 405)
    invoked from within
"::sw_standalone_v6_7::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

11:20:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

11:20:24 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

11:20:24 ERROR : Error updating BSP project MSS files.
11:20:25 INFO  : Updating hardware inferred compiler options for matrix_m.
11:20:25 INFO  : Clearing existing target manager status.
11:20:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:20:40 INFO  : FPGA configured successfully with bitstream "/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:29:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:29:51 INFO  : 'fpga -state' command is executed.
11:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:29:52 INFO  : 'jtag frequency' command is executed.
11:29:52 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:29:52 INFO  : Context for 'APU' is selected.
11:29:52 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:29:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:52 INFO  : Context for 'APU' is selected.
11:29:52 INFO  : 'stop' command is executed.
11:29:52 INFO  : 'ps7_init' command is executed.
11:29:52 INFO  : 'ps7_post_config' command is executed.
11:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:52 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:07 INFO  : Disconnected from the channel tcfchan#1.
11:31:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:31:31 INFO  : 'fpga -state' command is executed.
11:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:31 INFO  : 'jtag frequency' command is executed.
11:31:31 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:31 INFO  : Context for 'APU' is selected.
11:31:31 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:31:31 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:31 INFO  : Context for 'APU' is selected.
11:31:31 INFO  : 'stop' command is executed.
11:31:31 INFO  : 'ps7_init' command is executed.
11:31:31 INFO  : 'ps7_post_config' command is executed.
11:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:32 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:32 INFO  : 'con' command is executed.
11:31:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:31:32 INFO  : Disconnected from the channel tcfchan#2.
11:31:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:31:57 INFO  : 'fpga -state' command is executed.
11:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:57 INFO  : 'jtag frequency' command is executed.
11:31:57 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:57 INFO  : Context for 'APU' is selected.
11:31:57 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:57 INFO  : Context for 'APU' is selected.
11:31:57 INFO  : 'stop' command is executed.
11:31:58 INFO  : 'ps7_init' command is executed.
11:31:58 INFO  : 'ps7_post_config' command is executed.
11:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:58 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:43 INFO  : Disconnected from the channel tcfchan#3.
11:34:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:34:12 INFO  : 'fpga -state' command is executed.
11:34:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:34:12 INFO  : 'jtag frequency' command is executed.
11:34:12 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:34:12 INFO  : Context for 'APU' is selected.
11:34:12 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:34:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:12 INFO  : Context for 'APU' is selected.
11:34:12 INFO  : 'stop' command is executed.
11:34:12 INFO  : 'ps7_init' command is executed.
11:34:12 INFO  : 'ps7_post_config' command is executed.
11:34:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:34:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:13 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:55 INFO  : Disconnected from the channel tcfchan#4.
11:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:38:10 INFO  : 'fpga -state' command is executed.
11:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:38:10 INFO  : 'jtag frequency' command is executed.
11:38:10 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:38:10 INFO  : Context for 'APU' is selected.
11:38:10 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:38:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:10 INFO  : Context for 'APU' is selected.
11:38:10 INFO  : 'stop' command is executed.
11:38:10 INFO  : 'ps7_init' command is executed.
11:38:10 INFO  : 'ps7_post_config' command is executed.
11:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:11 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:23 INFO  : Disconnected from the channel tcfchan#5.
11:39:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:39:58 INFO  : 'fpga -state' command is executed.
11:39:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:39:58 INFO  : 'jtag frequency' command is executed.
11:39:58 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:58 INFO  : Context for 'APU' is selected.
11:39:58 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:39:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:58 INFO  : Context for 'APU' is selected.
11:39:58 INFO  : 'stop' command is executed.
11:39:59 INFO  : 'ps7_init' command is executed.
11:39:59 INFO  : 'ps7_post_config' command is executed.
11:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:59 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:17 INFO  : Disconnected from the channel tcfchan#6.
08:53:48 INFO  : Registering command handlers for SDK TCF services
08:53:49 INFO  : Launching XSCT server: xsct -n -interactive /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/temp_xsdb_launch_script.tcl
08:53:50 INFO  : XSCT server has started successfully.
08:53:50 INFO  : Successfully done setting XSCT server connection channel  
08:53:50 INFO  : Processing command line option -hwspec /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper.hdf.
08:53:50 INFO  : Successfully done setting SDK workspace  
08:53:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:54:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:54:30 INFO  : 'fpga -state' command is executed.
08:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:54:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:54:30 INFO  : 'jtag frequency' command is executed.
08:54:30 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:54:30 INFO  : Context for 'APU' is selected.
08:54:30 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:54:30 INFO  : 'configparams force-mem-access 1' command is executed.
08:54:30 INFO  : Context for 'APU' is selected.
08:54:30 INFO  : 'stop' command is executed.
08:54:30 INFO  : 'ps7_init' command is executed.
08:54:30 INFO  : 'ps7_post_config' command is executed.
08:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:31 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
08:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

08:56:43 INFO  : Disconnected from the channel tcfchan#1.
08:57:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:57:36 INFO  : 'fpga -state' command is executed.
08:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:57:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:57:36 INFO  : 'jtag frequency' command is executed.
08:57:36 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:57:36 INFO  : Context for 'APU' is selected.
08:57:36 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:57:36 INFO  : 'configparams force-mem-access 1' command is executed.
08:57:36 INFO  : Context for 'APU' is selected.
08:57:36 INFO  : 'stop' command is executed.
08:57:36 INFO  : 'ps7_init' command is executed.
08:57:36 INFO  : 'ps7_post_config' command is executed.
08:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:57:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:57:37 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:57:37 INFO  : 'configparams force-mem-access 0' command is executed.
08:57:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

08:59:54 INFO  : Disconnected from the channel tcfchan#2.
09:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:10:38 INFO  : 'fpga -state' command is executed.
09:10:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:10:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:10:39 INFO  : 'jtag frequency' command is executed.
09:10:39 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:10:39 INFO  : Context for 'APU' is selected.
09:10:39 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:10:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:10:39 INFO  : Context for 'APU' is selected.
09:10:39 INFO  : 'stop' command is executed.
09:10:39 INFO  : 'ps7_init' command is executed.
09:10:39 INFO  : 'ps7_post_config' command is executed.
09:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:39 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:10:39 INFO  : 'configparams force-mem-access 0' command is executed.
09:10:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

09:11:54 INFO  : Disconnected from the channel tcfchan#3.
13:52:32 INFO  : Registering command handlers for SDK TCF services
13:52:33 INFO  : Launching XSCT server: xsct -n -interactive /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/temp_xsdb_launch_script.tcl
13:52:34 INFO  : XSCT server has started successfully.
13:52:34 INFO  : Successfully done setting XSCT server connection channel  
13:52:34 INFO  : Successfully done setting SDK workspace  
13:52:34 INFO  : Processing command line option -hwspec /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper.hdf.
13:52:34 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:53:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:53:17 INFO  : FPGA configured successfully with bitstream "/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:53:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:53:27 INFO  : 'fpga -state' command is executed.
13:53:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:53:27 INFO  : 'jtag frequency' command is executed.
13:53:27 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:27 INFO  : Context for 'APU' is selected.
13:53:27 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:53:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:27 INFO  : Context for 'APU' is selected.
13:53:27 INFO  : 'stop' command is executed.
13:53:28 INFO  : 'ps7_init' command is executed.
13:53:28 INFO  : 'ps7_post_config' command is executed.
13:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:28 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:47 INFO  : Disconnected from the channel tcfchan#1.
14:12:10 INFO  : Registering command handlers for SDK TCF services
14:12:10 INFO  : Launching XSCT server: xsct -n -interactive /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/temp_xsdb_launch_script.tcl
14:12:11 INFO  : XSCT server has started successfully.
14:12:11 INFO  : Successfully done setting XSCT server connection channel  
14:12:11 INFO  : Processing command line option -hwspec /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper.hdf.
14:12:11 INFO  : Successfully done setting SDK workspace  
14:12:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:12:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1634299893000,  Project:1633079947000
14:12:13 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper.hdf.
14:12:13 INFO  : Copied contents of /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:12:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:12:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v6_7::generate : ERROR: ps7_cortexa9 does not support axi_timer_0 
    while executing
"error "ERROR: $proctype does not support $sleep_timer ""
    (procedure "xsleep_timer_config" line 27)
    invoked from within
"xsleep_timer_config $proctype $os_handle $file_handle"
    (procedure "::sw_standalone_v6_7::generate" line 405)
    invoked from within
"::sw_standalone_v6_7::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

14:12:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

14:12:22 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

14:12:22 ERROR : Error updating BSP project MSS files.
14:12:22 INFO  : Updating hardware inferred compiler options for matrix_m.
14:12:22 INFO  : Clearing existing target manager status.
14:22:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:22:53 INFO  : FPGA configured successfully with bitstream "/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:23:25 INFO  : 'fpga -state' command is executed.
14:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:23:26 INFO  : 'jtag frequency' command is executed.
14:23:26 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:26 INFO  : Context for 'APU' is selected.
14:23:26 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:23:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:26 INFO  : Context for 'APU' is selected.
14:23:26 INFO  : 'stop' command is executed.
14:23:26 INFO  : 'ps7_init' command is executed.
14:23:26 INFO  : 'ps7_post_config' command is executed.
14:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:26 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:58 INFO  : Disconnected from the channel tcfchan#1.
14:24:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:24:11 INFO  : 'fpga -state' command is executed.
14:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:24:11 INFO  : 'jtag frequency' command is executed.
14:24:11 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:11 INFO  : Context for 'APU' is selected.
14:24:11 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:24:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:11 INFO  : Context for 'APU' is selected.
14:24:11 INFO  : 'stop' command is executed.
14:24:12 INFO  : 'ps7_init' command is executed.
14:24:12 INFO  : 'ps7_post_config' command is executed.
14:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:12 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:45 INFO  : Disconnected from the channel tcfchan#2.
14:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:24:57 INFO  : FPGA configured successfully with bitstream "/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:25:18 INFO  : 'fpga -state' command is executed.
14:25:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:25:18 INFO  : 'jtag frequency' command is executed.
14:25:18 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:18 INFO  : Context for 'APU' is selected.
14:25:18 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:25:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:18 INFO  : Context for 'APU' is selected.
14:25:18 INFO  : 'stop' command is executed.
14:25:19 INFO  : 'ps7_init' command is executed.
14:25:19 INFO  : 'ps7_post_config' command is executed.
14:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:19 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:19 INFO  : 'con' command is executed.
14:25:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:25:19 INFO  : Disconnected from the channel tcfchan#3.
14:27:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:27:01 INFO  : 'fpga -state' command is executed.
14:27:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:27:01 INFO  : 'jtag frequency' command is executed.
14:27:01 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:01 INFO  : Context for 'APU' is selected.
14:27:01 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:27:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:01 INFO  : Context for 'APU' is selected.
14:27:01 INFO  : 'stop' command is executed.
14:27:02 INFO  : 'ps7_init' command is executed.
14:27:02 INFO  : 'ps7_post_config' command is executed.
14:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:02 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:44 INFO  : Disconnected from the channel tcfchan#4.
14:31:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:31:29 INFO  : 'fpga -state' command is executed.
14:31:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:29 INFO  : 'jtag frequency' command is executed.
14:31:29 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:29 INFO  : Context for 'APU' is selected.
14:31:29 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:31:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:29 INFO  : Context for 'APU' is selected.
14:31:29 INFO  : 'stop' command is executed.
14:31:30 INFO  : 'ps7_init' command is executed.
14:31:30 INFO  : 'ps7_post_config' command is executed.
14:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:30 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:51 INFO  : Disconnected from the channel tcfchan#5.
14:34:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:10 INFO  : 'fpga -state' command is executed.
14:34:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:10 INFO  : 'jtag frequency' command is executed.
14:34:10 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:10 INFO  : Context for 'APU' is selected.
14:34:10 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:34:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:10 INFO  : Context for 'APU' is selected.
14:34:10 INFO  : 'stop' command is executed.
14:34:11 INFO  : 'ps7_init' command is executed.
14:34:11 INFO  : 'ps7_post_config' command is executed.
14:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:11 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:11 INFO  : 'con' command is executed.
14:34:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:34:11 INFO  : Disconnected from the channel tcfchan#6.
14:34:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:46 INFO  : 'fpga -state' command is executed.
14:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:46 INFO  : 'jtag frequency' command is executed.
14:34:46 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:46 INFO  : Context for 'APU' is selected.
14:34:46 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:46 INFO  : Context for 'APU' is selected.
14:34:46 INFO  : 'stop' command is executed.
14:34:46 INFO  : 'ps7_init' command is executed.
14:34:46 INFO  : 'ps7_post_config' command is executed.
14:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:47 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:47 INFO  : 'con' command is executed.
14:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:34:47 INFO  : Disconnected from the channel tcfchan#7.
14:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:35:18 INFO  : 'fpga -state' command is executed.
14:35:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:18 INFO  : 'jtag frequency' command is executed.
14:35:18 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:18 INFO  : Context for 'APU' is selected.
14:35:18 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:18 INFO  : Context for 'APU' is selected.
14:35:18 INFO  : 'stop' command is executed.
14:35:18 INFO  : 'ps7_init' command is executed.
14:35:18 INFO  : 'ps7_post_config' command is executed.
14:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:19 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:19 INFO  : 'con' command is executed.
14:35:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:35:19 INFO  : Disconnected from the channel tcfchan#8.
14:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:37:54 INFO  : 'fpga -state' command is executed.
14:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:37:54 INFO  : 'jtag frequency' command is executed.
14:37:54 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:54 INFO  : Context for 'APU' is selected.
14:37:54 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:37:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:54 INFO  : Context for 'APU' is selected.
14:37:54 INFO  : 'stop' command is executed.
14:37:55 INFO  : 'ps7_init' command is executed.
14:37:55 INFO  : 'ps7_post_config' command is executed.
14:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:55 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:55 INFO  : 'con' command is executed.
14:37:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:37:55 INFO  : Disconnected from the channel tcfchan#9.
14:38:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:38:34 INFO  : 'fpga -state' command is executed.
14:38:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:38:35 INFO  : 'jtag frequency' command is executed.
14:38:35 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:35 INFO  : Context for 'APU' is selected.
14:38:35 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:38:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:35 INFO  : Context for 'APU' is selected.
14:38:35 INFO  : 'stop' command is executed.
14:38:35 INFO  : 'ps7_init' command is executed.
14:38:35 INFO  : 'ps7_post_config' command is executed.
14:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:35 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:35 INFO  : 'con' command is executed.
14:38:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:38:35 INFO  : Disconnected from the channel tcfchan#10.
14:39:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:39:17 INFO  : FPGA configured successfully with bitstream "/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:40:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:40:36 INFO  : 'fpga -state' command is executed.
14:40:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:40:36 INFO  : 'jtag frequency' command is executed.
14:40:36 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:36 INFO  : Context for 'APU' is selected.
14:40:36 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:40:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:36 INFO  : Context for 'APU' is selected.
14:40:36 INFO  : 'stop' command is executed.
14:40:37 INFO  : 'ps7_init' command is executed.
14:40:37 INFO  : 'ps7_post_config' command is executed.
14:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:37 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:37 INFO  : 'con' command is executed.
14:40:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:40:37 INFO  : Disconnected from the channel tcfchan#11.
14:50:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:50:13 INFO  : 'fpga -state' command is executed.
14:50:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:13 INFO  : 'jtag frequency' command is executed.
14:50:13 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:13 INFO  : Context for 'APU' is selected.
14:50:13 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:50:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:13 INFO  : Context for 'APU' is selected.
14:50:13 INFO  : 'stop' command is executed.
14:50:14 INFO  : 'ps7_init' command is executed.
14:50:14 INFO  : 'ps7_post_config' command is executed.
14:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:14 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:14 INFO  : Memory regions updated for context APU
14:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:14 INFO  : 'con' command is executed.
14:50:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:50:14 INFO  : Launch script is exported to file '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_matrix_m.elf_on_local.tcl'
14:50:16 INFO  : Disconnected from the channel tcfchan#12.
14:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:50:17 INFO  : 'fpga -state' command is executed.
14:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:17 INFO  : 'jtag frequency' command is executed.
14:50:17 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:17 INFO  : Context for 'APU' is selected.
14:50:17 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:50:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:17 INFO  : Context for 'APU' is selected.
14:50:17 INFO  : 'stop' command is executed.
14:50:17 INFO  : 'ps7_init' command is executed.
14:50:17 INFO  : 'ps7_post_config' command is executed.
14:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:17 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:17 INFO  : Memory regions updated for context APU
14:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:18 INFO  : 'con' command is executed.
14:50:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:50:18 INFO  : Launch script is exported to file '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_matrix_m.elf_on_local.tcl'
14:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:50:35 INFO  : 'fpga -state' command is executed.
14:50:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:35 INFO  : 'jtag frequency' command is executed.
14:50:35 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:35 INFO  : Context for 'APU' is selected.
14:50:35 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:50:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:35 INFO  : Context for 'APU' is selected.
14:50:35 INFO  : 'stop' command is executed.
14:50:36 INFO  : 'ps7_init' command is executed.
14:50:36 INFO  : 'ps7_post_config' command is executed.
14:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:36 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:56 INFO  : Disconnected from the channel tcfchan#13.
14:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:57 INFO  : 'fpga -state' command is executed.
14:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:57 INFO  : 'jtag frequency' command is executed.
14:53:57 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:57 INFO  : Context for 'APU' is selected.
14:53:57 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:57 INFO  : Context for 'APU' is selected.
14:53:57 INFO  : 'stop' command is executed.
14:53:58 INFO  : 'ps7_init' command is executed.
14:53:58 INFO  : 'ps7_post_config' command is executed.
14:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:58 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:09 INFO  : Disconnected from the channel tcfchan#14.
14:54:20 WARN  : channel "tcfchan#13" closed
14:54:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:54:38 INFO  : 'fpga -state' command is executed.
14:54:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:54:38 INFO  : 'jtag frequency' command is executed.
14:54:38 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:38 INFO  : Context for 'APU' is selected.
14:54:38 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:54:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:38 INFO  : Context for 'APU' is selected.
14:54:39 INFO  : 'stop' command is executed.
14:54:39 INFO  : 'ps7_init' command is executed.
14:54:39 INFO  : 'ps7_post_config' command is executed.
14:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:40 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:31 INFO  : Disconnected from the channel tcfchan#15.
15:00:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:00:33 INFO  : FPGA configured successfully with bitstream "/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:00:42 INFO  : 'fpga -state' command is executed.
15:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:00:42 INFO  : 'jtag frequency' command is executed.
15:00:42 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:42 INFO  : Context for 'APU' is selected.
15:00:42 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:00:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:42 INFO  : Context for 'APU' is selected.
15:00:42 INFO  : 'stop' command is executed.
15:00:43 INFO  : 'ps7_init' command is executed.
15:00:43 INFO  : 'ps7_post_config' command is executed.
15:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:43 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:03 INFO  : Disconnected from the channel tcfchan#16.
15:02:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:02:19 INFO  : 'fpga -state' command is executed.
15:02:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:02:19 INFO  : 'jtag frequency' command is executed.
15:02:19 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:19 INFO  : Context for 'APU' is selected.
15:02:19 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:02:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:19 INFO  : Context for 'APU' is selected.
15:02:19 INFO  : 'stop' command is executed.
15:02:20 INFO  : 'ps7_init' command is executed.
15:02:20 INFO  : 'ps7_post_config' command is executed.
15:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:20 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:14 INFO  : Disconnected from the channel tcfchan#17.
15:04:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:04:12 INFO  : 'fpga -state' command is executed.
15:04:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:12 INFO  : 'jtag frequency' command is executed.
15:04:12 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:12 INFO  : Context for 'APU' is selected.
15:04:12 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:04:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:12 INFO  : Context for 'APU' is selected.
15:04:12 INFO  : 'stop' command is executed.
15:04:12 INFO  : 'ps7_init' command is executed.
15:04:12 INFO  : 'ps7_post_config' command is executed.
15:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:13 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:28 INFO  : Disconnected from the channel tcfchan#18.
15:05:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:05:31 INFO  : 'fpga -state' command is executed.
15:05:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:05:31 INFO  : 'jtag frequency' command is executed.
15:05:31 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:31 INFO  : Context for 'APU' is selected.
15:05:31 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:05:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:31 INFO  : Context for 'APU' is selected.
15:05:31 INFO  : 'stop' command is executed.
15:05:32 INFO  : 'ps7_init' command is executed.
15:05:32 INFO  : 'ps7_post_config' command is executed.
15:05:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:33 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:06 INFO  : Disconnected from the channel tcfchan#19.
15:16:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:16:21 INFO  : 'fpga -state' command is executed.
15:16:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:16:21 INFO  : 'jtag frequency' command is executed.
15:16:21 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:21 INFO  : Context for 'APU' is selected.
15:16:21 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:16:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:21 INFO  : Context for 'APU' is selected.
15:16:21 INFO  : 'stop' command is executed.
15:16:21 INFO  : 'ps7_init' command is executed.
15:16:21 INFO  : 'ps7_post_config' command is executed.
15:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:22 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:59 INFO  : Disconnected from the channel tcfchan#20.
15:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:17 INFO  : 'fpga -state' command is executed.
15:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:17 INFO  : 'jtag frequency' command is executed.
15:18:17 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:17 INFO  : Context for 'APU' is selected.
15:18:17 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:18:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:17 INFO  : Context for 'APU' is selected.
15:18:17 INFO  : 'stop' command is executed.
15:18:17 INFO  : 'ps7_init' command is executed.
15:18:18 INFO  : 'ps7_post_config' command is executed.
15:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:18 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1634304715000,  Project:1634299893000
15:32:48 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:33:06 INFO  : Copied contents of /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:33:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:33:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v6_7::generate : ERROR: ps7_cortexa9 does not support axi_timer_0 
    while executing
"error "ERROR: $proctype does not support $sleep_timer ""
    (procedure "xsleep_timer_config" line 27)
    invoked from within
"xsleep_timer_config $proctype $os_handle $file_handle"
    (procedure "::sw_standalone_v6_7::generate" line 405)
    invoked from within
"::sw_standalone_v6_7::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

15:33:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

15:33:14 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

15:33:14 ERROR : Error updating BSP project MSS files.
15:33:14 INFO  : Updating hardware inferred compiler options for matrix_m.
15:33:18 INFO  : Clearing existing target manager status.
15:33:18 INFO  : Closing and re-opening the MSS file of ther project matrix_m_bsp
15:33:19 INFO  : Closing and re-opening the MSS file of ther project matrix_m_bsp
15:33:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:33:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:41:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:41:57 INFO  : FPGA configured successfully with bitstream "/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:42:04 INFO  : Disconnected from the channel tcfchan#21.
15:42:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:05 INFO  : 'fpga -state' command is executed.
15:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:06 INFO  : 'jtag frequency' command is executed.
15:42:06 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:06 INFO  : Context for 'APU' is selected.
15:42:06 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:42:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:06 INFO  : Context for 'APU' is selected.
15:42:06 INFO  : 'stop' command is executed.
15:42:06 INFO  : 'ps7_init' command is executed.
15:42:06 INFO  : 'ps7_post_config' command is executed.
15:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:06 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:23 INFO  : Disconnected from the channel tcfchan#22.
15:44:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:44:07 ERROR : 'fpga -file /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
15:44:07 INFO  : Issued abort command to xsdb.
15:52:28 INFO  : Registering command handlers for SDK TCF services
15:52:29 INFO  : Launching XSCT server: xsct -n -interactive /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/temp_xsdb_launch_script.tcl
15:52:30 INFO  : XSCT server has started successfully.
15:52:30 INFO  : Successfully done setting XSCT server connection channel  
15:52:30 INFO  : Processing command line option -hwspec /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper.hdf.
15:52:30 INFO  : Successfully done setting SDK workspace  
15:52:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:06 INFO  : FPGA configured successfully with bitstream "/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:15 INFO  : 'fpga -state' command is executed.
15:53:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:15 INFO  : 'jtag frequency' command is executed.
15:53:15 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:15 INFO  : Context for 'APU' is selected.
15:53:16 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:53:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:16 INFO  : Context for 'APU' is selected.
15:53:16 INFO  : 'stop' command is executed.
15:53:16 INFO  : 'ps7_init' command is executed.
15:53:16 INFO  : 'ps7_post_config' command is executed.
15:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:17 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:32 INFO  : Disconnected from the channel tcfchan#1.
15:54:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:48 INFO  : 'fpga -state' command is executed.
15:54:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:48 INFO  : 'jtag frequency' command is executed.
15:54:48 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:48 INFO  : Context for 'APU' is selected.
15:54:48 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:54:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:48 INFO  : Context for 'APU' is selected.
15:54:48 INFO  : 'stop' command is executed.
15:54:49 INFO  : 'ps7_init' command is executed.
15:54:49 INFO  : 'ps7_post_config' command is executed.
15:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:49 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:04 INFO  : Disconnected from the channel tcfchan#2.
15:57:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:53 INFO  : 'fpga -state' command is executed.
15:57:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:53 INFO  : 'jtag frequency' command is executed.
15:57:53 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:53 INFO  : Context for 'APU' is selected.
15:57:55 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:57:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:55 INFO  : Context for 'APU' is selected.
15:57:55 INFO  : 'stop' command is executed.
15:57:56 INFO  : 'ps7_init' command is executed.
15:57:56 INFO  : 'ps7_post_config' command is executed.
15:57:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:56 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:20 INFO  : Disconnected from the channel tcfchan#3.
15:58:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:25 INFO  : 'fpga -state' command is executed.
15:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:25 INFO  : 'jtag frequency' command is executed.
15:58:25 INFO  : Sourcing of '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:25 INFO  : Context for 'APU' is selected.
15:58:28 INFO  : Hardware design information is loaded from '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:58:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:28 INFO  : Context for 'APU' is selected.
15:58:28 INFO  : 'stop' command is executed.
15:58:28 INFO  : 'ps7_init' command is executed.
15:58:28 INFO  : 'ps7_post_config' command is executed.
15:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:28 INFO  : The application '/net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /net/s/dpetitjean/Documents/Codesign_projectfiles/System/System.sdk/matrix_m/Debug/matrix_m.elf
configparams force-mem-access 0
----------------End of Script----------------

