{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760577523825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760577523825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 16 10:18:43 2025 " "Processing started: Thu Oct 16 10:18:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760577523825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760577523825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L15_DigitalWatch -c TopModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off L15_DigitalWatch -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760577523825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760577523963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760577523964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UniversalCounter.v 5 5 " "Found 5 design units, including 5 entities, in source file UniversalCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_24h_counter " "Found entity 1: m_24h_counter" {  } { { "UniversalCounter.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/UniversalCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760577530105 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_universal_counter " "Found entity 2: m_universal_counter" {  } { { "UniversalCounter.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/UniversalCounter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760577530105 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_chattering " "Found entity 3: m_chattering" {  } { { "UniversalCounter.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/UniversalCounter.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760577530105 ""} { "Info" "ISGN_ENTITY_NAME" "4 m_rs_flipflop " "Found entity 4: m_rs_flipflop" {  } { { "UniversalCounter.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/UniversalCounter.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760577530105 ""} { "Info" "ISGN_ENTITY_NAME" "5 m_seven_segment " "Found entity 5: m_seven_segment" {  } { { "UniversalCounter.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/UniversalCounter.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760577530105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760577530105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopModule.v 1 1 " "Found 1 design units, including 1 entities, in source file TopModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760577530106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760577530106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DititalWatch.v 2 2 " "Found 2 design units, including 2 entities, in source file DititalWatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_1s_clk " "Found entity 1: m_1s_clk" {  } { { "DititalWatch.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/DititalWatch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760577530106 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_digital_watch " "Found entity 2: m_digital_watch" {  } { { "DititalWatch.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/DititalWatch.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760577530106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760577530106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hset_btn TopModule.v(27) " "Verilog HDL Implicit Net warning at TopModule.v(27): created implicit net for \"hset_btn\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760577530107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760577530143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_chattering m_chattering:m0 " "Elaborating entity \"m_chattering\" for hierarchy \"m_chattering:m0\"" {  } { { "TopModule.v" "m0" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760577530149 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UniversalCounter.v(64) " "Verilog HDL assignment warning at UniversalCounter.v(64): truncated value with size 32 to match size of target (16)" {  } { { "UniversalCounter.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/UniversalCounter.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760577530149 "|TopModule|m_chattering:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_1s_clk m_1s_clk:clk0 " "Elaborating entity \"m_1s_clk\" for hierarchy \"m_1s_clk:clk0\"" {  } { { "TopModule.v" "clk0" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760577530151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 DititalWatch.v(15) " "Verilog HDL assignment warning at DititalWatch.v(15): truncated value with size 32 to match size of target (25)" {  } { { "DititalWatch.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/DititalWatch.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760577530152 "|TopModule|m_1s_clk:clk0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_digital_watch m_digital_watch:t0 " "Elaborating entity \"m_digital_watch\" for hierarchy \"m_digital_watch:t0\"" {  } { { "TopModule.v" "t0" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760577530154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_rs_flipflop m_digital_watch:t0\|m_rs_flipflop:r0 " "Elaborating entity \"m_rs_flipflop\" for hierarchy \"m_digital_watch:t0\|m_rs_flipflop:r0\"" {  } { { "DititalWatch.v" "r0" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/DititalWatch.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760577530156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_universal_counter m_digital_watch:t0\|m_universal_counter:u0 " "Elaborating entity \"m_universal_counter\" for hierarchy \"m_digital_watch:t0\|m_universal_counter:u0\"" {  } { { "DititalWatch.v" "u0" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/DititalWatch.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760577530157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UniversalCounter.v(47) " "Verilog HDL assignment warning at UniversalCounter.v(47): truncated value with size 32 to match size of target (4)" {  } { { "UniversalCounter.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/UniversalCounter.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760577530158 "|TopModule|m_digital_watch:t0|m_universal_counter:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_universal_counter m_digital_watch:t0\|m_universal_counter:u1 " "Elaborating entity \"m_universal_counter\" for hierarchy \"m_digital_watch:t0\|m_universal_counter:u1\"" {  } { { "DititalWatch.v" "u1" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/DititalWatch.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760577530159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UniversalCounter.v(47) " "Verilog HDL assignment warning at UniversalCounter.v(47): truncated value with size 32 to match size of target (4)" {  } { { "UniversalCounter.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/UniversalCounter.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760577530159 "|TopModule|m_digital_watch:t0|m_universal_counter:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_24h_counter m_digital_watch:t0\|m_24h_counter:u4 " "Elaborating entity \"m_24h_counter\" for hierarchy \"m_digital_watch:t0\|m_24h_counter:u4\"" {  } { { "DititalWatch.v" "u4" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/DititalWatch.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760577530161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UniversalCounter.v(19) " "Verilog HDL assignment warning at UniversalCounter.v(19): truncated value with size 32 to match size of target (4)" {  } { { "UniversalCounter.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/UniversalCounter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760577530162 "|TopModule|m_digital_watch:t0|m_24h_counter:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UniversalCounter.v(21) " "Verilog HDL assignment warning at UniversalCounter.v(21): truncated value with size 32 to match size of target (4)" {  } { { "UniversalCounter.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/UniversalCounter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760577530162 "|TopModule|m_digital_watch:t0|m_24h_counter:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_seven_segment m_seven_segment:u0 " "Elaborating entity \"m_seven_segment\" for hierarchy \"m_seven_segment:u0\"" {  } { { "TopModule.v" "u0" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760577530164 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 8 UniversalCounter.v(111) " "Verilog HDL assignment warning at UniversalCounter.v(111): truncated value with size 39 to match size of target (8)" {  } { { "UniversalCounter.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/UniversalCounter.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760577530164 "|TopModule|m_seven_segment:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_seven_segment m_seven_segment:u2 " "Elaborating entity \"m_seven_segment\" for hierarchy \"m_seven_segment:u2\"" {  } { { "TopModule.v" "u2" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760577530166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 8 UniversalCounter.v(111) " "Verilog HDL assignment warning at UniversalCounter.v(111): truncated value with size 39 to match size of target (8)" {  } { { "UniversalCounter.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/UniversalCounter.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760577530166 "|TopModule|m_seven_segment:u2"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "m_digital_watch:t0\|clk_h " "Found clock multiplexer m_digital_watch:t0\|clk_h" {  } { { "DititalWatch.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/DititalWatch.v" 35 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1760577530324 "|TopModule|m_digital_watch:t0|clk_h"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "m_digital_watch:t0\|clk_m " "Found clock multiplexer m_digital_watch:t0\|clk_m" {  } { { "DititalWatch.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/DititalWatch.v" 35 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1760577530324 "|TopModule|m_digital_watch:t0|clk_m"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1760577530324 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760577530630 "|TopModule|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1760577530630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760577530699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760577531134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760577531134 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK2 " "No output dependent on input pin \"CLK2\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760577531162 "|TopModule|CLK2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760577531162 "|TopModule|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760577531162 "|TopModule|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760577531162 "|TopModule|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760577531162 "|TopModule|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760577531162 "|TopModule|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760577531162 "|TopModule|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760577531162 "|TopModule|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760577531162 "|TopModule|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/data/L15_DigitalWatch/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760577531162 "|TopModule|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1760577531162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760577531162 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760577531162 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760577531162 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760577531162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760577531168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 16 10:18:51 2025 " "Processing ended: Thu Oct 16 10:18:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760577531168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760577531168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760577531168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760577531168 ""}
