# do actividad05_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/jorozco/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad05 {/home/jorozco/Documentos/semArq/actividad05/suma.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:24:26 on Feb 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad05" /home/jorozco/Documentos/semArq/actividad05/suma.v 
# -- Compiling module suma
# 
# Top level modules:
# 	suma
# End time: 07:24:26 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad05 {/home/jorozco/Documentos/semArq/actividad05/resta.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:24:26 on Feb 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad05" /home/jorozco/Documentos/semArq/actividad05/resta.v 
# -- Compiling module resta
# 
# Top level modules:
# 	resta
# End time: 07:24:26 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad05 {/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:24:26 on Feb 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad05" /home/jorozco/Documentos/semArq/actividad05/multiplicacion.v 
# -- Compiling module multiplicacion
# 
# Top level modules:
# 	multiplicacion
# End time: 07:24:26 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad05 {/home/jorozco/Documentos/semArq/actividad05/compAnd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:24:26 on Feb 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad05" /home/jorozco/Documentos/semArq/actividad05/compAnd.v 
# -- Compiling module compAnd
# 
# Top level modules:
# 	compAnd
# End time: 07:24:26 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad05 {/home/jorozco/Documentos/semArq/actividad05/compOr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:24:26 on Feb 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad05" /home/jorozco/Documentos/semArq/actividad05/compOr.v 
# -- Compiling module compOr
# 
# Top level modules:
# 	compOr
# End time: 07:24:26 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad05 {/home/jorozco/Documentos/semArq/actividad05/compNand.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:24:26 on Feb 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad05" /home/jorozco/Documentos/semArq/actividad05/compNand.v 
# -- Compiling module compNand
# 
# Top level modules:
# 	compNand
# End time: 07:24:26 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad05 {/home/jorozco/Documentos/semArq/actividad05/actividad05.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:24:26 on Feb 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad05" /home/jorozco/Documentos/semArq/actividad05/actividad05.v 
# -- Compiling module actividad05
# 
# Top level modules:
# 	actividad05
# End time: 07:24:26 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad05 {/home/jorozco/Documentos/semArq/actividad05/actividad05_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:24:26 on Feb 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad05" /home/jorozco/Documentos/semArq/actividad05/actividad05_tb.v 
# -- Compiling module actividad05_tb
# 
# Top level modules:
# 	actividad05_tb
# End time: 07:24:26 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  actividad05_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=""+acc"" actividad05_tb 
# Start time: 07:24:26 on Feb 25,2020
# Loading work.actividad05_tb
# Loading work.actividad05
# Loading work.compAnd
# Loading work.compOr
# Loading work.compNand
# Loading work.suma
# Loading work.resta
# Loading work.multiplicacion
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# End time: 07:42:15 on Feb 25,2020, Elapsed time: 0:17:49
# Errors: 0, Warnings: 1
