#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 10 14:59:43 2022
# Process ID: 2956
# Current directory: E:/FPGA/digital_system_design/MicroBlaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14260 E:\FPGA\digital_system_design\MicroBlaze\MicroBlaze.xpr
# Log file: E:/FPGA/digital_system_design/MicroBlaze/vivado.log
# Journal file: E:/FPGA/digital_system_design/MicroBlaze\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/digital_system_design/MicroBlaze/MicroBlaze.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 874.383 ; gain = 252.855
update_compile_order -fileset sources_1
save_project_as _my_snake_game E:/FPGA/digital_system_design/_my_Snake_Game -exclude_run_results -force
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_microblaze_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_axi_gpio_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_axi_uartlite_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_dlmb_v10_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_ilmb_v10_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_dlmb_bram_if_cntlr_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_ilmb_bram_if_cntlr_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_lmb_bram_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_mdm_1_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_clk_wiz_1_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_rst_clk_wiz_1_100M_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_xbar_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_clk_wiz_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_rst_clk_wiz_1_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_xbar_0_impl_1'...
create_peripheral xilinx.com user myip 1.0 -dir E:/FPGA/digital_system_design/_my_Snake_Game/../ip_repo
add_peripheral_interface S0_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip:1.0]
set_property  ip_repo_paths  E:/FPGA/digital_system_design/_my_Snake_Game/../ip_repo/myip_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/myip_1.0'.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 10 15:29:53 2022...
