#-----------------------------------------------------------
# Webtalk v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov 23 03:21:41 2019
# Process ID: 4284
# Current directory: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS/algHLS/Optimazation_5/sim/verilog
# Command line: wbtcv -mode batch -source /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS/algHLS/Optimazation_5/sim/verilog/xsim.dir/myFuncAccel/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS/algHLS/Optimazation_5/sim/verilog/webtalk.log
# Journal file: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS/algHLS/Optimazation_5/sim/verilog/webtalk.jou
#-----------------------------------------------------------
source /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS/algHLS/Optimazation_5/sim/verilog/xsim.dir/myFuncAccel/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS/algHLS/Optimazation_5/sim/verilog/xsim.dir/myFuncAccel/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 23 03:21:50 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:08 . Memory (MB): peak = 405.555 ; gain = 0.000 ; free physical = 945 ; free virtual = 6042
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 23 03:21:50 2019...
