cd librelane; librelane config.yaml --pdk ihp-sg13g2
[13:59:28] VERBOSE  Resolved PDK variant ihp-sg13g2.                                                                      cli.py:435
[13:59:28] INFO     Starting a new run of the 'Classic' flow with the tag 'RUN_2025-10-28_13-59-28'.                     flow.py:656
[13:59:28] INFO     Starting…                                                                                      sequential.py:339
────────────────────────────────────────────────────────── Verilator Lint ──────────────────────────────────────────────────────────
[13:59:28] VERBOSE  Running 'Verilator.Lint' at 'runs/RUN_2025-10-28_13-59-28/01-verilator-lint'…                       step.py:1140
[13:59:28] VERBOSE  Logging subprocess to 'runs/RUN_2025-10-28_13-59-28/01-verilator-lint/verilator-lint.log'…          step.py:1340
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:6:19: Signal is not used: 'ON'                                   
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
6 |     input [127:0] ON,                                                                                                           
|                   ^~                                                                                                              
... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.038                                                     
... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.                                  
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:7:19: Signal is not used: 'ONB'                                  
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
7 |     input [127:0] ONB,                                                                                                          
|                   ^~~                                                                                                             
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:8:17: Signal is not used: 'EN'                                   
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
8 |     input [3:0] EN,                                                                                                             
|                 ^~                                                                                                                
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:9:17: Signal is not used: 'ENB'                                  
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
9 |     input [3:0] ENB,                                                                                                            
|                 ^~~                                                                                                               
- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038                                                          
- Verilator: Built from 0.125 MB sources in 89 modules, into 0.016 MB in 5 C++ files needing 0.000 MB                               
- Verilator: Walltime 0.018 s (elab=0.002, cvt=0.006, bld=0.000); cpu 0.018 s on 1 threads; alloced 10.996 MB                       
──────────────────────────────────────────────────── Lint Timing Errors Checker ────────────────────────────────────────────────────
[13:59:28] VERBOSE  Running 'Checker.LintTimingConstructs' at                                                           step.py:1140
                    'runs/RUN_2025-10-28_13-59-28/02-checker-linttimingconstructs'…                                                 
[13:59:28] INFO     Check for Lint Timing Errors clear.                                                               checker.py:413
─────────────────────────────────────────────────────── Lint Errors Checker ────────────────────────────────────────────────────────
[13:59:28] VERBOSE  Running 'Checker.LintErrors' at 'runs/RUN_2025-10-28_13-59-28/03-checker-linterrors'…               step.py:1140
[13:59:28] INFO     Check for Lint errors clear.                                                                      checker.py:132
────────────────────────────────────────────────────── Lint Warnings Checker ───────────────────────────────────────────────────────
[13:59:28] VERBOSE  Running 'Checker.LintWarnings' at 'runs/RUN_2025-10-28_13-59-28/04-checker-lintwarnings'…           step.py:1140
[13:59:28] WARNING  4 Lint warnings found.                                                                            checker.py:123
─────────────────────────────────────────────────────── Generate JSON Header ───────────────────────────────────────────────────────
[13:59:28] VERBOSE  Running 'Yosys.JsonHeader' at 'runs/RUN_2025-10-28_13-59-28/05-yosys-jsonheader'…                   step.py:1140
[13:59:28] VERBOSE  Logging subprocess to 'runs/RUN_2025-10-28_13-59-28/05-yosys-jsonheader/yosys-jsonheader.log'…      step.py:1340
                                                                                                                                    
/----------------------------------------------------------------------------\                                                      
|  yosys -- Yosys Open SYnthesis Suite                                       |                                                      
|  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |                                                      
|  Distributed under an ISC-like license, type "license" to see terms        |                                                      
\----------------------------------------------------------------------------/                                                      
Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)                                            
                                                                                                                                    
1. Executing Verilog-2005 frontend:                                                                                                 
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/tmp/b445c3aa38544387b20df51123fe004a.bb.v                           
Parsing SystemVerilog input from                                                                                                    
`/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/tmp/b445c3aa38544387b20df51123fe004a.bb.v' to AST representation.  
Generating RTLIL representation for module `\sg13g2_a21o_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_a21o_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_a21oi_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_a21oi_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_a221oi_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_a22oi_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_and2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_and3_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and3_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_and4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and4_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_antennanp'.                                                                     
Generating RTLIL representation for module `\sg13g2_buf_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_16'.                                                                        
Generating RTLIL representation for module `\sg13g2_buf_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_4'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_8'.                                                                         
Generating RTLIL representation for module `\sg13g2_decap_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_decap_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbp_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbp_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbpq_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_dfrbpq_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_dlhq_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dlhr_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dlhrq_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dllr_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dllrq_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dlygate4sd1_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_dlygate4sd2_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_dlygate4sd3_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_ebufn_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_ebufn_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_ebufn_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_fill_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_4'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_8'.                                                                        
Generating RTLIL representation for module `\sg13g2_inv_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_16'.                                                                        
Generating RTLIL representation for module `\sg13g2_inv_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_4'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_8'.                                                                         
Generating RTLIL representation for module `\sg13g2_lgcp_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nand2_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand2_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand2b_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand2b_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand3_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand3b_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand4_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor2b_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor2b_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor3_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor3_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor4_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_o21ai_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_or2_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or2_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_or3_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or3_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_or4_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or4_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_sdfbbp_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbp_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbp_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbpq_1'.                                                                     
Generating RTLIL representation for module `\sg13g2_sdfrbpq_2'.                                                                     
Generating RTLIL representation for module `\sg13g2_sighold'.                                                                       
Generating RTLIL representation for module `\sg13g2_slgcp_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_tiehi'.                                                                         
Generating RTLIL representation for module `\sg13g2_tielo'.                                                                         
Generating RTLIL representation for module `\sg13g2_xnor2_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_xor2_1'.                                                                        
Successfully finished Verilog frontend.                                                                                             
wtaf                                                                                                                                
                                                                                                                                    
2. Executing Verilog-2005 frontend: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv                                              
Parsing SystemVerilog input from `/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv' to AST representation.                        
Storing AST representation for module `$abstract\heichips25_pudding'.                                                               
Storing AST representation for module `$abstract\digital4'.                                                                         
Storing AST representation for module `$abstract\inverterpair'.                                                                     
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
3. Executing Verilog-2005 frontend: /home/cmaier/EDA/PUDDING/src/dac128module.v                                                     
Parsing SystemVerilog input from `/home/cmaier/EDA/PUDDING/src/dac128module.v' to AST representation.                               
Storing AST representation for module `$abstract\dac128module'.                                                                     
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
4. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
5. Executing AST frontend in derive mode using pre-parsed AST for module `\heichips25_pudding'.                                     
Generating RTLIL representation for module `\heichips25_pudding'.                                                                   
                                                                                                                                    
5.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
5.2. Executing AST frontend in derive mode using pre-parsed AST for module `\digital4'.                                             
Generating RTLIL representation for module `\digital4'.                                                                             
                                                                                                                                    
5.3. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Used module:     \digital4                                                                                                          
                                                                                                                                    
5.4. Executing AST frontend in derive mode using pre-parsed AST for module `\inverterpair'.                                         
Generating RTLIL representation for module `\inverterpair'.                                                                         
                                                                                                                                    
5.5. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Used module:     \digital4                                                                                                          
Used module:         \inverterpair                                                                                                  
                                                                                                                                    
5.6. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Used module:     \digital4                                                                                                          
Used module:         \inverterpair                                                                                                  
Removing unused module `$abstract\inverterpair'.                                                                                    
Removing unused module `$abstract\digital4'.                                                                                        
Removing unused module `$abstract\heichips25_pudding'.                                                                              
Removed 3 unused modules.                                                                                                           
Renaming module heichips25_pudding to heichips25_pudding.                                                                           
                                                                                                                                    
6. Executing PROC pass (convert processes to netlists).                                                                             
                                                                                                                                    
6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                         
Marked 3 switch rules as full_case in process $proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:43$2 in module               
heichips25_pudding.                                                                                                                 
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                         
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
6.4. Executing PROC_INIT pass (extract init attributes).                                                                            
                                                                                                                                    
6.5. Executing PROC_ARST pass (detect async resets in processes).                                                                   
                                                                                                                                    
6.6. Executing PROC_ROM pass (convert switches to ROMs).                                                                            
Converted 0 switches.                                                                                                               
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                              
Creating decoders for process `\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:43$2'.                  
1/2: $0\state[127:0]                                                                                                                
2/2: $0\daisychain[127:0]                                                                                                           
                                                                                                                                    
6.8. Executing PROC_DLATCH pass (convert process syncs to latches).                                                                 
                                                                                                                                    
6.9. Executing PROC_DFF pass (convert process syncs to FFs).                                                                        
Creating register for signal `\heichips25_pudding.\daisychain' using process                                                        
`\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:43$2'.                                                
created $dff cell `$procdff$26' with positive edge clock.                                                                           
Creating register for signal `\heichips25_pudding.\state' using process                                                             
`\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:43$2'.                                                
created $dff cell `$procdff$27' with positive edge clock.                                                                           
                                                                                                                                    
6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).                                                           
                                                                                                                                    
6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                        
Found and cleaned up 4 empty switches in `\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:43$2'.       
Removing empty process `heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:43$2'.                          
Cleaned up 4 empty switches.                                                                                                        
                                                                                                                                    
6.12. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~2 debug messages>                                                                                                      
Optimizing module inverterpair.                                                                                                     
Optimizing module digital4.                                                                                                         
                                                                                                                                    
7. Executing FLATTEN pass (flatten design).                                                                                         
Deleting now unused module inverterpair.                                                                                            
Deleting now unused module digital4.                                                                                                
<suppressed ~6 debug messages>                                                                                                      
                                                                                                                                    
8. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                        
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 12 unused cells and 36 unused wires.                                                                                        
<suppressed ~38 debug messages>                                                                                                     
──────────────────────────────────────────────────────────── Synthesis ─────────────────────────────────────────────────────────────
[13:59:29] VERBOSE  Running 'Yosys.Synthesis' at 'runs/RUN_2025-10-28_13-59-28/06-yosys-synthesis'…                     step.py:1140
[13:59:29] VERBOSE  Logging subprocess to 'runs/RUN_2025-10-28_13-59-28/06-yosys-synthesis/yosys-synthesis.log'…        step.py:1340
                                                                                                                                    
/----------------------------------------------------------------------------\                                                      
|  yosys -- Yosys Open SYnthesis Suite                                       |                                                      
|  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |                                                      
|  Distributed under an ISC-like license, type "license" to see terms        |                                                      
\----------------------------------------------------------------------------/                                                      
Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)                                            
                                                                                                                                    
1. Executing Liberty frontend:                                                                                                      
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_s
tdcell_typ_1p20V_25C.lib                                                                                                            
Imported 84 cell types from liberty file.                                                                                           
[INFO] Using SDC file '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/06-yosys-synthesis/synthesis.abc.sdc' for    
ABC…wtaf                                                                                                                            
                                                                                                                                    
2. Executing Verilog-2005 frontend: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv                                              
Parsing SystemVerilog input from `/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv' to AST representation.                        
Storing AST representation for module `$abstract\heichips25_pudding'.                                                               
Storing AST representation for module `$abstract\digital4'.                                                                         
Storing AST representation for module `$abstract\inverterpair'.                                                                     
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
3. Executing Verilog-2005 frontend: /home/cmaier/EDA/PUDDING/src/dac128module.v                                                     
Parsing SystemVerilog input from `/home/cmaier/EDA/PUDDING/src/dac128module.v' to AST representation.                               
Storing AST representation for module `$abstract\dac128module'.                                                                     
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
4. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
5. Executing AST frontend in derive mode using pre-parsed AST for module `\heichips25_pudding'.                                     
Generating RTLIL representation for module `\heichips25_pudding'.                                                                   
                                                                                                                                    
5.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
5.2. Executing AST frontend in derive mode using pre-parsed AST for module `\digital4'.                                             
Generating RTLIL representation for module `\digital4'.                                                                             
                                                                                                                                    
5.3. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Used module:     \digital4                                                                                                          
                                                                                                                                    
5.4. Executing AST frontend in derive mode using pre-parsed AST for module `\inverterpair'.                                         
Generating RTLIL representation for module `\inverterpair'.                                                                         
                                                                                                                                    
5.5. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Used module:     \digital4                                                                                                          
Used module:         \inverterpair                                                                                                  
                                                                                                                                    
5.6. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Used module:     \digital4                                                                                                          
Used module:         \inverterpair                                                                                                  
Removing unused module `$abstract\inverterpair'.                                                                                    
Removing unused module `$abstract\digital4'.                                                                                        
Removing unused module `$abstract\heichips25_pudding'.                                                                              
Removed 3 unused modules.                                                                                                           
Renaming module heichips25_pudding to heichips25_pudding.                                                                           
                                                                                                                                    
6. Generating Graphviz representation of design.                                                                                    
Writing dot description to `/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/06-yosys-synthesis/hierarchy.dot'.      
Dumping module heichips25_pudding to page 1.                                                                                        
                                                                                                                                    
7. Executing ATTRMAP pass (move or copy attributes).                                                                                
                                                                                                                                    
8. Executing TRIBUF pass.                                                                                                           
                                                                                                                                    
9. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
9.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Used module:     \digital4                                                                                                          
Used module:         \inverterpair                                                                                                  
                                                                                                                                    
9.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Used module:     \digital4                                                                                                          
Used module:         \inverterpair                                                                                                  
Removed 0 unused modules.                                                                                                           
                                                                                                                                    
10. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                          
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
11. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                          
Marked 3 switch rules as full_case in process $proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:43$2 in module               
heichips25_pudding.                                                                                                                 
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
12. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                          
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
13. Executing PROC_INIT pass (extract init attributes).                                                                             
                                                                                                                                    
14. Executing PROC_ARST pass (detect async resets in processes).                                                                    
                                                                                                                                    
15. Executing PROC_ROM pass (convert switches to ROMs).                                                                             
Converted 0 switches.                                                                                                               
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
16. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                               
Creating decoders for process `\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:43$2'.                  
1/2: $0\state[127:0]                                                                                                                
2/2: $0\daisychain[127:0]                                                                                                           
                                                                                                                                    
17. Executing PROC_DLATCH pass (convert process syncs to latches).                                                                  
                                                                                                                                    
18. Executing PROC_DFF pass (convert process syncs to FFs).                                                                         
Creating register for signal `\heichips25_pudding.\daisychain' using process                                                        
`\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:43$2'.                                                
created $dff cell `$procdff$26' with positive edge clock.                                                                           
Creating register for signal `\heichips25_pudding.\state' using process                                                             
`\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:43$2'.                                                
created $dff cell `$procdff$27' with positive edge clock.                                                                           
                                                                                                                                    
19. Executing PROC_MEMWR pass (convert process memory writes to cells).                                                             
                                                                                                                                    
20. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                          
Found and cleaned up 4 empty switches in `\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:43$2'.       
Removing empty process `heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:43$2'.                          
Cleaned up 4 empty switches.                                                                                                        
                                                                                                                                    
21. Executing CHECK pass (checking for obvious problems).                                                                           
Checking module heichips25_pudding...                                                                                               
Checking module inverterpair...                                                                                                     
Checking module digital4...                                                                                                         
Found and reported 0 problems.                                                                                                      
                                                                                                                                    
22. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~2 debug messages>                                                                                                      
Optimizing module inverterpair.                                                                                                     
Optimizing module digital4.                                                                                                         
                                                                                                                                    
23. Executing FLATTEN pass (flatten design).                                                                                        
Deleting now unused module inverterpair.                                                                                            
Deleting now unused module digital4.                                                                                                
<suppressed ~6 debug messages>                                                                                                      
                                                                                                                                    
24. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
25. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 2 unused cells and 12 unused wires.                                                                                         
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
26. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
27. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
28. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
29. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
30. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
<suppressed ~3 debug messages>                                                                                                      
Removed a total of 1 cells.                                                                                                         
                                                                                                                                    
31. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
32. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
33. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
34. Rerunning OPT passes. (Maybe there is more to do…)                                                                              
                                                                                                                                    
35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~3 debug messages>                                                                                                      
                                                                                                                                    
36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
37. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
38. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
39. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
40. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
41. Executing FSM pass (extract and optimize FSM).                                                                                  
                                                                                                                                    
41.1. Executing FSM_DETECT pass (finding FSMs in design).                                                                           
                                                                                                                                    
41.2. Executing FSM_EXTRACT pass (extracting FSM from design).                                                                      
                                                                                                                                    
41.3. Executing FSM_OPT pass (simple optimizations of FSMs).                                                                        
                                                                                                                                    
41.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
41.5. Executing FSM_OPT pass (simple optimizations of FSMs).                                                                        
                                                                                                                                    
41.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).                                                                  
                                                                                                                                    
41.7. Executing FSM_INFO pass (dumping all available information on FSM cells).                                                     
                                                                                                                                    
41.8. Executing FSM_MAP pass (mapping FSMs to basic logic).                                                                         
                                                                                                                                    
42. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
43. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~3 debug messages>                                                                                                      
                                                                                                                                    
45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
46. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
47. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
Adding SRST signal on $procdff$27 ($dff) from module heichips25_pudding (D = $procmux$10_Y, Q = \state, rval =                      
128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
).                                                                                                                                  
Adding EN signal on $auto$ff.cc:266:slice$34 ($sdff) from module heichips25_pudding (D = $procmux$19_Y, Q = \state).                
Adding SRST signal on $procdff$26 ($dff) from module heichips25_pudding (D = $procmux$21_Y, Q = \daisychain, rval =                 
128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
).                                                                                                                                  
Adding EN signal on $auto$ff.cc:266:slice$36 ($sdff) from module heichips25_pudding (D = $procmux$21_Y, Q = \daisychain).           
                                                                                                                                    
48. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 3 unused cells and 3 unused wires.                                                                                          
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
49. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
50. Rerunning OPT passes. (Maybe there is more to do…)                                                                              
                                                                                                                                    
51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
53. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
54. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
55. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
56. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
57. Executing WREDUCE pass (reducing word size of cells).                                                                           
                                                                                                                                    
58. Executing PEEPOPT pass (run peephole optimizers).                                                                               
                                                                                                                                    
59. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
60. Executing ALUMACC pass (create $alu and $macc cells).                                                                           
Extracting $alu and $macc cells in module heichips25_pudding:                                                                       
created 0 $alu and 0 $macc cells.                                                                                                   
                                                                                                                                    
61. Executing SHARE pass (SAT-based resource sharing).                                                                              
                                                                                                                                    
62. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
63. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
66. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
67. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
68. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
69. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
70. Executing MEMORY pass.                                                                                                          
                                                                                                                                    
70.1. Executing OPT_MEM pass (optimize memories).                                                                                   
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
70.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).                                       
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
70.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).                                                
                                                                                                                                    
70.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).                                                                    
                                                                                                                                    
70.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).                                                                     
                                                                                                                                    
70.6. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
70.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).                                                              
                                                                                                                                    
70.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).                                                    
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
70.9. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
70.10. Executing MEMORY_COLLECT pass (generating $mem cells).                                                                       
                                                                                                                                    
71. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
72. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
73. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
74. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
75. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
76. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).                                                        
                                                                                                                                    
77. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
78. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
79. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
80. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
81. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
82. Executing OPT_SHARE pass.                                                                                                       
                                                                                                                                    
83. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
84. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
85. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
86. Executing TECHMAP pass (map to technology primitives).                                                                          
                                                                                                                                    
86.1. Executing Verilog-2005 frontend: /nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/../share/yosys/techmap.v          
Parsing Verilog input from `/nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/../share/yosys/techmap.v' to AST             
representation.                                                                                                                     
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.                                                               
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.                                                             
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.                                                              
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.                                                            
Generating RTLIL representation for module `\_90_simplemap_various'.                                                                
Generating RTLIL representation for module `\_90_simplemap_registers'.                                                              
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.                                                      
Generating RTLIL representation for module `\_90_shift_shiftx'.                                                                     
Generating RTLIL representation for module `\_90_fa'.                                                                               
Generating RTLIL representation for module `\_90_lcu_brent_kung'.                                                                   
Generating RTLIL representation for module `\_90_alu'.                                                                              
Generating RTLIL representation for module `\_90_macc'.                                                                             
Generating RTLIL representation for module `\_90_alumacc'.                                                                          
Generating RTLIL representation for module `\$__div_mod_u'.                                                                         
Generating RTLIL representation for module `\$__div_mod_trunc'.                                                                     
Generating RTLIL representation for module `\_90_div'.                                                                              
Generating RTLIL representation for module `\_90_mod'.                                                                              
Generating RTLIL representation for module `\$__div_mod_floor'.                                                                     
Generating RTLIL representation for module `\_90_divfloor'.                                                                         
Generating RTLIL representation for module `\_90_modfloor'.                                                                         
Generating RTLIL representation for module `\_90_pow'.                                                                              
Generating RTLIL representation for module `\_90_pmux'.                                                                             
Generating RTLIL representation for module `\_90_demux'.                                                                            
Generating RTLIL representation for module `\_90_lut'.                                                                              
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
86.2. Continuing TECHMAP pass.                                                                                                      
Using extmapper simplemap for cells of type $not.                                                                                   
Using extmapper simplemap for cells of type $mux.                                                                                   
Using extmapper simplemap for cells of type $reduce_bool.                                                                           
Using extmapper simplemap for cells of type $sdffe.                                                                                 
No more expansions possible.                                                                                                        
<suppressed ~82 debug messages>                                                                                                     
                                                                                                                                    
87. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
88. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
89. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
90. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
91. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
92. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
93. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
94. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
95. Executing ABC pass (technology mapping using ABC).                                                                              
                                                                                                                                    
95.1. Extracting gate netlist of module `\heichips25_pudding' to `<abc-temp-dir>/input.blif'..                                      
Extracted 513 gates and 773 wires to a netlist network with 260 inputs and 513 outputs.                                             
                                                                                                                                    
95.1.1. Executing ABC.                                                                                                              
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1                                               
ABC: ABC command line: "source <abc-temp-dir>/abc.script".                                                                          
ABC:                                                                                                                                
ABC: + read_blif <abc-temp-dir>/input.blif                                                                                          
ABC: + read_library <abc-temp-dir>/stdcells.genlib                                                                                  
ABC: + strash                                                                                                                       
ABC: + dretime                                                                                                                      
ABC: + map                                                                                                                          
ABC: + write_blif <abc-temp-dir>/output.blif                                                                                        
                                                                                                                                    
95.1.2. Re-integrating ABC results.                                                                                                 
ABC RESULTS:               MUX cells:      256                                                                                      
ABC RESULTS:               NOT cells:      257                                                                                      
ABC RESULTS:                OR cells:        1                                                                                      
ABC RESULTS:        internal signals:        0                                                                                      
ABC RESULTS:           input signals:      260                                                                                      
ABC RESULTS:          output signals:      513                                                                                      
Removing temp directory.                                                                                                            
                                                                                                                                    
96. Executing OPT pass (performing simple optimizations).                                                                           
                                                                                                                                    
96.1. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~128 debug messages>                                                                                                    
                                                                                                                                    
96.2. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
96.3. Executing OPT_DFF pass (perform DFF optimizations).                                                                           
                                                                                                                                    
96.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 1 unused cells and 266 unused wires.                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
96.5. Finished fast OPT passes.                                                                                                     
                                                                                                                                    
97. Executing HIERARCHY pass (managing design hierarchy).                                                                           
                                                                                                                                    
97.1. Analyzing design hierarchy..                                                                                                  
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
97.2. Analyzing design hierarchy..                                                                                                  
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
                                                                                                                                    
98. Executing CHECK pass (checking for obvious problems).                                                                           
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
                                                                                                                                    
99. Printing statistics.                                                                                                            
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:                565                                                                                                 
Number of wire bits:            890                                                                                                 
Number of public wires:          52                                                                                                 
Number of public wire bits:     377                                                                                                 
Number of ports:                 10                                                                                                 
Number of port bits:             45                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:                797                                                                                                 
$_MUX_                        256                                                                                                   
$_NOT_                        256                                                                                                   
$_OR_                           1                                                                                                   
$_SDFFE_PN0P_                 256                                                                                                   
$scopeinfo                     10                                                                                                   
dac128module                    2                                                                                                   
sg13g2_inv_1                   16                                                                                                   
                                                                                                                                    
100. Generating Graphviz representation of design.                                                                                  
Writing dot description to                                                                                                          
`/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/06-yosys-synthesis/primitive_techmap.dot'.                         
Dumping module heichips25_pudding to page 1.                                                                                        
                                                                                                                                    
101. Executing OPT pass (performing simple optimizations).                                                                          
                                                                                                                                    
101.1. Executing OPT_EXPR pass (perform const folding).                                                                             
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
101.2. Executing OPT_MERGE pass (detect identical cells).                                                                           
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
101.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                              
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
No muxes found in this module.                                                                                                      
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
101.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                          
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
101.5. Executing OPT_MERGE pass (detect identical cells).                                                                           
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
101.6. Executing OPT_DFF pass (perform DFF optimizations).                                                                          
                                                                                                                                    
101.7. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                    
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
101.8. Executing OPT_EXPR pass (perform const folding).                                                                             
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
101.9. Finished OPT passes. (There is nothing left to do.)                                                                          
                                                                                                                                    
102. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                      
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 10 unused cells and 24 unused wires.                                                                                        
<suppressed ~34 debug messages>                                                                                                     
{                                                                                                                                   
"creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",                              
"invocation": "stat -json -liberty                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/tmp/9fb09e60807046d08aaeeb3c5d2306ec.lib ",                         
"modules": {                                                                                                                        
"\\heichips25_pudding": {                                                                                                           
"num_wires":         541,                                                                                                           
"num_wire_bits":     830,                                                                                                           
"num_pub_wires":     28,                                                                                                            
"num_pub_wire_bits": 317,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         787,                                                                                                           
"area":              87.091200,                                                                                                     
"num_cells_by_type": {                                                                                                              
"$_MUX_": 256,                                                                                                                      
"$_NOT_": 256,                                                                                                                      
"$_OR_": 1,                                                                                                                         
"$_SDFFE_PN0P_": 256,                                                                                                               
"dac128module": 2,                                                                                                                  
"sg13g2_inv_1": 16                                                                                                                  
}                                                                                                                                   
}                                                                                                                                   
},                                                                                                                                  
"design": {                                                                                                                         
"num_wires":         541,                                                                                                           
"num_wire_bits":     830,                                                                                                           
"num_pub_wires":     28,                                                                                                            
"num_pub_wire_bits": 317,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         787,                                                                                                           
"area":              87.091200,                                                                                                     
"num_cells_by_type": {                                                                                                              
"$_MUX_": 256,                                                                                                                      
"$_NOT_": 256,                                                                                                                      
"$_OR_": 1,                                                                                                                         
"$_SDFFE_PN0P_": 256,                                                                                                               
"dac128module": 2,                                                                                                                  
"sg13g2_inv_1": 16                                                                                                                  
}                                                                                                                                   
}                                                                                                                                   
}                                                                                                                                   
                                                                                                                                    
103. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:                541                                                                                                 
Number of wire bits:            830                                                                                                 
Number of public wires:          28                                                                                                 
Number of public wire bits:     317                                                                                                 
Number of ports:                 10                                                                                                 
Number of port bits:             45                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:                787                                                                                                 
$_MUX_                        256                                                                                                   
$_NOT_                        256                                                                                                   
$_OR_                           1                                                                                                   
$_SDFFE_PN0P_                 256                                                                                                   
dac128module                    2                                                                                                   
sg13g2_inv_1                   16                                                                                                   
                                                                                                                                    
Area for cell type $_NOT_ is unknown!                                                                                               
Area for cell type $_OR_ is unknown!                                                                                                
Area for cell type $_MUX_ is unknown!                                                                                               
Area for cell type $_SDFFE_PN0P_ is unknown!                                                                                        
Area for cell type \dac128module is unknown!                                                                                        
                                                                                                                                    
Chip area for module '\heichips25_pudding': 87.091200                                                                               
of which used for sequential elements: 0.000000 (0.00%)                                                                             
                                                                                                                                    
[INFO] Applying tri-state buffer mapping from                                                                                       
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
tribuff_map.v'…                                                                                                                     
                                                                                                                                    
104. Executing TECHMAP pass (map to technology primitives).                                                                         
                                                                                                                                    
104.1. Executing Verilog-2005 frontend:                                                                                             
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/t
ribuff_map.v                                                                                                                        
Parsing Verilog input from                                                                                                          
`/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
tribuff_map.v' to AST representation.                                                                                               
Generating RTLIL representation for module `\$_TBUF_'.                                                                              
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
104.2. Continuing TECHMAP pass.                                                                                                     
No more expansions possible.                                                                                                        
<suppressed ~3 debug messages>                                                                                                      
                                                                                                                                    
105. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                                                
[INFO] Applying latch mapping from                                                                                                  
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
latch_map.v'…                                                                                                                       
                                                                                                                                    
106. Executing TECHMAP pass (map to technology primitives).                                                                         
                                                                                                                                    
106.1. Executing Verilog-2005 frontend:                                                                                             
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/l
atch_map.v                                                                                                                          
Parsing Verilog input from                                                                                                          
`/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
latch_map.v' to AST representation.                                                                                                 
Generating RTLIL representation for module `\$_DLATCH_P_'.                                                                          
Generating RTLIL representation for module `\$_DLATCH_PN0_'.                                                                        
Generating RTLIL representation for module `\$_DLATCH_N_'.                                                                          
Generating RTLIL representation for module `\$_DLATCH_NN0_'.                                                                        
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
106.2. Continuing TECHMAP pass.                                                                                                     
No more expansions possible.                                                                                                        
<suppressed ~6 debug messages>                                                                                                      
                                                                                                                                    
107. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                                                
                                                                                                                                    
108. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).                                            
cell sg13g2_dfrbpq_1 (noninv, pins=4, area=48.99) is a direct match for cell type $_DFF_PN0_.                                       
final dff cell mappings:                                                                                                            
unmapped dff cell: $_DFF_N_                                                                                                         
unmapped dff cell: $_DFF_P_                                                                                                         
unmapped dff cell: $_DFF_NN0_                                                                                                       
unmapped dff cell: $_DFF_NN1_                                                                                                       
unmapped dff cell: $_DFF_NP0_                                                                                                       
unmapped dff cell: $_DFF_NP1_                                                                                                       
\sg13g2_dfrbpq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));                                                                
unmapped dff cell: $_DFF_PN1_                                                                                                       
unmapped dff cell: $_DFF_PP0_                                                                                                       
unmapped dff cell: $_DFF_PP1_                                                                                                       
unmapped dff cell: $_DFFE_NN_                                                                                                       
unmapped dff cell: $_DFFE_NP_                                                                                                       
unmapped dff cell: $_DFFE_PN_                                                                                                       
unmapped dff cell: $_DFFE_PP_                                                                                                       
unmapped dff cell: $_DFFSR_NNN_                                                                                                     
unmapped dff cell: $_DFFSR_NNP_                                                                                                     
unmapped dff cell: $_DFFSR_NPN_                                                                                                     
unmapped dff cell: $_DFFSR_NPP_                                                                                                     
unmapped dff cell: $_DFFSR_PNN_                                                                                                     
unmapped dff cell: $_DFFSR_PNP_                                                                                                     
unmapped dff cell: $_DFFSR_PPN_                                                                                                     
unmapped dff cell: $_DFFSR_PPP_                                                                                                     
                                                                                                                                    
108.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).                                                   
<suppressed ~4 debug messages>                                                                                                      
Mapping DFF cells in module `\heichips25_pudding':                                                                                  
mapped 256 $_DFF_PN0_ cells to \sg13g2_dfrbpq_1 cells.                                                                              
{                                                                                                                                   
"creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",                              
"invocation": "stat -json -liberty                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/tmp/9fb09e60807046d08aaeeb3c5d2306ec.lib ",                         
"modules": {                                                                                                                        
"\\heichips25_pudding": {                                                                                                           
"num_wires":         1053,                                                                                                          
"num_wire_bits":     1342,                                                                                                          
"num_pub_wires":     28,                                                                                                            
"num_pub_wire_bits": 317,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         1299,                                                                                                          
"area":              12628.224000,                                                                                                  
"num_cells_by_type": {                                                                                                              
"$_MUX_": 768,                                                                                                                      
"$_NOT_": 256,                                                                                                                      
"$_OR_": 1,                                                                                                                         
"dac128module": 2,                                                                                                                  
"sg13g2_dfrbpq_1": 256,                                                                                                             
"sg13g2_inv_1": 16                                                                                                                  
}                                                                                                                                   
}                                                                                                                                   
},                                                                                                                                  
"design": {                                                                                                                         
"num_wires":         1053,                                                                                                          
"num_wire_bits":     1342,                                                                                                          
"num_pub_wires":     28,                                                                                                            
"num_pub_wire_bits": 317,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         1299,                                                                                                          
"area":              12628.224000,                                                                                                  
"num_cells_by_type": {                                                                                                              
"$_MUX_": 768,                                                                                                                      
"$_NOT_": 256,                                                                                                                      
"$_OR_": 1,                                                                                                                         
"dac128module": 2,                                                                                                                  
"sg13g2_dfrbpq_1": 256,                                                                                                             
"sg13g2_inv_1": 16                                                                                                                  
}                                                                                                                                   
}                                                                                                                                   
}                                                                                                                                   
                                                                                                                                    
109. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:               1053                                                                                                 
Number of wire bits:           1342                                                                                                 
Number of public wires:          28                                                                                                 
Number of public wire bits:     317                                                                                                 
Number of ports:                 10                                                                                                 
Number of port bits:             45                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:               1299                                                                                                 
$_MUX_                        768                                                                                                   
$_NOT_                        256                                                                                                   
$_OR_                           1                                                                                                   
dac128module                    2                                                                                                   
sg13g2_dfrbpq_1               256                                                                                                   
sg13g2_inv_1                   16                                                                                                   
                                                                                                                                    
Area for cell type $_NOT_ is unknown!                                                                                               
Area for cell type $_OR_ is unknown!                                                                                                
Area for cell type $_MUX_ is unknown!                                                                                               
Area for cell type \dac128module is unknown!                                                                                        
                                                                                                                                    
Chip area for module '\heichips25_pudding': 12628.224000                                                                            
of which used for sequential elements: 12541.132800 (99.31%)                                                                        
                                                                                                                                    
[INFO] Using generated ABC script '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/06-yosys-synthesis/AREA_0.abc'…  
                                                                                                                                    
110. Executing ABC pass (technology mapping using ABC).                                                                             
                                                                                                                                    
110.1. Extracting gate netlist of module `\heichips25_pudding' to `/tmp/yosys-abc-FLY41c/input.blif'..                              
Extracted 1025 gates and 1287 wires to a netlist network with 261 inputs and 512 outputs.                                           
                                                                                                                                    
110.1.1. Executing ABC.                                                                                                             
Running ABC command: "/nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/yosys-abc" -s -f /tmp/yosys-abc-FLY41c/abc.script  
2>&1                                                                                                                                
ABC: ABC command line: "source /tmp/yosys-abc-FLY41c/abc.script".                                                                   
ABC:                                                                                                                                
ABC: + read_blif /tmp/yosys-abc-FLY41c/input.blif                                                                                   
ABC: + read_lib -w /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/tmp/9fb09e60807046d08aaeeb3c5d2306ec.lib         
ABC: Parsing finished successfully.  Parsing time =     0.02 sec                                                                    
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.                                             
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.                                               
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_1".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".                                                             
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_1".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_1".                                                            
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_2".                                                            
ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from                                                                                    
"/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/tmp/9fb09e60807046d08aaeeb3c5d2306ec.lib" has 54 cells (18 skipped:
12 seq; 6 tri-state; 0 no func; 7 dont_use).  Time =     0.03 sec                                                                   
ABC: Memory =    2.63 MB. Time =     0.03 sec                                                                                       
ABC: + read_constr -v /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/06-yosys-synthesis/synthesis.abc.sdc          
ABC: Setting driving cell to be "sg13g2_buf_4/X".                                                                                   
ABC: Setting output load to be 6.000000.                                                                                            
ABC: + source /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/06-yosys-synthesis/AREA_0.abc                         
ABC: Error: The network is combinational.                                                                                           
ABC: Cannot find the default PI driving cell (sg13g2_buf_4/X) in the library.                                                       
ABC: WireLoad = "none"  Gates =   1027 ( 25.1 %)   Cap =  8.6 ff (  0.0 %)   Area =     9307.87 (100.0 %)   Delay =  5204.48 ps  (  
25.0 %)                                                                                                                             
ABC: Path  0 --       2 : 0  130 pi              A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout = 428.3 ff     
Cmax =   0.0 ff  G =    0                                                                                                           
ABC: Path  1 --    1034 : 2  256 sg13g2_nor2_1   A =   7.26  Df =4444.9-2804.1 ps  S =6183.0 ps  Cin =  3.0 ff  Cout = 767.9 ff     
Cmax = 300.0 ff  G =25260                                                                                                           
ABC: Path  2 --    1036 : 5    1 sg13g2_a221oi_1 A =  14.52  Df =5204.5 -210.2 ps  S = 715.4 ps  Cin =  3.0 ff  Cout =   6.0 ff     
Cmax = 300.0 ff  G =  203                                                                                                           
ABC: Start-point = pi1 (\ui_in [2]).  End-point = po256 ($auto$rtlil.cc:3203:MuxGate$1406).                                         
ABC: netlist                       : i/o =  261/  512  lat =    0  nd =  1027  edge =   2692  area =9307.10  delay = 3.00  lev = 3  
ABC: + write_blif /tmp/yosys-abc-FLY41c/output.blif                                                                                 
                                                                                                                                    
110.1.2. Re-integrating ABC results.                                                                                                
ABC RESULTS:     sg13g2_a21o_1 cells:      128                                                                                      
ABC RESULTS:    sg13g2_a21oi_1 cells:      256                                                                                      
ABC RESULTS:   sg13g2_a221oi_1 cells:      128                                                                                      
ABC RESULTS:      sg13g2_inv_1 cells:      258                                                                                      
ABC RESULTS:    sg13g2_nand2_1 cells:      128                                                                                      
ABC RESULTS:     sg13g2_nor2_1 cells:        1                                                                                      
ABC RESULTS:    sg13g2_o21ai_1 cells:      128                                                                                      
ABC RESULTS:        internal signals:      514                                                                                      
ABC RESULTS:           input signals:      261                                                                                      
ABC RESULTS:          output signals:      512                                                                                      
Removing temp directory.                                                                                                            
                                                                                                                                    
111. Executing SETUNDEF pass (replace undef values with defined constants).                                                         
                                                                                                                                    
112. Executing HILOMAP pass (mapping to constant drivers).                                                                          
                                                                                                                                    
113. Executing SPLITNETS pass (splitting up multi-bit signals).                                                                     
                                                                                                                                    
114. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                      
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1294 unused wires.                                                                                       
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
115. Executing INSBUF pass (insert buffer cells for connected wires).                                                               
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3983: \state[120] -> \uio_out [0]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3984: \state[121] -> \uio_out [1]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3985: \state[122] -> \uio_out [2]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3986: \state[123] -> \uio_out [3]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3987: \state[124] -> \uio_out [4]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3988: \state[125] -> \uio_out [5]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3989: \state[126] -> \uio_out [6]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3990: \state[127] -> \uio_out [7]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3991: \daisychain[120] -> \uo_out [0]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3992: \daisychain[121] -> \uo_out [1]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3993: \daisychain[122] -> \uo_out [2]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3994: \daisychain[123] -> \uo_out [3]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3995: \daisychain[124] -> \uo_out [4]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3996: \daisychain[125] -> \uo_out [5]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3997: \daisychain[126] -> \uo_out [6]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3998: \daisychain[127] -> \uo_out [7]                                             
                                                                                                                                    
116. Executing CHECK pass (checking for obvious problems).                                                                          
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
{                                                                                                                                   
"creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",                              
"invocation": "stat -json -liberty                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/tmp/9fb09e60807046d08aaeeb3c5d2306ec.lib ",                         
"modules": {                                                                                                                        
"\\heichips25_pudding": {                                                                                                           
"num_wires":         1565,                                                                                                          
"num_wire_bits":     1600,                                                                                                          
"num_pub_wires":     282,                                                                                                           
"num_pub_wire_bits": 317,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         1581,                                                                                                          
"area":              23968.224000,                                                                                                  
"num_cells_by_type": {                                                                                                              
"dac128module": 2,                                                                                                                  
"sg13g2_a21o_1": 128,                                                                                                               
"sg13g2_a21oi_1": 256,                                                                                                              
"sg13g2_a221oi_1": 128,                                                                                                             
"sg13g2_buf_1": 16,                                                                                                                 
"sg13g2_dfrbpq_1": 256,                                                                                                             
"sg13g2_inv_1": 274,                                                                                                                
"sg13g2_nand2_1": 128,                                                                                                              
"sg13g2_nor2_1": 1,                                                                                                                 
"sg13g2_o21ai_1": 128,                                                                                                              
"sg13g2_tiehi": 264                                                                                                                 
}                                                                                                                                   
}                                                                                                                                   
},                                                                                                                                  
"design": {                                                                                                                         
"num_wires":         1565,                                                                                                          
"num_wire_bits":     1600,                                                                                                          
"num_pub_wires":     282,                                                                                                           
"num_pub_wire_bits": 317,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         1581,                                                                                                          
"area":              23968.224000,                                                                                                  
"num_cells_by_type": {                                                                                                              
"dac128module": 2,                                                                                                                  
"sg13g2_a21o_1": 128,                                                                                                               
"sg13g2_a21oi_1": 256,                                                                                                              
"sg13g2_a221oi_1": 128,                                                                                                             
"sg13g2_buf_1": 16,                                                                                                                 
"sg13g2_dfrbpq_1": 256,                                                                                                             
"sg13g2_inv_1": 274,                                                                                                                
"sg13g2_nand2_1": 128,                                                                                                              
"sg13g2_nor2_1": 1,                                                                                                                 
"sg13g2_o21ai_1": 128,                                                                                                              
"sg13g2_tiehi": 264                                                                                                                 
}                                                                                                                                   
}                                                                                                                                   
}                                                                                                                                   
                                                                                                                                    
117. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:               1565                                                                                                 
Number of wire bits:           1600                                                                                                 
Number of public wires:         282                                                                                                 
Number of public wire bits:     317                                                                                                 
Number of ports:                 10                                                                                                 
Number of port bits:             45                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:               1581                                                                                                 
dac128module                    2                                                                                                   
sg13g2_a21o_1                 128                                                                                                   
sg13g2_a21oi_1                256                                                                                                   
sg13g2_a221oi_1               128                                                                                                   
sg13g2_buf_1                   16                                                                                                   
sg13g2_dfrbpq_1               256                                                                                                   
sg13g2_inv_1                  274                                                                                                   
sg13g2_nand2_1                128                                                                                                   
sg13g2_nor2_1                   1                                                                                                   
sg13g2_o21ai_1                128                                                                                                   
sg13g2_tiehi                  264                                                                                                   
                                                                                                                                    
Area for cell type \dac128module is unknown!                                                                                        
                                                                                                                                    
Chip area for module '\heichips25_pudding': 23968.224000                                                                            
of which used for sequential elements: 12541.132800 (52.32%)                                                                        
                                                                                                                                    
118. Executing Verilog backend.                                                                                                     
Dumping module `\heichips25_pudding'.                                                                                               
                                                                                                                                    
119. Executing JSON backend.                                                                                                        
[13:59:31] VERBOSE  Parsing synthesis checks…                                                                           pyosys.py:56
────────────────────────────────────────────────────── Unmapped Cells Checker ──────────────────────────────────────────────────────
[13:59:31] VERBOSE  Running 'Checker.YosysUnmappedCells' at                                                             step.py:1140
                    'runs/RUN_2025-10-28_13-59-28/07-checker-yosysunmappedcells'…                                                   
[13:59:31] INFO     Check for Unmapped Yosys instances clear.                                                         checker.py:132
──────────────────────────────────────────────────────── Yosys Synth Checks ────────────────────────────────────────────────────────
[13:59:31] VERBOSE  Running 'Checker.YosysSynthChecks' at 'runs/RUN_2025-10-28_13-59-28/08-checker-yosyssynthchecks'…   step.py:1140
[13:59:31] INFO     Check for Yosys check errors clear.                                                               checker.py:132
───────────────────────────────────────────────── Netlist Assign Statement Checker ─────────────────────────────────────────────────
[13:59:31] VERBOSE  Running 'Checker.NetlistAssignStatements' at                                                        step.py:1140
                    'runs/RUN_2025-10-28_13-59-28/09-checker-netlistassignstatements'…                                              
───────────────────────────────────────────────────────── Check SDC Files ──────────────────────────────────────────────────────────
[13:59:31] VERBOSE  Running 'OpenROAD.CheckSDCFiles' at 'runs/RUN_2025-10-28_13-59-28/10-openroad-checksdcfiles'…       step.py:1140
────────────────────────────────────────────────────── Check Macro Instances ───────────────────────────────────────────────────────
[13:59:31] VERBOSE  Running 'OpenROAD.CheckMacroInstances' at                                                           step.py:1140
                    'runs/RUN_2025-10-28_13-59-28/11-openroad-checkmacroinstances'…                                                 
[13:59:31] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[13:59:31] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[13:59:31] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/11-openroad-checkmacroinstances/openroad-checkmacroinstances.log'…                
+ define_corners nom_typ_1p20V_25C                                                                                                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading cell library for the 'nom_typ_1p20V_25C' corner at                                                                          
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading top-level netlist at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/06-yosys-synthesis/heichips25_pudding.nl.v'…                       
Linking design 'heichips25_pudding' from netlist…                                                                                   
Warning: /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/06-yosys-synthesis/heichips25_pudding.nl.v line 9744,      
module dac128module not found. Creating black box for dacH.                                                                         
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────────────────── Static Timing Analysis (Pre-PnR) ─────────────────────────────────────────────────
[13:59:31] VERBOSE  Running 'OpenROAD.STAPrePNR' at 'runs/RUN_2025-10-28_13-59-28/12-openroad-staprepnr'…               step.py:1140
[13:59:31] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[13:59:31] INFO     Starting STA for the nom_fast_1p32V_m40C timing corner…                                          openroad.py:710
[13:59:31] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[13:59:31] INFO     Starting STA for the nom_slow_1p08V_125C timing corner…                                          openroad.py:710
[13:59:31] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[13:59:31] INFO     Starting STA for the nom_typ_1p20V_25C timing corner…                                            openroad.py:710
[13:59:31] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/12-openroad-staprepnr/nom_fast_1p32V_m40C/sta.log'…                               
[13:59:31] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/12-openroad-staprepnr/nom_slow_1p08V_125C/sta.log'…                               
[13:59:31] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/12-openroad-staprepnr/nom_typ_1p20V_25C/sta.log'…                                 
[13:59:32] INFO     Finished STA for the nom_typ_1p20V_25C timing corner.                                            openroad.py:725
[13:59:32] INFO     Finished STA for the nom_slow_1p08V_125C timing corner.                                          openroad.py:725
[13:59:32] INFO     Finished STA for the nom_fast_1p32V_m40C timing corner.                                          openroad.py:725
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┓
┃                      ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃
┃                      ┃ Hold   ┃ Reg to ┃        ┃ Hold   ┃ which  ┃ Setup  ┃ Reg to ┃        ┃ Setup  ┃ which  ┃ Max    ┃ Max    ┃
┃                      ┃ Worst  ┃ Reg    ┃ Hold   ┃ Vio    ┃ reg to ┃ Worst  ┃ Reg    ┃ Setup  ┃ Vio    ┃ reg to ┃ Cap    ┃ Slew   ┃
┃ Corner/Group         ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Viola… ┃ Viola… ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━┩
│ Overall              │ 0.1978 │ 0.1978 │ 0.0000 │ 0      │ 0      │ 8.8046 │ 8.8046 │ 0.0000 │ 0      │ 0      │ 3      │ 771    │
│ nom_fast_1p32V_m40C  │ 0.1978 │ 0.1978 │ 0.0000 │ 0      │ 0      │ 9.5521 │ 9.5521 │ 0.0000 │ 0      │ 0      │ 3      │ 257    │
│ nom_slow_1p08V_125C  │ 0.4673 │ 0.4673 │ 0.0000 │ 0      │ 0      │ 8.8046 │ 8.8046 │ 0.0000 │ 0      │ 0      │ 3      │ 771    │
│ nom_typ_1p20V_25C    │ 0.2933 │ 0.2933 │ 0.0000 │ 0      │ 0      │ 9.2776 │ 9.2776 │ 0.0000 │ 0      │ 0      │ 3      │ 771    │
└──────────────────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┘
───────────────────────────────────────────────────── Floorplan Initialization ─────────────────────────────────────────────────────
[13:59:32] VERBOSE  Running 'OpenROAD.Floorplan' at 'runs/RUN_2025-10-28_13-59-28/13-openroad-floorplan'…               step.py:1140
[13:59:32] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[13:59:32] VERBOSE  Logging subprocess to 'runs/RUN_2025-10-28_13-59-28/13-openroad-floorplan/openroad-floorplan.log'…  step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading technology LEF file at                                                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
tech.lef'…                                                                                                                          
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
Reading cell LEF file at                                                                                                            
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
stdcell.lef'…                                                                                                                       
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/dac128module.lef'…                                                          
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/dac128module.lef at line 2.               
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/dac128module.lef, created 1 library cells                                    
Reading top-level netlist at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/06-yosys-synthesis/heichips25_pudding.nl.v'…                       
Linking design 'heichips25_pudding' from netlist…                                                                                   
[13:59:32] WARNING  [ORD-2011] LEF master dac128module has no liberty cell.                                          openroad.py:287
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
Using site height: 3.78 and site width: 0.48…                                                                                       
[INFO] Using absolute sizing for the floorplan.                                                                                     
[INFO] Created floorplan obstruction at 350 30 500 80 (µm)                                                                          
[INFO] Created floorplan obstruction at 350 120 500 170 (µm)                                                                        
+ initialize_floorplan -site CoreSite -die_area 0 0 500 200 -core_area 2.88 3.78 497.12 196.22                                      
[INFO IFP-0001] Added 50 rows of 1029 site CoreSite.                                                                                
[INFO ODB-0303] The initial 50 rows (51450 sites) were cut with 2 shapes for a total of 50 rows (42576 sites).                      
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tielo/L_LO.                                                                        
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tiehi/L_HI.                                                                        
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan                                                                         
[INFO] Floorplanned on a die area of 0.0 0.0 500.0 200.0 (µm).                                                                      
[INFO] Floorplanned on a core area of 2.88 3.78 496.8 192.78 (µm).                                                                  
Writing metric design__die__bbox: 0.0 0.0 500.0 200.0                                                                               
Writing metric design__core__bbox: 2.88 3.78 496.8 192.78                                                                           
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                   16     116.12                                                                              
Inverter                                274    1491.44                                                                              
Sequential cell                         256   12541.13                                                                              
Multi-Input combinational cell         1033    9819.53                                                                              
Total                                  1581   31014.13                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/13-openroad-floorplan/heichips25_pudding.odb'…                     
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/13-openroad-floorplan/heichips25_pudding.nl.v'… 
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/13-openroad-floorplan/heichips25_pudding.pnl.v'…                   
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/13-openroad-floorplan/heichips25_pudding.def'…   
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/13-openroad-floorplan/heichips25_pudding.sdc'…                     
────────────────────────────────────────────────────────── Dump RC Values ──────────────────────────────────────────────────────────
[13:59:33] VERBOSE  Running 'OpenROAD.DumpRCValues' at 'runs/RUN_2025-10-28_13-59-28/14-openroad-dumprcvalues'…         step.py:1140
[13:59:33] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[13:59:33] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/14-openroad-dumprcvalues/openroad-dumprcvalues.log'…                              
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading technology LEF file at                                                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
tech.lef'…                                                                                                                          
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
Reading cell LEF file at                                                                                                            
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
stdcell.lef'…                                                                                                                       
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/dac128module.lef'…                                                          
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/dac128module.lef at line 2.               
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/dac128module.lef, created 1 library cells                                    
[INFO ODB-0127] Reading DEF file:                                                                                                   
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/13-openroad-floorplan/heichips25_pudding.def                        
[INFO ODB-0128] Design: heichips25_pudding                                                                                          
[INFO ODB-0130]     Created 45 pins.                                                                                                
[INFO ODB-0131]     Created 1581 components and 8761 component-terminals.                                                           
[INFO ODB-0132]     Created 2 special nets and 3158 connections.                                                                    
[INFO ODB-0133]     Created 1600 nets and 5603 connections.                                                                         
[INFO ODB-0134] Finished DEF file:                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/13-openroad-floorplan/heichips25_pudding.def                        
──────────────────────────────────── Check Antenna Properties of Macros Pins in Their LEF Views ────────────────────────────────────
[13:59:33] VERBOSE  Running 'Odb.CheckMacroAntennaProperties' at                                                        step.py:1140
                    'runs/RUN_2025-10-28_13-59-28/15-odb-checkmacroantennaproperties'…                                              
[13:59:33] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/15-odb-checkmacroantennaproperties/odb-checkmacroantennaproperties.lo             
                    g'…                                                                                                             
────────────────────────────────────────────────────── Set Power Connections ───────────────────────────────────────────────────────
[13:59:34] VERBOSE  Running 'Odb.SetPowerConnections' at 'runs/RUN_2025-10-28_13-59-28/16-odb-setpowerconnections'…     step.py:1140
[13:59:34] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/16-odb-setpowerconnections/odb-setpowerconnections.log'…                          
Connecting power net VPWR to dacH/VDD…                                                                                              
[INFO] dacH/VDD is already connected to VPWR in the layout.                                                                         
Connecting ground net VGND to dacH/VSS…                                                                                             
[INFO] dacH/VSS is already connected to VGND in the layout.                                                                         
Connecting power net VPWR to dacL/VDD…                                                                                              
[INFO] dacL/VDD is already connected to VPWR in the layout.                                                                         
Connecting ground net VGND to dacL/VSS…                                                                                             
[INFO] dacL/VSS is already connected to VGND in the layout.                                                                         
────────────────────────────────────────────────────── Manual Macro Placement ──────────────────────────────────────────────────────
[13:59:35] VERBOSE  Running 'Odb.ManualMacroPlacement' at 'runs/RUN_2025-10-28_13-59-28/17-odb-manualmacroplacement'…   step.py:1140
[13:59:35] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/17-odb-manualmacroplacement/odb-manualmacroplacement.log'…                        
Placing the following macros:                                                                                                       
{'dacL': ['dacL', 360000, 40000, 'N'], 'dacH': ['dacH', 360000, 130000, 'N']}                                                       
Design name: heichips25_pudding                                                                                                     
Placing dacH                                                                                                                        
Placing dacL                                                                                                                        
Successfully placed 2 instances.                                                                                                    
───────────────────────────────────────────────────────────── Cut Rows ─────────────────────────────────────────────────────────────
[13:59:36] VERBOSE  Running 'OpenROAD.CutRows' at 'runs/RUN_2025-10-28_13-59-28/18-openroad-cutrows'…                   step.py:1140
[13:59:36] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[13:59:36] VERBOSE  Logging subprocess to 'runs/RUN_2025-10-28_13-59-28/18-openroad-cutrows/openroad-cutrows.log'…      step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/17-odb-manualmacroplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ cut_rows -halo_width_x 10 -halo_width_y 10                                                                                        
[INFO ODB-0303] The initial 50 rows (42576 sites) were cut with 2 shapes for a total of 50 rows (42576 sites).                      
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                   16     116.12                                                                              
Inverter                                274    1491.44                                                                              
Sequential cell                         256   12541.13                                                                              
Multi-Input combinational cell         1033    9819.53                                                                              
Total                                  1581   31014.13                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/18-openroad-cutrows/heichips25_pudding.odb'…                       
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/18-openroad-cutrows/heichips25_pudding.def'…     
─────────────────────────────────────────────────────── Tap/Decap Insertion ────────────────────────────────────────────────────────
[13:59:36] VERBOSE  Running 'OpenROAD.TapEndcapInsertion' at                                                            step.py:1140
                    'runs/RUN_2025-10-28_13-59-28/19-openroad-tapendcapinsertion'…                                                  
[13:59:36] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[13:59:36] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/19-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log'…                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/18-openroad-cutrows/heichips25_pudding.odb'…                       
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ tapcell -halo_width_x 10 -halo_width_y 10 -distance 0                                                                             
[INFO ODB-0303] The initial 50 rows (42576 sites) were cut with 2 shapes for a total of 50 rows (42576 sites).                      
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                   16     116.12                                                                              
Inverter                                274    1491.44                                                                              
Sequential cell                         256   12541.13                                                                              
Multi-Input combinational cell         1033    9819.53                                                                              
Total                                  1581   31014.13                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/19-openroad-tapendcapinsertion/heichips25_pudding.odb'…            
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/19-openroad-tapendcapinsertion/heichips25_pudding.nl.v'…           
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/19-openroad-tapendcapinsertion/heichips25_pudding.pnl.v'…          
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/19-openroad-tapendcapinsertion/heichips25_pudding.def'…            
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/19-openroad-tapendcapinsertion/heichips25_pudding.sdc'…            
─────────────────────────────────────────────────────── Add PDN obstructions ───────────────────────────────────────────────────────
[13:59:37] VERBOSE  Running 'Odb.AddPDNObstructions' at 'runs/RUN_2025-10-28_13-59-28/20-odb-addpdnobstructions'…       step.py:1140
[13:59:37] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…                                 odb.py:559
────────────────────────────────────────────── Power Distribution Network Generation ───────────────────────────────────────────────
[13:59:37] VERBOSE  Running 'OpenROAD.GeneratePDN' at 'runs/RUN_2025-10-28_13-59-28/21-openroad-generatepdn'…           step.py:1140
[13:59:37] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[13:59:37] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/21-openroad-generatepdn/openroad-generatepdn.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/19-openroad-tapendcapinsertion/heichips25_pudding.odb'…            
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
[13:59:37] WARNING  [PDN-0211] Option -starts_with cannot be used with -followpins and will be ignored.              openroad.py:287
+ pdngen                                                                                                                            
[INFO PDN-0001] Inserting grid: stdcell_grid                                                                                        
[INFO PDN-0001] Inserting grid: macro - dacH                                                                                        
[INFO PDN-0001] Inserting grid: macro - dacL                                                                                        
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                   16     116.12                                                                              
Inverter                                274    1491.44                                                                              
Sequential cell                         256   12541.13                                                                              
Multi-Input combinational cell         1033    9819.53                                                                              
Total                                  1581   31014.13                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/21-openroad-generatepdn/heichips25_pudding.odb'…                   
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/21-openroad-generatepdn/heichips25_pudding.nl.v'…                  
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/21-openroad-generatepdn/heichips25_pudding.pnl.v'…                 
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/21-openroad-generatepdn/heichips25_pudding.def'… 
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/21-openroad-generatepdn/heichips25_pudding.sdc'…                   
[INFO PSM-0040] All shapes on net VPWR are connected.                                                                               
[INFO PSM-0040] All shapes on net VGND are connected.                                                                               
───────────────────────────────────────────────────── Remove PDN obstructions ──────────────────────────────────────────────────────
[13:59:38] VERBOSE  Running 'Odb.RemovePDNObstructions' at 'runs/RUN_2025-10-28_13-59-28/22-odb-removepdnobstructions'… step.py:1140
[13:59:38] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…                              odb.py:559
───────────────────────────────────────────────────────── Add Obstructions ─────────────────────────────────────────────────────────
[13:59:38] VERBOSE  Running 'Odb.AddRoutingObstructions' at                                                             step.py:1140
                    'runs/RUN_2025-10-28_13-59-28/23-odb-addroutingobstructions'…                                                   
[13:59:38] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…                         odb.py:559
───────────────────────────────────────────────────── Global Placement Skip IO ─────────────────────────────────────────────────────
[13:59:38] VERBOSE  Running 'OpenROAD.GlobalPlacementSkipIO' at                                                         step.py:1140
                    'runs/RUN_2025-10-28_13-59-28/24-openroad-globalplacementskipio'…                                               
[13:59:38] INFO     I/O pins were loaded from /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def. openroad.py:1525
                    Returning state unaltered…                                                                                      
────────────────────────────────────────────────────────── I/O Placement ───────────────────────────────────────────────────────────
[13:59:38] VERBOSE  Running 'OpenROAD.IOPlacement' at 'runs/RUN_2025-10-28_13-59-28/25-openroad-ioplacement'…           step.py:1140
[13:59:38] INFO     I/O pins were loaded from /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def. openroad.py:1227
                    Skipping OpenROAD.IOPlacement…                                                                                  
───────────────────────────────────────────────── Custom I/O Pin Placement Script ──────────────────────────────────────────────────
[13:59:38] VERBOSE  Running 'Odb.CustomIOPlacement' at 'runs/RUN_2025-10-28_13-59-28/26-odb-customioplacement'…         step.py:1140
[13:59:38] INFO     No custom I/O placement file configured, skipping 'Odb.CustomIOPlacement'…                            odb.py:669
──────────────────────────────────────────────────────── Apply DEF Template ────────────────────────────────────────────────────────
[13:59:38] VERBOSE  Running 'Odb.ApplyDEFTemplate' at 'runs/RUN_2025-10-28_13-59-28/27-odb-applydeftemplate'…           step.py:1140
[13:59:38] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/27-odb-applydeftemplate/odb-applydeftemplate.log'…                                
[13:59:38] WARNING  Bterm VGND is declared as a 'GROUND' pin. It will be ignored.                                          odb.py:67
[13:59:38] WARNING  Bterm VPWR is declared as a 'POWER' pin. It will be ignored.                                           odb.py:67
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
[INFO ODB-0127] Reading DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def                              
[INFO ODB-0128] Design: heichips25_template                                                                                         
[INFO ODB-0130]     Created 43 pins.                                                                                                
[INFO ODB-0132]     Created 2 special nets and 0 connections.                                                                       
[INFO ODB-0133]     Created 43 nets and 0 connections.                                                                              
[INFO ODB-0134] Finished DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def                             
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
[INFO ODB-0127] Reading DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def                              
[INFO ODB-0128] Design: heichips25_template                                                                                         
[INFO ODB-0130]     Created 43 pins.                                                                                                
[INFO ODB-0132]     Created 2 special nets and 0 connections.                                                                       
[INFO ODB-0133]     Created 43 nets and 0 connections.                                                                              
[INFO ODB-0134] Finished DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def                             
Using manufacturing grid: 5 Using dbu per mircons: 1000                                                                             
Found 43 block terminals in existing database...                                                                                    
Found 43 template_bterms…                                                                                                           
Wrote pin clk at layer Metal3 at (0, 183340, 400, 183740, 'PLACED')...                                                              
Wrote pin ena at layer Metal3 at (0, 179140, 400, 179540, 'PLACED')...                                                              
Wrote pin rst_n at layer Metal3 at (0, 187540, 400, 187940, 'PLACED')...                                                            
Wrote pin ui_in[0] at layer Metal3 at (0, 111940, 400, 112340, 'PLACED')...                                                         
Wrote pin ui_in[1] at layer Metal3 at (0, 116140, 400, 116540, 'PLACED')...                                                         
Wrote pin ui_in[2] at layer Metal3 at (0, 120340, 400, 120740, 'PLACED')...                                                         
Wrote pin ui_in[3] at layer Metal3 at (0, 124540, 400, 124940, 'PLACED')...                                                         
Wrote pin ui_in[4] at layer Metal3 at (0, 128740, 400, 129140, 'PLACED')...                                                         
Wrote pin ui_in[5] at layer Metal3 at (0, 132940, 400, 133340, 'PLACED')...                                                         
Wrote pin ui_in[6] at layer Metal3 at (0, 137140, 400, 137540, 'PLACED')...                                                         
Wrote pin ui_in[7] at layer Metal3 at (0, 141340, 400, 141740, 'PLACED')...                                                         
Wrote pin uio_in[0] at layer Metal3 at (0, 145540, 400, 145940, 'PLACED')...                                                        
Wrote pin uio_in[1] at layer Metal3 at (0, 149740, 400, 150140, 'PLACED')...                                                        
Wrote pin uio_in[2] at layer Metal3 at (0, 153940, 400, 154340, 'PLACED')...                                                        
Wrote pin uio_in[3] at layer Metal3 at (0, 158140, 400, 158540, 'PLACED')...                                                        
Wrote pin uio_in[4] at layer Metal3 at (0, 162340, 400, 162740, 'PLACED')...                                                        
Wrote pin uio_in[5] at layer Metal3 at (0, 166540, 400, 166940, 'PLACED')...                                                        
Wrote pin uio_in[6] at layer Metal3 at (0, 170740, 400, 171140, 'PLACED')...                                                        
Wrote pin uio_in[7] at layer Metal3 at (0, 174940, 400, 175340, 'PLACED')...                                                        
Wrote pin uio_oe[0] at layer Metal3 at (0, 78340, 400, 78740, 'PLACED')...                                                          
Wrote pin uio_oe[1] at layer Metal3 at (0, 82540, 400, 82940, 'PLACED')...                                                          
Wrote pin uio_oe[2] at layer Metal3 at (0, 86740, 400, 87140, 'PLACED')...                                                          
Wrote pin uio_oe[3] at layer Metal3 at (0, 90940, 400, 91340, 'PLACED')...                                                          
Wrote pin uio_oe[4] at layer Metal3 at (0, 95140, 400, 95540, 'PLACED')...                                                          
Wrote pin uio_oe[5] at layer Metal3 at (0, 99340, 400, 99740, 'PLACED')...                                                          
Wrote pin uio_oe[6] at layer Metal3 at (0, 103540, 400, 103940, 'PLACED')...                                                        
Wrote pin uio_oe[7] at layer Metal3 at (0, 107740, 400, 108140, 'PLACED')...                                                        
Wrote pin uio_out[0] at layer Metal3 at (0, 44740, 400, 45140, 'PLACED')...                                                         
Wrote pin uio_out[1] at layer Metal3 at (0, 48940, 400, 49340, 'PLACED')...                                                         
Wrote pin uio_out[2] at layer Metal3 at (0, 53140, 400, 53540, 'PLACED')...                                                         
Wrote pin uio_out[3] at layer Metal3 at (0, 57340, 400, 57740, 'PLACED')...                                                         
Wrote pin uio_out[4] at layer Metal3 at (0, 61540, 400, 61940, 'PLACED')...                                                         
Wrote pin uio_out[5] at layer Metal3 at (0, 65740, 400, 66140, 'PLACED')...                                                         
Wrote pin uio_out[6] at layer Metal3 at (0, 69940, 400, 70340, 'PLACED')...                                                         
Wrote pin uio_out[7] at layer Metal3 at (0, 74140, 400, 74540, 'PLACED')...                                                         
Wrote pin uo_out[0] at layer Metal3 at (0, 11140, 400, 11540, 'PLACED')...                                                          
Wrote pin uo_out[1] at layer Metal3 at (0, 15340, 400, 15740, 'PLACED')...                                                          
Wrote pin uo_out[2] at layer Metal3 at (0, 19540, 400, 19940, 'PLACED')...                                                          
Wrote pin uo_out[3] at layer Metal3 at (0, 23740, 400, 24140, 'PLACED')...                                                          
Wrote pin uo_out[4] at layer Metal3 at (0, 27940, 400, 28340, 'PLACED')...                                                          
Wrote pin uo_out[5] at layer Metal3 at (0, 32140, 400, 32540, 'PLACED')...                                                          
Wrote pin uo_out[6] at layer Metal3 at (0, 36340, 400, 36740, 'PLACED')...                                                          
Wrote pin uo_out[7] at layer Metal3 at (0, 40540, 400, 40940, 'PLACED')...                                                          
───────────────────────────────────────────────────────── Global Placement ─────────────────────────────────────────────────────────
[13:59:38] VERBOSE  Running 'OpenROAD.GlobalPlacement' at 'runs/RUN_2025-10-28_13-59-28/28-openroad-globalplacement'…   step.py:1140
[13:59:38] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[13:59:38] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/28-openroad-globalplacement/openroad-globalplacement.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/27-odb-applydeftemplate/heichips25_pudding.odb'…                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2.                                           
[INFO] Setting signal max routing layer to: TopMetal1 and clock max routing layer to TopMetal1.                                     
+ global_placement -density 0.7 -timing_driven -routability_driven -pad_right 0 -pad_left 0 -init_wirelength_coef 0.25              
[INFO GPL-0002] DBU: 1000                                                                                                           
[INFO GPL-0003] SiteSize: (  0.480  3.780 ) um                                                                                      
[INFO GPL-0004] CoreBBox: (  2.880  3.780 ) ( 496.800 192.780 ) um                                                                  
[INFO GPL-0006] Number of instances:              1626                                                                              
[INFO GPL-0007] Movable instances:                1579                                                                              
[INFO GPL-0008] Fixed instances:                     2                                                                              
[INFO GPL-0009] Dummy instances:                    45                                                                              
[INFO GPL-0010] Number of nets:                   1598                                                                              
[INFO GPL-0011] Number of pins:                   5642                                                                              
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 500.000 200.000 ) um                                                                 
[INFO GPL-0013] Core BBox: (  2.880  3.780 ) ( 496.800 192.780 ) um                                                                 
[INFO GPL-0016] Core area:                   93350.880 um^2                                                                         
[INFO GPL-0017] Fixed instances area:        16100.986 um^2                                                                         
[INFO GPL-0018] Movable instances area:      23968.224 um^2                                                                         
[INFO GPL-0019] Utilization:                    31.027 %                                                                            
[INFO GPL-0020] Standard cells area:         23968.224 um^2                                                                         
[INFO GPL-0021] Large instances area:            0.000 um^2                                                                         
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00009804 HPWL: 334383740                                                     
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000076 HPWL: 125100810                                                     
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000145 HPWL: 122398564                                                     
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000087 HPWL: 119805444                                                     
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000079 HPWL: 118502916                                                     
[INFO GPL-0023] Placement target density:       0.7000                                                                              
[INFO GPL-0024] Movable insts average area:     15.179 um^2                                                                         
[INFO GPL-0025] Ideal bin area:                 21.685 um^2                                                                         
[INFO GPL-0026] Ideal bin count:                  4304                                                                              
[INFO GPL-0027] Total bin area:              93350.880 um^2                                                                         
[INFO GPL-0028] Bin count (X, Y):          64 ,     32                                                                              
[INFO GPL-0029] Bin size (W * H):       7.718 *  5.906 um                                                                           
[INFO GPL-0030] Number of bins:                   2048                                                                              
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength                                                                                     
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
1 |   0.9222 |  3.668155e+07 |   +0.00% |  7.20e-15 |                                                                               
10 |   0.8296 |  3.856049e+07 |   +5.12% |  1.12e-14 |                                                                              
20 |   0.8366 |  3.893827e+07 |   +0.98% |  1.82e-14 |                                                                              
30 |   0.8240 |  3.844807e+07 |   -1.26% |  2.96e-14 |                                                                              
40 |   0.8269 |  3.860826e+07 |   +0.42% |  4.82e-14 |                                                                              
50 |   0.8265 |  3.859098e+07 |   -0.04% |  7.86e-14 |                                                                              
60 |   0.8253 |  3.854331e+07 |   -0.12% |  1.28e-13 |                                                                              
70 |   0.8264 |  3.859262e+07 |   +0.13% |  2.08e-13 |                                                                              
80 |   0.8259 |  3.858914e+07 |   -0.01% |  3.40e-13 |                                                                              
90 |   0.8261 |  3.861663e+07 |   +0.07% |  5.53e-13 |                                                                              
100 |   0.8263 |  3.866538e+07 |   +0.13% |  9.01e-13 |                                                                             
110 |   0.8262 |  3.872987e+07 |   +0.17% |  1.47e-12 |                                                                             
120 |   0.8265 |  3.884964e+07 |   +0.31% |  2.39e-12 |                                                                             
130 |   0.8264 |  3.903441e+07 |   +0.48% |  3.89e-12 |                                                                             
140 |   0.8246 |  3.932373e+07 |   +0.74% |  6.34e-12 |                                                                             
150 |   0.8219 |  3.974812e+07 |   +1.08% |  1.03e-11 |                                                                             
160 |   0.8195 |  4.026589e+07 |   +1.30% |  1.68e-11 |                                                                             
170 |   0.8192 |  4.079110e+07 |   +1.30% |  2.73e-11 |                                                                             
180 |   0.8179 |  4.126828e+07 |   +1.17% |  4.45e-11 |                                                                             
190 |   0.8156 |  4.222781e+07 |   +2.33% |  7.24e-11 |                                                                             
200 |   0.8079 |  4.411322e+07 |   +4.46% |  1.18e-10 |                                                                             
210 |   0.7868 |  4.554643e+07 |   +3.25% |  1.92e-10 |                                                                             
[INFO GPL-0100] Timing-driven iteration 1/5, virtual: true.                                                                         
[INFO GPL-0101]    Iter: 211, overflow: 0.783, keep resizer changes at: 0.3, HPWL: 46464066                                         
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |      1598                                                                       
final |     +6.3% |     251 |     133 |             3 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO RSZ-0035] Found 3 fanout violations.                                                                                          
[INFO RSZ-0039] Resized 251 instances.                                                                                              
[INFO RSZ-0038] Inserted 133 buffers in 3 nets.                                                                                     
[INFO GPL-0106] Timing-driven: worst slack 0                                                                                        
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
220 |   0.7667 |  4.811432e+07 |   +5.64% |  3.12e-10 |                                                                             
230 |   0.7424 |  5.086809e+07 |   +5.72% |  5.09e-10 |                                                                             
240 |   0.7011 |  5.357930e+07 |   +5.33% |  8.28e-10 |                                                                             
250 |   0.6545 |  5.672984e+07 |   +5.88% |  1.35e-09 |                                                                             
[INFO GPL-0100] Timing-driven iteration 2/5, virtual: true.                                                                         
[INFO GPL-0101]    Iter: 255, overflow: 0.632, keep resizer changes at: 0.3, HPWL: 58286170                                         
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |      1598                                                                       
final |     +7.3% |     411 |     137 |             3 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO RSZ-0035] Found 3 fanout violations.                                                                                          
[INFO RSZ-0039] Resized 411 instances.                                                                                              
[INFO RSZ-0038] Inserted 137 buffers in 3 nets.                                                                                     
[INFO GPL-0106] Timing-driven: worst slack 0                                                                                        
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
260 |   0.5983 |  5.931162e+07 |   +4.55% |  2.20e-09 |                                                                             
[INFO GPL-0088] Routability snapshot saved at iter = 259                                                                            
270 |   0.5288 |  6.102345e+07 |   +2.89% |  3.58e-09 |                                                                             
280 |   0.4527 |  6.369454e+07 |   +4.38% |  5.83e-09 |                                                                             
290 |   0.3806 |  6.704900e+07 |   +5.27% |  9.49e-09 |                                                                             
300 |   0.3225 |  6.932022e+07 |   +3.39% |  1.48e-08 |                                                                             
[INFO GPL-0040] Routability iteration: 1                                                                                            
[INFO GPL-0041] Total routing overflow: 28.2211                                                                                     
[INFO GPL-0042] Number of overflowed tiles: 188 (7.68%)                                                                             
[INFO GPL-0043] Average top 0.5% routing congestion: 1.4301                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.3638                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.2906                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.1947                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.3969                                                           
[INFO GPL-0048] Routing congestion (1.3969) lower than previous minimum (1e+30). Updating minimum.                                  
[INFO GPL-0051] Inflated area:                 786.540 um^2 (+3.28%)                                                                
[INFO GPL-0052] Placement target density:       0.7000                                                                              
[INFO GPL-0058] White space area:            77249.894 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      54861.464 um^2 (+1.45%)                                                                
[INFO GPL-0060] Total filler area:           30106.699 um^2 (-0.00%)                                                                
[INFO GPL-0061] Total non-inflated area:     54861.464 um^2 (+1.45%)                                                                
[INFO GPL-0062] Total inflated area:         55648.004 um^2 (+1.43%)                                                                
[INFO GPL-0063] New Target Density:             0.7102                                                                              
[INFO GPL-0089] Routability end iteration: revert back to snapshot                                                                  
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
310 |   0.5627 |  6.111080e+07 |  -11.84% |  2.80e-09 |                                                                             
320 |   0.5009 |  6.270501e+07 |   +2.61% |  4.12e-09 |                                                                             
330 |   0.4380 |  6.514094e+07 |   +3.88% |  6.07e-09 |                                                                             
340 |   0.3703 |  6.736618e+07 |   +3.42% |  8.94e-09 |                                                                             
350 |   0.3202 |  6.941409e+07 |   +3.04% |  1.32e-08 |                                                                             
[INFO GPL-0040] Routability iteration: 2                                                                                            
[INFO GPL-0041] Total routing overflow: 28.1611                                                                                     
[INFO GPL-0042] Number of overflowed tiles: 192 (7.84%)                                                                             
[INFO GPL-0043] Average top 0.5% routing congestion: 1.4022                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.3494                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.2848                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.1946                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.3758                                                           
[INFO GPL-0048] Routing congestion (1.3758) lower than previous minimum (1.397). Updating minimum.                                  
[INFO GPL-0051] Inflated area:                 866.772 um^2 (+3.50%)                                                                
[INFO GPL-0052] Placement target density:       0.7102                                                                              
[INFO GPL-0058] White space area:            77249.894 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      55728.234 um^2 (+1.58%)                                                                
[INFO GPL-0060] Total filler area:           30106.698 um^2 (-0.00%)                                                                
[INFO GPL-0061] Total non-inflated area:     55728.234 um^2 (+1.58%)                                                                
[INFO GPL-0062] Total inflated area:         56595.007 um^2 (+1.56%)                                                                
[INFO GPL-0063] New Target Density:             0.7214                                                                              
[INFO GPL-0089] Routability end iteration: revert back to snapshot                                                                  
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
360 |   0.5531 |  6.324833e+07 |   -8.88% |  2.69e-09 |                                                                             
370 |   0.5025 |  6.430170e+07 |   +1.67% |  3.97e-09 |                                                                             
380 |   0.4504 |  6.651392e+07 |   +3.44% |  5.84e-09 |                                                                             
390 |   0.3700 |  6.860138e+07 |   +3.14% |  8.60e-09 |                                                                             
400 |   0.3336 |  7.057821e+07 |   +2.88% |  1.27e-08 |                                                                             
[INFO GPL-0040] Routability iteration: 3                                                                                            
[INFO GPL-0041] Total routing overflow: 28.0034                                                                                     
[INFO GPL-0042] Number of overflowed tiles: 189 (7.72%)                                                                             
[INFO GPL-0043] Average top 0.5% routing congestion: 1.4174                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.3576                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.2868                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.1932                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.3875                                                           
[INFO GPL-0049] Routing congestion (1.3875) higher than minimum (1.3758). Consecutive non-improvement count: 1.                     
[INFO GPL-0051] Inflated area:                 876.633 um^2 (+3.42%)                                                                
[INFO GPL-0052] Placement target density:       0.7214                                                                              
[INFO GPL-0058] White space area:            77249.894 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      56604.873 um^2 (+1.57%)                                                                
[INFO GPL-0060] Total filler area:           30106.703 um^2 (+0.00%)                                                                
[INFO GPL-0061] Total non-inflated area:     56604.873 um^2 (+1.57%)                                                                
[INFO GPL-0062] Total inflated area:         57481.506 um^2 (+1.55%)                                                                
[INFO GPL-0063] New Target Density:             0.7328                                                                              
[INFO GPL-0089] Routability end iteration: revert back to snapshot                                                                  
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
410 |   0.5622 |  6.390815e+07 |   -9.45% |  2.69e-09 |                                                                             
420 |   0.4890 |  6.593225e+07 |   +3.17% |  3.96e-09 |                                                                             
430 |   0.4299 |  6.784236e+07 |   +2.90% |  5.84e-09 |                                                                             
440 |   0.3669 |  7.016302e+07 |   +3.42% |  8.60e-09 |                                                                             
450 |   0.3247 |  7.211991e+07 |   +2.79% |  1.27e-08 |                                                                             
[INFO GPL-0040] Routability iteration: 4                                                                                            
[INFO GPL-0041] Total routing overflow: 28.0759                                                                                     
[INFO GPL-0042] Number of overflowed tiles: 194 (7.92%)                                                                             
[INFO GPL-0043] Average top 0.5% routing congestion: 1.4521                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.3850                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.2990                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.1944                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.4185                                                           
[INFO GPL-0049] Routing congestion (1.4185) higher than minimum (1.3758). Consecutive non-improvement count: 2.                     
[INFO GPL-0051] Inflated area:                 885.942 um^2 (+3.34%)                                                                
[INFO GPL-0052] Placement target density:       0.7328                                                                              
[INFO GPL-0058] White space area:            77249.894 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      57490.813 um^2 (+1.57%)                                                                
[INFO GPL-0060] Total filler area:           30106.701 um^2 (-0.00%)                                                                
[INFO GPL-0061] Total non-inflated area:     57490.813 um^2 (+1.57%)                                                                
[INFO GPL-0062] Total inflated area:         58376.755 um^2 (+1.54%)                                                                
[INFO GPL-0063] New Target Density:             0.7442                                                                              
[INFO GPL-0089] Routability end iteration: revert back to snapshot                                                                  
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
460 |   0.5570 |  6.456907e+07 |  -10.47% |  2.69e-09 |                                                                             
470 |   0.4867 |  6.682320e+07 |   +3.49% |  3.96e-09 |                                                                             
480 |   0.4191 |  6.869421e+07 |   +2.80% |  5.84e-09 |                                                                             
490 |   0.3606 |  7.123491e+07 |   +3.70% |  8.60e-09 |                                                                             
500 |   0.3258 |  7.338262e+07 |   +3.01% |  1.27e-08 |                                                                             
[INFO GPL-0040] Routability iteration: 5                                                                                            
[INFO GPL-0041] Total routing overflow: 27.9128                                                                                     
[INFO GPL-0042] Number of overflowed tiles: 194 (7.92%)                                                                             
[INFO GPL-0043] Average top 0.5% routing congestion: 1.4567                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.3942                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.3041                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.1942                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.4255                                                           
[INFO GPL-0049] Routing congestion (1.4255) higher than minimum (1.3758). Consecutive non-improvement count: 3.                     
[INFO GPL-0051] Inflated area:                 842.413 um^2 (+3.08%)                                                                
[INFO GPL-0052] Placement target density:       0.7442                                                                              
[INFO GPL-0054] No improvement in routing congestion for 3 consecutive iterations (limit is 3).                                     
[INFO GPL-0055] Reverting inflation values and target density from the iteration with minimum observed routing congestion.          
[INFO GPL-0056] Minimum observed routing congestion: 1.3758                                                                         
[INFO GPL-0057] Target density at minimum routing congestion: 0.7102                                                                
[INFO GPL-0089] Routability end iteration: revert back to snapshot                                                                  
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
510 |   0.5491 |  5.780167e+07 |  -21.23% |  2.59e-09 |                                                                             
520 |   0.4767 |  6.019551e+07 |   +4.14% |  3.82e-09 |                                                                             
530 |   0.4139 |  6.315403e+07 |   +4.91% |  5.62e-09 |                                                                             
540 |   0.3505 |  6.639977e+07 |   +5.14% |  8.28e-09 |                                                                             
550 |   0.3064 |  6.861071e+07 |   +3.33% |  1.22e-08 |                                                                             
[INFO GPL-0100] Timing-driven iteration 3/5, virtual: false.                                                                        
[INFO GPL-0101]    Iter: 557, overflow: 0.282, keep resizer changes at: 0.3, HPWL: 69936974                                         
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |      1598                                                                       
final |     +8.0% |     495 |     137 |             3 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO RSZ-0035] Found 3 fanout violations.                                                                                          
[INFO RSZ-0039] Resized 495 instances.                                                                                              
[INFO RSZ-0038] Inserted 137 buffers in 3 nets.                                                                                     
[INFO GPL-0106] Timing-driven: worst slack 0                                                                                        
[INFO GPL-0107] Timing-driven: repair_design delta area: 2236.756 um^2 (+8.17%)                                                     
[INFO GPL-0108] Timing-driven: repair_design, gpl cells created: 137 (+0.00%)                                                       
[INFO GPL-0109] Timing-driven: inserted buffers as reported by repair_design: 137                                                   
[INFO GPL-0110] Timing-driven: new target density: 0.77317345                                                                       
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
560 |   0.2796 |  7.519314e+07 |   +9.59% |  1.80e-08 |                                                                             
570 |   0.2610 |  7.555274e+07 |   +0.48% |  2.64e-08 |                                                                             
580 |   0.2343 |  7.513405e+07 |   -0.55% |  3.89e-08 |                                                                             
[INFO GPL-0100] Timing-driven iteration 4/5, virtual: false.                                                                        
[INFO GPL-0101]    Iter: 587, overflow: 0.204, keep resizer changes at: 0.3, HPWL: 74988692                                         
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |      1598                                                                       
final |     +0.6% |     320 |       0 |             0 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO RSZ-0039] Resized 320 instances.                                                                                              
[INFO GPL-0106] Timing-driven: worst slack 0                                                                                        
[INFO GPL-0107] Timing-driven: repair_design delta area: 210.847 um^2 (+0.78%)                                                      
[INFO GPL-0108] Timing-driven: repair_design, gpl cells created: 0 (+0.00%)                                                         
[INFO GPL-0109] Timing-driven: inserted buffers as reported by repair_design: 0                                                     
[INFO GPL-0110] Timing-driven: new target density: 0.77590287                                                                       
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
590 |   0.1963 |  7.550532e+07 |   +0.49% |  5.74e-08 |                                                                             
600 |   0.1646 |  7.585828e+07 |   +0.47% |  8.45e-08 |                                                                             
610 |   0.1428 |  7.606484e+07 |   +0.27% |  1.24e-07 |                                                                             
[INFO GPL-0100] Timing-driven iteration 5/5, virtual: false.                                                                        
[INFO GPL-0101]    Iter: 611, overflow: 0.145, keep resizer changes at: 0.3, HPWL: 76071089                                         
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |      1598                                                                       
final |     -0.2% |     288 |       0 |             0 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO RSZ-0039] Resized 288 instances.                                                                                              
[INFO GPL-0106] Timing-driven: worst slack 0                                                                                        
[INFO GPL-0107] Timing-driven: repair_design delta area: -51.360 um^2 (-0.19%)                                                      
[INFO GPL-0108] Timing-driven: repair_design, gpl cells created: 0 (+0.00%)                                                         
[INFO GPL-0109] Timing-driven: inserted buffers as reported by repair_design: 0                                                     
[INFO GPL-0110] Timing-driven: new target density: 0.775238                                                                         
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
620 |   0.1240 |  7.656753e+07 |   +0.66% |  1.83e-07 |                                                                             
630 |   0.0972 |  7.701754e+07 |   +0.59% |  2.70e-07 |                                                                             
[INFO GPL-1001] Finished with Overflow: 0.097235                                                                                    
[INFO GPL-1002] Placed Cell Area            27151.0079                                                                              
[INFO GPL-1003] Available Free Area         77249.8944                                                                              
[INFO GPL-1004] Minimum Feasible Density        0.3515 (cell_area / free_area)                                                      
[INFO GPL-1006]   Suggested Target Densities:                                                                                       
[INFO GPL-1007]     - For 90% usage of free space: 0.3905                                                                           
[INFO GPL-1008]     - For 80% usage of free space: 0.4393                                                                           
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                   16     201.40                                                                              
Timing Repair Buffer                    137    1740.01                                                                              
Inverter                                274    1821.66                                                                              
Sequential cell                         256   12992.92                                                                              
Multi-Input combinational cell         1033    9863.08                                                                              
Total                                  1718   33664.97                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/28-openroad-globalplacement/heichips25_pudding.odb'…               
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/28-openroad-globalplacement/heichips25_pudding.nl.v'…              
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/28-openroad-globalplacement/heichips25_pudding.pnl.v'…             
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/28-openroad-globalplacement/heichips25_pudding.def'…               
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/28-openroad-globalplacement/heichips25_pudding.sdc'…               
─────────────────────────────────────────────────────── Write Verilog Header ───────────────────────────────────────────────────────
[13:59:44] VERBOSE  Running 'Odb.WriteVerilogHeader' at 'runs/RUN_2025-10-28_13-59-28/29-odb-writeverilogheader'…       step.py:1140
[13:59:44] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/29-odb-writeverilogheader/odb-writeverilogheader.log'…                            
─────────────────────────────────────────────────── Power Grid Violation Checker ───────────────────────────────────────────────────
[13:59:44] VERBOSE  Running 'Checker.PowerGridViolations' at                                                            step.py:1140
                    'runs/RUN_2025-10-28_13-59-28/30-checker-powergridviolations'…                                                  
[13:59:44] INFO     Check for power grid violations (as reported by OpenROAD PSM- you may ignore these if LVS passes) checker.py:132
                    clear.                                                                                                          
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[13:59:44] VERBOSE  Running 'OpenROAD.STAMidPNR' at 'runs/RUN_2025-10-28_13-59-28/31-openroad-stamidpnr'…               step.py:1140
[13:59:44] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[13:59:45] VERBOSE  Logging subprocess to 'runs/RUN_2025-10-28_13-59-28/31-openroad-stamidpnr/openroad-stamidpnr.log'…  step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/28-openroad-globalplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
────────────────────────────────────────────── Repair Design (Post-Global Placement) ───────────────────────────────────────────────
[13:59:46] VERBOSE  Running 'OpenROAD.RepairDesignPostGPL' at                                                           step.py:1140
                    'runs/RUN_2025-10-28_13-59-28/32-openroad-repairdesignpostgpl'…                                                 
[13:59:46] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[13:59:46] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[13:59:46] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[13:59:46] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/32-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log'…                
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/28-openroad-globalplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO RSZ-0027] Inserted 7 input buffers.                                                                                           
[INFO RSZ-0028] Inserted 16 output buffers.                                                                                         
+ repair_design -verbose -max_wire_length 0 -slew_margin 20 -cap_margin 20                                                          
[INFO RSZ-0058] Using max wire length 5028um.                                                                                       
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |      1758                                                                       
10 |     +0.0% |       0 |       0 |             0 |      1748                                                                      
20 |     +0.0% |       0 |       0 |             0 |      1738                                                                      
30 |     +0.0% |       0 |       0 |             0 |      1728                                                                      
40 |     +0.0% |       0 |       0 |             0 |      1718                                                                      
50 |     +0.0% |       0 |       0 |             0 |      1708                                                                      
60 |     +0.0% |       0 |       0 |             0 |      1698                                                                      
70 |     +0.0% |       0 |       0 |             0 |      1688                                                                      
80 |     +0.0% |       0 |       0 |             0 |      1678                                                                      
90 |     +0.0% |       0 |       0 |             0 |      1668                                                                      
100 |     +0.0% |       0 |       0 |             0 |      1658                                                                     
110 |     +0.1% |       4 |       0 |             0 |      1648                                                                     
120 |     +0.1% |       4 |       0 |             0 |      1638                                                                     
130 |     +0.1% |       4 |       0 |             0 |      1628                                                                     
140 |     +0.1% |       4 |       0 |             0 |      1618                                                                     
150 |     +0.1% |       4 |       0 |             0 |      1608                                                                     
160 |     +0.1% |       4 |       0 |             0 |      1598                                                                     
170 |     +0.1% |       4 |       0 |             0 |      1588                                                                     
180 |     +0.1% |       4 |       0 |             0 |      1578                                                                     
190 |     +0.1% |       4 |       0 |             0 |      1568                                                                     
200 |     +0.1% |       4 |       0 |             0 |      1558                                                                     
210 |     +0.1% |       4 |       0 |             0 |      1548                                                                     
220 |     +0.1% |       4 |       0 |             0 |      1538                                                                     
230 |     +0.1% |       4 |       0 |             0 |      1528                                                                     
240 |     +0.1% |       4 |       0 |             0 |      1518                                                                     
250 |     +0.1% |       4 |       0 |             0 |      1508                                                                     
260 |     +0.1% |       4 |       0 |             0 |      1498                                                                     
270 |     +0.1% |       4 |       0 |             0 |      1488                                                                     
280 |     +0.1% |       4 |       0 |             0 |      1478                                                                     
290 |     +0.1% |       4 |       0 |             0 |      1468                                                                     
300 |     +0.2% |       9 |       0 |             0 |      1458                                                                     
310 |     +0.4% |      16 |       0 |             0 |      1448                                                                     
320 |     +0.5% |      23 |       0 |             0 |      1438                                                                     
330 |     +0.7% |      28 |       0 |             0 |      1428                                                                     
340 |     +0.7% |      28 |       0 |             0 |      1418                                                                     
350 |     +0.7% |      28 |       0 |             0 |      1408                                                                     
360 |     +0.7% |      28 |       0 |             0 |      1398                                                                     
370 |     +0.7% |      28 |       0 |             0 |      1388                                                                     
380 |     +0.7% |      28 |       0 |             0 |      1378                                                                     
390 |     +0.7% |      28 |       0 |             0 |      1368                                                                     
400 |     +0.7% |      28 |       0 |             0 |      1358                                                                     
410 |     +0.7% |      28 |       0 |             0 |      1348                                                                     
420 |     +0.7% |      28 |       0 |             0 |      1338                                                                     
430 |     +0.7% |      28 |       0 |             0 |      1328                                                                     
440 |     +0.7% |      28 |       0 |             0 |      1318                                                                     
450 |     +0.7% |      28 |       0 |             0 |      1308                                                                     
460 |     +0.7% |      28 |       0 |             0 |      1298                                                                     
470 |     +0.7% |      28 |       0 |             0 |      1288                                                                     
480 |     +0.7% |      28 |       0 |             0 |      1278                                                                     
490 |     +0.7% |      28 |       0 |             0 |      1268                                                                     
500 |     +0.8% |      35 |       0 |             0 |      1258                                                                     
510 |     +1.1% |      43 |       0 |             0 |      1248                                                                     
520 |     +1.2% |      49 |       0 |             0 |      1238                                                                     
530 |     +1.4% |      57 |       0 |             0 |      1228                                                                     
540 |     +1.5% |      65 |       0 |             0 |      1218                                                                     
550 |     +1.7% |      73 |       0 |             0 |      1208                                                                     
560 |     +1.7% |      73 |       0 |             0 |      1198                                                                     
570 |     +1.7% |      73 |       0 |             0 |      1188                                                                     
580 |     +1.7% |      73 |       0 |             0 |      1178                                                                     
590 |     +1.7% |      73 |       0 |             0 |      1168                                                                     
600 |     +1.7% |      73 |       0 |             0 |      1158                                                                     
610 |     +1.7% |      77 |       0 |             0 |      1148                                                                     
620 |     +1.9% |      86 |       0 |             0 |      1138                                                                     
630 |     +2.1% |      94 |       0 |             0 |      1128                                                                     
640 |     +2.3% |     101 |       0 |             0 |      1118                                                                     
650 |     +2.3% |     102 |       0 |             0 |      1108                                                                     
660 |     +2.3% |     102 |       0 |             0 |      1098                                                                     
670 |     +2.3% |     102 |       0 |             0 |      1088                                                                     
680 |     +2.3% |     102 |       0 |             0 |      1078                                                                     
690 |     +2.3% |     102 |       0 |             0 |      1068                                                                     
700 |     +2.3% |     104 |       0 |             0 |      1058                                                                     
710 |     +2.3% |     109 |       0 |             0 |      1048                                                                     
720 |     +2.3% |     116 |       0 |             0 |      1038                                                                     
730 |     +2.3% |     122 |       0 |             0 |      1028                                                                     
740 |     +2.3% |     122 |       0 |             0 |      1018                                                                     
750 |     +2.3% |     122 |       0 |             0 |      1008                                                                     
760 |     +2.3% |     122 |       0 |             0 |       998                                                                     
770 |     +2.3% |     122 |       0 |             0 |       988                                                                     
780 |     +2.3% |     122 |       0 |             0 |       978                                                                     
790 |     +2.4% |     127 |       0 |             0 |       968                                                                     
800 |     +2.5% |     131 |       0 |             0 |       958                                                                     
810 |     +2.7% |     139 |       0 |             0 |       948                                                                     
820 |     +2.7% |     142 |       0 |             0 |       938                                                                     
830 |     +2.7% |     142 |       0 |             0 |       928                                                                     
840 |     +2.7% |     142 |       0 |             0 |       918                                                                     
850 |     +2.7% |     142 |       0 |             0 |       908                                                                     
860 |     +2.7% |     142 |       0 |             0 |       898                                                                     
870 |     +2.7% |     142 |       0 |             0 |       888                                                                     
880 |     +2.7% |     142 |       0 |             0 |       878                                                                     
890 |     +2.7% |     142 |       0 |             0 |       868                                                                     
900 |     +2.7% |     142 |       0 |             0 |       858                                                                     
910 |     +2.7% |     142 |       0 |             0 |       848                                                                     
920 |     +2.7% |     142 |       0 |             0 |       838                                                                     
930 |     +2.7% |     142 |       0 |             0 |       828                                                                     
940 |     +2.7% |     142 |       0 |             0 |       818                                                                     
950 |     +2.7% |     142 |       0 |             0 |       808                                                                     
960 |     +2.7% |     142 |       0 |             0 |       798                                                                     
970 |     +2.7% |     143 |       0 |             0 |       788                                                                     
980 |     +2.7% |     146 |       0 |             0 |       778                                                                     
990 |     +2.7% |     149 |       0 |             0 |       768                                                                     
1000 |     +2.6% |     150 |       0 |             0 |       758                                                                    
1010 |     +2.6% |     150 |       0 |             0 |       748                                                                    
1020 |     +2.6% |     150 |       0 |             0 |       738                                                                    
1030 |     +2.6% |     150 |       0 |             0 |       728                                                                    
1040 |     +2.6% |     150 |       0 |             0 |       718                                                                    
1050 |     +2.6% |     150 |       0 |             0 |       708                                                                    
1060 |     +2.6% |     150 |       0 |             0 |       698                                                                    
1070 |     +2.6% |     153 |       0 |             0 |       688                                                                    
1080 |     +2.6% |     153 |       0 |             0 |       678                                                                    
1090 |     +2.6% |     153 |       0 |             0 |       668                                                                    
1100 |     +2.6% |     153 |       0 |             0 |       658                                                                    
1110 |     +2.6% |     153 |       0 |             0 |       648                                                                    
1120 |     +2.6% |     153 |       0 |             0 |       638                                                                    
1130 |     +2.6% |     153 |       0 |             0 |       628                                                                    
1140 |     +2.6% |     153 |       0 |             0 |       618                                                                    
1150 |     +2.6% |     153 |       0 |             0 |       608                                                                    
1160 |     +2.6% |     153 |       0 |             0 |       598                                                                    
1170 |     +2.6% |     153 |       0 |             0 |       588                                                                    
1180 |     +2.6% |     153 |       0 |             0 |       578                                                                    
1190 |     +2.6% |     153 |       0 |             0 |       568                                                                    
1200 |     +2.6% |     153 |       0 |             0 |       558                                                                    
1210 |     +2.6% |     153 |       0 |             0 |       548                                                                    
1220 |     +2.6% |     163 |       0 |             0 |       538                                                                    
1230 |     +2.6% |     173 |       0 |             0 |       528                                                                    
1240 |     +2.6% |     183 |       0 |             0 |       518                                                                    
1250 |     +2.6% |     193 |       0 |             0 |       508                                                                    
1260 |     +2.6% |     203 |       0 |             0 |       498                                                                    
1270 |     +2.6% |     213 |       0 |             0 |       488                                                                    
1280 |     +2.6% |     223 |       0 |             0 |       478                                                                    
1290 |     +2.6% |     233 |       0 |             0 |       468                                                                    
1300 |     +2.6% |     243 |       0 |             0 |       458                                                                    
1310 |     +2.6% |     253 |       0 |             0 |       448                                                                    
1320 |     +2.6% |     263 |       0 |             0 |       438                                                                    
1330 |     +2.6% |     273 |       0 |             0 |       428                                                                    
1340 |     +2.6% |     283 |       0 |             0 |       418                                                                    
1350 |     +2.6% |     293 |       0 |             0 |       408                                                                    
1360 |     +2.6% |     303 |       0 |             0 |       398                                                                    
1370 |     +2.6% |     313 |       0 |             0 |       388                                                                    
1380 |     +2.6% |     323 |       0 |             0 |       378                                                                    
1390 |     +2.6% |     333 |       0 |             0 |       368                                                                    
1400 |     +2.6% |     339 |       0 |             0 |       358                                                                    
1410 |     +2.6% |     347 |       0 |             0 |       348                                                                    
1420 |     +2.6% |     356 |       0 |             0 |       338                                                                    
1430 |     +2.6% |     366 |       0 |             0 |       328                                                                    
1440 |     +2.6% |     376 |       0 |             0 |       318                                                                    
1450 |     +2.6% |     386 |       0 |             0 |       308                                                                    
1460 |     +2.6% |     396 |       0 |             0 |       298                                                                    
1470 |     +2.6% |     405 |       0 |             0 |       288                                                                    
1480 |     +4.3% |     463 |      67 |             2 |       278                                                                    
1490 |     +4.3% |     463 |      67 |             2 |       268                                                                    
1500 |     +4.3% |     463 |      67 |             2 |       258                                                                    
1510 |     +4.3% |     463 |      67 |             2 |       248                                                                    
1520 |     +4.3% |     463 |      67 |             2 |       238                                                                    
1530 |     +4.3% |     463 |      67 |             2 |       228                                                                    
1540 |     +4.3% |     463 |      67 |             2 |       218                                                                    
1550 |     +4.3% |     463 |      67 |             2 |       208                                                                    
1560 |     +4.3% |     463 |      67 |             2 |       198                                                                    
1570 |     +4.3% |     463 |      67 |             2 |       188                                                                    
1580 |     +4.3% |     463 |      67 |             2 |       178                                                                    
1590 |     +4.3% |     463 |      67 |             2 |       168                                                                    
1600 |     +4.3% |     463 |      67 |             2 |       158                                                                    
1610 |     +4.3% |     463 |      67 |             2 |       148                                                                    
1620 |     +4.3% |     463 |      67 |             2 |       138                                                                    
1630 |     +4.3% |     463 |      67 |             2 |       128                                                                    
1640 |     +4.3% |     463 |      67 |             2 |       118                                                                    
1650 |     +4.3% |     463 |      67 |             2 |       108                                                                    
1660 |     +4.3% |     463 |      67 |             2 |        98                                                                    
1670 |     +4.3% |     463 |      67 |             2 |        88                                                                    
1680 |     +4.3% |     463 |      67 |             2 |        78                                                                    
1690 |     +4.3% |     463 |      67 |             2 |        68                                                                    
1700 |     +4.3% |     463 |      67 |             2 |        58                                                                    
1710 |     +4.3% |     463 |      67 |             2 |        48                                                                    
1720 |     +4.3% |     463 |      67 |             2 |        38                                                                    
1730 |     +4.3% |     463 |      67 |             2 |        28                                                                    
1740 |     +4.3% |     463 |      67 |             2 |        18                                                                    
1750 |     +4.3% |     463 |      67 |             2 |         8                                                                    
final |     +4.3% |     463 |      67 |             2 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO RSZ-0035] Found 2 fanout violations.                                                                                          
[INFO RSZ-0039] Resized 463 instances.                                                                                              
[INFO RSZ-0038] Inserted 67 buffers in 2 nets.                                                                                      
[INFO RSZ-0042] Inserted 264 tie sg13g2_tiehi instances.                                                                            
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement       7509.5 u                                                                                                   
average displacement        4.2 u                                                                                                   
max displacement           26.7 u                                                                                                   
original HPWL           89191.4 u                                                                                                   
legalized HPWL          95646.1 u                                                                                                   
delta HPWL                    7 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 674 instances                                                                                              
[INFO DPL-0021] HPWL before           95646.1 u                                                                                     
[INFO DPL-0022] HPWL after            94955.1 u                                                                                     
[INFO DPL-0023] HPWL delta               -0.7 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                   16     272.16                                                                              
Timing Repair Buffer                    227    3353.01                                                                              
Inverter                                274    1789.00                                                                              
Sequential cell                         256   12974.77                                                                              
Multi-Input combinational cell         1033    9863.08                                                                              
Total                                  1808   35297.93                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/32-openroad-repairdesignpostgpl/heichips25_pudding.odb'…           
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/32-openroad-repairdesignpostgpl/heichips25_pudding.nl.v'…          
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/32-openroad-repairdesignpostgpl/heichips25_pudding.pnl.v'…         
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/32-openroad-repairdesignpostgpl/heichips25_pudding.def'…           
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/32-openroad-repairdesignpostgpl/heichips25_pudding.sdc'…           
───────────────────────────────────────────────────── Manual Global Placement ──────────────────────────────────────────────────────
[13:59:48] VERBOSE  Running 'Odb.ManualGlobalPlacement' at 'runs/RUN_2025-10-28_13-59-28/33-odb-manualglobalplacement'… step.py:1140
[13:59:48] INFO     'MANUAL_GLOBAL_PLACEMENTS' not set, skipping 'Odb.ManualGlobalPlacement'…                             odb.py:982
──────────────────────────────────────────────────────── Detailed Placement ────────────────────────────────────────────────────────
[13:59:48] VERBOSE  Running 'OpenROAD.DetailedPlacement' at                                                             step.py:1140
                    'runs/RUN_2025-10-28_13-59-28/34-openroad-detailedplacement'…                                                   
[13:59:48] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[13:59:48] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/34-openroad-detailedplacement/openroad-detailedplacement.log'…                    
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/32-openroad-repairdesignpostgpl/heichips25_pudding.odb'…           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL           94955.1 u                                                                                                   
legalized HPWL          95646.1 u                                                                                                   
delta HPWL                    1 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 674 instances                                                                                              
[INFO DPL-0021] HPWL before           95646.1 u                                                                                     
[INFO DPL-0022] HPWL after            94955.1 u                                                                                     
[INFO DPL-0023] HPWL delta               -0.7 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                   16     272.16                                                                              
Timing Repair Buffer                    227    3353.01                                                                              
Inverter                                274    1789.00                                                                              
Sequential cell                         256   12974.77                                                                              
Multi-Input combinational cell         1033    9863.08                                                                              
Total                                  1808   35297.93                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/34-openroad-detailedplacement/heichips25_pudding.odb'…             
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/34-openroad-detailedplacement/heichips25_pudding.nl.v'…            
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/34-openroad-detailedplacement/heichips25_pudding.pnl.v'…           
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/34-openroad-detailedplacement/heichips25_pudding.def'…             
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/34-openroad-detailedplacement/heichips25_pudding.sdc'…             
─────────────────────────────────────────────────────── Clock Tree Synthesis ───────────────────────────────────────────────────────
[13:59:49] VERBOSE  Running 'OpenROAD.CTS' at 'runs/RUN_2025-10-28_13-59-28/35-openroad-cts'…                           step.py:1140
[13:59:49] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[13:59:49] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[13:59:49] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[13:59:49] VERBOSE  Logging subprocess to 'runs/RUN_2025-10-28_13-59-28/35-openroad-cts/openroad-cts.log'…              step.py:1340
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/34-openroad-detailedplacement/heichips25_pudding.odb'…             
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Configuring cts characterization…                                                                                            
+ configure_cts_characterization                                                                                                    
[INFO] Performing clock tree synthesis…                                                                                             
[INFO] Looking for the following net(s): clk                                                                                        
[INFO] Running Clock Tree Synthesis…                                                                                                
+ clock_tree_synthesis -buf_list sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 -root_buf sg13g2_buf_8 -sink_clustering_size 25
-sink_clustering_max_diameter 50 -sink_clustering_enable                                                                            
[INFO CTS-0050] Root buffer is sg13g2_buf_8.                                                                                        
[INFO CTS-0051] Sink buffer is sg13g2_buf_8.                                                                                        
[INFO CTS-0052] The following clock buffers will be used for CTS:                                                                   
sg13g2_buf_1                                                                                                                        
sg13g2_buf_2                                                                                                                        
sg13g2_buf_4                                                                                                                        
sg13g2_buf_8                                                                                                                        
[INFO CTS-0049] Characterization buffer is sg13g2_buf_8.                                                                            
[INFO CTS-0007] Net "clk" found for clock "clk".                                                                                    
[INFO CTS-0010]  Clock net "clk" has 256 sinks.                                                                                     
[INFO CTS-0008] TritonCTS found 1 clock nets.                                                                                       
[INFO CTS-0097] Characterization used 4 buffer(s) types.                                                                            
[INFO CTS-0201] 2 blockages from hard placement blockages and placed macros will be used.                                           
[INFO CTS-0027] Generating H-Tree topology for net clk.                                                                             
[INFO CTS-0028]  Total number of sinks: 256.                                                                                        
[INFO CTS-0029]  Register sinks will be clustered in groups of up to 8 and with maximum cluster diameter of 50.0 um.                
[INFO CTS-0030]  Number of static layers: 0.                                                                                        
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).                                                                             
[INFO CTS-0204] A clustering solution was found from clustering size of 8 and clustering diameter of 50.                            
[INFO CTS-0205] Better solution may be possible if either -sink_clustering_size, -sink_clustering_max_diameter, or both options are 
omitted to enable automatic clustering.                                                                                             
[INFO CTS-0019]  Total number of sinks after clustering: 35.                                                                        
[INFO CTS-0024]  Normalized sink region: [(10.3088, 0.4), (25.8655, 9.7)].                                                          
[INFO CTS-0025]     Width:  15.5567.                                                                                                
[INFO CTS-0026]     Height: 9.3000.                                                                                                 
Level 1                                                                                                                             
Direction: Horizontal                                                                                                               
Sinks per sub-region: 18                                                                                                            
Sub-region size: 7.7783 X 9.3000                                                                                                    
[INFO CTS-0034]     Segment length (rounded): 4.                                                                                    
Level 2                                                                                                                             
Direction: Vertical                                                                                                                 
Sinks per sub-region: 9                                                                                                             
Sub-region size: 7.7783 X 4.6500                                                                                                    
[INFO CTS-0034]     Segment length (rounded): 2.                                                                                    
Level 3                                                                                                                             
Direction: Horizontal                                                                                                               
Sinks per sub-region: 5                                                                                                             
Sub-region size: 3.8892 X 4.6500                                                                                                    
[INFO CTS-0034]     Segment length (rounded): 2.                                                                                    
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 8.                                                                    
[INFO CTS-0035]  Number of sinks covered: 35.                                                                                       
[INFO CTS-0018]     Created 44 clock buffers.                                                                                       
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.                                                                 
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.                                                                 
[INFO CTS-0015]     Created 44 clock nets.                                                                                          
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 4:7, 5:4, 6:2, 7:3, 8:26..                                     
[INFO CTS-0017]     Max level of the clock tree: 3.                                                                                 
[INFO CTS-0098] Clock net "clk"                                                                                                     
[INFO CTS-0099]  Sinks 270                                                                                                          
[INFO CTS-0100]  Leaf buffers 35                                                                                                    
[INFO CTS-0101]  Average sink wire length 586.30 um                                                                                 
[INFO CTS-0102]  Path depth 2 - 3                                                                                                   
[INFO CTS-0207]  Leaf load cells 14                                                                                                 
[INFO] Repairing long wires on clock nets…                                                                                          
[INFO RSZ-0058] Using max wire length 5028um.                                                                                       
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                   16     272.16                                                                              
Clock buffer                             50    1179.36                                                                              
Timing Repair Buffer                    227    3353.01                                                                              
Inverter                                274    1789.00                                                                              
Clock inverter                            8      70.76                                                                              
Sequential cell                         256   12974.77                                                                              
Multi-Input combinational cell         1033    9863.08                                                                              
Total                                  1866   36548.05                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/35-openroad-cts/heichips25_pudding.odb'…                           
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/35-openroad-cts/heichips25_pudding.nl.v'…       
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/35-openroad-cts/heichips25_pudding.pnl.v'…                         
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/35-openroad-cts/heichips25_pudding.def'…         
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/35-openroad-cts/heichips25_pudding.sdc'…                           
[INFO] Legalizing…                                                                                                                  
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement       1224.9 u                                                                                                   
average displacement        0.7 u                                                                                                   
max displacement           18.9 u                                                                                                   
original HPWL           98204.3 u                                                                                                   
legalized HPWL          99746.9 u                                                                                                   
delta HPWL                    2 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 698 instances                                                                                              
[INFO DPL-0021] HPWL before           99746.9 u                                                                                     
[INFO DPL-0022] HPWL after            99011.8 u                                                                                     
[INFO DPL-0023] HPWL delta               -0.7 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                   16     272.16                                                                              
Clock buffer                             50    1179.36                                                                              
Timing Repair Buffer                    227    3353.01                                                                              
Inverter                                274    1789.00                                                                              
Clock inverter                            8      70.76                                                                              
Sequential cell                         256   12974.77                                                                              
Multi-Input combinational cell         1033    9863.08                                                                              
Total                                  1866   36548.05                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/35-openroad-cts/heichips25_pudding.odb'…                           
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/35-openroad-cts/heichips25_pudding.nl.v'…       
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/35-openroad-cts/heichips25_pudding.pnl.v'…                         
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/35-openroad-cts/heichips25_pudding.def'…         
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/35-openroad-cts/heichips25_pudding.sdc'…                           
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[14:00:04] VERBOSE  Running 'OpenROAD.STAMidPNR-1' at 'runs/RUN_2025-10-28_13-59-28/36-openroad-stamidpnr-1'…           step.py:1140
[14:00:04] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[14:00:04] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/36-openroad-stamidpnr-1/openroad-stamidpnr-1.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/35-openroad-cts/heichips25_pudding.odb'…                           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────── Resizer Timing Optimizations (Post-Clock Tree Synthesis) ─────────────────────────────────────
[14:00:06] VERBOSE  Running 'OpenROAD.ResizerTimingPostCTS' at                                                          step.py:1140
                    'runs/RUN_2025-10-28_13-59-28/37-openroad-resizertimingpostcts'…                                                
[14:00:06] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[14:00:06] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[14:00:06] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[14:00:06] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/37-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log'…              
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/35-openroad-cts/heichips25_pudding.odb'…                           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ repair_timing -verbose -setup -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -max_buffer_percent 50     
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove                       
[INFO RSZ-0098] No setup violations found                                                                                           
+ repair_timing -verbose -hold -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -hold_margin                
0.1000000000000000055511151231257827021181583404541015625 -max_buffer_percent 50                                                    
[INFO RSZ-0033] No hold violations found.                                                                                           
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL           99011.8 u                                                                                                   
legalized HPWL          99746.9 u                                                                                                   
delta HPWL                    1 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 698 instances                                                                                              
[INFO DPL-0021] HPWL before           99746.9 u                                                                                     
[INFO DPL-0022] HPWL after            99011.8 u                                                                                     
[INFO DPL-0023] HPWL delta               -0.7 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                   16     272.16                                                                              
Clock buffer                             50    1179.36                                                                              
Timing Repair Buffer                    227    3353.01                                                                              
Inverter                                274    1789.00                                                                              
Clock inverter                            8      70.76                                                                              
Sequential cell                         256   12974.77                                                                              
Multi-Input combinational cell         1033    9863.08                                                                              
Total                                  1866   36548.05                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/37-openroad-resizertimingpostcts/heichips25_pudding.nl.v'…         
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/37-openroad-resizertimingpostcts/heichips25_pudding.pnl.v'…        
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/37-openroad-resizertimingpostcts/heichips25_pudding.def'…          
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/37-openroad-resizertimingpostcts/heichips25_pudding.sdc'…          
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[14:00:07] VERBOSE  Running 'OpenROAD.STAMidPNR-2' at 'runs/RUN_2025-10-28_13-59-28/38-openroad-stamidpnr-2'…           step.py:1140
[14:00:07] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[14:00:07] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/38-openroad-stamidpnr-2/openroad-stamidpnr-2.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
────────────────────────────────────────────────────────── Global Routing ──────────────────────────────────────────────────────────
[14:00:09] VERBOSE  Running 'OpenROAD.GlobalRouting' at 'runs/RUN_2025-10-28_13-59-28/39-openroad-globalrouting'…       step.py:1140
[14:00:09] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[14:00:09] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-10-28_13-59-28/39-openroad-globalrouting/openroad-globalrouting.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-10-28_13-59-28/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2.                                           
[INFO] Setting signal max routing layer to: TopMetal1 and clock max routing layer to TopMetal1.                                     
+ global_route -congestion_iterations 50 -verbose                                                                                   
[INFO GRT-0020] Min routing layer: Metal2                                                                                           
[INFO GRT-0021] Max routing layer: TopMetal1                                                                                        
[INFO GRT-0022] Global adjustment: 30%                                                                                              
[INFO GRT-0023] Grid origin: (0, 0)                                                                                                 
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650                                                        
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200                                                        
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.2100                                                      
[INFO GRT-0003] Macros: 2                                                                                                           
[INFO GRT-0004] Blockages: 278                                                                                                      
[INFO GRT-0019] Found 45 clock nets.                                                                                                
[INFO GRT-0001] Minimum degree: 2                                                                                                   
[INFO GRT-0002] Maximum degree: 9                                                                                                   
                                                                                                                                    
[INFO GRT-0053] Routing resources analysis:                                                                                         
Routing      Original      Derated      Resource                                                                                    
Layer     Direction    Resources     Resources    Reduction (%)                                                                     
---------------------------------------------------------------                                                                     
Metal1     Horizontal          0             0          0.00%                                                                       
Metal2     Vertical        31337         16385          47.71%                                                                      
Metal3     Horizontal      38324         21674          43.45%                                                                      
Metal4     Vertical        31337         16507          47.32%                                                                      
Metal5     Horizontal      26234         14174          45.97%                                                                      
TopMetal1    Vertical         2463           720          70.77%                                                                    
---------------------------------------------------------------                                                                     
                                                                                                                                    
[INFO GRT-0101] Running extra iterations to remove overflow.                                                                        
[INFO GRT-0197] Via related to pin nodes: 10753                                                                                     
[INFO GRT-0198] Via related Steiner nodes: 307                                                                                      
[INFO GRT-0199] Via filling finished.                                                                                               
[INFO GRT-0111] Final number of vias: 15525                                                                                         
[INFO GRT-0112] Final usage 3D: 65492                                                                                               
                                                                                                                                    
[INFO GRT-0096] Final congestion report:                                                                                            
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow                                             
---------------------------------------------------------------------------------------                                             
Metal1               0             0            0.00%             0 /  0 /  0                                                       
Metal2           16385          5858           35.75%             1 /  2 / 58                                                       
Metal3           21674          8225           37.95%             3 /  1 / 26                                                       
Metal4           16507          2291           13.88%             2 /  2 / 52                                                       
Metal5           14174          2430           17.14%             3 /  0 / 25                                                       
TopMetal1            720           113           15.69%             0 /  0 /  0                                                     
---------------------------------------------------------------------------------------                                             
Total            69460         18917           27.23%             9 /  5 / 161                                                      
                                                                                                                                    
[INFO GRT-0018] Total wirelength: 163598 um                                                                                         
[INFO GRT-0014] Routed nets: 1858                                                                                                   
[14:00:18] ERROR    [GRT-0116] Global routing finished with congestion. Check the congestion regions in the DRC      openroad.py:285
                    Viewer.                                                                                                         
Error: grt.tcl, 20 GRT-0116                                                                                                         
Classic - Stage 39 - Global Routing ━━━━━━━━━━━━━━━━━━━                      38/79 0:00:50
[14:00:19] WARNING  The following warnings were generated by the flow:                                                   flow.py:701
[14:00:19] WARNING  [Checker.LintWarnings] 4 Lint warnings found.                                                        flow.py:703
[14:00:19] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed.    flow.py:703
                    (and 16 similar warnings)                                                                                       
[14:00:19] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be black-boxed.  flow.py:703
                    (and 3 similar warnings)                                                                                        
[14:00:19] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be black-boxed.  flow.py:703
                    (and 3 similar warnings)                                                                                        
[14:00:19] WARNING  [OpenROAD.Floorplan] [ORD-2011] LEF master dac128module has no liberty cell.                         flow.py:703
[14:00:19] WARNING  [OpenROAD.GeneratePDN] [PDN-0211] Option -starts_with cannot be used with -followpins and will be    flow.py:703
                    ignored.                                                                                                        
[14:00:19] WARNING  [Odb.ApplyDEFTemplate] Bterm VGND is declared as a 'GROUND' pin. It will be ignored. (and 1 similar  flow.py:703
                    warnings)                                                                                                       
[14:00:19] ERROR    The following error was encountered while running the flow:                                      __main__.py:188
                    OpenROAD.GlobalRouting failed with the following errors:                                                        
                    [GRT-0116] Global routing finished with congestion. Check the congestion regions in the DRC                     
                    Viewer.                                                                                                         
[14:00:19] ERROR    LibreLane will now quit.                                                                         __main__.py:189
