#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1267bf210 .scope module, "top_tb" "top_tb" 2 3;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "data_out";
    .port_info 1 /OUTPUT 1 "clk_out";
    .port_info 2 /OUTPUT 1 "latch";
v0x1168390e0_0 .var "clk", 0 0;
v0x1267c0890_0 .net "clk_out", 0 0, L_0x12674a110;  1 drivers
v0x1267bfde0_0 .net "data_out", 0 0, v0x116f12d20_0;  1 drivers
v0x1267ea9e0_0 .net "latch", 0 0, v0x116f0f180_0;  1 drivers
S_0x1267bf380 .scope module, "topi" "top" 2 25, 3 1 0, S_0x1267bf210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "data_out";
    .port_info 2 /OUTPUT 1 "clk_out";
    .port_info 3 /OUTPUT 1 "latch";
P_0x127058800 .param/l "DIGIT_0" 0 3 52, C4<00111111>;
P_0x127058840 .param/l "DIGIT_1" 0 3 53, C4<00000110>;
P_0x127058880 .param/l "DIGIT_2" 0 3 54, C4<01011011>;
P_0x1270588c0 .param/l "DIGIT_3" 0 3 55, C4<01001111>;
P_0x127058900 .param/l "DIGIT_4" 0 3 56, C4<01100110>;
P_0x127058940 .param/l "DIGIT_5" 0 3 57, C4<01101101>;
P_0x127058980 .param/l "DIGIT_6" 0 3 58, C4<01111101>;
P_0x1270589c0 .param/l "DIGIT_7" 0 3 59, C4<00000111>;
P_0x127058a00 .param/l "DIGIT_8" 0 3 60, C4<01111111>;
P_0x127058a40 .param/l "DIGIT_9" 0 3 61, C4<01101111>;
P_0x127058a80 .param/l "DIGIT_N" 0 3 51, C4<00000000>;
P_0x127058ac0 .param/l "idle" 0 3 82, +C4<00000000000000000000000000000000>;
P_0x127058b00 .param/l "ms_timer_value" 0 3 20, +C4<00000000000000000110100101111000>;
P_0x127058b40 .param/l "second" 0 3 15, +C4<00000001100110111111110011000000>;
P_0x127058b80 .param/l "sending_first_byte" 0 3 83, +C4<00000000000000000000000000000001>;
P_0x127058bc0 .param/l "sending_second_byte" 0 3 84, +C4<00000000000000000000000000000010>;
P_0x127058c00 .param/l "sent" 0 3 85, +C4<00000000000000000000000000000011>;
P_0x127058c40 .param/l "spi_timer_val" 0 3 11, +C4<00000000000000000000000000110110>;
v0x116f0e2c0_0 .net "busy", 0 0, v0x116806150_0;  1 drivers
v0x116f10680_0 .net "clk", 0 0, v0x1168390e0_0;  1 drivers
v0x116f0bfd0_0 .net "clk_out", 0 0, L_0x12674a110;  alias, 1 drivers
v0x116f10f20_0 .net "data_out", 0 0, v0x116f12d20_0;  alias, 1 drivers
v0x116f70240 .array "digits", 0 9, 0 7;
v0x116f914d0_0 .var "display_buffer", 0 63;
v0x116f93dd0_0 .var "display_index", 3 0;
v0x116f792d0_0 .net "latch", 0 0, v0x116f0f180_0;  alias, 1 drivers
v0x116f06170_0 .var "ms_timer", 14 0;
v0x116f06bb0_0 .var "next_state", 1 0;
v0x116f08480_0 .var "sec_clk", 0 0;
v0x116f06790_0 .var "second_timer", 31 0;
v0x116f069a0_0 .var "send_buffer", 0 15;
v0x116f06580_0 .var "spi_clk", 0 0;
v0x116f06370_0 .var "spi_timer", 19 0;
v0x116f073f0_0 .var "start_transfer", 0 0;
v0x116f07ec0_0 .var "state", 1 0;
v0x116f07830_0 .var "temp", 31 0;
v0x116868860_0 .var "timer", 31 0;
E_0x116f70010 .event posedge, v0x116f10680_0;
S_0x1267e8990 .scope module, "shifter_instance" "shifter" 3 94, 4 1 0, S_0x1267bf380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "data_buffer";
    .port_info 2 /OUTPUT 1 "data_out";
    .port_info 3 /OUTPUT 1 "clk_out";
    .port_info 4 /OUTPUT 1 "latch";
    .port_info 5 /INPUT 1 "start_transfer";
    .port_info 6 /OUTPUT 1 "busy";
P_0x116f093a0 .param/l "level_on_idle" 0 4 11, +C4<00000000000000000000000000000000>;
L_0x1168c8f50 .functor AND 1, L_0x1267ab310, L_0x12674a920, C4<1>, C4<1>;
v0x1267c0f50_0 .net *"_ivl_0", 31 0, L_0x1267d6c90;  1 drivers
L_0x1280600a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1267ebf40_0 .net *"_ivl_11", 30 0, L_0x1280600a0;  1 drivers
L_0x1280600e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1267d8720_0 .net/2u *"_ivl_12", 31 0, L_0x1280600e8;  1 drivers
v0x1267d8120_0 .net *"_ivl_14", 0 0, L_0x12674a920;  1 drivers
v0x12679b4e0_0 .net *"_ivl_17", 0 0, L_0x1168c8f50;  1 drivers
L_0x128060130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126799d70_0 .net/2u *"_ivl_18", 0 0, L_0x128060130;  1 drivers
L_0x128060010 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126715e60_0 .net *"_ivl_3", 26 0, L_0x128060010;  1 drivers
L_0x128060058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12675ca60_0 .net/2u *"_ivl_4", 31 0, L_0x128060058;  1 drivers
v0x1267383f0_0 .net *"_ivl_6", 0 0, L_0x1267ab310;  1 drivers
v0x126738030_0 .net *"_ivl_8", 31 0, L_0x126799950;  1 drivers
v0x12670a470_0 .var "bits_sent", 4 0;
v0x116806150_0 .var "busy", 0 0;
v0x116804600_0 .net "clk", 0 0, v0x116f06580_0;  1 drivers
v0x1168192b0_0 .net "clk_out", 0 0, L_0x12674a110;  alias, 1 drivers
v0x116f0dcc0_0 .net "data_buffer", 0 15, v0x116f069a0_0;  1 drivers
v0x116f12d20_0 .var "data_out", 0 0;
v0x116f0f180_0 .var "latch", 0 0;
v0x116f0c660_0 .net "start_transfer", 0 0, v0x116f073f0_0;  1 drivers
E_0x1267c1120 .event negedge, v0x116804600_0;
L_0x1267d6c90 .concat [ 5 27 0 0], v0x12670a470_0, L_0x128060010;
L_0x1267ab310 .cmp/ne 32, L_0x1267d6c90, L_0x128060058;
L_0x126799950 .concat [ 1 31 0 0], v0x116806150_0, L_0x1280600a0;
L_0x12674a920 .cmp/eq 32, L_0x126799950, L_0x1280600e8;
L_0x12674a110 .functor MUXZ 1, L_0x128060130, v0x116f06580_0, L_0x1168c8f50, C4<>;
    .scope S_0x1267e8990;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116f12d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x116f0f180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116806150_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12670a470_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0x1267e8990;
T_1 ;
    %wait E_0x1267c1120;
    %load/vec4 v0x116806150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x116f0c660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12670a470_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x116806150_0, 0, 1;
    %load/vec4 v0x116f0dcc0_0;
    %pushi/vec4 15, 0, 7;
    %load/vec4 v0x12670a470_0;
    %pad/u 7;
    %sub;
    %part/s 1;
    %assign/vec4 v0x116f12d20_0, 0;
    %load/vec4 v0x12670a470_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12670a470_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116f0f180_0, 0, 1;
T_1.3 ;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x12670a470_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116f12d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116806150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x116f0f180_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x116f0dcc0_0;
    %pushi/vec4 15, 0, 7;
    %load/vec4 v0x12670a470_0;
    %pad/u 7;
    %sub;
    %part/s 1;
    %assign/vec4 v0x116f12d20_0, 0;
    %load/vec4 v0x12670a470_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12670a470_0, 0, 5;
T_1.6 ;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1267bf380;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x116f06580_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x116f06790_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x116f08480_0, 0, 1;
    %pushi/vec4 12345, 0, 32;
    %store/vec4 v0x116868860_0, 0, 32;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x116f06170_0, 0, 15;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x116f07ec0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x116f06bb0_0, 0, 2;
    %pushi/vec4 2164359682, 0, 39;
    %concati/vec4 17172232, 0, 25;
    %store/vec4 v0x116f914d0_0, 0, 64;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x116f93dd0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x116f069a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116f073f0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1267bf380;
T_3 ;
    %wait E_0x116f70010;
    %load/vec4 v0x116f06370_0;
    %pad/u 32;
    %cmpi/u 54, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.0, 5;
    %load/vec4 v0x116f06370_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x116f06370_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x116f06370_0, 0;
    %load/vec4 v0x116f06580_0;
    %inv;
    %assign/vec4 v0x116f06580_0, 0;
T_3.1 ;
    %load/vec4 v0x116f06790_0;
    %cmpi/u 27000000, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v0x116f06790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x116f06790_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x116f06790_0, 0;
    %load/vec4 v0x116f08480_0;
    %inv;
    %assign/vec4 v0x116f08480_0, 0;
    %load/vec4 v0x116868860_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x116868860_0, 0;
T_3.3 ;
    %load/vec4 v0x116f06170_0;
    %pad/u 32;
    %cmpi/u 27000, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0x116f06170_0;
    %addi 1, 0, 15;
    %assign/vec4 v0x116f06170_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x116f06170_0, 0, 15;
T_3.5 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1267bf380;
T_4 ;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x116f70240, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x116f70240, 4, 0;
    %pushi/vec4 91, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x116f70240, 4, 0;
    %pushi/vec4 79, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x116f70240, 4, 0;
    %pushi/vec4 102, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x116f70240, 4, 0;
    %pushi/vec4 109, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x116f70240, 4, 0;
    %pushi/vec4 125, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x116f70240, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x116f70240, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x116f70240, 4, 0;
    %pushi/vec4 111, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x116f70240, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x1267bf380;
T_5 ;
    %wait E_0x116f70010;
    %load/vec4 v0x116f06170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/getv 4, v0x116f93dd0_0;
    %shiftl 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x116f914d0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x116f93dd0_0;
    %pad/u 32;
    %sub;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 255, 0, 64;
    %and;
    %or;
    %pad/u 16;
    %assign/vec4 v0x116f069a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x116f073f0_0, 0;
    %load/vec4 v0x116f93dd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x116f93dd0_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x116f0e2c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116f073f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1267bf380;
T_6 ;
    %wait E_0x116f70010;
    %load/vec4 v0x116868860_0;
    %store/vec4 v0x116f07830_0, 0, 32;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x116f70240, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116f914d0_0, 4, 8;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %store/vec4 v0x116f07830_0, 0, 32;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x116f70240, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116f914d0_0, 4, 8;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %store/vec4 v0x116f07830_0, 0, 32;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x116f70240, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116f914d0_0, 4, 8;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %store/vec4 v0x116f07830_0, 0, 32;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x116f70240, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116f914d0_0, 4, 8;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %store/vec4 v0x116f07830_0, 0, 32;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x116f70240, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116f914d0_0, 4, 8;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %store/vec4 v0x116f07830_0, 0, 32;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x116f70240, 4;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116f914d0_0, 4, 8;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %store/vec4 v0x116f07830_0, 0, 32;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x116f70240, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116f914d0_0, 4, 8;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %store/vec4 v0x116f07830_0, 0, 32;
    %load/vec4 v0x116f07830_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x116f70240, 4;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116f914d0_0, 4, 8;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1267bf210;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1168390e0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x1267bf210;
T_8 ;
    %delay 18, 0;
    %load/vec4 v0x1168390e0_0;
    %nor/r;
    %store/vec4 v0x1168390e0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1267bf210;
T_9 ;
    %vpi_call 2 15 "$display", "###################################################" {0 0 0};
    %vpi_call 2 16 "$display", "Start TestBench" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1168390e0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x1267bf210;
T_10 ;
    %vpi_call 2 21 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1267bf210 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1267bf210;
T_11 ;
    %delay 5000000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "Lab5/src/top.v";
    "Lab5/src/shifter.v";
