
Door Kommunication.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abc4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  0800ad4c  0800ad4c  0001ad4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af08  0800af08  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  0800af08  0800af08  0001af08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af10  0800af10  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af10  0800af10  0001af10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800af14  0800af14  0001af14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800af18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a40  20000090  0800afa8  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ad0  0800afa8  00020ad0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f745  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005829  00000000  00000000  0004f805  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ad0  00000000  00000000  00055030  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001850  00000000  00000000  00056b00  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002eb21  00000000  00000000  00058350  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001daa6  00000000  00000000  00086e71  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00103b22  00000000  00000000  000a4917  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001a8439  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e4c  00000000  00000000  001a84b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800ad34 	.word	0x0800ad34

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	0800ad34 	.word	0x0800ad34

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b08c      	sub	sp, #48	; 0x30
 80004cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ce:	f107 031c 	add.w	r3, r7, #28
 80004d2:	2200      	movs	r2, #0
 80004d4:	601a      	str	r2, [r3, #0]
 80004d6:	605a      	str	r2, [r3, #4]
 80004d8:	609a      	str	r2, [r3, #8]
 80004da:	60da      	str	r2, [r3, #12]
 80004dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80004de:	4b92      	ldr	r3, [pc, #584]	; (8000728 <MX_GPIO_Init+0x260>)
 80004e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004e2:	4a91      	ldr	r2, [pc, #580]	; (8000728 <MX_GPIO_Init+0x260>)
 80004e4:	f043 0310 	orr.w	r3, r3, #16
 80004e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80004ea:	4b8f      	ldr	r3, [pc, #572]	; (8000728 <MX_GPIO_Init+0x260>)
 80004ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004ee:	f003 0310 	and.w	r3, r3, #16
 80004f2:	61bb      	str	r3, [r7, #24]
 80004f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004f6:	4b8c      	ldr	r3, [pc, #560]	; (8000728 <MX_GPIO_Init+0x260>)
 80004f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004fa:	4a8b      	ldr	r2, [pc, #556]	; (8000728 <MX_GPIO_Init+0x260>)
 80004fc:	f043 0304 	orr.w	r3, r3, #4
 8000500:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000502:	4b89      	ldr	r3, [pc, #548]	; (8000728 <MX_GPIO_Init+0x260>)
 8000504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000506:	f003 0304 	and.w	r3, r3, #4
 800050a:	617b      	str	r3, [r7, #20]
 800050c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800050e:	4b86      	ldr	r3, [pc, #536]	; (8000728 <MX_GPIO_Init+0x260>)
 8000510:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000512:	4a85      	ldr	r2, [pc, #532]	; (8000728 <MX_GPIO_Init+0x260>)
 8000514:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000518:	64d3      	str	r3, [r2, #76]	; 0x4c
 800051a:	4b83      	ldr	r3, [pc, #524]	; (8000728 <MX_GPIO_Init+0x260>)
 800051c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800051e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000522:	613b      	str	r3, [r7, #16]
 8000524:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000526:	4b80      	ldr	r3, [pc, #512]	; (8000728 <MX_GPIO_Init+0x260>)
 8000528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800052a:	4a7f      	ldr	r2, [pc, #508]	; (8000728 <MX_GPIO_Init+0x260>)
 800052c:	f043 0301 	orr.w	r3, r3, #1
 8000530:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000532:	4b7d      	ldr	r3, [pc, #500]	; (8000728 <MX_GPIO_Init+0x260>)
 8000534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000536:	f003 0301 	and.w	r3, r3, #1
 800053a:	60fb      	str	r3, [r7, #12]
 800053c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800053e:	4b7a      	ldr	r3, [pc, #488]	; (8000728 <MX_GPIO_Init+0x260>)
 8000540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000542:	4a79      	ldr	r2, [pc, #484]	; (8000728 <MX_GPIO_Init+0x260>)
 8000544:	f043 0302 	orr.w	r3, r3, #2
 8000548:	64d3      	str	r3, [r2, #76]	; 0x4c
 800054a:	4b77      	ldr	r3, [pc, #476]	; (8000728 <MX_GPIO_Init+0x260>)
 800054c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800054e:	f003 0302 	and.w	r3, r3, #2
 8000552:	60bb      	str	r3, [r7, #8]
 8000554:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000556:	4b74      	ldr	r3, [pc, #464]	; (8000728 <MX_GPIO_Init+0x260>)
 8000558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800055a:	4a73      	ldr	r2, [pc, #460]	; (8000728 <MX_GPIO_Init+0x260>)
 800055c:	f043 0308 	orr.w	r3, r3, #8
 8000560:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000562:	4b71      	ldr	r3, [pc, #452]	; (8000728 <MX_GPIO_Init+0x260>)
 8000564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000566:	f003 0308 	and.w	r3, r3, #8
 800056a:	607b      	str	r3, [r7, #4]
 800056c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 800056e:	2200      	movs	r2, #0
 8000570:	f240 1109 	movw	r1, #265	; 0x109
 8000574:	486d      	ldr	r0, [pc, #436]	; (800072c <MX_GPIO_Init+0x264>)
 8000576:	f002 f8cb 	bl	8002710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 800057a:	2200      	movs	r2, #0
 800057c:	210c      	movs	r1, #12
 800057e:	486c      	ldr	r0, [pc, #432]	; (8000730 <MX_GPIO_Init+0x268>)
 8000580:	f002 f8c6 	bl	8002710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000584:	2201      	movs	r2, #1
 8000586:	f44f 7100 	mov.w	r1, #512	; 0x200
 800058a:	486a      	ldr	r0, [pc, #424]	; (8000734 <MX_GPIO_Init+0x26c>)
 800058c:	f002 f8c0 	bl	8002710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8000590:	2200      	movs	r2, #0
 8000592:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000596:	4867      	ldr	r0, [pc, #412]	; (8000734 <MX_GPIO_Init+0x26c>)
 8000598:	f002 f8ba 	bl	8002710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 800059c:	2200      	movs	r2, #0
 800059e:	2180      	movs	r1, #128	; 0x80
 80005a0:	4865      	ldr	r0, [pc, #404]	; (8000738 <MX_GPIO_Init+0x270>)
 80005a2:	f002 f8b5 	bl	8002710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 80005a6:	2308      	movs	r3, #8
 80005a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005aa:	2301      	movs	r3, #1
 80005ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ae:	2300      	movs	r3, #0
 80005b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005b2:	2302      	movs	r3, #2
 80005b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 80005b6:	f107 031c 	add.w	r3, r7, #28
 80005ba:	4619      	mov	r1, r3
 80005bc:	485b      	ldr	r0, [pc, #364]	; (800072c <MX_GPIO_Init+0x264>)
 80005be:	f001 feff 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 80005c2:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80005c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80005c8:	4b5c      	ldr	r3, [pc, #368]	; (800073c <MX_GPIO_Init+0x274>)
 80005ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005cc:	2300      	movs	r3, #0
 80005ce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005d0:	f107 031c 	add.w	r3, r7, #28
 80005d4:	4619      	mov	r1, r3
 80005d6:	4857      	ldr	r0, [pc, #348]	; (8000734 <MX_GPIO_Init+0x26c>)
 80005d8:	f001 fef2 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 80005dc:	2307      	movs	r3, #7
 80005de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005e0:	2300      	movs	r3, #0
 80005e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e4:	2300      	movs	r3, #0
 80005e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005e8:	f107 031c 	add.w	r3, r7, #28
 80005ec:	4619      	mov	r1, r3
 80005ee:	4851      	ldr	r0, [pc, #324]	; (8000734 <MX_GPIO_Init+0x26c>)
 80005f0:	f001 fee6 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 80005f4:	2310      	movs	r3, #16
 80005f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80005f8:	4b50      	ldr	r3, [pc, #320]	; (800073c <MX_GPIO_Init+0x274>)
 80005fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fc:	2300      	movs	r3, #0
 80005fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000600:	f107 031c 	add.w	r3, r7, #28
 8000604:	4619      	mov	r1, r3
 8000606:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800060a:	f001 fed9 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = JOY_DOWN_Pin;
 800060e:	2320      	movs	r3, #32
 8000610:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000612:	2300      	movs	r3, #0
 8000614:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000616:	2302      	movs	r3, #2
 8000618:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(JOY_DOWN_GPIO_Port, &GPIO_InitStruct);
 800061a:	f107 031c 	add.w	r3, r7, #28
 800061e:	4619      	mov	r1, r3
 8000620:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000624:	f001 fecc 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8000628:	2304      	movs	r3, #4
 800062a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800062c:	2301      	movs	r3, #1
 800062e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000630:	2301      	movs	r3, #1
 8000632:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000634:	2303      	movs	r3, #3
 8000636:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8000638:	f107 031c 	add.w	r3, r7, #28
 800063c:	4619      	mov	r1, r3
 800063e:	483c      	ldr	r0, [pc, #240]	; (8000730 <MX_GPIO_Init+0x268>)
 8000640:	f001 febe 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8000644:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000648:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800064a:	2301      	movs	r3, #1
 800064c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800064e:	2301      	movs	r3, #1
 8000650:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000652:	2303      	movs	r3, #3
 8000654:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8000656:	f107 031c 	add.w	r3, r7, #28
 800065a:	4619      	mov	r1, r3
 800065c:	4833      	ldr	r0, [pc, #204]	; (800072c <MX_GPIO_Init+0x264>)
 800065e:	f001 feaf 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8000662:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8000666:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000668:	2301      	movs	r3, #1
 800066a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066c:	2300      	movs	r3, #0
 800066e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000670:	2300      	movs	r3, #0
 8000672:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000674:	f107 031c 	add.w	r3, r7, #28
 8000678:	4619      	mov	r1, r3
 800067a:	482e      	ldr	r0, [pc, #184]	; (8000734 <MX_GPIO_Init+0x26c>)
 800067c:	f001 fea0 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8000680:	2305      	movs	r3, #5
 8000682:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000684:	4b2d      	ldr	r3, [pc, #180]	; (800073c <MX_GPIO_Init+0x274>)
 8000686:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000688:	2300      	movs	r3, #0
 800068a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800068c:	f107 031c 	add.w	r3, r7, #28
 8000690:	4619      	mov	r1, r3
 8000692:	4829      	ldr	r0, [pc, #164]	; (8000738 <MX_GPIO_Init+0x270>)
 8000694:	f001 fe94 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8000698:	2380      	movs	r3, #128	; 0x80
 800069a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069c:	2301      	movs	r3, #1
 800069e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a0:	2300      	movs	r3, #0
 80006a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006a4:	2303      	movs	r3, #3
 80006a6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 80006a8:	f107 031c 	add.w	r3, r7, #28
 80006ac:	4619      	mov	r1, r3
 80006ae:	4822      	ldr	r0, [pc, #136]	; (8000738 <MX_GPIO_Init+0x270>)
 80006b0:	f001 fe86 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 80006b4:	2308      	movs	r3, #8
 80006b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b8:	2301      	movs	r3, #1
 80006ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c0:	2300      	movs	r3, #0
 80006c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 80006c4:	f107 031c 	add.w	r3, r7, #28
 80006c8:	4619      	mov	r1, r3
 80006ca:	4819      	ldr	r0, [pc, #100]	; (8000730 <MX_GPIO_Init+0x268>)
 80006cc:	f001 fe78 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 80006d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006d6:	4b19      	ldr	r3, [pc, #100]	; (800073c <MX_GPIO_Init+0x274>)
 80006d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006da:	2300      	movs	r3, #0
 80006dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 80006de:	f107 031c 	add.w	r3, r7, #28
 80006e2:	4619      	mov	r1, r3
 80006e4:	4812      	ldr	r0, [pc, #72]	; (8000730 <MX_GPIO_Init+0x268>)
 80006e6:	f001 fe6b 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 80006ea:	2301      	movs	r3, #1
 80006ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ee:	2301      	movs	r3, #1
 80006f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	2300      	movs	r3, #0
 80006f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f6:	2300      	movs	r3, #0
 80006f8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 80006fa:	f107 031c 	add.w	r3, r7, #28
 80006fe:	4619      	mov	r1, r3
 8000700:	480a      	ldr	r0, [pc, #40]	; (800072c <MX_GPIO_Init+0x264>)
 8000702:	f001 fe5d 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8000706:	2302      	movs	r3, #2
 8000708:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800070a:	4b0c      	ldr	r3, [pc, #48]	; (800073c <MX_GPIO_Init+0x274>)
 800070c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070e:	2300      	movs	r3, #0
 8000710:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8000712:	f107 031c 	add.w	r3, r7, #28
 8000716:	4619      	mov	r1, r3
 8000718:	4804      	ldr	r0, [pc, #16]	; (800072c <MX_GPIO_Init+0x264>)
 800071a:	f001 fe51 	bl	80023c0 <HAL_GPIO_Init>

}
 800071e:	bf00      	nop
 8000720:	3730      	adds	r7, #48	; 0x30
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40021000 	.word	0x40021000
 800072c:	48001000 	.word	0x48001000
 8000730:	48000400 	.word	0x48000400
 8000734:	48000800 	.word	0x48000800
 8000738:	48000c00 	.word	0x48000c00
 800073c:	10120000 	.word	0x10120000

08000740 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000744:	4b1b      	ldr	r3, [pc, #108]	; (80007b4 <MX_I2C1_Init+0x74>)
 8000746:	4a1c      	ldr	r2, [pc, #112]	; (80007b8 <MX_I2C1_Init+0x78>)
 8000748:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00404C74;
 800074a:	4b1a      	ldr	r3, [pc, #104]	; (80007b4 <MX_I2C1_Init+0x74>)
 800074c:	4a1b      	ldr	r2, [pc, #108]	; (80007bc <MX_I2C1_Init+0x7c>)
 800074e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000750:	4b18      	ldr	r3, [pc, #96]	; (80007b4 <MX_I2C1_Init+0x74>)
 8000752:	2200      	movs	r2, #0
 8000754:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000756:	4b17      	ldr	r3, [pc, #92]	; (80007b4 <MX_I2C1_Init+0x74>)
 8000758:	2201      	movs	r2, #1
 800075a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800075c:	4b15      	ldr	r3, [pc, #84]	; (80007b4 <MX_I2C1_Init+0x74>)
 800075e:	2200      	movs	r2, #0
 8000760:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000762:	4b14      	ldr	r3, [pc, #80]	; (80007b4 <MX_I2C1_Init+0x74>)
 8000764:	2200      	movs	r2, #0
 8000766:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000768:	4b12      	ldr	r3, [pc, #72]	; (80007b4 <MX_I2C1_Init+0x74>)
 800076a:	2200      	movs	r2, #0
 800076c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800076e:	4b11      	ldr	r3, [pc, #68]	; (80007b4 <MX_I2C1_Init+0x74>)
 8000770:	2200      	movs	r2, #0
 8000772:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000774:	4b0f      	ldr	r3, [pc, #60]	; (80007b4 <MX_I2C1_Init+0x74>)
 8000776:	2200      	movs	r2, #0
 8000778:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800077a:	480e      	ldr	r0, [pc, #56]	; (80007b4 <MX_I2C1_Init+0x74>)
 800077c:	f003 fc00 	bl	8003f80 <HAL_I2C_Init>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000786:	f000 fa73 	bl	8000c70 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800078a:	2100      	movs	r1, #0
 800078c:	4809      	ldr	r0, [pc, #36]	; (80007b4 <MX_I2C1_Init+0x74>)
 800078e:	f003 fc86 	bl	800409e <HAL_I2CEx_ConfigAnalogFilter>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000798:	f000 fa6a 	bl	8000c70 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800079c:	2100      	movs	r1, #0
 800079e:	4805      	ldr	r0, [pc, #20]	; (80007b4 <MX_I2C1_Init+0x74>)
 80007a0:	f003 fcc8 	bl	8004134 <HAL_I2CEx_ConfigDigitalFilter>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80007aa:	f000 fa61 	bl	8000c70 <Error_Handler>
  }

}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	200000c4 	.word	0x200000c4
 80007b8:	40005400 	.word	0x40005400
 80007bc:	00404c74 	.word	0x00404c74

080007c0 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 80007c4:	4b1b      	ldr	r3, [pc, #108]	; (8000834 <MX_I2C2_Init+0x74>)
 80007c6:	4a1c      	ldr	r2, [pc, #112]	; (8000838 <MX_I2C2_Init+0x78>)
 80007c8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00404C74;
 80007ca:	4b1a      	ldr	r3, [pc, #104]	; (8000834 <MX_I2C2_Init+0x74>)
 80007cc:	4a1b      	ldr	r2, [pc, #108]	; (800083c <MX_I2C2_Init+0x7c>)
 80007ce:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80007d0:	4b18      	ldr	r3, [pc, #96]	; (8000834 <MX_I2C2_Init+0x74>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007d6:	4b17      	ldr	r3, [pc, #92]	; (8000834 <MX_I2C2_Init+0x74>)
 80007d8:	2201      	movs	r2, #1
 80007da:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007dc:	4b15      	ldr	r3, [pc, #84]	; (8000834 <MX_I2C2_Init+0x74>)
 80007de:	2200      	movs	r2, #0
 80007e0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80007e2:	4b14      	ldr	r3, [pc, #80]	; (8000834 <MX_I2C2_Init+0x74>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007e8:	4b12      	ldr	r3, [pc, #72]	; (8000834 <MX_I2C2_Init+0x74>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007ee:	4b11      	ldr	r3, [pc, #68]	; (8000834 <MX_I2C2_Init+0x74>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007f4:	4b0f      	ldr	r3, [pc, #60]	; (8000834 <MX_I2C2_Init+0x74>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80007fa:	480e      	ldr	r0, [pc, #56]	; (8000834 <MX_I2C2_Init+0x74>)
 80007fc:	f003 fbc0 	bl	8003f80 <HAL_I2C_Init>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000806:	f000 fa33 	bl	8000c70 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800080a:	2100      	movs	r1, #0
 800080c:	4809      	ldr	r0, [pc, #36]	; (8000834 <MX_I2C2_Init+0x74>)
 800080e:	f003 fc46 	bl	800409e <HAL_I2CEx_ConfigAnalogFilter>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000818:	f000 fa2a 	bl	8000c70 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800081c:	2100      	movs	r1, #0
 800081e:	4805      	ldr	r0, [pc, #20]	; (8000834 <MX_I2C2_Init+0x74>)
 8000820:	f003 fc88 	bl	8004134 <HAL_I2CEx_ConfigDigitalFilter>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800082a:	f000 fa21 	bl	8000c70 <Error_Handler>
  }

}
 800082e:	bf00      	nop
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	20000110 	.word	0x20000110
 8000838:	40005800 	.word	0x40005800
 800083c:	00404c74 	.word	0x00404c74

08000840 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b08c      	sub	sp, #48	; 0x30
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000848:	f107 031c 	add.w	r3, r7, #28
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	60da      	str	r2, [r3, #12]
 8000856:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a2e      	ldr	r2, [pc, #184]	; (8000918 <HAL_I2C_MspInit+0xd8>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d128      	bne.n	80008b4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000862:	4b2e      	ldr	r3, [pc, #184]	; (800091c <HAL_I2C_MspInit+0xdc>)
 8000864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000866:	4a2d      	ldr	r2, [pc, #180]	; (800091c <HAL_I2C_MspInit+0xdc>)
 8000868:	f043 0302 	orr.w	r3, r3, #2
 800086c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800086e:	4b2b      	ldr	r3, [pc, #172]	; (800091c <HAL_I2C_MspInit+0xdc>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000872:	f003 0302 	and.w	r3, r3, #2
 8000876:	61bb      	str	r3, [r7, #24]
 8000878:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 800087a:	23c0      	movs	r3, #192	; 0xc0
 800087c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800087e:	2312      	movs	r3, #18
 8000880:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000882:	2301      	movs	r3, #1
 8000884:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000886:	2303      	movs	r3, #3
 8000888:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800088a:	2304      	movs	r3, #4
 800088c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800088e:	f107 031c 	add.w	r3, r7, #28
 8000892:	4619      	mov	r1, r3
 8000894:	4822      	ldr	r0, [pc, #136]	; (8000920 <HAL_I2C_MspInit+0xe0>)
 8000896:	f001 fd93 	bl	80023c0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800089a:	4b20      	ldr	r3, [pc, #128]	; (800091c <HAL_I2C_MspInit+0xdc>)
 800089c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800089e:	4a1f      	ldr	r2, [pc, #124]	; (800091c <HAL_I2C_MspInit+0xdc>)
 80008a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80008a4:	6593      	str	r3, [r2, #88]	; 0x58
 80008a6:	4b1d      	ldr	r3, [pc, #116]	; (800091c <HAL_I2C_MspInit+0xdc>)
 80008a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80008ae:	617b      	str	r3, [r7, #20]
 80008b0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80008b2:	e02d      	b.n	8000910 <HAL_I2C_MspInit+0xd0>
  else if(i2cHandle->Instance==I2C2)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a1a      	ldr	r2, [pc, #104]	; (8000924 <HAL_I2C_MspInit+0xe4>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d128      	bne.n	8000910 <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008be:	4b17      	ldr	r3, [pc, #92]	; (800091c <HAL_I2C_MspInit+0xdc>)
 80008c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c2:	4a16      	ldr	r2, [pc, #88]	; (800091c <HAL_I2C_MspInit+0xdc>)
 80008c4:	f043 0302 	orr.w	r3, r3, #2
 80008c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ca:	4b14      	ldr	r3, [pc, #80]	; (800091c <HAL_I2C_MspInit+0xdc>)
 80008cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ce:	f003 0302 	and.w	r3, r3, #2
 80008d2:	613b      	str	r3, [r7, #16]
 80008d4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 80008d6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80008da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008dc:	2312      	movs	r3, #18
 80008de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008e0:	2301      	movs	r3, #1
 80008e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008e4:	2303      	movs	r3, #3
 80008e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80008e8:	2304      	movs	r3, #4
 80008ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ec:	f107 031c 	add.w	r3, r7, #28
 80008f0:	4619      	mov	r1, r3
 80008f2:	480b      	ldr	r0, [pc, #44]	; (8000920 <HAL_I2C_MspInit+0xe0>)
 80008f4:	f001 fd64 	bl	80023c0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80008f8:	4b08      	ldr	r3, [pc, #32]	; (800091c <HAL_I2C_MspInit+0xdc>)
 80008fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008fc:	4a07      	ldr	r2, [pc, #28]	; (800091c <HAL_I2C_MspInit+0xdc>)
 80008fe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000902:	6593      	str	r3, [r2, #88]	; 0x58
 8000904:	4b05      	ldr	r3, [pc, #20]	; (800091c <HAL_I2C_MspInit+0xdc>)
 8000906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000908:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800090c:	60fb      	str	r3, [r7, #12]
 800090e:	68fb      	ldr	r3, [r7, #12]
}
 8000910:	bf00      	nop
 8000912:	3730      	adds	r7, #48	; 0x30
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	40005400 	.word	0x40005400
 800091c:	40021000 	.word	0x40021000
 8000920:	48000400 	.word	0x48000400
 8000924:	40005800 	.word	0x40005800

08000928 <MX_LCD_Init>:

LCD_HandleTypeDef hlcd;

/* LCD init function */
void MX_LCD_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0

  hlcd.Instance = LCD;
 800092c:	4b18      	ldr	r3, [pc, #96]	; (8000990 <MX_LCD_Init+0x68>)
 800092e:	4a19      	ldr	r2, [pc, #100]	; (8000994 <MX_LCD_Init+0x6c>)
 8000930:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8000932:	4b17      	ldr	r3, [pc, #92]	; (8000990 <MX_LCD_Init+0x68>)
 8000934:	2200      	movs	r2, #0
 8000936:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8000938:	4b15      	ldr	r3, [pc, #84]	; (8000990 <MX_LCD_Init+0x68>)
 800093a:	2200      	movs	r2, #0
 800093c:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 800093e:	4b14      	ldr	r3, [pc, #80]	; (8000990 <MX_LCD_Init+0x68>)
 8000940:	220c      	movs	r2, #12
 8000942:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8000944:	4b12      	ldr	r3, [pc, #72]	; (8000990 <MX_LCD_Init+0x68>)
 8000946:	2200      	movs	r2, #0
 8000948:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 800094a:	4b11      	ldr	r3, [pc, #68]	; (8000990 <MX_LCD_Init+0x68>)
 800094c:	2200      	movs	r2, #0
 800094e:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8000950:	4b0f      	ldr	r3, [pc, #60]	; (8000990 <MX_LCD_Init+0x68>)
 8000952:	2200      	movs	r2, #0
 8000954:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8000956:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <MX_LCD_Init+0x68>)
 8000958:	2200      	movs	r2, #0
 800095a:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 800095c:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <MX_LCD_Init+0x68>)
 800095e:	2200      	movs	r2, #0
 8000960:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8000962:	4b0b      	ldr	r3, [pc, #44]	; (8000990 <MX_LCD_Init+0x68>)
 8000964:	2200      	movs	r2, #0
 8000966:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8000968:	4b09      	ldr	r3, [pc, #36]	; (8000990 <MX_LCD_Init+0x68>)
 800096a:	2200      	movs	r2, #0
 800096c:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 800096e:	4b08      	ldr	r3, [pc, #32]	; (8000990 <MX_LCD_Init+0x68>)
 8000970:	2200      	movs	r2, #0
 8000972:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8000974:	4b06      	ldr	r3, [pc, #24]	; (8000990 <MX_LCD_Init+0x68>)
 8000976:	2200      	movs	r2, #0
 8000978:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <MX_LCD_Init+0x68>)
 800097c:	f003 fc26 	bl	80041cc <HAL_LCD_Init>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8000986:	f000 f973 	bl	8000c70 <Error_Handler>
  }

}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	2000015c 	.word	0x2000015c
 8000994:	40002400 	.word	0x40002400

08000998 <HAL_LCD_MspInit>:

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b08c      	sub	sp, #48	; 0x30
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a0:	f107 031c 	add.w	r3, r7, #28
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	605a      	str	r2, [r3, #4]
 80009aa:	609a      	str	r2, [r3, #8]
 80009ac:	60da      	str	r2, [r3, #12]
 80009ae:	611a      	str	r2, [r3, #16]
  if(lcdHandle->Instance==LCD)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a44      	ldr	r2, [pc, #272]	; (8000ac8 <HAL_LCD_MspInit+0x130>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	f040 8081 	bne.w	8000abe <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 80009bc:	4b43      	ldr	r3, [pc, #268]	; (8000acc <HAL_LCD_MspInit+0x134>)
 80009be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009c0:	4a42      	ldr	r2, [pc, #264]	; (8000acc <HAL_LCD_MspInit+0x134>)
 80009c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009c6:	6593      	str	r3, [r2, #88]	; 0x58
 80009c8:	4b40      	ldr	r3, [pc, #256]	; (8000acc <HAL_LCD_MspInit+0x134>)
 80009ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80009d0:	61bb      	str	r3, [r7, #24]
 80009d2:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d4:	4b3d      	ldr	r3, [pc, #244]	; (8000acc <HAL_LCD_MspInit+0x134>)
 80009d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009d8:	4a3c      	ldr	r2, [pc, #240]	; (8000acc <HAL_LCD_MspInit+0x134>)
 80009da:	f043 0304 	orr.w	r3, r3, #4
 80009de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009e0:	4b3a      	ldr	r3, [pc, #232]	; (8000acc <HAL_LCD_MspInit+0x134>)
 80009e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e4:	f003 0304 	and.w	r3, r3, #4
 80009e8:	617b      	str	r3, [r7, #20]
 80009ea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ec:	4b37      	ldr	r3, [pc, #220]	; (8000acc <HAL_LCD_MspInit+0x134>)
 80009ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009f0:	4a36      	ldr	r2, [pc, #216]	; (8000acc <HAL_LCD_MspInit+0x134>)
 80009f2:	f043 0301 	orr.w	r3, r3, #1
 80009f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009f8:	4b34      	ldr	r3, [pc, #208]	; (8000acc <HAL_LCD_MspInit+0x134>)
 80009fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009fc:	f003 0301 	and.w	r3, r3, #1
 8000a00:	613b      	str	r3, [r7, #16]
 8000a02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a04:	4b31      	ldr	r3, [pc, #196]	; (8000acc <HAL_LCD_MspInit+0x134>)
 8000a06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a08:	4a30      	ldr	r2, [pc, #192]	; (8000acc <HAL_LCD_MspInit+0x134>)
 8000a0a:	f043 0302 	orr.w	r3, r3, #2
 8000a0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a10:	4b2e      	ldr	r3, [pc, #184]	; (8000acc <HAL_LCD_MspInit+0x134>)
 8000a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a14:	f003 0302 	and.w	r3, r3, #2
 8000a18:	60fb      	str	r3, [r7, #12]
 8000a1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a1c:	4b2b      	ldr	r3, [pc, #172]	; (8000acc <HAL_LCD_MspInit+0x134>)
 8000a1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a20:	4a2a      	ldr	r2, [pc, #168]	; (8000acc <HAL_LCD_MspInit+0x134>)
 8000a22:	f043 0308 	orr.w	r3, r3, #8
 8000a26:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a28:	4b28      	ldr	r3, [pc, #160]	; (8000acc <HAL_LCD_MspInit+0x134>)
 8000a2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a2c:	f003 0308 	and.w	r3, r3, #8
 8000a30:	60bb      	str	r3, [r7, #8]
 8000a32:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 8000a34:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8000a38:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a42:	2300      	movs	r3, #0
 8000a44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000a46:	230b      	movs	r3, #11
 8000a48:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a4a:	f107 031c 	add.w	r3, r7, #28
 8000a4e:	4619      	mov	r1, r3
 8000a50:	481f      	ldr	r0, [pc, #124]	; (8000ad0 <HAL_LCD_MspInit+0x138>)
 8000a52:	f001 fcb5 	bl	80023c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 8000a56:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000a5a:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a64:	2300      	movs	r3, #0
 8000a66:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000a68:	230b      	movs	r3, #11
 8000a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6c:	f107 031c 	add.w	r3, r7, #28
 8000a70:	4619      	mov	r1, r3
 8000a72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a76:	f001 fca3 	bl	80023c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin 
 8000a7a:	f24f 2333 	movw	r3, #62003	; 0xf233
 8000a7e:	61fb      	str	r3, [r7, #28]
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin 
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a80:	2302      	movs	r3, #2
 8000a82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000a8c:	230b      	movs	r3, #11
 8000a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a90:	f107 031c 	add.w	r3, r7, #28
 8000a94:	4619      	mov	r1, r3
 8000a96:	480f      	ldr	r0, [pc, #60]	; (8000ad4 <HAL_LCD_MspInit+0x13c>)
 8000a98:	f001 fc92 	bl	80023c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 8000a9c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000aa0:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa2:	2302      	movs	r3, #2
 8000aa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000aae:	230b      	movs	r3, #11
 8000ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ab2:	f107 031c 	add.w	r3, r7, #28
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4807      	ldr	r0, [pc, #28]	; (8000ad8 <HAL_LCD_MspInit+0x140>)
 8000aba:	f001 fc81 	bl	80023c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8000abe:	bf00      	nop
 8000ac0:	3730      	adds	r7, #48	; 0x30
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	40002400 	.word	0x40002400
 8000acc:	40021000 	.word	0x40021000
 8000ad0:	48000800 	.word	0x48000800
 8000ad4:	48000400 	.word	0x48000400
 8000ad8:	48000c00 	.word	0x48000c00

08000adc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ae0:	f001 fac2 	bl	8002068 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ae4:	f000 f81a 	bl	8000b1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ae8:	f7ff fcee 	bl	80004c8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000aec:	f7ff fe28 	bl	8000740 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000af0:	f7ff fe66 	bl	80007c0 <MX_I2C2_Init>
  MX_LCD_Init();
 8000af4:	f7ff ff18 	bl	8000928 <MX_LCD_Init>
  MX_QUADSPI_Init();
 8000af8:	f000 f948 	bl	8000d8c <MX_QUADSPI_Init>
  MX_SAI1_Init();
 8000afc:	f000 fa28 	bl	8000f50 <MX_SAI1_Init>
  MX_SPI2_Init();
 8000b00:	f000 fb46 	bl	8001190 <MX_SPI2_Init>
  MX_USB_HOST_Init();
 8000b04:	f009 fd0e 	bl	800a524 <MX_USB_HOST_Init>
  MX_UART4_Init();
 8000b08:	f001 fa12 	bl	8001f30 <MX_UART4_Init>
  MX_RTC_Init();
 8000b0c:	f000 f9a8 	bl	8000e60 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
#ifdef RUN_TEST_PROGRAM
  Test_program();
 8000b10:	f001 f9f6 	bl	8001f00 <Test_program>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000b14:	f009 fd2c 	bl	800a570 <MX_USB_HOST_Process>
 8000b18:	e7fc      	b.n	8000b14 <main+0x38>
	...

08000b1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b0b8      	sub	sp, #224	; 0xe0
 8000b20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b22:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000b26:	2244      	movs	r2, #68	; 0x44
 8000b28:	2100      	movs	r1, #0
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f00a f840 	bl	800abb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b30:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]
 8000b3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b40:	463b      	mov	r3, r7
 8000b42:	2288      	movs	r2, #136	; 0x88
 8000b44:	2100      	movs	r1, #0
 8000b46:	4618      	mov	r0, r3
 8000b48:	f00a f832 	bl	800abb0 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8000b4c:	f003 fd0a 	bl	8004564 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000b50:	4b45      	ldr	r3, [pc, #276]	; (8000c68 <SystemClock_Config+0x14c>)
 8000b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000b56:	4a44      	ldr	r2, [pc, #272]	; (8000c68 <SystemClock_Config+0x14c>)
 8000b58:	f023 0318 	bic.w	r3, r3, #24
 8000b5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8000b60:	231c      	movs	r3, #28
 8000b62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000b66:	2301      	movs	r3, #1
 8000b68:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000b72:	2301      	movs	r3, #1
 8000b74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000b7e:	2360      	movs	r3, #96	; 0x60
 8000b80:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b84:	2302      	movs	r3, #2
 8000b86:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b90:	2301      	movs	r3, #1
 8000b92:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000b96:	2314      	movs	r3, #20
 8000b98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000b9c:	2307      	movs	r3, #7
 8000b9e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f003 fe22 	bl	80047fc <HAL_RCC_OscConfig>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000bbe:	f000 f857 	bl	8000c70 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bc2:	230f      	movs	r3, #15
 8000bc4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000bce:	2380      	movs	r3, #128	; 0x80
 8000bd0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000be0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000be4:	2101      	movs	r1, #1
 8000be6:	4618      	mov	r0, r3
 8000be8:	f004 f9b8 	bl	8004f5c <HAL_RCC_ClockConfig>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <SystemClock_Config+0xda>
  {
    Error_Handler();
 8000bf2:	f000 f83d 	bl	8000c70 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_UART4
 8000bf6:	4b1d      	ldr	r3, [pc, #116]	; (8000c6c <SystemClock_Config+0x150>)
 8000bf8:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_USB;
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000c02:	2300      	movs	r3, #0
 8000c04:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8000c06:	2300      	movs	r3, #0
 8000c08:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000c0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000c12:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000c16:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000c20:	2318      	movs	r3, #24
 8000c22:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000c24:	2307      	movs	r3, #7
 8000c26:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000c28:	2302      	movs	r3, #2
 8000c2a:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK;
 8000c30:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000c34:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c36:	463b      	mov	r3, r7
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f004 fb93 	bl	8005364 <HAL_RCCEx_PeriphCLKConfig>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <SystemClock_Config+0x12c>
  {
    Error_Handler();
 8000c44:	f000 f814 	bl	8000c70 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c48:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c4c:	f003 fca8 	bl	80045a0 <HAL_PWREx_ControlVoltageScaling>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <SystemClock_Config+0x13e>
  {
    Error_Handler();
 8000c56:	f000 f80b 	bl	8000c70 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000c5a:	f005 fae1 	bl	8006220 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000c5e:	bf00      	nop
 8000c60:	37e0      	adds	r7, #224	; 0xe0
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40021000 	.word	0x40021000
 8000c6c:	000228c8 	.word	0x000228c8

08000c70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
	...

08000c80 <esp_ok>:

/** @brief esp_ok, check for ok status
@author  Daniel Gripenstedt
@return uint8_t RX_IP_OF */
bool esp_ok ()
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b092      	sub	sp, #72	; 0x48
 8000c84:	af00      	add	r7, sp, #0
	uint8_t ok[] = "OK";
 8000c86:	4a3c      	ldr	r2, [pc, #240]	; (8000d78 <esp_ok+0xf8>)
 8000c88:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000c8c:	6812      	ldr	r2, [r2, #0]
 8000c8e:	4611      	mov	r1, r2
 8000c90:	8019      	strh	r1, [r3, #0]
 8000c92:	3302      	adds	r3, #2
 8000c94:	0c12      	lsrs	r2, r2, #16
 8000c96:	701a      	strb	r2, [r3, #0]
	uint8_t not_ok[] = "ERROR";
 8000c98:	4a38      	ldr	r2, [pc, #224]	; (8000d7c <esp_ok+0xfc>)
 8000c9a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000c9e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ca2:	6018      	str	r0, [r3, #0]
 8000ca4:	3304      	adds	r3, #4
 8000ca6:	8019      	strh	r1, [r3, #0]

	uint8_t TX_buffer [] = "AT\r\n";	//test if esp is working
 8000ca8:	4a35      	ldr	r2, [pc, #212]	; (8000d80 <esp_ok+0x100>)
 8000caa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000cae:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cb2:	6018      	str	r0, [r3, #0]
 8000cb4:	3304      	adds	r3, #4
 8000cb6:	7019      	strb	r1, [r3, #0]
	uint8_t RX_AT [20];
	HAL_UART_Transmit(&huart4, (uint8_t*)TX_buffer, (sizeof (TX_buffer) - 1), 50);
 8000cb8:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8000cbc:	2332      	movs	r3, #50	; 0x32
 8000cbe:	2204      	movs	r2, #4
 8000cc0:	4830      	ldr	r0, [pc, #192]	; (8000d84 <esp_ok+0x104>)
 8000cc2:	f006 fa2b 	bl	800711c <HAL_UART_Transmit>
	HAL_UART_Receive(&huart4, (uint8_t*)RX_AT, 20, 50);
 8000cc6:	f107 0120 	add.w	r1, r7, #32
 8000cca:	2332      	movs	r3, #50	; 0x32
 8000ccc:	2214      	movs	r2, #20
 8000cce:	482d      	ldr	r0, [pc, #180]	; (8000d84 <esp_ok+0x104>)
 8000cd0:	f006 fab7 	bl	8007242 <HAL_UART_Receive>

	for (uint8_t i = 0; i < (sizeof(RX_AT) - 1); i++)
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000cda:	e024      	b.n	8000d26 <esp_ok+0xa6>
	{
		if ((RX_AT[i] == 'O') && (RX_AT[i + 1] == 'K'))
 8000cdc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000ce0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000ce4:	4413      	add	r3, r2
 8000ce6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000cea:	2b4f      	cmp	r3, #79	; 0x4f
 8000cec:	d116      	bne.n	8000d1c <esp_ok+0x9c>
 8000cee:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000cf8:	4413      	add	r3, r2
 8000cfa:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000cfe:	2b4b      	cmp	r3, #75	; 0x4b
 8000d00:	d10c      	bne.n	8000d1c <esp_ok+0x9c>
		{
			BSP_LCD_GLASS_DisplayString(ok);
 8000d02:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000d06:	4618      	mov	r0, r3
 8000d08:	f000 fafe 	bl	8001308 <BSP_LCD_GLASS_DisplayString>
			HAL_Delay(1000);
 8000d0c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d10:	f001 fa22 	bl	8002158 <HAL_Delay>
			BSP_LCD_GLASS_Clear();
 8000d14:	f000 fb1c 	bl	8001350 <BSP_LCD_GLASS_Clear>
			return true;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	e028      	b.n	8000d6e <esp_ok+0xee>
	for (uint8_t i = 0; i < (sizeof(RX_AT) - 1); i++)
 8000d1c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000d20:	3301      	adds	r3, #1
 8000d22:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000d26:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000d2a:	2b12      	cmp	r3, #18
 8000d2c:	d9d6      	bls.n	8000cdc <esp_ok+0x5c>
		}
	}

		uint8_t TX_RST [] = "AT+RST\r\n";	//reset esp
 8000d2e:	4a16      	ldr	r2, [pc, #88]	; (8000d88 <esp_ok+0x108>)
 8000d30:	f107 0314 	add.w	r3, r7, #20
 8000d34:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d36:	c303      	stmia	r3!, {r0, r1}
 8000d38:	701a      	strb	r2, [r3, #0]
		uint8_t RX_RST [20];
		HAL_UART_Transmit(&huart4, (uint8_t*)TX_RST, (sizeof (TX_RST) - 1), 50);
 8000d3a:	f107 0114 	add.w	r1, r7, #20
 8000d3e:	2332      	movs	r3, #50	; 0x32
 8000d40:	2208      	movs	r2, #8
 8000d42:	4810      	ldr	r0, [pc, #64]	; (8000d84 <esp_ok+0x104>)
 8000d44:	f006 f9ea 	bl	800711c <HAL_UART_Transmit>
		HAL_UART_Receive(&huart4, (uint8_t*)RX_RST, 20, 1000);
 8000d48:	4639      	mov	r1, r7
 8000d4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d4e:	2214      	movs	r2, #20
 8000d50:	480c      	ldr	r0, [pc, #48]	; (8000d84 <esp_ok+0x104>)
 8000d52:	f006 fa76 	bl	8007242 <HAL_UART_Receive>
		BSP_LCD_GLASS_DisplayString(not_ok);
 8000d56:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f000 fad4 	bl	8001308 <BSP_LCD_GLASS_DisplayString>
		HAL_Delay(5000);
 8000d60:	f241 3088 	movw	r0, #5000	; 0x1388
 8000d64:	f001 f9f8 	bl	8002158 <HAL_Delay>
		BSP_LCD_GLASS_Clear();
 8000d68:	f000 faf2 	bl	8001350 <BSP_LCD_GLASS_Clear>
		return false;
 8000d6c:	2300      	movs	r3, #0
}/*End of function esp_ok*/
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3748      	adds	r7, #72	; 0x48
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	0800ae44 	.word	0x0800ae44
 8000d7c:	0800ae48 	.word	0x0800ae48
 8000d80:	0800ad4c 	.word	0x0800ad4c
 8000d84:	200003b8 	.word	0x200003b8
 8000d88:	0800ae50 	.word	0x0800ae50

08000d8c <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0

  hqspi.Instance = QUADSPI;
 8000d90:	4b0f      	ldr	r3, [pc, #60]	; (8000dd0 <MX_QUADSPI_Init+0x44>)
 8000d92:	4a10      	ldr	r2, [pc, #64]	; (8000dd4 <MX_QUADSPI_Init+0x48>)
 8000d94:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000d96:	4b0e      	ldr	r3, [pc, #56]	; (8000dd0 <MX_QUADSPI_Init+0x44>)
 8000d98:	22ff      	movs	r2, #255	; 0xff
 8000d9a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000d9c:	4b0c      	ldr	r3, [pc, #48]	; (8000dd0 <MX_QUADSPI_Init+0x44>)
 8000d9e:	2201      	movs	r2, #1
 8000da0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000da2:	4b0b      	ldr	r3, [pc, #44]	; (8000dd0 <MX_QUADSPI_Init+0x44>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8000da8:	4b09      	ldr	r3, [pc, #36]	; (8000dd0 <MX_QUADSPI_Init+0x44>)
 8000daa:	2201      	movs	r2, #1
 8000dac:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000dae:	4b08      	ldr	r3, [pc, #32]	; (8000dd0 <MX_QUADSPI_Init+0x44>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000db4:	4b06      	ldr	r3, [pc, #24]	; (8000dd0 <MX_QUADSPI_Init+0x44>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000dba:	4805      	ldr	r0, [pc, #20]	; (8000dd0 <MX_QUADSPI_Init+0x44>)
 8000dbc:	f003 fc56 	bl	800466c <HAL_QSPI_Init>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000dc6:	f7ff ff53 	bl	8000c70 <Error_Handler>
  }

}
 8000dca:	bf00      	nop
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	20000198 	.word	0x20000198
 8000dd4:	a0001000 	.word	0xa0001000

08000dd8 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b08a      	sub	sp, #40	; 0x28
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de0:	f107 0314 	add.w	r3, r7, #20
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a17      	ldr	r2, [pc, #92]	; (8000e54 <HAL_QSPI_MspInit+0x7c>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d128      	bne.n	8000e4c <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000dfa:	4b17      	ldr	r3, [pc, #92]	; (8000e58 <HAL_QSPI_MspInit+0x80>)
 8000dfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000dfe:	4a16      	ldr	r2, [pc, #88]	; (8000e58 <HAL_QSPI_MspInit+0x80>)
 8000e00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e04:	6513      	str	r3, [r2, #80]	; 0x50
 8000e06:	4b14      	ldr	r3, [pc, #80]	; (8000e58 <HAL_QSPI_MspInit+0x80>)
 8000e08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e0e:	613b      	str	r3, [r7, #16]
 8000e10:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e12:	4b11      	ldr	r3, [pc, #68]	; (8000e58 <HAL_QSPI_MspInit+0x80>)
 8000e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e16:	4a10      	ldr	r2, [pc, #64]	; (8000e58 <HAL_QSPI_MspInit+0x80>)
 8000e18:	f043 0310 	orr.w	r3, r3, #16
 8000e1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e1e:	4b0e      	ldr	r3, [pc, #56]	; (8000e58 <HAL_QSPI_MspInit+0x80>)
 8000e20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e22:	f003 0310 	and.w	r3, r3, #16
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 8000e2a:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8000e2e:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e30:	2302      	movs	r3, #2
 8000e32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e38:	2303      	movs	r3, #3
 8000e3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000e3c:	230a      	movs	r3, #10
 8000e3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e40:	f107 0314 	add.w	r3, r7, #20
 8000e44:	4619      	mov	r1, r3
 8000e46:	4805      	ldr	r0, [pc, #20]	; (8000e5c <HAL_QSPI_MspInit+0x84>)
 8000e48:	f001 faba 	bl	80023c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000e4c:	bf00      	nop
 8000e4e:	3728      	adds	r7, #40	; 0x28
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	a0001000 	.word	0xa0001000
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	48001000 	.word	0x48001000

08000e60 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 8000e66:	1d3b      	adds	r3, r7, #4
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]
 8000e72:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000e74:	2300      	movs	r3, #0
 8000e76:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8000e78:	4b25      	ldr	r3, [pc, #148]	; (8000f10 <MX_RTC_Init+0xb0>)
 8000e7a:	4a26      	ldr	r2, [pc, #152]	; (8000f14 <MX_RTC_Init+0xb4>)
 8000e7c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000e7e:	4b24      	ldr	r3, [pc, #144]	; (8000f10 <MX_RTC_Init+0xb0>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000e84:	4b22      	ldr	r3, [pc, #136]	; (8000f10 <MX_RTC_Init+0xb0>)
 8000e86:	227f      	movs	r2, #127	; 0x7f
 8000e88:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000e8a:	4b21      	ldr	r3, [pc, #132]	; (8000f10 <MX_RTC_Init+0xb0>)
 8000e8c:	22ff      	movs	r2, #255	; 0xff
 8000e8e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000e90:	4b1f      	ldr	r3, [pc, #124]	; (8000f10 <MX_RTC_Init+0xb0>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000e96:	4b1e      	ldr	r3, [pc, #120]	; (8000f10 <MX_RTC_Init+0xb0>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e9c:	4b1c      	ldr	r3, [pc, #112]	; (8000f10 <MX_RTC_Init+0xb0>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000ea2:	4b1b      	ldr	r3, [pc, #108]	; (8000f10 <MX_RTC_Init+0xb0>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000ea8:	4819      	ldr	r0, [pc, #100]	; (8000f10 <MX_RTC_Init+0xb0>)
 8000eaa:	f005 fc6b 	bl	8006784 <HAL_RTC_Init>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8000eb4:	f7ff fedc 	bl	8000c70 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000ecc:	1d3b      	adds	r3, r7, #4
 8000ece:	2201      	movs	r2, #1
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	480f      	ldr	r0, [pc, #60]	; (8000f10 <MX_RTC_Init+0xb0>)
 8000ed4:	f005 fcd4 	bl	8006880 <HAL_RTC_SetTime>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8000ede:	f7ff fec7 	bl	8000c70 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8000eea:	2301      	movs	r3, #1
 8000eec:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000ef2:	463b      	mov	r3, r7
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4805      	ldr	r0, [pc, #20]	; (8000f10 <MX_RTC_Init+0xb0>)
 8000efa:	f005 fd5e 	bl	80069ba <HAL_RTC_SetDate>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8000f04:	f7ff feb4 	bl	8000c70 <Error_Handler>
  }

}
 8000f08:	bf00      	nop
 8000f0a:	3718      	adds	r7, #24
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	200001dc 	.word	0x200001dc
 8000f14:	40002800 	.word	0x40002800

08000f18 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a08      	ldr	r2, [pc, #32]	; (8000f48 <HAL_RTC_MspInit+0x30>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d107      	bne.n	8000f3a <HAL_RTC_MspInit+0x22>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000f2a:	4b08      	ldr	r3, [pc, #32]	; (8000f4c <HAL_RTC_MspInit+0x34>)
 8000f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f30:	4a06      	ldr	r2, [pc, #24]	; (8000f4c <HAL_RTC_MspInit+0x34>)
 8000f32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000f3a:	bf00      	nop
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	40002800 	.word	0x40002800
 8000f4c:	40021000 	.word	0x40021000

08000f50 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
SAI_HandleTypeDef hsai_BlockB1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0

  hsai_BlockA1.Instance = SAI1_Block_A;
 8000f54:	4b4d      	ldr	r3, [pc, #308]	; (800108c <MX_SAI1_Init+0x13c>)
 8000f56:	4a4e      	ldr	r2, [pc, #312]	; (8001090 <MX_SAI1_Init+0x140>)
 8000f58:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000f5a:	4b4c      	ldr	r3, [pc, #304]	; (800108c <MX_SAI1_Init+0x13c>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000f60:	4b4a      	ldr	r3, [pc, #296]	; (800108c <MX_SAI1_Init+0x13c>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8000f66:	4b49      	ldr	r3, [pc, #292]	; (800108c <MX_SAI1_Init+0x13c>)
 8000f68:	2240      	movs	r2, #64	; 0x40
 8000f6a:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000f6c:	4b47      	ldr	r3, [pc, #284]	; (800108c <MX_SAI1_Init+0x13c>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000f72:	4b46      	ldr	r3, [pc, #280]	; (800108c <MX_SAI1_Init+0x13c>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000f78:	4b44      	ldr	r3, [pc, #272]	; (800108c <MX_SAI1_Init+0x13c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000f7e:	4b43      	ldr	r3, [pc, #268]	; (800108c <MX_SAI1_Init+0x13c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000f84:	4b41      	ldr	r3, [pc, #260]	; (800108c <MX_SAI1_Init+0x13c>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000f8a:	4b40      	ldr	r3, [pc, #256]	; (800108c <MX_SAI1_Init+0x13c>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000f90:	4b3e      	ldr	r3, [pc, #248]	; (800108c <MX_SAI1_Init+0x13c>)
 8000f92:	4a40      	ldr	r2, [pc, #256]	; (8001094 <MX_SAI1_Init+0x144>)
 8000f94:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000f96:	4b3d      	ldr	r3, [pc, #244]	; (800108c <MX_SAI1_Init+0x13c>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000f9c:	4b3b      	ldr	r3, [pc, #236]	; (800108c <MX_SAI1_Init+0x13c>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000fa2:	4b3a      	ldr	r3, [pc, #232]	; (800108c <MX_SAI1_Init+0x13c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000fa8:	4b38      	ldr	r3, [pc, #224]	; (800108c <MX_SAI1_Init+0x13c>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8000fae:	4b37      	ldr	r3, [pc, #220]	; (800108c <MX_SAI1_Init+0x13c>)
 8000fb0:	2208      	movs	r2, #8
 8000fb2:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000fb4:	4b35      	ldr	r3, [pc, #212]	; (800108c <MX_SAI1_Init+0x13c>)
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000fba:	4b34      	ldr	r3, [pc, #208]	; (800108c <MX_SAI1_Init+0x13c>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000fc0:	4b32      	ldr	r3, [pc, #200]	; (800108c <MX_SAI1_Init+0x13c>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000fc6:	4b31      	ldr	r3, [pc, #196]	; (800108c <MX_SAI1_Init+0x13c>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000fcc:	4b2f      	ldr	r3, [pc, #188]	; (800108c <MX_SAI1_Init+0x13c>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000fd2:	4b2e      	ldr	r3, [pc, #184]	; (800108c <MX_SAI1_Init+0x13c>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8000fd8:	4b2c      	ldr	r3, [pc, #176]	; (800108c <MX_SAI1_Init+0x13c>)
 8000fda:	2201      	movs	r2, #1
 8000fdc:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8000fde:	4b2b      	ldr	r3, [pc, #172]	; (800108c <MX_SAI1_Init+0x13c>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000fe4:	4829      	ldr	r0, [pc, #164]	; (800108c <MX_SAI1_Init+0x13c>)
 8000fe6:	f005 fe27 	bl	8006c38 <HAL_SAI_Init>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 8000ff0:	f7ff fe3e 	bl	8000c70 <Error_Handler>
  }

  hsai_BlockB1.Instance = SAI1_Block_B;
 8000ff4:	4b28      	ldr	r3, [pc, #160]	; (8001098 <MX_SAI1_Init+0x148>)
 8000ff6:	4a29      	ldr	r2, [pc, #164]	; (800109c <MX_SAI1_Init+0x14c>)
 8000ff8:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000ffa:	4b27      	ldr	r3, [pc, #156]	; (8001098 <MX_SAI1_Init+0x148>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8001000:	4b25      	ldr	r3, [pc, #148]	; (8001098 <MX_SAI1_Init+0x148>)
 8001002:	2203      	movs	r2, #3
 8001004:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8001006:	4b24      	ldr	r3, [pc, #144]	; (8001098 <MX_SAI1_Init+0x148>)
 8001008:	2240      	movs	r2, #64	; 0x40
 800100a:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800100c:	4b22      	ldr	r3, [pc, #136]	; (8001098 <MX_SAI1_Init+0x148>)
 800100e:	2200      	movs	r2, #0
 8001010:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001012:	4b21      	ldr	r3, [pc, #132]	; (8001098 <MX_SAI1_Init+0x148>)
 8001014:	2200      	movs	r2, #0
 8001016:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8001018:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <MX_SAI1_Init+0x148>)
 800101a:	2201      	movs	r2, #1
 800101c:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800101e:	4b1e      	ldr	r3, [pc, #120]	; (8001098 <MX_SAI1_Init+0x148>)
 8001020:	2200      	movs	r2, #0
 8001022:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001024:	4b1c      	ldr	r3, [pc, #112]	; (8001098 <MX_SAI1_Init+0x148>)
 8001026:	2200      	movs	r2, #0
 8001028:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800102a:	4b1b      	ldr	r3, [pc, #108]	; (8001098 <MX_SAI1_Init+0x148>)
 800102c:	2200      	movs	r2, #0
 800102e:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001030:	4b19      	ldr	r3, [pc, #100]	; (8001098 <MX_SAI1_Init+0x148>)
 8001032:	2200      	movs	r2, #0
 8001034:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001036:	4b18      	ldr	r3, [pc, #96]	; (8001098 <MX_SAI1_Init+0x148>)
 8001038:	2200      	movs	r2, #0
 800103a:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800103c:	4b16      	ldr	r3, [pc, #88]	; (8001098 <MX_SAI1_Init+0x148>)
 800103e:	2200      	movs	r2, #0
 8001040:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 8001042:	4b15      	ldr	r3, [pc, #84]	; (8001098 <MX_SAI1_Init+0x148>)
 8001044:	2208      	movs	r2, #8
 8001046:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8001048:	4b13      	ldr	r3, [pc, #76]	; (8001098 <MX_SAI1_Init+0x148>)
 800104a:	2201      	movs	r2, #1
 800104c:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800104e:	4b12      	ldr	r3, [pc, #72]	; (8001098 <MX_SAI1_Init+0x148>)
 8001050:	2200      	movs	r2, #0
 8001052:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001054:	4b10      	ldr	r3, [pc, #64]	; (8001098 <MX_SAI1_Init+0x148>)
 8001056:	2200      	movs	r2, #0
 8001058:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800105a:	4b0f      	ldr	r3, [pc, #60]	; (8001098 <MX_SAI1_Init+0x148>)
 800105c:	2200      	movs	r2, #0
 800105e:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8001060:	4b0d      	ldr	r3, [pc, #52]	; (8001098 <MX_SAI1_Init+0x148>)
 8001062:	2200      	movs	r2, #0
 8001064:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001066:	4b0c      	ldr	r3, [pc, #48]	; (8001098 <MX_SAI1_Init+0x148>)
 8001068:	2200      	movs	r2, #0
 800106a:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 800106c:	4b0a      	ldr	r3, [pc, #40]	; (8001098 <MX_SAI1_Init+0x148>)
 800106e:	2201      	movs	r2, #1
 8001070:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8001072:	4b09      	ldr	r3, [pc, #36]	; (8001098 <MX_SAI1_Init+0x148>)
 8001074:	2200      	movs	r2, #0
 8001076:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8001078:	4807      	ldr	r0, [pc, #28]	; (8001098 <MX_SAI1_Init+0x148>)
 800107a:	f005 fddd 	bl	8006c38 <HAL_SAI_Init>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 8001084:	f7ff fdf4 	bl	8000c70 <Error_Handler>
  }

}
 8001088:	bf00      	nop
 800108a:	bd80      	pop	{r7, pc}
 800108c:	20000284 	.word	0x20000284
 8001090:	40015404 	.word	0x40015404
 8001094:	0002ee00 	.word	0x0002ee00
 8001098:	20000200 	.word	0x20000200
 800109c:	40015424 	.word	0x40015424

080010a0 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b08a      	sub	sp, #40	; 0x28
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a33      	ldr	r2, [pc, #204]	; (800117c <HAL_SAI_MspInit+0xdc>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d135      	bne.n	800111e <HAL_SAI_MspInit+0x7e>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 80010b2:	4b33      	ldr	r3, [pc, #204]	; (8001180 <HAL_SAI_MspInit+0xe0>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d10b      	bne.n	80010d2 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80010ba:	4b32      	ldr	r3, [pc, #200]	; (8001184 <HAL_SAI_MspInit+0xe4>)
 80010bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010be:	4a31      	ldr	r2, [pc, #196]	; (8001184 <HAL_SAI_MspInit+0xe4>)
 80010c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010c4:	6613      	str	r3, [r2, #96]	; 0x60
 80010c6:	4b2f      	ldr	r3, [pc, #188]	; (8001184 <HAL_SAI_MspInit+0xe4>)
 80010c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010ce:	613b      	str	r3, [r7, #16]
 80010d0:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 80010d2:	4b2b      	ldr	r3, [pc, #172]	; (8001180 <HAL_SAI_MspInit+0xe0>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	3301      	adds	r3, #1
 80010d8:	4a29      	ldr	r2, [pc, #164]	; (8001180 <HAL_SAI_MspInit+0xe0>)
 80010da:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B 
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 80010dc:	2374      	movs	r3, #116	; 0x74
 80010de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e0:	2302      	movs	r3, #2
 80010e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e8:	2303      	movs	r3, #3
 80010ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80010ec:	230d      	movs	r3, #13
 80010ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	4619      	mov	r1, r3
 80010f6:	4824      	ldr	r0, [pc, #144]	; (8001188 <HAL_SAI_MspInit+0xe8>)
 80010f8:	f001 f962 	bl	80023c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 80010fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001100:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001102:	2302      	movs	r3, #2
 8001104:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	2300      	movs	r3, #0
 8001108:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110a:	2300      	movs	r3, #0
 800110c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800110e:	230d      	movs	r3, #13
 8001110:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 8001112:	f107 0314 	add.w	r3, r7, #20
 8001116:	4619      	mov	r1, r3
 8001118:	481b      	ldr	r0, [pc, #108]	; (8001188 <HAL_SAI_MspInit+0xe8>)
 800111a:	f001 f951 	bl	80023c0 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a1a      	ldr	r2, [pc, #104]	; (800118c <HAL_SAI_MspInit+0xec>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d124      	bne.n	8001172 <HAL_SAI_MspInit+0xd2>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8001128:	4b15      	ldr	r3, [pc, #84]	; (8001180 <HAL_SAI_MspInit+0xe0>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d10b      	bne.n	8001148 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001130:	4b14      	ldr	r3, [pc, #80]	; (8001184 <HAL_SAI_MspInit+0xe4>)
 8001132:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001134:	4a13      	ldr	r2, [pc, #76]	; (8001184 <HAL_SAI_MspInit+0xe4>)
 8001136:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800113a:	6613      	str	r3, [r2, #96]	; 0x60
 800113c:	4b11      	ldr	r3, [pc, #68]	; (8001184 <HAL_SAI_MspInit+0xe4>)
 800113e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001140:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8001148:	4b0d      	ldr	r3, [pc, #52]	; (8001180 <HAL_SAI_MspInit+0xe0>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	3301      	adds	r3, #1
 800114e:	4a0c      	ldr	r2, [pc, #48]	; (8001180 <HAL_SAI_MspInit+0xe0>)
 8001150:	6013      	str	r3, [r2, #0]
    
    /**SAI1_B_Block_B GPIO Configuration    
    PE7     ------> SAI1_SD_B 
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 8001152:	2380      	movs	r3, #128	; 0x80
 8001154:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001156:	2302      	movs	r3, #2
 8001158:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800115e:	2303      	movs	r3, #3
 8001160:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001162:	230d      	movs	r3, #13
 8001164:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 8001166:	f107 0314 	add.w	r3, r7, #20
 800116a:	4619      	mov	r1, r3
 800116c:	4806      	ldr	r0, [pc, #24]	; (8001188 <HAL_SAI_MspInit+0xe8>)
 800116e:	f001 f927 	bl	80023c0 <HAL_GPIO_Init>

    }
}
 8001172:	bf00      	nop
 8001174:	3728      	adds	r7, #40	; 0x28
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40015404 	.word	0x40015404
 8001180:	200000ac 	.word	0x200000ac
 8001184:	40021000 	.word	0x40021000
 8001188:	48001000 	.word	0x48001000
 800118c:	40015424 	.word	0x40015424

08001190 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001194:	4b1b      	ldr	r3, [pc, #108]	; (8001204 <MX_SPI2_Init+0x74>)
 8001196:	4a1c      	ldr	r2, [pc, #112]	; (8001208 <MX_SPI2_Init+0x78>)
 8001198:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800119a:	4b1a      	ldr	r3, [pc, #104]	; (8001204 <MX_SPI2_Init+0x74>)
 800119c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011a0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011a2:	4b18      	ldr	r3, [pc, #96]	; (8001204 <MX_SPI2_Init+0x74>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80011a8:	4b16      	ldr	r3, [pc, #88]	; (8001204 <MX_SPI2_Init+0x74>)
 80011aa:	f44f 7240 	mov.w	r2, #768	; 0x300
 80011ae:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011b0:	4b14      	ldr	r3, [pc, #80]	; (8001204 <MX_SPI2_Init+0x74>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011b6:	4b13      	ldr	r3, [pc, #76]	; (8001204 <MX_SPI2_Init+0x74>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011bc:	4b11      	ldr	r3, [pc, #68]	; (8001204 <MX_SPI2_Init+0x74>)
 80011be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011c2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011c4:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <MX_SPI2_Init+0x74>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011ca:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <MX_SPI2_Init+0x74>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <MX_SPI2_Init+0x74>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011d6:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <MX_SPI2_Init+0x74>)
 80011d8:	2200      	movs	r2, #0
 80011da:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80011dc:	4b09      	ldr	r3, [pc, #36]	; (8001204 <MX_SPI2_Init+0x74>)
 80011de:	2207      	movs	r2, #7
 80011e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80011e2:	4b08      	ldr	r3, [pc, #32]	; (8001204 <MX_SPI2_Init+0x74>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80011e8:	4b06      	ldr	r3, [pc, #24]	; (8001204 <MX_SPI2_Init+0x74>)
 80011ea:	2208      	movs	r2, #8
 80011ec:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80011ee:	4805      	ldr	r0, [pc, #20]	; (8001204 <MX_SPI2_Init+0x74>)
 80011f0:	f005 febc 	bl	8006f6c <HAL_SPI_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80011fa:	f7ff fd39 	bl	8000c70 <Error_Handler>
  }

}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000308 	.word	0x20000308
 8001208:	40003800 	.word	0x40003800

0800120c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08a      	sub	sp, #40	; 0x28
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a17      	ldr	r2, [pc, #92]	; (8001288 <HAL_SPI_MspInit+0x7c>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d127      	bne.n	800127e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800122e:	4b17      	ldr	r3, [pc, #92]	; (800128c <HAL_SPI_MspInit+0x80>)
 8001230:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001232:	4a16      	ldr	r2, [pc, #88]	; (800128c <HAL_SPI_MspInit+0x80>)
 8001234:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001238:	6593      	str	r3, [r2, #88]	; 0x58
 800123a:	4b14      	ldr	r3, [pc, #80]	; (800128c <HAL_SPI_MspInit+0x80>)
 800123c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800123e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001242:	613b      	str	r3, [r7, #16]
 8001244:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001246:	4b11      	ldr	r3, [pc, #68]	; (800128c <HAL_SPI_MspInit+0x80>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124a:	4a10      	ldr	r2, [pc, #64]	; (800128c <HAL_SPI_MspInit+0x80>)
 800124c:	f043 0308 	orr.w	r3, r3, #8
 8001250:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001252:	4b0e      	ldr	r3, [pc, #56]	; (800128c <HAL_SPI_MspInit+0x80>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001256:	f003 0308 	and.w	r3, r3, #8
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 800125e:	231a      	movs	r3, #26
 8001260:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001262:	2302      	movs	r3, #2
 8001264:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2300      	movs	r3, #0
 8001268:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800126a:	2303      	movs	r3, #3
 800126c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800126e:	2305      	movs	r3, #5
 8001270:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	4619      	mov	r1, r3
 8001278:	4805      	ldr	r0, [pc, #20]	; (8001290 <HAL_SPI_MspInit+0x84>)
 800127a:	f001 f8a1 	bl	80023c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800127e:	bf00      	nop
 8001280:	3728      	adds	r7, #40	; 0x28
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40003800 	.word	0x40003800
 800128c:	40021000 	.word	0x40021000
 8001290:	48000c00 	.word	0x48000c00

08001294 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8001298:	4b19      	ldr	r3, [pc, #100]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 800129a:	4a1a      	ldr	r2, [pc, #104]	; (8001304 <BSP_LCD_GLASS_Init+0x70>)
 800129c:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 800129e:	4b18      	ldr	r3, [pc, #96]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80012a4:	4b16      	ldr	r3, [pc, #88]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 80012a6:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80012aa:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80012ac:	4b14      	ldr	r3, [pc, #80]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 80012ae:	220c      	movs	r2, #12
 80012b0:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80012b2:	4b13      	ldr	r3, [pc, #76]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 80012b4:	2240      	movs	r2, #64	; 0x40
 80012b6:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80012b8:	4b11      	ldr	r3, [pc, #68]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80012be:	4b10      	ldr	r3, [pc, #64]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 80012c0:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80012c4:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80012c6:	4b0e      	ldr	r3, [pc, #56]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80012cc:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 80012ce:	2240      	movs	r2, #64	; 0x40
 80012d0:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80012d2:	4b0b      	ldr	r3, [pc, #44]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80012d8:	4b09      	ldr	r3, [pc, #36]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 80012da:	2200      	movs	r2, #0
 80012dc:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80012de:	4b08      	ldr	r3, [pc, #32]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 80012e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012e4:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 80012e6:	4b06      	ldr	r3, [pc, #24]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80012ec:	4804      	ldr	r0, [pc, #16]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 80012ee:	f000 f839 	bl	8001364 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80012f2:	4803      	ldr	r0, [pc, #12]	; (8001300 <BSP_LCD_GLASS_Init+0x6c>)
 80012f4:	f002 ff6a 	bl	80041cc <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80012f8:	f000 f82a 	bl	8001350 <BSP_LCD_GLASS_Clear>
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	2000037c 	.word	0x2000037c
 8001304:	40002400 	.word	0x40002400

08001308 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8001310:	2300      	movs	r3, #0
 8001312:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8001314:	e00b      	b.n	800132e <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	2200      	movs	r2, #0
 800131a:	2100      	movs	r1, #0
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f000 f9b1 	bl	8001684 <WriteChar>

    /* Point on the next character */
    ptr++;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	3301      	adds	r3, #1
 8001326:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8001328:	7bfb      	ldrb	r3, [r7, #15]
 800132a:	3301      	adds	r3, #1
 800132c:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d002      	beq.n	800133c <BSP_LCD_GLASS_DisplayString+0x34>
 8001336:	7bfb      	ldrb	r3, [r7, #15]
 8001338:	2b05      	cmp	r3, #5
 800133a:	d9ec      	bls.n	8001316 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 800133c:	4803      	ldr	r0, [pc, #12]	; (800134c <BSP_LCD_GLASS_DisplayString+0x44>)
 800133e:	f003 f8b6 	bl	80044ae <HAL_LCD_UpdateDisplayRequest>
}
 8001342:	bf00      	nop
 8001344:	3710      	adds	r7, #16
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	2000037c 	.word	0x2000037c

08001350 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8001354:	4802      	ldr	r0, [pc, #8]	; (8001360 <BSP_LCD_GLASS_Clear+0x10>)
 8001356:	f003 f854 	bl	8004402 <HAL_LCD_Clear>
}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	2000037c 	.word	0x2000037c

08001364 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b0c0      	sub	sp, #256	; 0x100
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 800136c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 800137c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001380:	2244      	movs	r2, #68	; 0x44
 8001382:	2100      	movs	r1, #0
 8001384:	4618      	mov	r0, r3
 8001386:	f009 fc13 	bl	800abb0 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800138a:	f107 0320 	add.w	r3, r7, #32
 800138e:	2288      	movs	r2, #136	; 0x88
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f009 fc0c 	bl	800abb0 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8001398:	4b51      	ldr	r3, [pc, #324]	; (80014e0 <LCD_MspInit+0x17c>)
 800139a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800139c:	4a50      	ldr	r2, [pc, #320]	; (80014e0 <LCD_MspInit+0x17c>)
 800139e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013a2:	6593      	str	r3, [r2, #88]	; 0x58
 80013a4:	4b4e      	ldr	r3, [pc, #312]	; (80014e0 <LCD_MspInit+0x17c>)
 80013a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ac:	61fb      	str	r3, [r7, #28]
 80013ae:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80013b0:	2304      	movs	r3, #4
 80013b2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80013b6:	2300      	movs	r3, #0
 80013b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80013bc:	2301      	movs	r3, #1
 80013be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80013c2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80013c6:	4618      	mov	r0, r3
 80013c8:	f003 fa18 	bl	80047fc <HAL_RCC_OscConfig>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d000      	beq.n	80013d4 <LCD_MspInit+0x70>
  {
    while (1);
 80013d2:	e7fe      	b.n	80013d2 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80013d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013d8:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80013da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80013e2:	f107 0320 	add.w	r3, r7, #32
 80013e6:	4618      	mov	r0, r3
 80013e8:	f003 ffbc 	bl	8005364 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ec:	4b3c      	ldr	r3, [pc, #240]	; (80014e0 <LCD_MspInit+0x17c>)
 80013ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f0:	4a3b      	ldr	r2, [pc, #236]	; (80014e0 <LCD_MspInit+0x17c>)
 80013f2:	f043 0301 	orr.w	r3, r3, #1
 80013f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013f8:	4b39      	ldr	r3, [pc, #228]	; (80014e0 <LCD_MspInit+0x17c>)
 80013fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fc:	f003 0301 	and.w	r3, r3, #1
 8001400:	61bb      	str	r3, [r7, #24]
 8001402:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001404:	4b36      	ldr	r3, [pc, #216]	; (80014e0 <LCD_MspInit+0x17c>)
 8001406:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001408:	4a35      	ldr	r2, [pc, #212]	; (80014e0 <LCD_MspInit+0x17c>)
 800140a:	f043 0302 	orr.w	r3, r3, #2
 800140e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001410:	4b33      	ldr	r3, [pc, #204]	; (80014e0 <LCD_MspInit+0x17c>)
 8001412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001414:	f003 0302 	and.w	r3, r3, #2
 8001418:	617b      	str	r3, [r7, #20]
 800141a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800141c:	4b30      	ldr	r3, [pc, #192]	; (80014e0 <LCD_MspInit+0x17c>)
 800141e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001420:	4a2f      	ldr	r2, [pc, #188]	; (80014e0 <LCD_MspInit+0x17c>)
 8001422:	f043 0304 	orr.w	r3, r3, #4
 8001426:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001428:	4b2d      	ldr	r3, [pc, #180]	; (80014e0 <LCD_MspInit+0x17c>)
 800142a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800142c:	f003 0304 	and.w	r3, r3, #4
 8001430:	613b      	str	r3, [r7, #16]
 8001432:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001434:	4b2a      	ldr	r3, [pc, #168]	; (80014e0 <LCD_MspInit+0x17c>)
 8001436:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001438:	4a29      	ldr	r2, [pc, #164]	; (80014e0 <LCD_MspInit+0x17c>)
 800143a:	f043 0308 	orr.w	r3, r3, #8
 800143e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001440:	4b27      	ldr	r3, [pc, #156]	; (80014e0 <LCD_MspInit+0x17c>)
 8001442:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001444:	f003 0308 	and.w	r3, r3, #8
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 800144c:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8001450:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8001454:	2302      	movs	r3, #2
 8001456:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8001460:	2303      	movs	r3, #3
 8001462:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8001466:	230b      	movs	r3, #11
 8001468:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 800146c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001470:	4619      	mov	r1, r3
 8001472:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001476:	f000 ffa3 	bl	80023c0 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800147a:	f24f 2333 	movw	r3, #62003	; 0xf233
 800147e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001482:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001486:	4619      	mov	r1, r3
 8001488:	4816      	ldr	r0, [pc, #88]	; (80014e4 <LCD_MspInit+0x180>)
 800148a:	f000 ff99 	bl	80023c0 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 800148e:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8001492:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8001496:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800149a:	4619      	mov	r1, r3
 800149c:	4812      	ldr	r0, [pc, #72]	; (80014e8 <LCD_MspInit+0x184>)
 800149e:	f000 ff8f 	bl	80023c0 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80014a2:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80014a6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80014aa:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80014ae:	4619      	mov	r1, r3
 80014b0:	480e      	ldr	r0, [pc, #56]	; (80014ec <LCD_MspInit+0x188>)
 80014b2:	f000 ff85 	bl	80023c0 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80014b6:	2002      	movs	r0, #2
 80014b8:	f000 fe4e 	bl	8002158 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80014bc:	4b08      	ldr	r3, [pc, #32]	; (80014e0 <LCD_MspInit+0x17c>)
 80014be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c0:	4a07      	ldr	r2, [pc, #28]	; (80014e0 <LCD_MspInit+0x17c>)
 80014c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014c6:	6593      	str	r3, [r2, #88]	; 0x58
 80014c8:	4b05      	ldr	r3, [pc, #20]	; (80014e0 <LCD_MspInit+0x17c>)
 80014ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014d0:	60bb      	str	r3, [r7, #8]
 80014d2:	68bb      	ldr	r3, [r7, #8]
}
 80014d4:	bf00      	nop
 80014d6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40021000 	.word	0x40021000
 80014e4:	48000400 	.word	0x48000400
 80014e8:	48000800 	.word	0x48000800
 80014ec:	48000c00 	.word	0x48000c00

080014f0 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	460b      	mov	r3, r1
 80014fa:	70fb      	strb	r3, [r7, #3]
 80014fc:	4613      	mov	r3, r2
 80014fe:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8001500:	2300      	movs	r3, #0
 8001502:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8001504:	2300      	movs	r3, #0
 8001506:	737b      	strb	r3, [r7, #13]
 8001508:	2300      	movs	r3, #0
 800150a:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b2f      	cmp	r3, #47	; 0x2f
 8001512:	d04d      	beq.n	80015b0 <Convert+0xc0>
 8001514:	2b2f      	cmp	r3, #47	; 0x2f
 8001516:	dc11      	bgt.n	800153c <Convert+0x4c>
 8001518:	2b29      	cmp	r3, #41	; 0x29
 800151a:	d02e      	beq.n	800157a <Convert+0x8a>
 800151c:	2b29      	cmp	r3, #41	; 0x29
 800151e:	dc06      	bgt.n	800152e <Convert+0x3e>
 8001520:	2b25      	cmp	r3, #37	; 0x25
 8001522:	d04c      	beq.n	80015be <Convert+0xce>
 8001524:	2b28      	cmp	r3, #40	; 0x28
 8001526:	d025      	beq.n	8001574 <Convert+0x84>
 8001528:	2b20      	cmp	r3, #32
 800152a:	d01c      	beq.n	8001566 <Convert+0x76>
 800152c:	e057      	b.n	80015de <Convert+0xee>
 800152e:	2b2b      	cmp	r3, #43	; 0x2b
 8001530:	d03a      	beq.n	80015a8 <Convert+0xb8>
 8001532:	2b2b      	cmp	r3, #43	; 0x2b
 8001534:	db1a      	blt.n	800156c <Convert+0x7c>
 8001536:	2b2d      	cmp	r3, #45	; 0x2d
 8001538:	d032      	beq.n	80015a0 <Convert+0xb0>
 800153a:	e050      	b.n	80015de <Convert+0xee>
 800153c:	2b6d      	cmp	r3, #109	; 0x6d
 800153e:	d023      	beq.n	8001588 <Convert+0x98>
 8001540:	2b6d      	cmp	r3, #109	; 0x6d
 8001542:	dc04      	bgt.n	800154e <Convert+0x5e>
 8001544:	2b39      	cmp	r3, #57	; 0x39
 8001546:	dd42      	ble.n	80015ce <Convert+0xde>
 8001548:	2b64      	cmp	r3, #100	; 0x64
 800154a:	d019      	beq.n	8001580 <Convert+0x90>
 800154c:	e047      	b.n	80015de <Convert+0xee>
 800154e:	2bb0      	cmp	r3, #176	; 0xb0
 8001550:	d031      	beq.n	80015b6 <Convert+0xc6>
 8001552:	2bb0      	cmp	r3, #176	; 0xb0
 8001554:	dc02      	bgt.n	800155c <Convert+0x6c>
 8001556:	2b6e      	cmp	r3, #110	; 0x6e
 8001558:	d01a      	beq.n	8001590 <Convert+0xa0>
 800155a:	e040      	b.n	80015de <Convert+0xee>
 800155c:	2bb5      	cmp	r3, #181	; 0xb5
 800155e:	d01b      	beq.n	8001598 <Convert+0xa8>
 8001560:	2bff      	cmp	r3, #255	; 0xff
 8001562:	d030      	beq.n	80015c6 <Convert+0xd6>
 8001564:	e03b      	b.n	80015de <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 8001566:	2300      	movs	r3, #0
 8001568:	81fb      	strh	r3, [r7, #14]
      break;
 800156a:	e057      	b.n	800161c <Convert+0x12c>

    case '*':
      ch = C_STAR;
 800156c:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8001570:	81fb      	strh	r3, [r7, #14]
      break;
 8001572:	e053      	b.n	800161c <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8001574:	2328      	movs	r3, #40	; 0x28
 8001576:	81fb      	strh	r3, [r7, #14]
      break;
 8001578:	e050      	b.n	800161c <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800157a:	2311      	movs	r3, #17
 800157c:	81fb      	strh	r3, [r7, #14]
      break;
 800157e:	e04d      	b.n	800161c <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8001580:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8001584:	81fb      	strh	r3, [r7, #14]
      break;
 8001586:	e049      	b.n	800161c <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8001588:	f24b 2310 	movw	r3, #45584	; 0xb210
 800158c:	81fb      	strh	r3, [r7, #14]
      break;
 800158e:	e045      	b.n	800161c <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8001590:	f242 2310 	movw	r3, #8720	; 0x2210
 8001594:	81fb      	strh	r3, [r7, #14]
      break;
 8001596:	e041      	b.n	800161c <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8001598:	f246 0384 	movw	r3, #24708	; 0x6084
 800159c:	81fb      	strh	r3, [r7, #14]
      break;
 800159e:	e03d      	b.n	800161c <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 80015a0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80015a4:	81fb      	strh	r3, [r7, #14]
      break;
 80015a6:	e039      	b.n	800161c <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 80015a8:	f24a 0314 	movw	r3, #40980	; 0xa014
 80015ac:	81fb      	strh	r3, [r7, #14]
      break;
 80015ae:	e035      	b.n	800161c <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 80015b0:	23c0      	movs	r3, #192	; 0xc0
 80015b2:	81fb      	strh	r3, [r7, #14]
      break;
 80015b4:	e032      	b.n	800161c <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 80015b6:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80015ba:	81fb      	strh	r3, [r7, #14]
      break;
 80015bc:	e02e      	b.n	800161c <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 80015be:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80015c2:	81fb      	strh	r3, [r7, #14]
      break;
 80015c4:	e02a      	b.n	800161c <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 80015c6:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80015ca:	81fb      	strh	r3, [r7, #14]
      break ;
 80015cc:	e026      	b.n	800161c <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	3b30      	subs	r3, #48	; 0x30
 80015d4:	4a28      	ldr	r2, [pc, #160]	; (8001678 <Convert+0x188>)
 80015d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015da:	81fb      	strh	r3, [r7, #14]
      break;
 80015dc:	e01e      	b.n	800161c <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b5a      	cmp	r3, #90	; 0x5a
 80015e4:	d80a      	bhi.n	80015fc <Convert+0x10c>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	2b40      	cmp	r3, #64	; 0x40
 80015ec:	d906      	bls.n	80015fc <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	3b41      	subs	r3, #65	; 0x41
 80015f4:	4a21      	ldr	r2, [pc, #132]	; (800167c <Convert+0x18c>)
 80015f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015fa:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b7a      	cmp	r3, #122	; 0x7a
 8001602:	d80a      	bhi.n	800161a <Convert+0x12a>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b60      	cmp	r3, #96	; 0x60
 800160a:	d906      	bls.n	800161a <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	3b61      	subs	r3, #97	; 0x61
 8001612:	4a1a      	ldr	r2, [pc, #104]	; (800167c <Convert+0x18c>)
 8001614:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001618:	81fb      	strh	r3, [r7, #14]
      }
      break;
 800161a:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 800161c:	78fb      	ldrb	r3, [r7, #3]
 800161e:	2b01      	cmp	r3, #1
 8001620:	d103      	bne.n	800162a <Convert+0x13a>
  {
    ch |= 0x0002;
 8001622:	89fb      	ldrh	r3, [r7, #14]
 8001624:	f043 0302 	orr.w	r3, r3, #2
 8001628:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 800162a:	78bb      	ldrb	r3, [r7, #2]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d103      	bne.n	8001638 <Convert+0x148>
  {
    ch |= 0x0020;
 8001630:	89fb      	ldrh	r3, [r7, #14]
 8001632:	f043 0320 	orr.w	r3, r3, #32
 8001636:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8001638:	230c      	movs	r3, #12
 800163a:	737b      	strb	r3, [r7, #13]
 800163c:	2300      	movs	r3, #0
 800163e:	733b      	strb	r3, [r7, #12]
 8001640:	e010      	b.n	8001664 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8001642:	89fa      	ldrh	r2, [r7, #14]
 8001644:	7b7b      	ldrb	r3, [r7, #13]
 8001646:	fa42 f303 	asr.w	r3, r2, r3
 800164a:	461a      	mov	r2, r3
 800164c:	7b3b      	ldrb	r3, [r7, #12]
 800164e:	f002 020f 	and.w	r2, r2, #15
 8001652:	490b      	ldr	r1, [pc, #44]	; (8001680 <Convert+0x190>)
 8001654:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8001658:	7b7b      	ldrb	r3, [r7, #13]
 800165a:	3b04      	subs	r3, #4
 800165c:	737b      	strb	r3, [r7, #13]
 800165e:	7b3b      	ldrb	r3, [r7, #12]
 8001660:	3301      	adds	r3, #1
 8001662:	733b      	strb	r3, [r7, #12]
 8001664:	7b3b      	ldrb	r3, [r7, #12]
 8001666:	2b03      	cmp	r3, #3
 8001668:	d9eb      	bls.n	8001642 <Convert+0x152>
  }
}
 800166a:	bf00      	nop
 800166c:	3714      	adds	r7, #20
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	0800aeac 	.word	0x0800aeac
 800167c:	0800ae78 	.word	0x0800ae78
 8001680:	2000036c 	.word	0x2000036c

08001684 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	4608      	mov	r0, r1
 800168e:	4611      	mov	r1, r2
 8001690:	461a      	mov	r2, r3
 8001692:	4603      	mov	r3, r0
 8001694:	70fb      	strb	r3, [r7, #3]
 8001696:	460b      	mov	r3, r1
 8001698:	70bb      	strb	r3, [r7, #2]
 800169a:	4613      	mov	r3, r2
 800169c:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 800169e:	2300      	movs	r3, #0
 80016a0:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 80016a2:	78ba      	ldrb	r2, [r7, #2]
 80016a4:	78fb      	ldrb	r3, [r7, #3]
 80016a6:	4619      	mov	r1, r3
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7ff ff21 	bl	80014f0 <Convert>

  switch (Position)
 80016ae:	787b      	ldrb	r3, [r7, #1]
 80016b0:	2b05      	cmp	r3, #5
 80016b2:	f200 835b 	bhi.w	8001d6c <WriteChar+0x6e8>
 80016b6:	a201      	add	r2, pc, #4	; (adr r2, 80016bc <WriteChar+0x38>)
 80016b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016bc:	080016d5 	.word	0x080016d5
 80016c0:	080017cf 	.word	0x080017cf
 80016c4:	080018e9 	.word	0x080018e9
 80016c8:	080019eb 	.word	0x080019eb
 80016cc:	08001b19 	.word	0x08001b19
 80016d0:	08001c63 	.word	0x08001c63
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80016d4:	4b80      	ldr	r3, [pc, #512]	; (80018d8 <WriteChar+0x254>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	011b      	lsls	r3, r3, #4
 80016da:	f003 0210 	and.w	r2, r3, #16
 80016de:	4b7e      	ldr	r3, [pc, #504]	; (80018d8 <WriteChar+0x254>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	085b      	lsrs	r3, r3, #1
 80016e4:	05db      	lsls	r3, r3, #23
 80016e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80016ea:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80016ec:	4b7a      	ldr	r3, [pc, #488]	; (80018d8 <WriteChar+0x254>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	089b      	lsrs	r3, r3, #2
 80016f2:	059b      	lsls	r3, r3, #22
 80016f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016f8:	431a      	orrs	r2, r3
 80016fa:	4b77      	ldr	r3, [pc, #476]	; (80018d8 <WriteChar+0x254>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001702:	4313      	orrs	r3, r2
 8001704:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	4a74      	ldr	r2, [pc, #464]	; (80018dc <WriteChar+0x258>)
 800170a:	2100      	movs	r1, #0
 800170c:	4874      	ldr	r0, [pc, #464]	; (80018e0 <WriteChar+0x25c>)
 800170e:	f002 fe1d 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001712:	4b71      	ldr	r3, [pc, #452]	; (80018d8 <WriteChar+0x254>)
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	011b      	lsls	r3, r3, #4
 8001718:	f003 0210 	and.w	r2, r3, #16
 800171c:	4b6e      	ldr	r3, [pc, #440]	; (80018d8 <WriteChar+0x254>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	085b      	lsrs	r3, r3, #1
 8001722:	05db      	lsls	r3, r3, #23
 8001724:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001728:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800172a:	4b6b      	ldr	r3, [pc, #428]	; (80018d8 <WriteChar+0x254>)
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	089b      	lsrs	r3, r3, #2
 8001730:	059b      	lsls	r3, r3, #22
 8001732:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001736:	431a      	orrs	r2, r3
 8001738:	4b67      	ldr	r3, [pc, #412]	; (80018d8 <WriteChar+0x254>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001740:	4313      	orrs	r3, r2
 8001742:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	4a65      	ldr	r2, [pc, #404]	; (80018dc <WriteChar+0x258>)
 8001748:	2102      	movs	r1, #2
 800174a:	4865      	ldr	r0, [pc, #404]	; (80018e0 <WriteChar+0x25c>)
 800174c:	f002 fdfe 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001750:	4b61      	ldr	r3, [pc, #388]	; (80018d8 <WriteChar+0x254>)
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	011b      	lsls	r3, r3, #4
 8001756:	f003 0210 	and.w	r2, r3, #16
 800175a:	4b5f      	ldr	r3, [pc, #380]	; (80018d8 <WriteChar+0x254>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	085b      	lsrs	r3, r3, #1
 8001760:	05db      	lsls	r3, r3, #23
 8001762:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001766:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001768:	4b5b      	ldr	r3, [pc, #364]	; (80018d8 <WriteChar+0x254>)
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	089b      	lsrs	r3, r3, #2
 800176e:	059b      	lsls	r3, r3, #22
 8001770:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001774:	431a      	orrs	r2, r3
 8001776:	4b58      	ldr	r3, [pc, #352]	; (80018d8 <WriteChar+0x254>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800177e:	4313      	orrs	r3, r2
 8001780:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	4a55      	ldr	r2, [pc, #340]	; (80018dc <WriteChar+0x258>)
 8001786:	2104      	movs	r1, #4
 8001788:	4855      	ldr	r0, [pc, #340]	; (80018e0 <WriteChar+0x25c>)
 800178a:	f002 fddf 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800178e:	4b52      	ldr	r3, [pc, #328]	; (80018d8 <WriteChar+0x254>)
 8001790:	68db      	ldr	r3, [r3, #12]
 8001792:	011b      	lsls	r3, r3, #4
 8001794:	f003 0210 	and.w	r2, r3, #16
 8001798:	4b4f      	ldr	r3, [pc, #316]	; (80018d8 <WriteChar+0x254>)
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	085b      	lsrs	r3, r3, #1
 800179e:	05db      	lsls	r3, r3, #23
 80017a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80017a4:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80017a6:	4b4c      	ldr	r3, [pc, #304]	; (80018d8 <WriteChar+0x254>)
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	089b      	lsrs	r3, r3, #2
 80017ac:	059b      	lsls	r3, r3, #22
 80017ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017b2:	431a      	orrs	r2, r3
 80017b4:	4b48      	ldr	r3, [pc, #288]	; (80018d8 <WriteChar+0x254>)
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80017bc:	4313      	orrs	r3, r2
 80017be:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	4a46      	ldr	r2, [pc, #280]	; (80018dc <WriteChar+0x258>)
 80017c4:	2106      	movs	r1, #6
 80017c6:	4846      	ldr	r0, [pc, #280]	; (80018e0 <WriteChar+0x25c>)
 80017c8:	f002 fdc0 	bl	800434c <HAL_LCD_Write>
      break;
 80017cc:	e2cf      	b.n	8001d6e <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80017ce:	4b42      	ldr	r3, [pc, #264]	; (80018d8 <WriteChar+0x254>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	019b      	lsls	r3, r3, #6
 80017d4:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80017d8:	4b3f      	ldr	r3, [pc, #252]	; (80018d8 <WriteChar+0x254>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	085b      	lsrs	r3, r3, #1
 80017de:	035b      	lsls	r3, r3, #13
 80017e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80017e4:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80017e6:	4b3c      	ldr	r3, [pc, #240]	; (80018d8 <WriteChar+0x254>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	089b      	lsrs	r3, r3, #2
 80017ec:	031b      	lsls	r3, r3, #12
 80017ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017f2:	431a      	orrs	r2, r3
 80017f4:	4b38      	ldr	r3, [pc, #224]	; (80018d8 <WriteChar+0x254>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	08db      	lsrs	r3, r3, #3
 80017fa:	015b      	lsls	r3, r3, #5
 80017fc:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001800:	4313      	orrs	r3, r2
 8001802:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	4a37      	ldr	r2, [pc, #220]	; (80018e4 <WriteChar+0x260>)
 8001808:	2100      	movs	r1, #0
 800180a:	4835      	ldr	r0, [pc, #212]	; (80018e0 <WriteChar+0x25c>)
 800180c:	f002 fd9e 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001810:	4b31      	ldr	r3, [pc, #196]	; (80018d8 <WriteChar+0x254>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	019b      	lsls	r3, r3, #6
 8001816:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800181a:	4b2f      	ldr	r3, [pc, #188]	; (80018d8 <WriteChar+0x254>)
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	085b      	lsrs	r3, r3, #1
 8001820:	035b      	lsls	r3, r3, #13
 8001822:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001826:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001828:	4b2b      	ldr	r3, [pc, #172]	; (80018d8 <WriteChar+0x254>)
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	089b      	lsrs	r3, r3, #2
 800182e:	031b      	lsls	r3, r3, #12
 8001830:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001834:	431a      	orrs	r2, r3
 8001836:	4b28      	ldr	r3, [pc, #160]	; (80018d8 <WriteChar+0x254>)
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	08db      	lsrs	r3, r3, #3
 800183c:	015b      	lsls	r3, r3, #5
 800183e:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001842:	4313      	orrs	r3, r2
 8001844:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	4a26      	ldr	r2, [pc, #152]	; (80018e4 <WriteChar+0x260>)
 800184a:	2102      	movs	r1, #2
 800184c:	4824      	ldr	r0, [pc, #144]	; (80018e0 <WriteChar+0x25c>)
 800184e:	f002 fd7d 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001852:	4b21      	ldr	r3, [pc, #132]	; (80018d8 <WriteChar+0x254>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	019b      	lsls	r3, r3, #6
 8001858:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800185c:	4b1e      	ldr	r3, [pc, #120]	; (80018d8 <WriteChar+0x254>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	085b      	lsrs	r3, r3, #1
 8001862:	035b      	lsls	r3, r3, #13
 8001864:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001868:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800186a:	4b1b      	ldr	r3, [pc, #108]	; (80018d8 <WriteChar+0x254>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	089b      	lsrs	r3, r3, #2
 8001870:	031b      	lsls	r3, r3, #12
 8001872:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001876:	431a      	orrs	r2, r3
 8001878:	4b17      	ldr	r3, [pc, #92]	; (80018d8 <WriteChar+0x254>)
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	08db      	lsrs	r3, r3, #3
 800187e:	015b      	lsls	r3, r3, #5
 8001880:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001884:	4313      	orrs	r3, r2
 8001886:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	4a16      	ldr	r2, [pc, #88]	; (80018e4 <WriteChar+0x260>)
 800188c:	2104      	movs	r1, #4
 800188e:	4814      	ldr	r0, [pc, #80]	; (80018e0 <WriteChar+0x25c>)
 8001890:	f002 fd5c 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001894:	4b10      	ldr	r3, [pc, #64]	; (80018d8 <WriteChar+0x254>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	019b      	lsls	r3, r3, #6
 800189a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800189e:	4b0e      	ldr	r3, [pc, #56]	; (80018d8 <WriteChar+0x254>)
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	085b      	lsrs	r3, r3, #1
 80018a4:	035b      	lsls	r3, r3, #13
 80018a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018aa:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80018ac:	4b0a      	ldr	r3, [pc, #40]	; (80018d8 <WriteChar+0x254>)
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	089b      	lsrs	r3, r3, #2
 80018b2:	031b      	lsls	r3, r3, #12
 80018b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018b8:	431a      	orrs	r2, r3
 80018ba:	4b07      	ldr	r3, [pc, #28]	; (80018d8 <WriteChar+0x254>)
 80018bc:	68db      	ldr	r3, [r3, #12]
 80018be:	08db      	lsrs	r3, r3, #3
 80018c0:	015b      	lsls	r3, r3, #5
 80018c2:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80018c6:	4313      	orrs	r3, r2
 80018c8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	4a05      	ldr	r2, [pc, #20]	; (80018e4 <WriteChar+0x260>)
 80018ce:	2106      	movs	r1, #6
 80018d0:	4803      	ldr	r0, [pc, #12]	; (80018e0 <WriteChar+0x25c>)
 80018d2:	f002 fd3b 	bl	800434c <HAL_LCD_Write>
      break;
 80018d6:	e24a      	b.n	8001d6e <WriteChar+0x6ea>
 80018d8:	2000036c 	.word	0x2000036c
 80018dc:	ff3fffe7 	.word	0xff3fffe7
 80018e0:	2000037c 	.word	0x2000037c
 80018e4:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80018e8:	4b88      	ldr	r3, [pc, #544]	; (8001b0c <WriteChar+0x488>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	03db      	lsls	r3, r3, #15
 80018ee:	b29a      	uxth	r2, r3
 80018f0:	4b86      	ldr	r3, [pc, #536]	; (8001b0c <WriteChar+0x488>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	085b      	lsrs	r3, r3, #1
 80018f6:	075b      	lsls	r3, r3, #29
 80018f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80018fc:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80018fe:	4b83      	ldr	r3, [pc, #524]	; (8001b0c <WriteChar+0x488>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	089b      	lsrs	r3, r3, #2
 8001904:	071b      	lsls	r3, r3, #28
 8001906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800190a:	431a      	orrs	r2, r3
 800190c:	4b7f      	ldr	r3, [pc, #508]	; (8001b0c <WriteChar+0x488>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	08db      	lsrs	r3, r3, #3
 8001912:	039b      	lsls	r3, r3, #14
 8001914:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001918:	4313      	orrs	r3, r2
 800191a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	4a7c      	ldr	r2, [pc, #496]	; (8001b10 <WriteChar+0x48c>)
 8001920:	2100      	movs	r1, #0
 8001922:	487c      	ldr	r0, [pc, #496]	; (8001b14 <WriteChar+0x490>)
 8001924:	f002 fd12 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001928:	4b78      	ldr	r3, [pc, #480]	; (8001b0c <WriteChar+0x488>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	03db      	lsls	r3, r3, #15
 800192e:	b29a      	uxth	r2, r3
 8001930:	4b76      	ldr	r3, [pc, #472]	; (8001b0c <WriteChar+0x488>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	085b      	lsrs	r3, r3, #1
 8001936:	075b      	lsls	r3, r3, #29
 8001938:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800193c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800193e:	4b73      	ldr	r3, [pc, #460]	; (8001b0c <WriteChar+0x488>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	089b      	lsrs	r3, r3, #2
 8001944:	071b      	lsls	r3, r3, #28
 8001946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194a:	431a      	orrs	r2, r3
 800194c:	4b6f      	ldr	r3, [pc, #444]	; (8001b0c <WriteChar+0x488>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	08db      	lsrs	r3, r3, #3
 8001952:	039b      	lsls	r3, r3, #14
 8001954:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001958:	4313      	orrs	r3, r2
 800195a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	4a6c      	ldr	r2, [pc, #432]	; (8001b10 <WriteChar+0x48c>)
 8001960:	2102      	movs	r1, #2
 8001962:	486c      	ldr	r0, [pc, #432]	; (8001b14 <WriteChar+0x490>)
 8001964:	f002 fcf2 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001968:	4b68      	ldr	r3, [pc, #416]	; (8001b0c <WriteChar+0x488>)
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	03db      	lsls	r3, r3, #15
 800196e:	b29a      	uxth	r2, r3
 8001970:	4b66      	ldr	r3, [pc, #408]	; (8001b0c <WriteChar+0x488>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	085b      	lsrs	r3, r3, #1
 8001976:	075b      	lsls	r3, r3, #29
 8001978:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800197c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800197e:	4b63      	ldr	r3, [pc, #396]	; (8001b0c <WriteChar+0x488>)
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	089b      	lsrs	r3, r3, #2
 8001984:	071b      	lsls	r3, r3, #28
 8001986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800198a:	431a      	orrs	r2, r3
 800198c:	4b5f      	ldr	r3, [pc, #380]	; (8001b0c <WriteChar+0x488>)
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	08db      	lsrs	r3, r3, #3
 8001992:	039b      	lsls	r3, r3, #14
 8001994:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001998:	4313      	orrs	r3, r2
 800199a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	4a5c      	ldr	r2, [pc, #368]	; (8001b10 <WriteChar+0x48c>)
 80019a0:	2104      	movs	r1, #4
 80019a2:	485c      	ldr	r0, [pc, #368]	; (8001b14 <WriteChar+0x490>)
 80019a4:	f002 fcd2 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80019a8:	4b58      	ldr	r3, [pc, #352]	; (8001b0c <WriteChar+0x488>)
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	03db      	lsls	r3, r3, #15
 80019ae:	b29a      	uxth	r2, r3
 80019b0:	4b56      	ldr	r3, [pc, #344]	; (8001b0c <WriteChar+0x488>)
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	085b      	lsrs	r3, r3, #1
 80019b6:	075b      	lsls	r3, r3, #29
 80019b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80019bc:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80019be:	4b53      	ldr	r3, [pc, #332]	; (8001b0c <WriteChar+0x488>)
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	089b      	lsrs	r3, r3, #2
 80019c4:	071b      	lsls	r3, r3, #28
 80019c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ca:	431a      	orrs	r2, r3
 80019cc:	4b4f      	ldr	r3, [pc, #316]	; (8001b0c <WriteChar+0x488>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	08db      	lsrs	r3, r3, #3
 80019d2:	039b      	lsls	r3, r3, #14
 80019d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80019d8:	4313      	orrs	r3, r2
 80019da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	4a4c      	ldr	r2, [pc, #304]	; (8001b10 <WriteChar+0x48c>)
 80019e0:	2106      	movs	r1, #6
 80019e2:	484c      	ldr	r0, [pc, #304]	; (8001b14 <WriteChar+0x490>)
 80019e4:	f002 fcb2 	bl	800434c <HAL_LCD_Write>
      break;
 80019e8:	e1c1      	b.n	8001d6e <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80019ea:	4b48      	ldr	r3, [pc, #288]	; (8001b0c <WriteChar+0x488>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	07da      	lsls	r2, r3, #31
 80019f0:	4b46      	ldr	r3, [pc, #280]	; (8001b0c <WriteChar+0x488>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	08db      	lsrs	r3, r3, #3
 80019f6:	079b      	lsls	r3, r3, #30
 80019f8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80019fc:	4313      	orrs	r3, r2
 80019fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001a06:	2100      	movs	r1, #0
 8001a08:	4842      	ldr	r0, [pc, #264]	; (8001b14 <WriteChar+0x490>)
 8001a0a:	f002 fc9f 	bl	800434c <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001a0e:	4b3f      	ldr	r3, [pc, #252]	; (8001b0c <WriteChar+0x488>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0202 	and.w	r2, r3, #2
 8001a16:	4b3d      	ldr	r3, [pc, #244]	; (8001b0c <WriteChar+0x488>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	089b      	lsrs	r3, r3, #2
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	4313      	orrs	r3, r2
 8001a22:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	f06f 0203 	mvn.w	r2, #3
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	4839      	ldr	r0, [pc, #228]	; (8001b14 <WriteChar+0x490>)
 8001a2e:	f002 fc8d 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001a32:	4b36      	ldr	r3, [pc, #216]	; (8001b0c <WriteChar+0x488>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	07da      	lsls	r2, r3, #31
 8001a38:	4b34      	ldr	r3, [pc, #208]	; (8001b0c <WriteChar+0x488>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	08db      	lsrs	r3, r3, #3
 8001a3e:	079b      	lsls	r3, r3, #30
 8001a40:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001a44:	4313      	orrs	r3, r2
 8001a46:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001a4e:	2102      	movs	r1, #2
 8001a50:	4830      	ldr	r0, [pc, #192]	; (8001b14 <WriteChar+0x490>)
 8001a52:	f002 fc7b 	bl	800434c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001a56:	4b2d      	ldr	r3, [pc, #180]	; (8001b0c <WriteChar+0x488>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f003 0202 	and.w	r2, r3, #2
 8001a5e:	4b2b      	ldr	r3, [pc, #172]	; (8001b0c <WriteChar+0x488>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	089b      	lsrs	r3, r3, #2
 8001a64:	f003 0301 	and.w	r3, r3, #1
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f06f 0203 	mvn.w	r2, #3
 8001a72:	2103      	movs	r1, #3
 8001a74:	4827      	ldr	r0, [pc, #156]	; (8001b14 <WriteChar+0x490>)
 8001a76:	f002 fc69 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001a7a:	4b24      	ldr	r3, [pc, #144]	; (8001b0c <WriteChar+0x488>)
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	07da      	lsls	r2, r3, #31
 8001a80:	4b22      	ldr	r3, [pc, #136]	; (8001b0c <WriteChar+0x488>)
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	08db      	lsrs	r3, r3, #3
 8001a86:	079b      	lsls	r3, r3, #30
 8001a88:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001a96:	2104      	movs	r1, #4
 8001a98:	481e      	ldr	r0, [pc, #120]	; (8001b14 <WriteChar+0x490>)
 8001a9a:	f002 fc57 	bl	800434c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001a9e:	4b1b      	ldr	r3, [pc, #108]	; (8001b0c <WriteChar+0x488>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	f003 0202 	and.w	r2, r3, #2
 8001aa6:	4b19      	ldr	r3, [pc, #100]	; (8001b0c <WriteChar+0x488>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	089b      	lsrs	r3, r3, #2
 8001aac:	f003 0301 	and.w	r3, r3, #1
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	f06f 0203 	mvn.w	r2, #3
 8001aba:	2105      	movs	r1, #5
 8001abc:	4815      	ldr	r0, [pc, #84]	; (8001b14 <WriteChar+0x490>)
 8001abe:	f002 fc45 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001ac2:	4b12      	ldr	r3, [pc, #72]	; (8001b0c <WriteChar+0x488>)
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	07da      	lsls	r2, r3, #31
 8001ac8:	4b10      	ldr	r3, [pc, #64]	; (8001b0c <WriteChar+0x488>)
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	08db      	lsrs	r3, r3, #3
 8001ace:	079b      	lsls	r3, r3, #30
 8001ad0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001ade:	2106      	movs	r1, #6
 8001ae0:	480c      	ldr	r0, [pc, #48]	; (8001b14 <WriteChar+0x490>)
 8001ae2:	f002 fc33 	bl	800434c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001ae6:	4b09      	ldr	r3, [pc, #36]	; (8001b0c <WriteChar+0x488>)
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	f003 0202 	and.w	r2, r3, #2
 8001aee:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <WriteChar+0x488>)
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	089b      	lsrs	r3, r3, #2
 8001af4:	f003 0301 	and.w	r3, r3, #1
 8001af8:	4313      	orrs	r3, r2
 8001afa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f06f 0203 	mvn.w	r2, #3
 8001b02:	2107      	movs	r1, #7
 8001b04:	4803      	ldr	r0, [pc, #12]	; (8001b14 <WriteChar+0x490>)
 8001b06:	f002 fc21 	bl	800434c <HAL_LCD_Write>
      break;
 8001b0a:	e130      	b.n	8001d6e <WriteChar+0x6ea>
 8001b0c:	2000036c 	.word	0x2000036c
 8001b10:	cfff3fff 	.word	0xcfff3fff
 8001b14:	2000037c 	.word	0x2000037c

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001b18:	4b97      	ldr	r3, [pc, #604]	; (8001d78 <WriteChar+0x6f4>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	085b      	lsrs	r3, r3, #1
 8001b1e:	065b      	lsls	r3, r3, #25
 8001b20:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001b24:	4b94      	ldr	r3, [pc, #592]	; (8001d78 <WriteChar+0x6f4>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	089b      	lsrs	r3, r3, #2
 8001b2a:	061b      	lsls	r3, r3, #24
 8001b2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b30:	4313      	orrs	r3, r2
 8001b32:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	488f      	ldr	r0, [pc, #572]	; (8001d7c <WriteChar+0x6f8>)
 8001b3e:	f002 fc05 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001b42:	4b8d      	ldr	r3, [pc, #564]	; (8001d78 <WriteChar+0x6f4>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	f003 0208 	and.w	r2, r3, #8
 8001b4c:	4b8a      	ldr	r3, [pc, #552]	; (8001d78 <WriteChar+0x6f4>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	08db      	lsrs	r3, r3, #3
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	f06f 020c 	mvn.w	r2, #12
 8001b62:	2101      	movs	r1, #1
 8001b64:	4885      	ldr	r0, [pc, #532]	; (8001d7c <WriteChar+0x6f8>)
 8001b66:	f002 fbf1 	bl	800434c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001b6a:	4b83      	ldr	r3, [pc, #524]	; (8001d78 <WriteChar+0x6f4>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	085b      	lsrs	r3, r3, #1
 8001b70:	065b      	lsls	r3, r3, #25
 8001b72:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001b76:	4b80      	ldr	r3, [pc, #512]	; (8001d78 <WriteChar+0x6f4>)
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	089b      	lsrs	r3, r3, #2
 8001b7c:	061b      	lsls	r3, r3, #24
 8001b7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b82:	4313      	orrs	r3, r2
 8001b84:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001b8c:	2102      	movs	r1, #2
 8001b8e:	487b      	ldr	r0, [pc, #492]	; (8001d7c <WriteChar+0x6f8>)
 8001b90:	f002 fbdc 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001b94:	4b78      	ldr	r3, [pc, #480]	; (8001d78 <WriteChar+0x6f4>)
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	00db      	lsls	r3, r3, #3
 8001b9a:	f003 0208 	and.w	r2, r3, #8
 8001b9e:	4b76      	ldr	r3, [pc, #472]	; (8001d78 <WriteChar+0x6f4>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	08db      	lsrs	r3, r3, #3
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	f003 0304 	and.w	r3, r3, #4
 8001baa:	4313      	orrs	r3, r2
 8001bac:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	f06f 020c 	mvn.w	r2, #12
 8001bb4:	2103      	movs	r1, #3
 8001bb6:	4871      	ldr	r0, [pc, #452]	; (8001d7c <WriteChar+0x6f8>)
 8001bb8:	f002 fbc8 	bl	800434c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001bbc:	4b6e      	ldr	r3, [pc, #440]	; (8001d78 <WriteChar+0x6f4>)
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	085b      	lsrs	r3, r3, #1
 8001bc2:	065b      	lsls	r3, r3, #25
 8001bc4:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001bc8:	4b6b      	ldr	r3, [pc, #428]	; (8001d78 <WriteChar+0x6f4>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	089b      	lsrs	r3, r3, #2
 8001bce:	061b      	lsls	r3, r3, #24
 8001bd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001bde:	2104      	movs	r1, #4
 8001be0:	4866      	ldr	r0, [pc, #408]	; (8001d7c <WriteChar+0x6f8>)
 8001be2:	f002 fbb3 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001be6:	4b64      	ldr	r3, [pc, #400]	; (8001d78 <WriteChar+0x6f4>)
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	00db      	lsls	r3, r3, #3
 8001bec:	f003 0208 	and.w	r2, r3, #8
 8001bf0:	4b61      	ldr	r3, [pc, #388]	; (8001d78 <WriteChar+0x6f4>)
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	08db      	lsrs	r3, r3, #3
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	f003 0304 	and.w	r3, r3, #4
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f06f 020c 	mvn.w	r2, #12
 8001c06:	2105      	movs	r1, #5
 8001c08:	485c      	ldr	r0, [pc, #368]	; (8001d7c <WriteChar+0x6f8>)
 8001c0a:	f002 fb9f 	bl	800434c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001c0e:	4b5a      	ldr	r3, [pc, #360]	; (8001d78 <WriteChar+0x6f4>)
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	085b      	lsrs	r3, r3, #1
 8001c14:	065b      	lsls	r3, r3, #25
 8001c16:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001c1a:	4b57      	ldr	r3, [pc, #348]	; (8001d78 <WriteChar+0x6f4>)
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	089b      	lsrs	r3, r3, #2
 8001c20:	061b      	lsls	r3, r3, #24
 8001c22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001c26:	4313      	orrs	r3, r2
 8001c28:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001c30:	2106      	movs	r1, #6
 8001c32:	4852      	ldr	r0, [pc, #328]	; (8001d7c <WriteChar+0x6f8>)
 8001c34:	f002 fb8a 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001c38:	4b4f      	ldr	r3, [pc, #316]	; (8001d78 <WriteChar+0x6f4>)
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	00db      	lsls	r3, r3, #3
 8001c3e:	f003 0208 	and.w	r2, r3, #8
 8001c42:	4b4d      	ldr	r3, [pc, #308]	; (8001d78 <WriteChar+0x6f4>)
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	08db      	lsrs	r3, r3, #3
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	f003 0304 	and.w	r3, r3, #4
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f06f 020c 	mvn.w	r2, #12
 8001c58:	2107      	movs	r1, #7
 8001c5a:	4848      	ldr	r0, [pc, #288]	; (8001d7c <WriteChar+0x6f8>)
 8001c5c:	f002 fb76 	bl	800434c <HAL_LCD_Write>
      break;
 8001c60:	e085      	b.n	8001d6e <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001c62:	4b45      	ldr	r3, [pc, #276]	; (8001d78 <WriteChar+0x6f4>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	045b      	lsls	r3, r3, #17
 8001c68:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8001c6c:	4b42      	ldr	r3, [pc, #264]	; (8001d78 <WriteChar+0x6f4>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	085b      	lsrs	r3, r3, #1
 8001c72:	021b      	lsls	r3, r3, #8
 8001c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c78:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001c7a:	4b3f      	ldr	r3, [pc, #252]	; (8001d78 <WriteChar+0x6f4>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	089b      	lsrs	r3, r3, #2
 8001c80:	025b      	lsls	r3, r3, #9
 8001c82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c86:	431a      	orrs	r2, r3
 8001c88:	4b3b      	ldr	r3, [pc, #236]	; (8001d78 <WriteChar+0x6f4>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	08db      	lsrs	r3, r3, #3
 8001c8e:	069b      	lsls	r3, r3, #26
 8001c90:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001c94:	4313      	orrs	r3, r2
 8001c96:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	4a39      	ldr	r2, [pc, #228]	; (8001d80 <WriteChar+0x6fc>)
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	4837      	ldr	r0, [pc, #220]	; (8001d7c <WriteChar+0x6f8>)
 8001ca0:	f002 fb54 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001ca4:	4b34      	ldr	r3, [pc, #208]	; (8001d78 <WriteChar+0x6f4>)
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	045b      	lsls	r3, r3, #17
 8001caa:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8001cae:	4b32      	ldr	r3, [pc, #200]	; (8001d78 <WriteChar+0x6f4>)
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	085b      	lsrs	r3, r3, #1
 8001cb4:	021b      	lsls	r3, r3, #8
 8001cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cba:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001cbc:	4b2e      	ldr	r3, [pc, #184]	; (8001d78 <WriteChar+0x6f4>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	089b      	lsrs	r3, r3, #2
 8001cc2:	025b      	lsls	r3, r3, #9
 8001cc4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cc8:	431a      	orrs	r2, r3
 8001cca:	4b2b      	ldr	r3, [pc, #172]	; (8001d78 <WriteChar+0x6f4>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	08db      	lsrs	r3, r3, #3
 8001cd0:	069b      	lsls	r3, r3, #26
 8001cd2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	4a28      	ldr	r2, [pc, #160]	; (8001d80 <WriteChar+0x6fc>)
 8001cde:	2102      	movs	r1, #2
 8001ce0:	4826      	ldr	r0, [pc, #152]	; (8001d7c <WriteChar+0x6f8>)
 8001ce2:	f002 fb33 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001ce6:	4b24      	ldr	r3, [pc, #144]	; (8001d78 <WriteChar+0x6f4>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	045b      	lsls	r3, r3, #17
 8001cec:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8001cf0:	4b21      	ldr	r3, [pc, #132]	; (8001d78 <WriteChar+0x6f4>)
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	085b      	lsrs	r3, r3, #1
 8001cf6:	021b      	lsls	r3, r3, #8
 8001cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cfc:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001cfe:	4b1e      	ldr	r3, [pc, #120]	; (8001d78 <WriteChar+0x6f4>)
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	089b      	lsrs	r3, r3, #2
 8001d04:	025b      	lsls	r3, r3, #9
 8001d06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d0a:	431a      	orrs	r2, r3
 8001d0c:	4b1a      	ldr	r3, [pc, #104]	; (8001d78 <WriteChar+0x6f4>)
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	08db      	lsrs	r3, r3, #3
 8001d12:	069b      	lsls	r3, r3, #26
 8001d14:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	4a18      	ldr	r2, [pc, #96]	; (8001d80 <WriteChar+0x6fc>)
 8001d20:	2104      	movs	r1, #4
 8001d22:	4816      	ldr	r0, [pc, #88]	; (8001d7c <WriteChar+0x6f8>)
 8001d24:	f002 fb12 	bl	800434c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001d28:	4b13      	ldr	r3, [pc, #76]	; (8001d78 <WriteChar+0x6f4>)
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	045b      	lsls	r3, r3, #17
 8001d2e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8001d32:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <WriteChar+0x6f4>)
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	085b      	lsrs	r3, r3, #1
 8001d38:	021b      	lsls	r3, r3, #8
 8001d3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d3e:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001d40:	4b0d      	ldr	r3, [pc, #52]	; (8001d78 <WriteChar+0x6f4>)
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	089b      	lsrs	r3, r3, #2
 8001d46:	025b      	lsls	r3, r3, #9
 8001d48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d4c:	431a      	orrs	r2, r3
 8001d4e:	4b0a      	ldr	r3, [pc, #40]	; (8001d78 <WriteChar+0x6f4>)
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	08db      	lsrs	r3, r3, #3
 8001d54:	069b      	lsls	r3, r3, #26
 8001d56:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	4a07      	ldr	r2, [pc, #28]	; (8001d80 <WriteChar+0x6fc>)
 8001d62:	2106      	movs	r1, #6
 8001d64:	4805      	ldr	r0, [pc, #20]	; (8001d7c <WriteChar+0x6f8>)
 8001d66:	f002 faf1 	bl	800434c <HAL_LCD_Write>
      break;
 8001d6a:	e000      	b.n	8001d6e <WriteChar+0x6ea>

    default:
      break;
 8001d6c:	bf00      	nop
  }
}
 8001d6e:	bf00      	nop
 8001d70:	3710      	adds	r7, #16
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	2000036c 	.word	0x2000036c
 8001d7c:	2000037c 	.word	0x2000037c
 8001d80:	fbfdfcff 	.word	0xfbfdfcff

08001d84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d8a:	4b0f      	ldr	r3, [pc, #60]	; (8001dc8 <HAL_MspInit+0x44>)
 8001d8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d8e:	4a0e      	ldr	r2, [pc, #56]	; (8001dc8 <HAL_MspInit+0x44>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	6613      	str	r3, [r2, #96]	; 0x60
 8001d96:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <HAL_MspInit+0x44>)
 8001d98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	607b      	str	r3, [r7, #4]
 8001da0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001da2:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <HAL_MspInit+0x44>)
 8001da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001da6:	4a08      	ldr	r2, [pc, #32]	; (8001dc8 <HAL_MspInit+0x44>)
 8001da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dac:	6593      	str	r3, [r2, #88]	; 0x58
 8001dae:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <HAL_MspInit+0x44>)
 8001db0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db6:	603b      	str	r3, [r7, #0]
 8001db8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	40021000 	.word	0x40021000

08001dcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001dd0:	bf00      	nop
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr

08001dda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dde:	e7fe      	b.n	8001dde <HardFault_Handler+0x4>

08001de0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001de4:	e7fe      	b.n	8001de4 <MemManage_Handler+0x4>

08001de6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001de6:	b480      	push	{r7}
 8001de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dea:	e7fe      	b.n	8001dea <BusFault_Handler+0x4>

08001dec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001df0:	e7fe      	b.n	8001df0 <UsageFault_Handler+0x4>

08001df2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001df2:	b480      	push	{r7}
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e20:	f000 f97c 	bl	800211c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e24:	bf00      	nop
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001e2c:	4802      	ldr	r0, [pc, #8]	; (8001e38 <OTG_FS_IRQHandler+0x10>)
 8001e2e:	f000 ff09 	bl	8002c44 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20000808 	.word	0x20000808

08001e3c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001e44:	4b11      	ldr	r3, [pc, #68]	; (8001e8c <_sbrk+0x50>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d102      	bne.n	8001e52 <_sbrk+0x16>
		heap_end = &end;
 8001e4c:	4b0f      	ldr	r3, [pc, #60]	; (8001e8c <_sbrk+0x50>)
 8001e4e:	4a10      	ldr	r2, [pc, #64]	; (8001e90 <_sbrk+0x54>)
 8001e50:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001e52:	4b0e      	ldr	r3, [pc, #56]	; (8001e8c <_sbrk+0x50>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001e58:	4b0c      	ldr	r3, [pc, #48]	; (8001e8c <_sbrk+0x50>)
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4413      	add	r3, r2
 8001e60:	466a      	mov	r2, sp
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d907      	bls.n	8001e76 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001e66:	f008 fe69 	bl	800ab3c <__errno>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	230c      	movs	r3, #12
 8001e6e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001e70:	f04f 33ff 	mov.w	r3, #4294967295
 8001e74:	e006      	b.n	8001e84 <_sbrk+0x48>
	}

	heap_end += incr;
 8001e76:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <_sbrk+0x50>)
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	4a03      	ldr	r2, [pc, #12]	; (8001e8c <_sbrk+0x50>)
 8001e80:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001e82:	68fb      	ldr	r3, [r7, #12]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3710      	adds	r7, #16
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	200000b0 	.word	0x200000b0
 8001e90:	20000ad0 	.word	0x20000ad0

08001e94 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e98:	4b17      	ldr	r3, [pc, #92]	; (8001ef8 <SystemInit+0x64>)
 8001e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e9e:	4a16      	ldr	r2, [pc, #88]	; (8001ef8 <SystemInit+0x64>)
 8001ea0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ea4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001ea8:	4b14      	ldr	r3, [pc, #80]	; (8001efc <SystemInit+0x68>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a13      	ldr	r2, [pc, #76]	; (8001efc <SystemInit+0x68>)
 8001eae:	f043 0301 	orr.w	r3, r3, #1
 8001eb2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001eb4:	4b11      	ldr	r3, [pc, #68]	; (8001efc <SystemInit+0x68>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001eba:	4b10      	ldr	r3, [pc, #64]	; (8001efc <SystemInit+0x68>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a0f      	ldr	r2, [pc, #60]	; (8001efc <SystemInit+0x68>)
 8001ec0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001ec4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001ec8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001eca:	4b0c      	ldr	r3, [pc, #48]	; (8001efc <SystemInit+0x68>)
 8001ecc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ed0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001ed2:	4b0a      	ldr	r3, [pc, #40]	; (8001efc <SystemInit+0x68>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a09      	ldr	r2, [pc, #36]	; (8001efc <SystemInit+0x68>)
 8001ed8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001edc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001ede:	4b07      	ldr	r3, [pc, #28]	; (8001efc <SystemInit+0x68>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ee4:	4b04      	ldr	r3, [pc, #16]	; (8001ef8 <SystemInit+0x64>)
 8001ee6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001eea:	609a      	str	r2, [r3, #8]
#endif
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	e000ed00 	.word	0xe000ed00
 8001efc:	40021000 	.word	0x40021000

08001f00 <Test_program>:
 * and some extra functions to better understand how different commands
 * and hardware works.
@author  Daniel Gripenstedt
@return void */
void Test_program(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
	//test_UART();
	//test_wifi();
	//test_tcp();
	//test_clock();
	//test_print_oled_message();
	test_esp_ok();
 8001f04:	f000 f802 	bl	8001f0c <test_esp_ok>
	//test_oled();
	//test_message_timer();
}/*End of function Test_program*/
 8001f08:	bf00      	nop
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <test_esp_ok>:
/** @brief test_esp_ok, print OK if a string has OK
 * otherwise print ERROR
@author  Daniel Gripenstedt
@return void */
void test_esp_ok()
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
	BSP_LCD_GLASS_Init();
 8001f10:	f7ff f9c0 	bl	8001294 <BSP_LCD_GLASS_Init>
	HAL_Delay(5000);	//wait for ESP to start
 8001f14:	f241 3088 	movw	r0, #5000	; 0x1388
 8001f18:	f000 f91e 	bl	8002158 <HAL_Delay>
	//ssd1306_Init();
	//ssd1306_Fill(Black);
	while(1)
	{
		if (esp_ok() == true)
 8001f1c:	f7fe feb0 	bl	8000c80 <esp_ok>
			ssd1306_UpdateScreen();
			ssd1306_SetCursor(2, 26);
			ssd1306_WriteString("OK", Font_16x26, White);
			ssd1306_UpdateScreen();*/
		}
		if(esp_ok() == false)
 8001f20:	f7fe feae 	bl	8000c80 <esp_ok>
			ssd1306_UpdateScreen();
			ssd1306_SetCursor(2, 26);
			ssd1306_WriteString("ERROR", Font_16x26, White);
			ssd1306_UpdateScreen();*/
		}
		HAL_Delay(5000);
 8001f24:	f241 3088 	movw	r0, #5000	; 0x1388
 8001f28:	f000 f916 	bl	8002158 <HAL_Delay>
		if (esp_ok() == true)
 8001f2c:	e7f6      	b.n	8001f1c <test_esp_ok+0x10>
	...

08001f30 <MX_UART4_Init>:

UART_HandleTypeDef huart4;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8001f34:	4b14      	ldr	r3, [pc, #80]	; (8001f88 <MX_UART4_Init+0x58>)
 8001f36:	4a15      	ldr	r2, [pc, #84]	; (8001f8c <MX_UART4_Init+0x5c>)
 8001f38:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001f3a:	4b13      	ldr	r3, [pc, #76]	; (8001f88 <MX_UART4_Init+0x58>)
 8001f3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f40:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001f42:	4b11      	ldr	r3, [pc, #68]	; (8001f88 <MX_UART4_Init+0x58>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001f48:	4b0f      	ldr	r3, [pc, #60]	; (8001f88 <MX_UART4_Init+0x58>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001f4e:	4b0e      	ldr	r3, [pc, #56]	; (8001f88 <MX_UART4_Init+0x58>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001f54:	4b0c      	ldr	r3, [pc, #48]	; (8001f88 <MX_UART4_Init+0x58>)
 8001f56:	220c      	movs	r2, #12
 8001f58:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f5a:	4b0b      	ldr	r3, [pc, #44]	; (8001f88 <MX_UART4_Init+0x58>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f60:	4b09      	ldr	r3, [pc, #36]	; (8001f88 <MX_UART4_Init+0x58>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f66:	4b08      	ldr	r3, [pc, #32]	; (8001f88 <MX_UART4_Init+0x58>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f6c:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <MX_UART4_Init+0x58>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001f72:	4805      	ldr	r0, [pc, #20]	; (8001f88 <MX_UART4_Init+0x58>)
 8001f74:	f005 f884 	bl	8007080 <HAL_UART_Init>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8001f7e:	f7fe fe77 	bl	8000c70 <Error_Handler>
  }

}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	200003b8 	.word	0x200003b8
 8001f8c:	40004c00 	.word	0x40004c00

08001f90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b08a      	sub	sp, #40	; 0x28
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f98:	f107 0314 	add.w	r3, r7, #20
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	605a      	str	r2, [r3, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	60da      	str	r2, [r3, #12]
 8001fa6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a17      	ldr	r2, [pc, #92]	; (800200c <HAL_UART_MspInit+0x7c>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d128      	bne.n	8002004 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001fb2:	4b17      	ldr	r3, [pc, #92]	; (8002010 <HAL_UART_MspInit+0x80>)
 8001fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb6:	4a16      	ldr	r2, [pc, #88]	; (8002010 <HAL_UART_MspInit+0x80>)
 8001fb8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001fbc:	6593      	str	r3, [r2, #88]	; 0x58
 8001fbe:	4b14      	ldr	r3, [pc, #80]	; (8002010 <HAL_UART_MspInit+0x80>)
 8001fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fc2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001fc6:	613b      	str	r3, [r7, #16]
 8001fc8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fca:	4b11      	ldr	r3, [pc, #68]	; (8002010 <HAL_UART_MspInit+0x80>)
 8001fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fce:	4a10      	ldr	r2, [pc, #64]	; (8002010 <HAL_UART_MspInit+0x80>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fd6:	4b0e      	ldr	r3, [pc, #56]	; (8002010 <HAL_UART_MspInit+0x80>)
 8001fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration    
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001ff2:	2308      	movs	r3, #8
 8001ff4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff6:	f107 0314 	add.w	r3, r7, #20
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002000:	f000 f9de 	bl	80023c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 8002004:	bf00      	nop
 8002006:	3728      	adds	r7, #40	; 0x28
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40004c00 	.word	0x40004c00
 8002010:	40021000 	.word	0x40021000

08002014 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002014:	f8df d034 	ldr.w	sp, [pc, #52]	; 800204c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002018:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800201a:	e003      	b.n	8002024 <LoopCopyDataInit>

0800201c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800201c:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800201e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002020:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002022:	3104      	adds	r1, #4

08002024 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002024:	480b      	ldr	r0, [pc, #44]	; (8002054 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002026:	4b0c      	ldr	r3, [pc, #48]	; (8002058 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002028:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800202a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800202c:	d3f6      	bcc.n	800201c <CopyDataInit>
	ldr	r2, =_sbss
 800202e:	4a0b      	ldr	r2, [pc, #44]	; (800205c <LoopForever+0x12>)
	b	LoopFillZerobss
 8002030:	e002      	b.n	8002038 <LoopFillZerobss>

08002032 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002032:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002034:	f842 3b04 	str.w	r3, [r2], #4

08002038 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002038:	4b09      	ldr	r3, [pc, #36]	; (8002060 <LoopForever+0x16>)
	cmp	r2, r3
 800203a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800203c:	d3f9      	bcc.n	8002032 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800203e:	f7ff ff29 	bl	8001e94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002042:	f008 fd81 	bl	800ab48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002046:	f7fe fd49 	bl	8000adc <main>

0800204a <LoopForever>:

LoopForever:
    b LoopForever
 800204a:	e7fe      	b.n	800204a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800204c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002050:	0800af18 	.word	0x0800af18
	ldr	r0, =_sdata
 8002054:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002058:	20000090 	.word	0x20000090
	ldr	r2, =_sbss
 800205c:	20000090 	.word	0x20000090
	ldr	r3, = _ebss
 8002060:	20000ad0 	.word	0x20000ad0

08002064 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002064:	e7fe      	b.n	8002064 <ADC1_2_IRQHandler>
	...

08002068 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800206e:	2300      	movs	r3, #0
 8002070:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002072:	4b0c      	ldr	r3, [pc, #48]	; (80020a4 <HAL_Init+0x3c>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a0b      	ldr	r2, [pc, #44]	; (80020a4 <HAL_Init+0x3c>)
 8002078:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800207c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800207e:	2003      	movs	r0, #3
 8002080:	f000 f95c 	bl	800233c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002084:	2000      	movs	r0, #0
 8002086:	f000 f80f 	bl	80020a8 <HAL_InitTick>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d002      	beq.n	8002096 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	71fb      	strb	r3, [r7, #7]
 8002094:	e001      	b.n	800209a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002096:	f7ff fe75 	bl	8001d84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800209a:	79fb      	ldrb	r3, [r7, #7]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40022000 	.word	0x40022000

080020a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80020b0:	2300      	movs	r3, #0
 80020b2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80020b4:	4b16      	ldr	r3, [pc, #88]	; (8002110 <HAL_InitTick+0x68>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d022      	beq.n	8002102 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80020bc:	4b15      	ldr	r3, [pc, #84]	; (8002114 <HAL_InitTick+0x6c>)
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	4b13      	ldr	r3, [pc, #76]	; (8002110 <HAL_InitTick+0x68>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80020c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80020cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80020d0:	4618      	mov	r0, r3
 80020d2:	f000 f968 	bl	80023a6 <HAL_SYSTICK_Config>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d10f      	bne.n	80020fc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2b0f      	cmp	r3, #15
 80020e0:	d809      	bhi.n	80020f6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020e2:	2200      	movs	r2, #0
 80020e4:	6879      	ldr	r1, [r7, #4]
 80020e6:	f04f 30ff 	mov.w	r0, #4294967295
 80020ea:	f000 f932 	bl	8002352 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020ee:	4a0a      	ldr	r2, [pc, #40]	; (8002118 <HAL_InitTick+0x70>)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6013      	str	r3, [r2, #0]
 80020f4:	e007      	b.n	8002106 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	73fb      	strb	r3, [r7, #15]
 80020fa:	e004      	b.n	8002106 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	73fb      	strb	r3, [r7, #15]
 8002100:	e001      	b.n	8002106 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002106:	7bfb      	ldrb	r3, [r7, #15]
}
 8002108:	4618      	mov	r0, r3
 800210a:	3710      	adds	r7, #16
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	20000008 	.word	0x20000008
 8002114:	20000000 	.word	0x20000000
 8002118:	20000004 	.word	0x20000004

0800211c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002120:	4b05      	ldr	r3, [pc, #20]	; (8002138 <HAL_IncTick+0x1c>)
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	4b05      	ldr	r3, [pc, #20]	; (800213c <HAL_IncTick+0x20>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4413      	add	r3, r2
 800212a:	4a03      	ldr	r2, [pc, #12]	; (8002138 <HAL_IncTick+0x1c>)
 800212c:	6013      	str	r3, [r2, #0]
}
 800212e:	bf00      	nop
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr
 8002138:	20000438 	.word	0x20000438
 800213c:	20000008 	.word	0x20000008

08002140 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  return uwTick;
 8002144:	4b03      	ldr	r3, [pc, #12]	; (8002154 <HAL_GetTick+0x14>)
 8002146:	681b      	ldr	r3, [r3, #0]
}
 8002148:	4618      	mov	r0, r3
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	20000438 	.word	0x20000438

08002158 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002160:	f7ff ffee 	bl	8002140 <HAL_GetTick>
 8002164:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002170:	d004      	beq.n	800217c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002172:	4b09      	ldr	r3, [pc, #36]	; (8002198 <HAL_Delay+0x40>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	4413      	add	r3, r2
 800217a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800217c:	bf00      	nop
 800217e:	f7ff ffdf 	bl	8002140 <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	68fa      	ldr	r2, [r7, #12]
 800218a:	429a      	cmp	r2, r3
 800218c:	d8f7      	bhi.n	800217e <HAL_Delay+0x26>
  {
  }
}
 800218e:	bf00      	nop
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	20000008 	.word	0x20000008

0800219c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021ac:	4b0c      	ldr	r3, [pc, #48]	; (80021e0 <__NVIC_SetPriorityGrouping+0x44>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021b2:	68ba      	ldr	r2, [r7, #8]
 80021b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021b8:	4013      	ands	r3, r2
 80021ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021ce:	4a04      	ldr	r2, [pc, #16]	; (80021e0 <__NVIC_SetPriorityGrouping+0x44>)
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	60d3      	str	r3, [r2, #12]
}
 80021d4:	bf00      	nop
 80021d6:	3714      	adds	r7, #20
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr
 80021e0:	e000ed00 	.word	0xe000ed00

080021e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021e8:	4b04      	ldr	r3, [pc, #16]	; (80021fc <__NVIC_GetPriorityGrouping+0x18>)
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	0a1b      	lsrs	r3, r3, #8
 80021ee:	f003 0307 	and.w	r3, r3, #7
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr
 80021fc:	e000ed00 	.word	0xe000ed00

08002200 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	4603      	mov	r3, r0
 8002208:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800220a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800220e:	2b00      	cmp	r3, #0
 8002210:	db0b      	blt.n	800222a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002212:	79fb      	ldrb	r3, [r7, #7]
 8002214:	f003 021f 	and.w	r2, r3, #31
 8002218:	4907      	ldr	r1, [pc, #28]	; (8002238 <__NVIC_EnableIRQ+0x38>)
 800221a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221e:	095b      	lsrs	r3, r3, #5
 8002220:	2001      	movs	r0, #1
 8002222:	fa00 f202 	lsl.w	r2, r0, r2
 8002226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	e000e100 	.word	0xe000e100

0800223c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	4603      	mov	r3, r0
 8002244:	6039      	str	r1, [r7, #0]
 8002246:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002248:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224c:	2b00      	cmp	r3, #0
 800224e:	db0a      	blt.n	8002266 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	b2da      	uxtb	r2, r3
 8002254:	490c      	ldr	r1, [pc, #48]	; (8002288 <__NVIC_SetPriority+0x4c>)
 8002256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225a:	0112      	lsls	r2, r2, #4
 800225c:	b2d2      	uxtb	r2, r2
 800225e:	440b      	add	r3, r1
 8002260:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002264:	e00a      	b.n	800227c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	b2da      	uxtb	r2, r3
 800226a:	4908      	ldr	r1, [pc, #32]	; (800228c <__NVIC_SetPriority+0x50>)
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	f003 030f 	and.w	r3, r3, #15
 8002272:	3b04      	subs	r3, #4
 8002274:	0112      	lsls	r2, r2, #4
 8002276:	b2d2      	uxtb	r2, r2
 8002278:	440b      	add	r3, r1
 800227a:	761a      	strb	r2, [r3, #24]
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr
 8002288:	e000e100 	.word	0xe000e100
 800228c:	e000ed00 	.word	0xe000ed00

08002290 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002290:	b480      	push	{r7}
 8002292:	b089      	sub	sp, #36	; 0x24
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f003 0307 	and.w	r3, r3, #7
 80022a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	f1c3 0307 	rsb	r3, r3, #7
 80022aa:	2b04      	cmp	r3, #4
 80022ac:	bf28      	it	cs
 80022ae:	2304      	movcs	r3, #4
 80022b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	3304      	adds	r3, #4
 80022b6:	2b06      	cmp	r3, #6
 80022b8:	d902      	bls.n	80022c0 <NVIC_EncodePriority+0x30>
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	3b03      	subs	r3, #3
 80022be:	e000      	b.n	80022c2 <NVIC_EncodePriority+0x32>
 80022c0:	2300      	movs	r3, #0
 80022c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022c4:	f04f 32ff 	mov.w	r2, #4294967295
 80022c8:	69bb      	ldr	r3, [r7, #24]
 80022ca:	fa02 f303 	lsl.w	r3, r2, r3
 80022ce:	43da      	mvns	r2, r3
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	401a      	ands	r2, r3
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022d8:	f04f 31ff 	mov.w	r1, #4294967295
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	fa01 f303 	lsl.w	r3, r1, r3
 80022e2:	43d9      	mvns	r1, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e8:	4313      	orrs	r3, r2
         );
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3724      	adds	r7, #36	; 0x24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
	...

080022f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3b01      	subs	r3, #1
 8002304:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002308:	d301      	bcc.n	800230e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800230a:	2301      	movs	r3, #1
 800230c:	e00f      	b.n	800232e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800230e:	4a0a      	ldr	r2, [pc, #40]	; (8002338 <SysTick_Config+0x40>)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	3b01      	subs	r3, #1
 8002314:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002316:	210f      	movs	r1, #15
 8002318:	f04f 30ff 	mov.w	r0, #4294967295
 800231c:	f7ff ff8e 	bl	800223c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002320:	4b05      	ldr	r3, [pc, #20]	; (8002338 <SysTick_Config+0x40>)
 8002322:	2200      	movs	r2, #0
 8002324:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002326:	4b04      	ldr	r3, [pc, #16]	; (8002338 <SysTick_Config+0x40>)
 8002328:	2207      	movs	r2, #7
 800232a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800232c:	2300      	movs	r3, #0
}
 800232e:	4618      	mov	r0, r3
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	e000e010 	.word	0xe000e010

0800233c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f7ff ff29 	bl	800219c <__NVIC_SetPriorityGrouping>
}
 800234a:	bf00      	nop
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}

08002352 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002352:	b580      	push	{r7, lr}
 8002354:	b086      	sub	sp, #24
 8002356:	af00      	add	r7, sp, #0
 8002358:	4603      	mov	r3, r0
 800235a:	60b9      	str	r1, [r7, #8]
 800235c:	607a      	str	r2, [r7, #4]
 800235e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002360:	2300      	movs	r3, #0
 8002362:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002364:	f7ff ff3e 	bl	80021e4 <__NVIC_GetPriorityGrouping>
 8002368:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	68b9      	ldr	r1, [r7, #8]
 800236e:	6978      	ldr	r0, [r7, #20]
 8002370:	f7ff ff8e 	bl	8002290 <NVIC_EncodePriority>
 8002374:	4602      	mov	r2, r0
 8002376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800237a:	4611      	mov	r1, r2
 800237c:	4618      	mov	r0, r3
 800237e:	f7ff ff5d 	bl	800223c <__NVIC_SetPriority>
}
 8002382:	bf00      	nop
 8002384:	3718      	adds	r7, #24
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800238a:	b580      	push	{r7, lr}
 800238c:	b082      	sub	sp, #8
 800238e:	af00      	add	r7, sp, #0
 8002390:	4603      	mov	r3, r0
 8002392:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002398:	4618      	mov	r0, r3
 800239a:	f7ff ff31 	bl	8002200 <__NVIC_EnableIRQ>
}
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b082      	sub	sp, #8
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f7ff ffa2 	bl	80022f8 <SysTick_Config>
 80023b4:	4603      	mov	r3, r0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
	...

080023c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b087      	sub	sp, #28
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023ca:	2300      	movs	r3, #0
 80023cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023ce:	e17f      	b.n	80026d0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	2101      	movs	r1, #1
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	fa01 f303 	lsl.w	r3, r1, r3
 80023dc:	4013      	ands	r3, r2
 80023de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	f000 8171 	beq.w	80026ca <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d003      	beq.n	80023f8 <HAL_GPIO_Init+0x38>
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	2b12      	cmp	r3, #18
 80023f6:	d123      	bne.n	8002440 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	08da      	lsrs	r2, r3, #3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3208      	adds	r2, #8
 8002400:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002404:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	f003 0307 	and.w	r3, r3, #7
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	220f      	movs	r2, #15
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	43db      	mvns	r3, r3
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	4013      	ands	r3, r2
 800241a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	691a      	ldr	r2, [r3, #16]
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	f003 0307 	and.w	r3, r3, #7
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	fa02 f303 	lsl.w	r3, r2, r3
 800242c:	693a      	ldr	r2, [r7, #16]
 800242e:	4313      	orrs	r3, r2
 8002430:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	08da      	lsrs	r2, r3, #3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	3208      	adds	r2, #8
 800243a:	6939      	ldr	r1, [r7, #16]
 800243c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	2203      	movs	r2, #3
 800244c:	fa02 f303 	lsl.w	r3, r2, r3
 8002450:	43db      	mvns	r3, r3
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	4013      	ands	r3, r2
 8002456:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f003 0203 	and.w	r2, r3, #3
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	4313      	orrs	r3, r2
 800246c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	693a      	ldr	r2, [r7, #16]
 8002472:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d00b      	beq.n	8002494 <HAL_GPIO_Init+0xd4>
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b02      	cmp	r3, #2
 8002482:	d007      	beq.n	8002494 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002488:	2b11      	cmp	r3, #17
 800248a:	d003      	beq.n	8002494 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	2b12      	cmp	r3, #18
 8002492:	d130      	bne.n	80024f6 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	2203      	movs	r2, #3
 80024a0:	fa02 f303 	lsl.w	r3, r2, r3
 80024a4:	43db      	mvns	r3, r3
 80024a6:	693a      	ldr	r2, [r7, #16]
 80024a8:	4013      	ands	r3, r2
 80024aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	68da      	ldr	r2, [r3, #12]
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	693a      	ldr	r2, [r7, #16]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024ca:	2201      	movs	r2, #1
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	fa02 f303 	lsl.w	r3, r2, r3
 80024d2:	43db      	mvns	r3, r3
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	4013      	ands	r3, r2
 80024d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	091b      	lsrs	r3, r3, #4
 80024e0:	f003 0201 	and.w	r2, r3, #1
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f003 0303 	and.w	r3, r3, #3
 80024fe:	2b03      	cmp	r3, #3
 8002500:	d118      	bne.n	8002534 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002506:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002508:	2201      	movs	r2, #1
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	4013      	ands	r3, r2
 8002516:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	08db      	lsrs	r3, r3, #3
 800251e:	f003 0201 	and.w	r2, r3, #1
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	693a      	ldr	r2, [r7, #16]
 800252a:	4313      	orrs	r3, r2
 800252c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	2203      	movs	r2, #3
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	43db      	mvns	r3, r3
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	4013      	ands	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	693a      	ldr	r2, [r7, #16]
 800255a:	4313      	orrs	r3, r2
 800255c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800256c:	2b00      	cmp	r3, #0
 800256e:	f000 80ac 	beq.w	80026ca <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002572:	4b5e      	ldr	r3, [pc, #376]	; (80026ec <HAL_GPIO_Init+0x32c>)
 8002574:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002576:	4a5d      	ldr	r2, [pc, #372]	; (80026ec <HAL_GPIO_Init+0x32c>)
 8002578:	f043 0301 	orr.w	r3, r3, #1
 800257c:	6613      	str	r3, [r2, #96]	; 0x60
 800257e:	4b5b      	ldr	r3, [pc, #364]	; (80026ec <HAL_GPIO_Init+0x32c>)
 8002580:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	60bb      	str	r3, [r7, #8]
 8002588:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800258a:	4a59      	ldr	r2, [pc, #356]	; (80026f0 <HAL_GPIO_Init+0x330>)
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	089b      	lsrs	r3, r3, #2
 8002590:	3302      	adds	r3, #2
 8002592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002596:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	f003 0303 	and.w	r3, r3, #3
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	220f      	movs	r2, #15
 80025a2:	fa02 f303 	lsl.w	r3, r2, r3
 80025a6:	43db      	mvns	r3, r3
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	4013      	ands	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80025b4:	d025      	beq.n	8002602 <HAL_GPIO_Init+0x242>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a4e      	ldr	r2, [pc, #312]	; (80026f4 <HAL_GPIO_Init+0x334>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d01f      	beq.n	80025fe <HAL_GPIO_Init+0x23e>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a4d      	ldr	r2, [pc, #308]	; (80026f8 <HAL_GPIO_Init+0x338>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d019      	beq.n	80025fa <HAL_GPIO_Init+0x23a>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a4c      	ldr	r2, [pc, #304]	; (80026fc <HAL_GPIO_Init+0x33c>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d013      	beq.n	80025f6 <HAL_GPIO_Init+0x236>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a4b      	ldr	r2, [pc, #300]	; (8002700 <HAL_GPIO_Init+0x340>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d00d      	beq.n	80025f2 <HAL_GPIO_Init+0x232>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a4a      	ldr	r2, [pc, #296]	; (8002704 <HAL_GPIO_Init+0x344>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d007      	beq.n	80025ee <HAL_GPIO_Init+0x22e>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a49      	ldr	r2, [pc, #292]	; (8002708 <HAL_GPIO_Init+0x348>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d101      	bne.n	80025ea <HAL_GPIO_Init+0x22a>
 80025e6:	2306      	movs	r3, #6
 80025e8:	e00c      	b.n	8002604 <HAL_GPIO_Init+0x244>
 80025ea:	2307      	movs	r3, #7
 80025ec:	e00a      	b.n	8002604 <HAL_GPIO_Init+0x244>
 80025ee:	2305      	movs	r3, #5
 80025f0:	e008      	b.n	8002604 <HAL_GPIO_Init+0x244>
 80025f2:	2304      	movs	r3, #4
 80025f4:	e006      	b.n	8002604 <HAL_GPIO_Init+0x244>
 80025f6:	2303      	movs	r3, #3
 80025f8:	e004      	b.n	8002604 <HAL_GPIO_Init+0x244>
 80025fa:	2302      	movs	r3, #2
 80025fc:	e002      	b.n	8002604 <HAL_GPIO_Init+0x244>
 80025fe:	2301      	movs	r3, #1
 8002600:	e000      	b.n	8002604 <HAL_GPIO_Init+0x244>
 8002602:	2300      	movs	r3, #0
 8002604:	697a      	ldr	r2, [r7, #20]
 8002606:	f002 0203 	and.w	r2, r2, #3
 800260a:	0092      	lsls	r2, r2, #2
 800260c:	4093      	lsls	r3, r2
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	4313      	orrs	r3, r2
 8002612:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002614:	4936      	ldr	r1, [pc, #216]	; (80026f0 <HAL_GPIO_Init+0x330>)
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	089b      	lsrs	r3, r3, #2
 800261a:	3302      	adds	r3, #2
 800261c:	693a      	ldr	r2, [r7, #16]
 800261e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002622:	4b3a      	ldr	r3, [pc, #232]	; (800270c <HAL_GPIO_Init+0x34c>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	43db      	mvns	r3, r3
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	4013      	ands	r3, r2
 8002630:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d003      	beq.n	8002646 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800263e:	693a      	ldr	r2, [r7, #16]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	4313      	orrs	r3, r2
 8002644:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002646:	4a31      	ldr	r2, [pc, #196]	; (800270c <HAL_GPIO_Init+0x34c>)
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800264c:	4b2f      	ldr	r3, [pc, #188]	; (800270c <HAL_GPIO_Init+0x34c>)
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	43db      	mvns	r3, r3
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	4013      	ands	r3, r2
 800265a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d003      	beq.n	8002670 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002668:	693a      	ldr	r2, [r7, #16]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	4313      	orrs	r3, r2
 800266e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002670:	4a26      	ldr	r2, [pc, #152]	; (800270c <HAL_GPIO_Init+0x34c>)
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002676:	4b25      	ldr	r3, [pc, #148]	; (800270c <HAL_GPIO_Init+0x34c>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	43db      	mvns	r3, r3
 8002680:	693a      	ldr	r2, [r7, #16]
 8002682:	4013      	ands	r3, r2
 8002684:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d003      	beq.n	800269a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	4313      	orrs	r3, r2
 8002698:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800269a:	4a1c      	ldr	r2, [pc, #112]	; (800270c <HAL_GPIO_Init+0x34c>)
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026a0:	4b1a      	ldr	r3, [pc, #104]	; (800270c <HAL_GPIO_Init+0x34c>)
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	43db      	mvns	r3, r3
 80026aa:	693a      	ldr	r2, [r7, #16]
 80026ac:	4013      	ands	r3, r2
 80026ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d003      	beq.n	80026c4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026c4:	4a11      	ldr	r2, [pc, #68]	; (800270c <HAL_GPIO_Init+0x34c>)
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	3301      	adds	r3, #1
 80026ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	fa22 f303 	lsr.w	r3, r2, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	f47f ae78 	bne.w	80023d0 <HAL_GPIO_Init+0x10>
  }
}
 80026e0:	bf00      	nop
 80026e2:	371c      	adds	r7, #28
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	40021000 	.word	0x40021000
 80026f0:	40010000 	.word	0x40010000
 80026f4:	48000400 	.word	0x48000400
 80026f8:	48000800 	.word	0x48000800
 80026fc:	48000c00 	.word	0x48000c00
 8002700:	48001000 	.word	0x48001000
 8002704:	48001400 	.word	0x48001400
 8002708:	48001800 	.word	0x48001800
 800270c:	40010400 	.word	0x40010400

08002710 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	460b      	mov	r3, r1
 800271a:	807b      	strh	r3, [r7, #2]
 800271c:	4613      	mov	r3, r2
 800271e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002720:	787b      	ldrb	r3, [r7, #1]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d003      	beq.n	800272e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002726:	887a      	ldrh	r2, [r7, #2]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800272c:	e002      	b.n	8002734 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800272e:	887a      	ldrh	r2, [r7, #2]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002740:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002742:	b08f      	sub	sp, #60	; 0x3c
 8002744:	af0a      	add	r7, sp, #40	; 0x28
 8002746:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e054      	b.n	80027fc <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b00      	cmp	r3, #0
 8002762:	d106      	bne.n	8002772 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f007 ff37 	bl	800a5e0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2203      	movs	r2, #3
 8002776:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800277e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002782:	2b00      	cmp	r3, #0
 8002784:	d102      	bne.n	800278c <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4618      	mov	r0, r3
 8002792:	f005 fafd 	bl	8007d90 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	603b      	str	r3, [r7, #0]
 800279c:	687e      	ldr	r6, [r7, #4]
 800279e:	466d      	mov	r5, sp
 80027a0:	f106 0410 	add.w	r4, r6, #16
 80027a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027ac:	e894 0003 	ldmia.w	r4, {r0, r1}
 80027b0:	e885 0003 	stmia.w	r5, {r0, r1}
 80027b4:	1d33      	adds	r3, r6, #4
 80027b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027b8:	6838      	ldr	r0, [r7, #0]
 80027ba:	f005 fa86 	bl	8007cca <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2101      	movs	r1, #1
 80027c4:	4618      	mov	r0, r3
 80027c6:	f005 faf4 	bl	8007db2 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	603b      	str	r3, [r7, #0]
 80027d0:	687e      	ldr	r6, [r7, #4]
 80027d2:	466d      	mov	r5, sp
 80027d4:	f106 0410 	add.w	r4, r6, #16
 80027d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80027e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80027e8:	1d33      	adds	r3, r6, #4
 80027ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027ec:	6838      	ldr	r0, [r7, #0]
 80027ee:	f005 fc03 	bl	8007ff8 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3714      	adds	r7, #20
 8002800:	46bd      	mov	sp, r7
 8002802:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002804 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002804:	b590      	push	{r4, r7, lr}
 8002806:	b089      	sub	sp, #36	; 0x24
 8002808:	af04      	add	r7, sp, #16
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	4608      	mov	r0, r1
 800280e:	4611      	mov	r1, r2
 8002810:	461a      	mov	r2, r3
 8002812:	4603      	mov	r3, r0
 8002814:	70fb      	strb	r3, [r7, #3]
 8002816:	460b      	mov	r3, r1
 8002818:	70bb      	strb	r3, [r7, #2]
 800281a:	4613      	mov	r3, r2
 800281c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002824:	2b01      	cmp	r3, #1
 8002826:	d101      	bne.n	800282c <HAL_HCD_HC_Init+0x28>
 8002828:	2302      	movs	r3, #2
 800282a:	e07f      	b.n	800292c <HAL_HCD_HC_Init+0x128>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8002834:	78fa      	ldrb	r2, [r7, #3]
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	4613      	mov	r3, r2
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	4413      	add	r3, r2
 800283e:	00db      	lsls	r3, r3, #3
 8002840:	440b      	add	r3, r1
 8002842:	333d      	adds	r3, #61	; 0x3d
 8002844:	2200      	movs	r2, #0
 8002846:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002848:	78fa      	ldrb	r2, [r7, #3]
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	4613      	mov	r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	4413      	add	r3, r2
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	440b      	add	r3, r1
 8002856:	3338      	adds	r3, #56	; 0x38
 8002858:	787a      	ldrb	r2, [r7, #1]
 800285a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800285c:	78fa      	ldrb	r2, [r7, #3]
 800285e:	6879      	ldr	r1, [r7, #4]
 8002860:	4613      	mov	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4413      	add	r3, r2
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	440b      	add	r3, r1
 800286a:	3340      	adds	r3, #64	; 0x40
 800286c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800286e:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002870:	78fa      	ldrb	r2, [r7, #3]
 8002872:	6879      	ldr	r1, [r7, #4]
 8002874:	4613      	mov	r3, r2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	4413      	add	r3, r2
 800287a:	00db      	lsls	r3, r3, #3
 800287c:	440b      	add	r3, r1
 800287e:	3339      	adds	r3, #57	; 0x39
 8002880:	78fa      	ldrb	r2, [r7, #3]
 8002882:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002884:	78fa      	ldrb	r2, [r7, #3]
 8002886:	6879      	ldr	r1, [r7, #4]
 8002888:	4613      	mov	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	4413      	add	r3, r2
 800288e:	00db      	lsls	r3, r3, #3
 8002890:	440b      	add	r3, r1
 8002892:	333f      	adds	r3, #63	; 0x3f
 8002894:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002898:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800289a:	78fa      	ldrb	r2, [r7, #3]
 800289c:	78bb      	ldrb	r3, [r7, #2]
 800289e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028a2:	b2d8      	uxtb	r0, r3
 80028a4:	6879      	ldr	r1, [r7, #4]
 80028a6:	4613      	mov	r3, r2
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	4413      	add	r3, r2
 80028ac:	00db      	lsls	r3, r3, #3
 80028ae:	440b      	add	r3, r1
 80028b0:	333a      	adds	r3, #58	; 0x3a
 80028b2:	4602      	mov	r2, r0
 80028b4:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80028b6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	da0a      	bge.n	80028d4 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80028be:	78fa      	ldrb	r2, [r7, #3]
 80028c0:	6879      	ldr	r1, [r7, #4]
 80028c2:	4613      	mov	r3, r2
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	4413      	add	r3, r2
 80028c8:	00db      	lsls	r3, r3, #3
 80028ca:	440b      	add	r3, r1
 80028cc:	333b      	adds	r3, #59	; 0x3b
 80028ce:	2201      	movs	r2, #1
 80028d0:	701a      	strb	r2, [r3, #0]
 80028d2:	e009      	b.n	80028e8 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80028d4:	78fa      	ldrb	r2, [r7, #3]
 80028d6:	6879      	ldr	r1, [r7, #4]
 80028d8:	4613      	mov	r3, r2
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	4413      	add	r3, r2
 80028de:	00db      	lsls	r3, r3, #3
 80028e0:	440b      	add	r3, r1
 80028e2:	333b      	adds	r3, #59	; 0x3b
 80028e4:	2200      	movs	r2, #0
 80028e6:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80028e8:	78fa      	ldrb	r2, [r7, #3]
 80028ea:	6879      	ldr	r1, [r7, #4]
 80028ec:	4613      	mov	r3, r2
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	4413      	add	r3, r2
 80028f2:	00db      	lsls	r3, r3, #3
 80028f4:	440b      	add	r3, r1
 80028f6:	333c      	adds	r3, #60	; 0x3c
 80028f8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80028fc:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6818      	ldr	r0, [r3, #0]
 8002902:	787c      	ldrb	r4, [r7, #1]
 8002904:	78ba      	ldrb	r2, [r7, #2]
 8002906:	78f9      	ldrb	r1, [r7, #3]
 8002908:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800290a:	9302      	str	r3, [sp, #8]
 800290c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002910:	9301      	str	r3, [sp, #4]
 8002912:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002916:	9300      	str	r3, [sp, #0]
 8002918:	4623      	mov	r3, r4
 800291a:	f005 fcb1 	bl	8008280 <USB_HC_Init>
 800291e:	4603      	mov	r3, r0
 8002920:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 800292a:	7bfb      	ldrb	r3, [r7, #15]
}
 800292c:	4618      	mov	r0, r3
 800292e:	3714      	adds	r7, #20
 8002930:	46bd      	mov	sp, r7
 8002932:	bd90      	pop	{r4, r7, pc}

08002934 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	460b      	mov	r3, r1
 800293e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002940:	2300      	movs	r3, #0
 8002942:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800294a:	2b01      	cmp	r3, #1
 800294c:	d101      	bne.n	8002952 <HAL_HCD_HC_Halt+0x1e>
 800294e:	2302      	movs	r3, #2
 8002950:	e00f      	b.n	8002972 <HAL_HCD_HC_Halt+0x3e>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2201      	movs	r2, #1
 8002956:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	78fa      	ldrb	r2, [r7, #3]
 8002960:	4611      	mov	r1, r2
 8002962:	4618      	mov	r0, r3
 8002964:	f005 fe8f 	bl	8008686 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002970:	7bfb      	ldrb	r3, [r7, #15]
}
 8002972:	4618      	mov	r0, r3
 8002974:	3710      	adds	r7, #16
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
	...

0800297c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	4608      	mov	r0, r1
 8002986:	4611      	mov	r1, r2
 8002988:	461a      	mov	r2, r3
 800298a:	4603      	mov	r3, r0
 800298c:	70fb      	strb	r3, [r7, #3]
 800298e:	460b      	mov	r3, r1
 8002990:	70bb      	strb	r3, [r7, #2]
 8002992:	4613      	mov	r3, r2
 8002994:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8002996:	78fa      	ldrb	r2, [r7, #3]
 8002998:	6879      	ldr	r1, [r7, #4]
 800299a:	4613      	mov	r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	4413      	add	r3, r2
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	440b      	add	r3, r1
 80029a4:	333b      	adds	r3, #59	; 0x3b
 80029a6:	78ba      	ldrb	r2, [r7, #2]
 80029a8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80029aa:	78fa      	ldrb	r2, [r7, #3]
 80029ac:	6879      	ldr	r1, [r7, #4]
 80029ae:	4613      	mov	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	4413      	add	r3, r2
 80029b4:	00db      	lsls	r3, r3, #3
 80029b6:	440b      	add	r3, r1
 80029b8:	333f      	adds	r3, #63	; 0x3f
 80029ba:	787a      	ldrb	r2, [r7, #1]
 80029bc:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80029be:	7c3b      	ldrb	r3, [r7, #16]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d10a      	bne.n	80029da <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80029c4:	78fa      	ldrb	r2, [r7, #3]
 80029c6:	6879      	ldr	r1, [r7, #4]
 80029c8:	4613      	mov	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4413      	add	r3, r2
 80029ce:	00db      	lsls	r3, r3, #3
 80029d0:	440b      	add	r3, r1
 80029d2:	3342      	adds	r3, #66	; 0x42
 80029d4:	2203      	movs	r2, #3
 80029d6:	701a      	strb	r2, [r3, #0]
 80029d8:	e009      	b.n	80029ee <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80029da:	78fa      	ldrb	r2, [r7, #3]
 80029dc:	6879      	ldr	r1, [r7, #4]
 80029de:	4613      	mov	r3, r2
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	4413      	add	r3, r2
 80029e4:	00db      	lsls	r3, r3, #3
 80029e6:	440b      	add	r3, r1
 80029e8:	3342      	adds	r3, #66	; 0x42
 80029ea:	2202      	movs	r2, #2
 80029ec:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80029ee:	787b      	ldrb	r3, [r7, #1]
 80029f0:	2b03      	cmp	r3, #3
 80029f2:	f200 80d6 	bhi.w	8002ba2 <HAL_HCD_HC_SubmitRequest+0x226>
 80029f6:	a201      	add	r2, pc, #4	; (adr r2, 80029fc <HAL_HCD_HC_SubmitRequest+0x80>)
 80029f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029fc:	08002a0d 	.word	0x08002a0d
 8002a00:	08002b8d 	.word	0x08002b8d
 8002a04:	08002a79 	.word	0x08002a79
 8002a08:	08002b03 	.word	0x08002b03
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002a0c:	7c3b      	ldrb	r3, [r7, #16]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	f040 80c9 	bne.w	8002ba6 <HAL_HCD_HC_SubmitRequest+0x22a>
 8002a14:	78bb      	ldrb	r3, [r7, #2]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f040 80c5 	bne.w	8002ba6 <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8002a1c:	8b3b      	ldrh	r3, [r7, #24]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d109      	bne.n	8002a36 <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002a22:	78fa      	ldrb	r2, [r7, #3]
 8002a24:	6879      	ldr	r1, [r7, #4]
 8002a26:	4613      	mov	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4413      	add	r3, r2
 8002a2c:	00db      	lsls	r3, r3, #3
 8002a2e:	440b      	add	r3, r1
 8002a30:	3351      	adds	r3, #81	; 0x51
 8002a32:	2201      	movs	r2, #1
 8002a34:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002a36:	78fa      	ldrb	r2, [r7, #3]
 8002a38:	6879      	ldr	r1, [r7, #4]
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	4413      	add	r3, r2
 8002a40:	00db      	lsls	r3, r3, #3
 8002a42:	440b      	add	r3, r1
 8002a44:	3351      	adds	r3, #81	; 0x51
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d10a      	bne.n	8002a62 <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002a4c:	78fa      	ldrb	r2, [r7, #3]
 8002a4e:	6879      	ldr	r1, [r7, #4]
 8002a50:	4613      	mov	r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	4413      	add	r3, r2
 8002a56:	00db      	lsls	r3, r3, #3
 8002a58:	440b      	add	r3, r1
 8002a5a:	3342      	adds	r3, #66	; 0x42
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002a60:	e0a1      	b.n	8002ba6 <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002a62:	78fa      	ldrb	r2, [r7, #3]
 8002a64:	6879      	ldr	r1, [r7, #4]
 8002a66:	4613      	mov	r3, r2
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	4413      	add	r3, r2
 8002a6c:	00db      	lsls	r3, r3, #3
 8002a6e:	440b      	add	r3, r1
 8002a70:	3342      	adds	r3, #66	; 0x42
 8002a72:	2202      	movs	r2, #2
 8002a74:	701a      	strb	r2, [r3, #0]
      break;
 8002a76:	e096      	b.n	8002ba6 <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002a78:	78bb      	ldrb	r3, [r7, #2]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d120      	bne.n	8002ac0 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002a7e:	78fa      	ldrb	r2, [r7, #3]
 8002a80:	6879      	ldr	r1, [r7, #4]
 8002a82:	4613      	mov	r3, r2
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	4413      	add	r3, r2
 8002a88:	00db      	lsls	r3, r3, #3
 8002a8a:	440b      	add	r3, r1
 8002a8c:	3351      	adds	r3, #81	; 0x51
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d10a      	bne.n	8002aaa <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002a94:	78fa      	ldrb	r2, [r7, #3]
 8002a96:	6879      	ldr	r1, [r7, #4]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	4413      	add	r3, r2
 8002a9e:	00db      	lsls	r3, r3, #3
 8002aa0:	440b      	add	r3, r1
 8002aa2:	3342      	adds	r3, #66	; 0x42
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002aa8:	e07e      	b.n	8002ba8 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002aaa:	78fa      	ldrb	r2, [r7, #3]
 8002aac:	6879      	ldr	r1, [r7, #4]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	4413      	add	r3, r2
 8002ab4:	00db      	lsls	r3, r3, #3
 8002ab6:	440b      	add	r3, r1
 8002ab8:	3342      	adds	r3, #66	; 0x42
 8002aba:	2202      	movs	r2, #2
 8002abc:	701a      	strb	r2, [r3, #0]
      break;
 8002abe:	e073      	b.n	8002ba8 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002ac0:	78fa      	ldrb	r2, [r7, #3]
 8002ac2:	6879      	ldr	r1, [r7, #4]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	4413      	add	r3, r2
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	440b      	add	r3, r1
 8002ace:	3350      	adds	r3, #80	; 0x50
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d10a      	bne.n	8002aec <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ad6:	78fa      	ldrb	r2, [r7, #3]
 8002ad8:	6879      	ldr	r1, [r7, #4]
 8002ada:	4613      	mov	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	4413      	add	r3, r2
 8002ae0:	00db      	lsls	r3, r3, #3
 8002ae2:	440b      	add	r3, r1
 8002ae4:	3342      	adds	r3, #66	; 0x42
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	701a      	strb	r2, [r3, #0]
      break;
 8002aea:	e05d      	b.n	8002ba8 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002aec:	78fa      	ldrb	r2, [r7, #3]
 8002aee:	6879      	ldr	r1, [r7, #4]
 8002af0:	4613      	mov	r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	4413      	add	r3, r2
 8002af6:	00db      	lsls	r3, r3, #3
 8002af8:	440b      	add	r3, r1
 8002afa:	3342      	adds	r3, #66	; 0x42
 8002afc:	2202      	movs	r2, #2
 8002afe:	701a      	strb	r2, [r3, #0]
      break;
 8002b00:	e052      	b.n	8002ba8 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002b02:	78bb      	ldrb	r3, [r7, #2]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d120      	bne.n	8002b4a <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002b08:	78fa      	ldrb	r2, [r7, #3]
 8002b0a:	6879      	ldr	r1, [r7, #4]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	4413      	add	r3, r2
 8002b12:	00db      	lsls	r3, r3, #3
 8002b14:	440b      	add	r3, r1
 8002b16:	3351      	adds	r3, #81	; 0x51
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d10a      	bne.n	8002b34 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b1e:	78fa      	ldrb	r2, [r7, #3]
 8002b20:	6879      	ldr	r1, [r7, #4]
 8002b22:	4613      	mov	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	4413      	add	r3, r2
 8002b28:	00db      	lsls	r3, r3, #3
 8002b2a:	440b      	add	r3, r1
 8002b2c:	3342      	adds	r3, #66	; 0x42
 8002b2e:	2200      	movs	r2, #0
 8002b30:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002b32:	e039      	b.n	8002ba8 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002b34:	78fa      	ldrb	r2, [r7, #3]
 8002b36:	6879      	ldr	r1, [r7, #4]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	4413      	add	r3, r2
 8002b3e:	00db      	lsls	r3, r3, #3
 8002b40:	440b      	add	r3, r1
 8002b42:	3342      	adds	r3, #66	; 0x42
 8002b44:	2202      	movs	r2, #2
 8002b46:	701a      	strb	r2, [r3, #0]
      break;
 8002b48:	e02e      	b.n	8002ba8 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002b4a:	78fa      	ldrb	r2, [r7, #3]
 8002b4c:	6879      	ldr	r1, [r7, #4]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	4413      	add	r3, r2
 8002b54:	00db      	lsls	r3, r3, #3
 8002b56:	440b      	add	r3, r1
 8002b58:	3350      	adds	r3, #80	; 0x50
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d10a      	bne.n	8002b76 <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b60:	78fa      	ldrb	r2, [r7, #3]
 8002b62:	6879      	ldr	r1, [r7, #4]
 8002b64:	4613      	mov	r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	4413      	add	r3, r2
 8002b6a:	00db      	lsls	r3, r3, #3
 8002b6c:	440b      	add	r3, r1
 8002b6e:	3342      	adds	r3, #66	; 0x42
 8002b70:	2200      	movs	r2, #0
 8002b72:	701a      	strb	r2, [r3, #0]
      break;
 8002b74:	e018      	b.n	8002ba8 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002b76:	78fa      	ldrb	r2, [r7, #3]
 8002b78:	6879      	ldr	r1, [r7, #4]
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	4413      	add	r3, r2
 8002b80:	00db      	lsls	r3, r3, #3
 8002b82:	440b      	add	r3, r1
 8002b84:	3342      	adds	r3, #66	; 0x42
 8002b86:	2202      	movs	r2, #2
 8002b88:	701a      	strb	r2, [r3, #0]
      break;
 8002b8a:	e00d      	b.n	8002ba8 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b8c:	78fa      	ldrb	r2, [r7, #3]
 8002b8e:	6879      	ldr	r1, [r7, #4]
 8002b90:	4613      	mov	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	4413      	add	r3, r2
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	440b      	add	r3, r1
 8002b9a:	3342      	adds	r3, #66	; 0x42
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	701a      	strb	r2, [r3, #0]
      break;
 8002ba0:	e002      	b.n	8002ba8 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 8002ba2:	bf00      	nop
 8002ba4:	e000      	b.n	8002ba8 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8002ba6:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002ba8:	78fa      	ldrb	r2, [r7, #3]
 8002baa:	6879      	ldr	r1, [r7, #4]
 8002bac:	4613      	mov	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	00db      	lsls	r3, r3, #3
 8002bb4:	440b      	add	r3, r1
 8002bb6:	3344      	adds	r3, #68	; 0x44
 8002bb8:	697a      	ldr	r2, [r7, #20]
 8002bba:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002bbc:	78fa      	ldrb	r2, [r7, #3]
 8002bbe:	8b39      	ldrh	r1, [r7, #24]
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	4413      	add	r3, r2
 8002bc8:	00db      	lsls	r3, r3, #3
 8002bca:	4403      	add	r3, r0
 8002bcc:	3348      	adds	r3, #72	; 0x48
 8002bce:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002bd0:	78fa      	ldrb	r2, [r7, #3]
 8002bd2:	6879      	ldr	r1, [r7, #4]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	4413      	add	r3, r2
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	440b      	add	r3, r1
 8002bde:	335c      	adds	r3, #92	; 0x5c
 8002be0:	2200      	movs	r2, #0
 8002be2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002be4:	78fa      	ldrb	r2, [r7, #3]
 8002be6:	6879      	ldr	r1, [r7, #4]
 8002be8:	4613      	mov	r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	4413      	add	r3, r2
 8002bee:	00db      	lsls	r3, r3, #3
 8002bf0:	440b      	add	r3, r1
 8002bf2:	334c      	adds	r3, #76	; 0x4c
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002bf8:	78fa      	ldrb	r2, [r7, #3]
 8002bfa:	6879      	ldr	r1, [r7, #4]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	4413      	add	r3, r2
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	440b      	add	r3, r1
 8002c06:	3339      	adds	r3, #57	; 0x39
 8002c08:	78fa      	ldrb	r2, [r7, #3]
 8002c0a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002c0c:	78fa      	ldrb	r2, [r7, #3]
 8002c0e:	6879      	ldr	r1, [r7, #4]
 8002c10:	4613      	mov	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	4413      	add	r3, r2
 8002c16:	00db      	lsls	r3, r3, #3
 8002c18:	440b      	add	r3, r1
 8002c1a:	335d      	adds	r3, #93	; 0x5d
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6818      	ldr	r0, [r3, #0]
 8002c24:	78fa      	ldrb	r2, [r7, #3]
 8002c26:	4613      	mov	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4413      	add	r3, r2
 8002c2c:	00db      	lsls	r3, r3, #3
 8002c2e:	3338      	adds	r3, #56	; 0x38
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	4413      	add	r3, r2
 8002c34:	4619      	mov	r1, r3
 8002c36:	f005 fc15 	bl	8008464 <USB_HC_StartXfer>
 8002c3a:	4603      	mov	r3, r0
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3708      	adds	r7, #8
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b086      	sub	sp, #24
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f005 f989 	bl	8007f72 <USB_GetMode>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	f040 80f1 	bne.w	8002e4a <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f005 f96d 	bl	8007f4c <USB_ReadInterrupts>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	f000 80e7 	beq.w	8002e48 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f005 f964 	bl	8007f4c <USB_ReadInterrupts>
 8002c84:	4603      	mov	r3, r0
 8002c86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c8a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002c8e:	d104      	bne.n	8002c9a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002c98:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f005 f954 	bl	8007f4c <USB_ReadInterrupts>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002caa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002cae:	d104      	bne.n	8002cba <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002cb8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f005 f944 	bl	8007f4c <USB_ReadInterrupts>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002cca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002cce:	d104      	bne.n	8002cda <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002cd8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f005 f934 	bl	8007f4c <USB_ReadInterrupts>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	f003 0302 	and.w	r3, r3, #2
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d103      	bne.n	8002cf6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	2202      	movs	r2, #2
 8002cf4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f005 f926 	bl	8007f4c <USB_ReadInterrupts>
 8002d00:	4603      	mov	r3, r0
 8002d02:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d0a:	d117      	bne.n	8002d3c <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68fa      	ldr	r2, [r7, #12]
 8002d16:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8002d1a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002d1e:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f007 fcdf 	bl	800a6e4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2101      	movs	r1, #1
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f005 f9e1 	bl	80080f4 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002d3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f005 f903 	bl	8007f4c <USB_ReadInterrupts>
 8002d46:	4603      	mov	r3, r0
 8002d48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d50:	d102      	bne.n	8002d58 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f001 f884 	bl	8003e60 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f005 f8f5 	bl	8007f4c <USB_ReadInterrupts>
 8002d62:	4603      	mov	r3, r0
 8002d64:	f003 0308 	and.w	r3, r3, #8
 8002d68:	2b08      	cmp	r3, #8
 8002d6a:	d106      	bne.n	8002d7a <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f007 fc9d 	bl	800a6ac <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2208      	movs	r2, #8
 8002d78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f005 f8e4 	bl	8007f4c <USB_ReadInterrupts>
 8002d84:	4603      	mov	r3, r0
 8002d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002d8e:	d138      	bne.n	8002e02 <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f005 fc65 	bl	8008664 <USB_HC_ReadInterrupt>
 8002d9a:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	617b      	str	r3, [r7, #20]
 8002da0:	e025      	b.n	8002dee <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	f003 030f 	and.w	r3, r3, #15
 8002da8:	68ba      	ldr	r2, [r7, #8]
 8002daa:	fa22 f303 	lsr.w	r3, r2, r3
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d018      	beq.n	8002de8 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	015a      	lsls	r2, r3, #5
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002dc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002dcc:	d106      	bne.n	8002ddc <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 f8cf 	bl	8002f78 <HCD_HC_IN_IRQHandler>
 8002dda:	e005      	b.n	8002de8 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	4619      	mov	r1, r3
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 fc3b 	bl	800365e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	3301      	adds	r3, #1
 8002dec:	617b      	str	r3, [r7, #20]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	697a      	ldr	r2, [r7, #20]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d3d4      	bcc.n	8002da2 <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4618      	mov	r0, r3
 8002e08:	f005 f8a0 	bl	8007f4c <USB_ReadInterrupts>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	f003 0310 	and.w	r3, r3, #16
 8002e12:	2b10      	cmp	r3, #16
 8002e14:	d101      	bne.n	8002e1a <HAL_HCD_IRQHandler+0x1d6>
 8002e16:	2301      	movs	r3, #1
 8002e18:	e000      	b.n	8002e1c <HAL_HCD_IRQHandler+0x1d8>
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d014      	beq.n	8002e4a <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	699a      	ldr	r2, [r3, #24]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f022 0210 	bic.w	r2, r2, #16
 8002e2e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 ff69 	bl	8003d08 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	699a      	ldr	r2, [r3, #24]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f042 0210 	orr.w	r2, r2, #16
 8002e44:	619a      	str	r2, [r3, #24]
 8002e46:	e000      	b.n	8002e4a <HAL_HCD_IRQHandler+0x206>
      return;
 8002e48:	bf00      	nop
    }
  }
}
 8002e4a:	3718      	adds	r7, #24
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d101      	bne.n	8002e66 <HAL_HCD_Start+0x16>
 8002e62:	2302      	movs	r3, #2
 8002e64:	e013      	b.n	8002e8e <HAL_HCD_Start+0x3e>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4618      	mov	r0, r3
 8002e74:	f004 ff7b 	bl	8007d6e <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2101      	movs	r1, #1
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f005 f99c 	bl	80081bc <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3708      	adds	r7, #8
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b082      	sub	sp, #8
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d101      	bne.n	8002eac <HAL_HCD_Stop+0x16>
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	e00d      	b.n	8002ec8 <HAL_HCD_Stop+0x32>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f005 fce3 	bl	8008884 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3708      	adds	r7, #8
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4618      	mov	r0, r3
 8002ede:	f005 f943 	bl	8008168 <USB_ResetPort>
 8002ee2:	4603      	mov	r3, r0
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3708      	adds	r7, #8
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002ef8:	78fa      	ldrb	r2, [r7, #3]
 8002efa:	6879      	ldr	r1, [r7, #4]
 8002efc:	4613      	mov	r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	4413      	add	r3, r2
 8002f02:	00db      	lsls	r3, r3, #3
 8002f04:	440b      	add	r3, r1
 8002f06:	335c      	adds	r3, #92	; 0x5c
 8002f08:	781b      	ldrb	r3, [r3, #0]
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr

08002f16 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002f16:	b480      	push	{r7}
 8002f18:	b083      	sub	sp, #12
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
 8002f1e:	460b      	mov	r3, r1
 8002f20:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002f22:	78fa      	ldrb	r2, [r7, #3]
 8002f24:	6879      	ldr	r1, [r7, #4]
 8002f26:	4613      	mov	r3, r2
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	4413      	add	r3, r2
 8002f2c:	00db      	lsls	r3, r3, #3
 8002f2e:	440b      	add	r3, r1
 8002f30:	334c      	adds	r3, #76	; 0x4c
 8002f32:	681b      	ldr	r3, [r3, #0]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	370c      	adds	r7, #12
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr

08002f40 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f005 f985 	bl	800825c <USB_GetCurrentFrame>
 8002f52:	4603      	mov	r3, r0
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3708      	adds	r7, #8
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f005 f960 	bl	800822e <USB_GetHostSpeed>
 8002f6e:	4603      	mov	r3, r0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002f8e:	78fb      	ldrb	r3, [r7, #3]
 8002f90:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	015a      	lsls	r2, r3, #5
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	4413      	add	r3, r2
 8002f9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	2b04      	cmp	r3, #4
 8002fa6:	d119      	bne.n	8002fdc <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	015a      	lsls	r2, r3, #5
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	4413      	add	r3, r2
 8002fb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	2304      	movs	r3, #4
 8002fb8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	015a      	lsls	r2, r3, #5
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	68fa      	ldr	r2, [r7, #12]
 8002fca:	0151      	lsls	r1, r2, #5
 8002fcc:	693a      	ldr	r2, [r7, #16]
 8002fce:	440a      	add	r2, r1
 8002fd0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002fd4:	f043 0302 	orr.w	r3, r3, #2
 8002fd8:	60d3      	str	r3, [r2, #12]
 8002fda:	e095      	b.n	8003108 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	015a      	lsls	r2, r3, #5
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	4413      	add	r3, r2
 8002fe4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f003 0320 	and.w	r3, r3, #32
 8002fee:	2b20      	cmp	r3, #32
 8002ff0:	d109      	bne.n	8003006 <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	015a      	lsls	r2, r3, #5
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ffe:	461a      	mov	r2, r3
 8003000:	2320      	movs	r3, #32
 8003002:	6093      	str	r3, [r2, #8]
 8003004:	e080      	b.n	8003108 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	015a      	lsls	r2, r3, #5
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	4413      	add	r3, r2
 800300e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f003 0308 	and.w	r3, r3, #8
 8003018:	2b08      	cmp	r3, #8
 800301a:	d134      	bne.n	8003086 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	015a      	lsls	r2, r3, #5
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	4413      	add	r3, r2
 8003024:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	0151      	lsls	r1, r2, #5
 800302e:	693a      	ldr	r2, [r7, #16]
 8003030:	440a      	add	r2, r1
 8003032:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003036:	f043 0302 	orr.w	r3, r3, #2
 800303a:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800303c:	6879      	ldr	r1, [r7, #4]
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	4613      	mov	r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	4413      	add	r3, r2
 8003046:	00db      	lsls	r3, r3, #3
 8003048:	440b      	add	r3, r1
 800304a:	335d      	adds	r3, #93	; 0x5d
 800304c:	2205      	movs	r2, #5
 800304e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	015a      	lsls	r2, r3, #5
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	4413      	add	r3, r2
 8003058:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800305c:	461a      	mov	r2, r3
 800305e:	2310      	movs	r3, #16
 8003060:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	015a      	lsls	r2, r3, #5
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	4413      	add	r3, r2
 800306a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800306e:	461a      	mov	r2, r3
 8003070:	2308      	movs	r3, #8
 8003072:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	b2d2      	uxtb	r2, r2
 800307c:	4611      	mov	r1, r2
 800307e:	4618      	mov	r0, r3
 8003080:	f005 fb01 	bl	8008686 <USB_HC_Halt>
 8003084:	e040      	b.n	8003108 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	015a      	lsls	r2, r3, #5
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	4413      	add	r3, r2
 800308e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003098:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800309c:	d134      	bne.n	8003108 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	015a      	lsls	r2, r3, #5
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	4413      	add	r3, r2
 80030a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	68fa      	ldr	r2, [r7, #12]
 80030ae:	0151      	lsls	r1, r2, #5
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	440a      	add	r2, r1
 80030b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80030b8:	f043 0302 	orr.w	r3, r3, #2
 80030bc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	68fa      	ldr	r2, [r7, #12]
 80030c4:	b2d2      	uxtb	r2, r2
 80030c6:	4611      	mov	r1, r2
 80030c8:	4618      	mov	r0, r3
 80030ca:	f005 fadc 	bl	8008686 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	015a      	lsls	r2, r3, #5
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	4413      	add	r3, r2
 80030d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030da:	461a      	mov	r2, r3
 80030dc:	2310      	movs	r3, #16
 80030de:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80030e0:	6879      	ldr	r1, [r7, #4]
 80030e2:	68fa      	ldr	r2, [r7, #12]
 80030e4:	4613      	mov	r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	4413      	add	r3, r2
 80030ea:	00db      	lsls	r3, r3, #3
 80030ec:	440b      	add	r3, r1
 80030ee:	335d      	adds	r3, #93	; 0x5d
 80030f0:	2208      	movs	r2, #8
 80030f2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	015a      	lsls	r2, r3, #5
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	4413      	add	r3, r2
 80030fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003100:	461a      	mov	r2, r3
 8003102:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003106:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	015a      	lsls	r2, r3, #5
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	4413      	add	r3, r2
 8003110:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800311a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800311e:	d122      	bne.n	8003166 <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	015a      	lsls	r2, r3, #5
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	4413      	add	r3, r2
 8003128:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	0151      	lsls	r1, r2, #5
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	440a      	add	r2, r1
 8003136:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800313a:	f043 0302 	orr.w	r3, r3, #2
 800313e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	68fa      	ldr	r2, [r7, #12]
 8003146:	b2d2      	uxtb	r2, r2
 8003148:	4611      	mov	r1, r2
 800314a:	4618      	mov	r0, r3
 800314c:	f005 fa9b 	bl	8008686 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	015a      	lsls	r2, r3, #5
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	4413      	add	r3, r2
 8003158:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800315c:	461a      	mov	r2, r3
 800315e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003162:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003164:	e277      	b.n	8003656 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	015a      	lsls	r2, r3, #5
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	4413      	add	r3, r2
 800316e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f003 0301 	and.w	r3, r3, #1
 8003178:	2b01      	cmp	r3, #1
 800317a:	f040 80a1 	bne.w	80032c0 <HCD_HC_IN_IRQHandler+0x348>
    hhcd->hc[ch_num].state = HC_XFRC;
 800317e:	6879      	ldr	r1, [r7, #4]
 8003180:	68fa      	ldr	r2, [r7, #12]
 8003182:	4613      	mov	r3, r2
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	4413      	add	r3, r2
 8003188:	00db      	lsls	r3, r3, #3
 800318a:	440b      	add	r3, r1
 800318c:	335d      	adds	r3, #93	; 0x5d
 800318e:	2201      	movs	r2, #1
 8003190:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003192:	6879      	ldr	r1, [r7, #4]
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	4613      	mov	r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	4413      	add	r3, r2
 800319c:	00db      	lsls	r3, r3, #3
 800319e:	440b      	add	r3, r1
 80031a0:	3358      	adds	r3, #88	; 0x58
 80031a2:	2200      	movs	r2, #0
 80031a4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	015a      	lsls	r2, r3, #5
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	4413      	add	r3, r2
 80031ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031b2:	461a      	mov	r2, r3
 80031b4:	2301      	movs	r3, #1
 80031b6:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80031b8:	6879      	ldr	r1, [r7, #4]
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	4613      	mov	r3, r2
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	4413      	add	r3, r2
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	440b      	add	r3, r1
 80031c6:	333f      	adds	r3, #63	; 0x3f
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00a      	beq.n	80031e4 <HCD_HC_IN_IRQHandler+0x26c>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80031ce:	6879      	ldr	r1, [r7, #4]
 80031d0:	68fa      	ldr	r2, [r7, #12]
 80031d2:	4613      	mov	r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	4413      	add	r3, r2
 80031d8:	00db      	lsls	r3, r3, #3
 80031da:	440b      	add	r3, r1
 80031dc:	333f      	adds	r3, #63	; 0x3f
 80031de:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d121      	bne.n	8003228 <HCD_HC_IN_IRQHandler+0x2b0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	015a      	lsls	r2, r3, #5
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	4413      	add	r3, r2
 80031ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	0151      	lsls	r1, r2, #5
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	440a      	add	r2, r1
 80031fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80031fe:	f043 0302 	orr.w	r3, r3, #2
 8003202:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68fa      	ldr	r2, [r7, #12]
 800320a:	b2d2      	uxtb	r2, r2
 800320c:	4611      	mov	r1, r2
 800320e:	4618      	mov	r0, r3
 8003210:	f005 fa39 	bl	8008686 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	015a      	lsls	r2, r3, #5
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	4413      	add	r3, r2
 800321c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003220:	461a      	mov	r2, r3
 8003222:	2310      	movs	r3, #16
 8003224:	6093      	str	r3, [r2, #8]
 8003226:	e034      	b.n	8003292 <HCD_HC_IN_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003228:	6879      	ldr	r1, [r7, #4]
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	4613      	mov	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	00db      	lsls	r3, r3, #3
 8003234:	440b      	add	r3, r1
 8003236:	333f      	adds	r3, #63	; 0x3f
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	2b03      	cmp	r3, #3
 800323c:	d129      	bne.n	8003292 <HCD_HC_IN_IRQHandler+0x31a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	015a      	lsls	r2, r3, #5
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	4413      	add	r3, r2
 8003246:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68fa      	ldr	r2, [r7, #12]
 800324e:	0151      	lsls	r1, r2, #5
 8003250:	693a      	ldr	r2, [r7, #16]
 8003252:	440a      	add	r2, r1
 8003254:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003258:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800325c:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800325e:	6879      	ldr	r1, [r7, #4]
 8003260:	68fa      	ldr	r2, [r7, #12]
 8003262:	4613      	mov	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	4413      	add	r3, r2
 8003268:	00db      	lsls	r3, r3, #3
 800326a:	440b      	add	r3, r1
 800326c:	335c      	adds	r3, #92	; 0x5c
 800326e:	2201      	movs	r2, #1
 8003270:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	b2d8      	uxtb	r0, r3
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	4613      	mov	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	4413      	add	r3, r2
 8003280:	00db      	lsls	r3, r3, #3
 8003282:	440b      	add	r3, r1
 8003284:	335c      	adds	r3, #92	; 0x5c
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	461a      	mov	r2, r3
 800328a:	4601      	mov	r1, r0
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f007 fa37 	bl	800a700 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8003292:	6879      	ldr	r1, [r7, #4]
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	4613      	mov	r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	4413      	add	r3, r2
 800329c:	00db      	lsls	r3, r3, #3
 800329e:	440b      	add	r3, r1
 80032a0:	3350      	adds	r3, #80	; 0x50
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	f083 0301 	eor.w	r3, r3, #1
 80032a8:	b2d8      	uxtb	r0, r3
 80032aa:	6879      	ldr	r1, [r7, #4]
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	4613      	mov	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	4413      	add	r3, r2
 80032b4:	00db      	lsls	r3, r3, #3
 80032b6:	440b      	add	r3, r1
 80032b8:	3350      	adds	r3, #80	; 0x50
 80032ba:	4602      	mov	r2, r0
 80032bc:	701a      	strb	r2, [r3, #0]
}
 80032be:	e1ca      	b.n	8003656 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	015a      	lsls	r2, r3, #5
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	4413      	add	r3, r2
 80032c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	f040 80f1 	bne.w	80034ba <HCD_HC_IN_IRQHandler+0x542>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	015a      	lsls	r2, r3, #5
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	4413      	add	r3, r2
 80032e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	0151      	lsls	r1, r2, #5
 80032ea:	693a      	ldr	r2, [r7, #16]
 80032ec:	440a      	add	r2, r1
 80032ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80032f2:	f023 0302 	bic.w	r3, r3, #2
 80032f6:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80032f8:	6879      	ldr	r1, [r7, #4]
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	4613      	mov	r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	4413      	add	r3, r2
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	440b      	add	r3, r1
 8003306:	335d      	adds	r3, #93	; 0x5d
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	2b01      	cmp	r3, #1
 800330c:	d10a      	bne.n	8003324 <HCD_HC_IN_IRQHandler+0x3ac>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800330e:	6879      	ldr	r1, [r7, #4]
 8003310:	68fa      	ldr	r2, [r7, #12]
 8003312:	4613      	mov	r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	4413      	add	r3, r2
 8003318:	00db      	lsls	r3, r3, #3
 800331a:	440b      	add	r3, r1
 800331c:	335c      	adds	r3, #92	; 0x5c
 800331e:	2201      	movs	r2, #1
 8003320:	701a      	strb	r2, [r3, #0]
 8003322:	e0b0      	b.n	8003486 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003324:	6879      	ldr	r1, [r7, #4]
 8003326:	68fa      	ldr	r2, [r7, #12]
 8003328:	4613      	mov	r3, r2
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4413      	add	r3, r2
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	440b      	add	r3, r1
 8003332:	335d      	adds	r3, #93	; 0x5d
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	2b05      	cmp	r3, #5
 8003338:	d10a      	bne.n	8003350 <HCD_HC_IN_IRQHandler+0x3d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	68fa      	ldr	r2, [r7, #12]
 800333e:	4613      	mov	r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	4413      	add	r3, r2
 8003344:	00db      	lsls	r3, r3, #3
 8003346:	440b      	add	r3, r1
 8003348:	335c      	adds	r3, #92	; 0x5c
 800334a:	2205      	movs	r2, #5
 800334c:	701a      	strb	r2, [r3, #0]
 800334e:	e09a      	b.n	8003486 <HCD_HC_IN_IRQHandler+0x50e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003350:	6879      	ldr	r1, [r7, #4]
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	4613      	mov	r3, r2
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	4413      	add	r3, r2
 800335a:	00db      	lsls	r3, r3, #3
 800335c:	440b      	add	r3, r1
 800335e:	335d      	adds	r3, #93	; 0x5d
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	2b06      	cmp	r3, #6
 8003364:	d00a      	beq.n	800337c <HCD_HC_IN_IRQHandler+0x404>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	68fa      	ldr	r2, [r7, #12]
 800336a:	4613      	mov	r3, r2
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	4413      	add	r3, r2
 8003370:	00db      	lsls	r3, r3, #3
 8003372:	440b      	add	r3, r1
 8003374:	335d      	adds	r3, #93	; 0x5d
 8003376:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003378:	2b08      	cmp	r3, #8
 800337a:	d156      	bne.n	800342a <HCD_HC_IN_IRQHandler+0x4b2>
      hhcd->hc[ch_num].ErrCnt++;
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	68fa      	ldr	r2, [r7, #12]
 8003380:	4613      	mov	r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	4413      	add	r3, r2
 8003386:	00db      	lsls	r3, r3, #3
 8003388:	440b      	add	r3, r1
 800338a:	3358      	adds	r3, #88	; 0x58
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	1c59      	adds	r1, r3, #1
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	4613      	mov	r3, r2
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	4413      	add	r3, r2
 800339a:	00db      	lsls	r3, r3, #3
 800339c:	4403      	add	r3, r0
 800339e:	3358      	adds	r3, #88	; 0x58
 80033a0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80033a2:	6879      	ldr	r1, [r7, #4]
 80033a4:	68fa      	ldr	r2, [r7, #12]
 80033a6:	4613      	mov	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	4413      	add	r3, r2
 80033ac:	00db      	lsls	r3, r3, #3
 80033ae:	440b      	add	r3, r1
 80033b0:	3358      	adds	r3, #88	; 0x58
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2b03      	cmp	r3, #3
 80033b6:	d914      	bls.n	80033e2 <HCD_HC_IN_IRQHandler+0x46a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80033b8:	6879      	ldr	r1, [r7, #4]
 80033ba:	68fa      	ldr	r2, [r7, #12]
 80033bc:	4613      	mov	r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	4413      	add	r3, r2
 80033c2:	00db      	lsls	r3, r3, #3
 80033c4:	440b      	add	r3, r1
 80033c6:	3358      	adds	r3, #88	; 0x58
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	68fa      	ldr	r2, [r7, #12]
 80033d0:	4613      	mov	r3, r2
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	4413      	add	r3, r2
 80033d6:	00db      	lsls	r3, r3, #3
 80033d8:	440b      	add	r3, r1
 80033da:	335c      	adds	r3, #92	; 0x5c
 80033dc:	2204      	movs	r2, #4
 80033de:	701a      	strb	r2, [r3, #0]
 80033e0:	e009      	b.n	80033f6 <HCD_HC_IN_IRQHandler+0x47e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80033e2:	6879      	ldr	r1, [r7, #4]
 80033e4:	68fa      	ldr	r2, [r7, #12]
 80033e6:	4613      	mov	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4413      	add	r3, r2
 80033ec:	00db      	lsls	r3, r3, #3
 80033ee:	440b      	add	r3, r1
 80033f0:	335c      	adds	r3, #92	; 0x5c
 80033f2:	2202      	movs	r2, #2
 80033f4:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	015a      	lsls	r2, r3, #5
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	4413      	add	r3, r2
 80033fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800340c:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003414:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	015a      	lsls	r2, r3, #5
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	4413      	add	r3, r2
 800341e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003422:	461a      	mov	r2, r3
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	6013      	str	r3, [r2, #0]
 8003428:	e02d      	b.n	8003486 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800342a:	6879      	ldr	r1, [r7, #4]
 800342c:	68fa      	ldr	r2, [r7, #12]
 800342e:	4613      	mov	r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	4413      	add	r3, r2
 8003434:	00db      	lsls	r3, r3, #3
 8003436:	440b      	add	r3, r1
 8003438:	335d      	adds	r3, #93	; 0x5d
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	2b03      	cmp	r3, #3
 800343e:	d122      	bne.n	8003486 <HCD_HC_IN_IRQHandler+0x50e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003440:	6879      	ldr	r1, [r7, #4]
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	4613      	mov	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	4413      	add	r3, r2
 800344a:	00db      	lsls	r3, r3, #3
 800344c:	440b      	add	r3, r1
 800344e:	335c      	adds	r3, #92	; 0x5c
 8003450:	2202      	movs	r2, #2
 8003452:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	015a      	lsls	r2, r3, #5
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	4413      	add	r3, r2
 800345c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800346a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003472:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	015a      	lsls	r2, r3, #5
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	4413      	add	r3, r2
 800347c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003480:	461a      	mov	r2, r3
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	015a      	lsls	r2, r3, #5
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	4413      	add	r3, r2
 800348e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003492:	461a      	mov	r2, r3
 8003494:	2302      	movs	r3, #2
 8003496:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	b2d8      	uxtb	r0, r3
 800349c:	6879      	ldr	r1, [r7, #4]
 800349e:	68fa      	ldr	r2, [r7, #12]
 80034a0:	4613      	mov	r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	4413      	add	r3, r2
 80034a6:	00db      	lsls	r3, r3, #3
 80034a8:	440b      	add	r3, r1
 80034aa:	335c      	adds	r3, #92	; 0x5c
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	461a      	mov	r2, r3
 80034b0:	4601      	mov	r1, r0
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f007 f924 	bl	800a700 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80034b8:	e0cd      	b.n	8003656 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	015a      	lsls	r2, r3, #5
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	4413      	add	r3, r2
 80034c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034cc:	2b80      	cmp	r3, #128	; 0x80
 80034ce:	d13e      	bne.n	800354e <HCD_HC_IN_IRQHandler+0x5d6>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	015a      	lsls	r2, r3, #5
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	4413      	add	r3, r2
 80034d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	0151      	lsls	r1, r2, #5
 80034e2:	693a      	ldr	r2, [r7, #16]
 80034e4:	440a      	add	r2, r1
 80034e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034ea:	f043 0302 	orr.w	r3, r3, #2
 80034ee:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80034f0:	6879      	ldr	r1, [r7, #4]
 80034f2:	68fa      	ldr	r2, [r7, #12]
 80034f4:	4613      	mov	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	4413      	add	r3, r2
 80034fa:	00db      	lsls	r3, r3, #3
 80034fc:	440b      	add	r3, r1
 80034fe:	3358      	adds	r3, #88	; 0x58
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	1c59      	adds	r1, r3, #1
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	68fa      	ldr	r2, [r7, #12]
 8003508:	4613      	mov	r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	4413      	add	r3, r2
 800350e:	00db      	lsls	r3, r3, #3
 8003510:	4403      	add	r3, r0
 8003512:	3358      	adds	r3, #88	; 0x58
 8003514:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003516:	6879      	ldr	r1, [r7, #4]
 8003518:	68fa      	ldr	r2, [r7, #12]
 800351a:	4613      	mov	r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	4413      	add	r3, r2
 8003520:	00db      	lsls	r3, r3, #3
 8003522:	440b      	add	r3, r1
 8003524:	335d      	adds	r3, #93	; 0x5d
 8003526:	2206      	movs	r2, #6
 8003528:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	68fa      	ldr	r2, [r7, #12]
 8003530:	b2d2      	uxtb	r2, r2
 8003532:	4611      	mov	r1, r2
 8003534:	4618      	mov	r0, r3
 8003536:	f005 f8a6 	bl	8008686 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	015a      	lsls	r2, r3, #5
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	4413      	add	r3, r2
 8003542:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003546:	461a      	mov	r2, r3
 8003548:	2380      	movs	r3, #128	; 0x80
 800354a:	6093      	str	r3, [r2, #8]
}
 800354c:	e083      	b.n	8003656 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	015a      	lsls	r2, r3, #5
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	4413      	add	r3, r2
 8003556:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	f003 0310 	and.w	r3, r3, #16
 8003560:	2b10      	cmp	r3, #16
 8003562:	d178      	bne.n	8003656 <HCD_HC_IN_IRQHandler+0x6de>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003564:	6879      	ldr	r1, [r7, #4]
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	4613      	mov	r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	4413      	add	r3, r2
 800356e:	00db      	lsls	r3, r3, #3
 8003570:	440b      	add	r3, r1
 8003572:	333f      	adds	r3, #63	; 0x3f
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	2b03      	cmp	r3, #3
 8003578:	d122      	bne.n	80035c0 <HCD_HC_IN_IRQHandler+0x648>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800357a:	6879      	ldr	r1, [r7, #4]
 800357c:	68fa      	ldr	r2, [r7, #12]
 800357e:	4613      	mov	r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4413      	add	r3, r2
 8003584:	00db      	lsls	r3, r3, #3
 8003586:	440b      	add	r3, r1
 8003588:	3358      	adds	r3, #88	; 0x58
 800358a:	2200      	movs	r2, #0
 800358c:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	015a      	lsls	r2, r3, #5
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	4413      	add	r3, r2
 8003596:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	68fa      	ldr	r2, [r7, #12]
 800359e:	0151      	lsls	r1, r2, #5
 80035a0:	693a      	ldr	r2, [r7, #16]
 80035a2:	440a      	add	r2, r1
 80035a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80035a8:	f043 0302 	orr.w	r3, r3, #2
 80035ac:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68fa      	ldr	r2, [r7, #12]
 80035b4:	b2d2      	uxtb	r2, r2
 80035b6:	4611      	mov	r1, r2
 80035b8:	4618      	mov	r0, r3
 80035ba:	f005 f864 	bl	8008686 <USB_HC_Halt>
 80035be:	e041      	b.n	8003644 <HCD_HC_IN_IRQHandler+0x6cc>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80035c0:	6879      	ldr	r1, [r7, #4]
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	4613      	mov	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	4413      	add	r3, r2
 80035ca:	00db      	lsls	r3, r3, #3
 80035cc:	440b      	add	r3, r1
 80035ce:	333f      	adds	r3, #63	; 0x3f
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00a      	beq.n	80035ec <HCD_HC_IN_IRQHandler+0x674>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80035d6:	6879      	ldr	r1, [r7, #4]
 80035d8:	68fa      	ldr	r2, [r7, #12]
 80035da:	4613      	mov	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	4413      	add	r3, r2
 80035e0:	00db      	lsls	r3, r3, #3
 80035e2:	440b      	add	r3, r1
 80035e4:	333f      	adds	r3, #63	; 0x3f
 80035e6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d12b      	bne.n	8003644 <HCD_HC_IN_IRQHandler+0x6cc>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80035ec:	6879      	ldr	r1, [r7, #4]
 80035ee:	68fa      	ldr	r2, [r7, #12]
 80035f0:	4613      	mov	r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	4413      	add	r3, r2
 80035f6:	00db      	lsls	r3, r3, #3
 80035f8:	440b      	add	r3, r1
 80035fa:	3358      	adds	r3, #88	; 0x58
 80035fc:	2200      	movs	r2, #0
 80035fe:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 8003600:	6879      	ldr	r1, [r7, #4]
 8003602:	68fa      	ldr	r2, [r7, #12]
 8003604:	4613      	mov	r3, r2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	4413      	add	r3, r2
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	440b      	add	r3, r1
 800360e:	335d      	adds	r3, #93	; 0x5d
 8003610:	2203      	movs	r2, #3
 8003612:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	015a      	lsls	r2, r3, #5
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	4413      	add	r3, r2
 800361c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	68fa      	ldr	r2, [r7, #12]
 8003624:	0151      	lsls	r1, r2, #5
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	440a      	add	r2, r1
 800362a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800362e:	f043 0302 	orr.w	r3, r3, #2
 8003632:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	b2d2      	uxtb	r2, r2
 800363c:	4611      	mov	r1, r2
 800363e:	4618      	mov	r0, r3
 8003640:	f005 f821 	bl	8008686 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	015a      	lsls	r2, r3, #5
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	4413      	add	r3, r2
 800364c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003650:	461a      	mov	r2, r3
 8003652:	2310      	movs	r3, #16
 8003654:	6093      	str	r3, [r2, #8]
}
 8003656:	bf00      	nop
 8003658:	3718      	adds	r7, #24
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b086      	sub	sp, #24
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
 8003666:	460b      	mov	r3, r1
 8003668:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003674:	78fb      	ldrb	r3, [r7, #3]
 8003676:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	015a      	lsls	r2, r3, #5
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	4413      	add	r3, r2
 8003680:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	f003 0304 	and.w	r3, r3, #4
 800368a:	2b04      	cmp	r3, #4
 800368c:	d119      	bne.n	80036c2 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	015a      	lsls	r2, r3, #5
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	4413      	add	r3, r2
 8003696:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800369a:	461a      	mov	r2, r3
 800369c:	2304      	movs	r3, #4
 800369e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	015a      	lsls	r2, r3, #5
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	4413      	add	r3, r2
 80036a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	0151      	lsls	r1, r2, #5
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	440a      	add	r2, r1
 80036b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80036ba:	f043 0302 	orr.w	r3, r3, #2
 80036be:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80036c0:	e31e      	b.n	8003d00 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	015a      	lsls	r2, r3, #5
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	4413      	add	r3, r2
 80036ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f003 0320 	and.w	r3, r3, #32
 80036d4:	2b20      	cmp	r3, #32
 80036d6:	d141      	bne.n	800375c <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	015a      	lsls	r2, r3, #5
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	4413      	add	r3, r2
 80036e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036e4:	461a      	mov	r2, r3
 80036e6:	2320      	movs	r3, #32
 80036e8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80036ea:	6879      	ldr	r1, [r7, #4]
 80036ec:	68fa      	ldr	r2, [r7, #12]
 80036ee:	4613      	mov	r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	4413      	add	r3, r2
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	440b      	add	r3, r1
 80036f8:	333d      	adds	r3, #61	; 0x3d
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	f040 82ff 	bne.w	8003d00 <HCD_HC_OUT_IRQHandler+0x6a2>
      hhcd->hc[ch_num].do_ping = 0U;
 8003702:	6879      	ldr	r1, [r7, #4]
 8003704:	68fa      	ldr	r2, [r7, #12]
 8003706:	4613      	mov	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	4413      	add	r3, r2
 800370c:	00db      	lsls	r3, r3, #3
 800370e:	440b      	add	r3, r1
 8003710:	333d      	adds	r3, #61	; 0x3d
 8003712:	2200      	movs	r2, #0
 8003714:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003716:	6879      	ldr	r1, [r7, #4]
 8003718:	68fa      	ldr	r2, [r7, #12]
 800371a:	4613      	mov	r3, r2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	4413      	add	r3, r2
 8003720:	00db      	lsls	r3, r3, #3
 8003722:	440b      	add	r3, r1
 8003724:	335c      	adds	r3, #92	; 0x5c
 8003726:	2202      	movs	r2, #2
 8003728:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	015a      	lsls	r2, r3, #5
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	4413      	add	r3, r2
 8003732:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	68fa      	ldr	r2, [r7, #12]
 800373a:	0151      	lsls	r1, r2, #5
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	440a      	add	r2, r1
 8003740:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003744:	f043 0302 	orr.w	r3, r3, #2
 8003748:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	b2d2      	uxtb	r2, r2
 8003752:	4611      	mov	r1, r2
 8003754:	4618      	mov	r0, r3
 8003756:	f004 ff96 	bl	8008686 <USB_HC_Halt>
}
 800375a:	e2d1      	b.n	8003d00 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	015a      	lsls	r2, r3, #5
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	4413      	add	r3, r2
 8003764:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800376e:	2b40      	cmp	r3, #64	; 0x40
 8003770:	d13f      	bne.n	80037f2 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8003772:	6879      	ldr	r1, [r7, #4]
 8003774:	68fa      	ldr	r2, [r7, #12]
 8003776:	4613      	mov	r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	4413      	add	r3, r2
 800377c:	00db      	lsls	r3, r3, #3
 800377e:	440b      	add	r3, r1
 8003780:	335d      	adds	r3, #93	; 0x5d
 8003782:	2204      	movs	r2, #4
 8003784:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003786:	6879      	ldr	r1, [r7, #4]
 8003788:	68fa      	ldr	r2, [r7, #12]
 800378a:	4613      	mov	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	4413      	add	r3, r2
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	440b      	add	r3, r1
 8003794:	333d      	adds	r3, #61	; 0x3d
 8003796:	2201      	movs	r2, #1
 8003798:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	4613      	mov	r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	4413      	add	r3, r2
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	440b      	add	r3, r1
 80037a8:	3358      	adds	r3, #88	; 0x58
 80037aa:	2200      	movs	r2, #0
 80037ac:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	015a      	lsls	r2, r3, #5
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	4413      	add	r3, r2
 80037b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	0151      	lsls	r1, r2, #5
 80037c0:	693a      	ldr	r2, [r7, #16]
 80037c2:	440a      	add	r2, r1
 80037c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80037c8:	f043 0302 	orr.w	r3, r3, #2
 80037cc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68fa      	ldr	r2, [r7, #12]
 80037d4:	b2d2      	uxtb	r2, r2
 80037d6:	4611      	mov	r1, r2
 80037d8:	4618      	mov	r0, r3
 80037da:	f004 ff54 	bl	8008686 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	015a      	lsls	r2, r3, #5
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	4413      	add	r3, r2
 80037e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037ea:	461a      	mov	r2, r3
 80037ec:	2340      	movs	r3, #64	; 0x40
 80037ee:	6093      	str	r3, [r2, #8]
}
 80037f0:	e286      	b.n	8003d00 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	015a      	lsls	r2, r3, #5
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	4413      	add	r3, r2
 80037fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003804:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003808:	d122      	bne.n	8003850 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	015a      	lsls	r2, r3, #5
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	4413      	add	r3, r2
 8003812:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	0151      	lsls	r1, r2, #5
 800381c:	693a      	ldr	r2, [r7, #16]
 800381e:	440a      	add	r2, r1
 8003820:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003824:	f043 0302 	orr.w	r3, r3, #2
 8003828:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	b2d2      	uxtb	r2, r2
 8003832:	4611      	mov	r1, r2
 8003834:	4618      	mov	r0, r3
 8003836:	f004 ff26 	bl	8008686 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	015a      	lsls	r2, r3, #5
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	4413      	add	r3, r2
 8003842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003846:	461a      	mov	r2, r3
 8003848:	f44f 7300 	mov.w	r3, #512	; 0x200
 800384c:	6093      	str	r3, [r2, #8]
}
 800384e:	e257      	b.n	8003d00 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	015a      	lsls	r2, r3, #5
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	4413      	add	r3, r2
 8003858:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	2b01      	cmp	r3, #1
 8003864:	d135      	bne.n	80038d2 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003866:	6879      	ldr	r1, [r7, #4]
 8003868:	68fa      	ldr	r2, [r7, #12]
 800386a:	4613      	mov	r3, r2
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	4413      	add	r3, r2
 8003870:	00db      	lsls	r3, r3, #3
 8003872:	440b      	add	r3, r1
 8003874:	3358      	adds	r3, #88	; 0x58
 8003876:	2200      	movs	r2, #0
 8003878:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	015a      	lsls	r2, r3, #5
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	4413      	add	r3, r2
 8003882:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	68fa      	ldr	r2, [r7, #12]
 800388a:	0151      	lsls	r1, r2, #5
 800388c:	693a      	ldr	r2, [r7, #16]
 800388e:	440a      	add	r2, r1
 8003890:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003894:	f043 0302 	orr.w	r3, r3, #2
 8003898:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68fa      	ldr	r2, [r7, #12]
 80038a0:	b2d2      	uxtb	r2, r2
 80038a2:	4611      	mov	r1, r2
 80038a4:	4618      	mov	r0, r3
 80038a6:	f004 feee 	bl	8008686 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	015a      	lsls	r2, r3, #5
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	4413      	add	r3, r2
 80038b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038b6:	461a      	mov	r2, r3
 80038b8:	2301      	movs	r3, #1
 80038ba:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80038bc:	6879      	ldr	r1, [r7, #4]
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	4613      	mov	r3, r2
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	4413      	add	r3, r2
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	440b      	add	r3, r1
 80038ca:	335d      	adds	r3, #93	; 0x5d
 80038cc:	2201      	movs	r2, #1
 80038ce:	701a      	strb	r2, [r3, #0]
}
 80038d0:	e216      	b.n	8003d00 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	015a      	lsls	r2, r3, #5
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	4413      	add	r3, r2
 80038da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f003 0308 	and.w	r3, r3, #8
 80038e4:	2b08      	cmp	r3, #8
 80038e6:	d12b      	bne.n	8003940 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	015a      	lsls	r2, r3, #5
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	4413      	add	r3, r2
 80038f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038f4:	461a      	mov	r2, r3
 80038f6:	2308      	movs	r3, #8
 80038f8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	015a      	lsls	r2, r3, #5
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	4413      	add	r3, r2
 8003902:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	0151      	lsls	r1, r2, #5
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	440a      	add	r2, r1
 8003910:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003914:	f043 0302 	orr.w	r3, r3, #2
 8003918:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	b2d2      	uxtb	r2, r2
 8003922:	4611      	mov	r1, r2
 8003924:	4618      	mov	r0, r3
 8003926:	f004 feae 	bl	8008686 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800392a:	6879      	ldr	r1, [r7, #4]
 800392c:	68fa      	ldr	r2, [r7, #12]
 800392e:	4613      	mov	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	4413      	add	r3, r2
 8003934:	00db      	lsls	r3, r3, #3
 8003936:	440b      	add	r3, r1
 8003938:	335d      	adds	r3, #93	; 0x5d
 800393a:	2205      	movs	r2, #5
 800393c:	701a      	strb	r2, [r3, #0]
}
 800393e:	e1df      	b.n	8003d00 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	015a      	lsls	r2, r3, #5
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	4413      	add	r3, r2
 8003948:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f003 0310 	and.w	r3, r3, #16
 8003952:	2b10      	cmp	r3, #16
 8003954:	d135      	bne.n	80039c2 <HCD_HC_OUT_IRQHandler+0x364>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003956:	6879      	ldr	r1, [r7, #4]
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	4613      	mov	r3, r2
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	4413      	add	r3, r2
 8003960:	00db      	lsls	r3, r3, #3
 8003962:	440b      	add	r3, r1
 8003964:	3358      	adds	r3, #88	; 0x58
 8003966:	2200      	movs	r2, #0
 8003968:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800396a:	6879      	ldr	r1, [r7, #4]
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	4613      	mov	r3, r2
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	4413      	add	r3, r2
 8003974:	00db      	lsls	r3, r3, #3
 8003976:	440b      	add	r3, r1
 8003978:	335d      	adds	r3, #93	; 0x5d
 800397a:	2203      	movs	r2, #3
 800397c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	015a      	lsls	r2, r3, #5
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	4413      	add	r3, r2
 8003986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	68fa      	ldr	r2, [r7, #12]
 800398e:	0151      	lsls	r1, r2, #5
 8003990:	693a      	ldr	r2, [r7, #16]
 8003992:	440a      	add	r2, r1
 8003994:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003998:	f043 0302 	orr.w	r3, r3, #2
 800399c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	68fa      	ldr	r2, [r7, #12]
 80039a4:	b2d2      	uxtb	r2, r2
 80039a6:	4611      	mov	r1, r2
 80039a8:	4618      	mov	r0, r3
 80039aa:	f004 fe6c 	bl	8008686 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	015a      	lsls	r2, r3, #5
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	4413      	add	r3, r2
 80039b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039ba:	461a      	mov	r2, r3
 80039bc:	2310      	movs	r3, #16
 80039be:	6093      	str	r3, [r2, #8]
}
 80039c0:	e19e      	b.n	8003d00 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	015a      	lsls	r2, r3, #5
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	4413      	add	r3, r2
 80039ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039d4:	2b80      	cmp	r3, #128	; 0x80
 80039d6:	d12b      	bne.n	8003a30 <HCD_HC_OUT_IRQHandler+0x3d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	015a      	lsls	r2, r3, #5
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	4413      	add	r3, r2
 80039e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	0151      	lsls	r1, r2, #5
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	440a      	add	r2, r1
 80039ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80039f2:	f043 0302 	orr.w	r3, r3, #2
 80039f6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	b2d2      	uxtb	r2, r2
 8003a00:	4611      	mov	r1, r2
 8003a02:	4618      	mov	r0, r3
 8003a04:	f004 fe3f 	bl	8008686 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003a08:	6879      	ldr	r1, [r7, #4]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	4413      	add	r3, r2
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	440b      	add	r3, r1
 8003a16:	335d      	adds	r3, #93	; 0x5d
 8003a18:	2206      	movs	r2, #6
 8003a1a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	015a      	lsls	r2, r3, #5
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	4413      	add	r3, r2
 8003a24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a28:	461a      	mov	r2, r3
 8003a2a:	2380      	movs	r3, #128	; 0x80
 8003a2c:	6093      	str	r3, [r2, #8]
}
 8003a2e:	e167      	b.n	8003d00 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	015a      	lsls	r2, r3, #5
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	4413      	add	r3, r2
 8003a38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a46:	d135      	bne.n	8003ab4 <HCD_HC_OUT_IRQHandler+0x456>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	015a      	lsls	r2, r3, #5
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	4413      	add	r3, r2
 8003a50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	0151      	lsls	r1, r2, #5
 8003a5a:	693a      	ldr	r2, [r7, #16]
 8003a5c:	440a      	add	r2, r1
 8003a5e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003a62:	f043 0302 	orr.w	r3, r3, #2
 8003a66:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	68fa      	ldr	r2, [r7, #12]
 8003a6e:	b2d2      	uxtb	r2, r2
 8003a70:	4611      	mov	r1, r2
 8003a72:	4618      	mov	r0, r3
 8003a74:	f004 fe07 	bl	8008686 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	015a      	lsls	r2, r3, #5
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	4413      	add	r3, r2
 8003a80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a84:	461a      	mov	r2, r3
 8003a86:	2310      	movs	r3, #16
 8003a88:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	015a      	lsls	r2, r3, #5
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	4413      	add	r3, r2
 8003a92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a96:	461a      	mov	r2, r3
 8003a98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a9c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003a9e:	6879      	ldr	r1, [r7, #4]
 8003aa0:	68fa      	ldr	r2, [r7, #12]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	4413      	add	r3, r2
 8003aa8:	00db      	lsls	r3, r3, #3
 8003aaa:	440b      	add	r3, r1
 8003aac:	335d      	adds	r3, #93	; 0x5d
 8003aae:	2208      	movs	r2, #8
 8003ab0:	701a      	strb	r2, [r3, #0]
}
 8003ab2:	e125      	b.n	8003d00 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	015a      	lsls	r2, r3, #5
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	4413      	add	r3, r2
 8003abc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	f040 811a 	bne.w	8003d00 <HCD_HC_OUT_IRQHandler+0x6a2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	015a      	lsls	r2, r3, #5
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	4413      	add	r3, r2
 8003ad4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	68fa      	ldr	r2, [r7, #12]
 8003adc:	0151      	lsls	r1, r2, #5
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	440a      	add	r2, r1
 8003ae2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003ae6:	f023 0302 	bic.w	r3, r3, #2
 8003aea:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003aec:	6879      	ldr	r1, [r7, #4]
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	4613      	mov	r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	440b      	add	r3, r1
 8003afa:	335d      	adds	r3, #93	; 0x5d
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d137      	bne.n	8003b72 <HCD_HC_OUT_IRQHandler+0x514>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003b02:	6879      	ldr	r1, [r7, #4]
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	4613      	mov	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	4413      	add	r3, r2
 8003b0c:	00db      	lsls	r3, r3, #3
 8003b0e:	440b      	add	r3, r1
 8003b10:	335c      	adds	r3, #92	; 0x5c
 8003b12:	2201      	movs	r2, #1
 8003b14:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003b16:	6879      	ldr	r1, [r7, #4]
 8003b18:	68fa      	ldr	r2, [r7, #12]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	4413      	add	r3, r2
 8003b20:	00db      	lsls	r3, r3, #3
 8003b22:	440b      	add	r3, r1
 8003b24:	333f      	adds	r3, #63	; 0x3f
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d00b      	beq.n	8003b44 <HCD_HC_OUT_IRQHandler+0x4e6>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8003b2c:	6879      	ldr	r1, [r7, #4]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	4613      	mov	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	00db      	lsls	r3, r3, #3
 8003b38:	440b      	add	r3, r1
 8003b3a:	333f      	adds	r3, #63	; 0x3f
 8003b3c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003b3e:	2b03      	cmp	r3, #3
 8003b40:	f040 80c5 	bne.w	8003cce <HCD_HC_OUT_IRQHandler+0x670>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8003b44:	6879      	ldr	r1, [r7, #4]
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	4613      	mov	r3, r2
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	4413      	add	r3, r2
 8003b4e:	00db      	lsls	r3, r3, #3
 8003b50:	440b      	add	r3, r1
 8003b52:	3351      	adds	r3, #81	; 0x51
 8003b54:	781b      	ldrb	r3, [r3, #0]
 8003b56:	f083 0301 	eor.w	r3, r3, #1
 8003b5a:	b2d8      	uxtb	r0, r3
 8003b5c:	6879      	ldr	r1, [r7, #4]
 8003b5e:	68fa      	ldr	r2, [r7, #12]
 8003b60:	4613      	mov	r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	4413      	add	r3, r2
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	440b      	add	r3, r1
 8003b6a:	3351      	adds	r3, #81	; 0x51
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	701a      	strb	r2, [r3, #0]
 8003b70:	e0ad      	b.n	8003cce <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003b72:	6879      	ldr	r1, [r7, #4]
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	4613      	mov	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	00db      	lsls	r3, r3, #3
 8003b7e:	440b      	add	r3, r1
 8003b80:	335d      	adds	r3, #93	; 0x5d
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	2b03      	cmp	r3, #3
 8003b86:	d10a      	bne.n	8003b9e <HCD_HC_OUT_IRQHandler+0x540>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003b88:	6879      	ldr	r1, [r7, #4]
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	4413      	add	r3, r2
 8003b92:	00db      	lsls	r3, r3, #3
 8003b94:	440b      	add	r3, r1
 8003b96:	335c      	adds	r3, #92	; 0x5c
 8003b98:	2202      	movs	r2, #2
 8003b9a:	701a      	strb	r2, [r3, #0]
 8003b9c:	e097      	b.n	8003cce <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8003b9e:	6879      	ldr	r1, [r7, #4]
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	4413      	add	r3, r2
 8003ba8:	00db      	lsls	r3, r3, #3
 8003baa:	440b      	add	r3, r1
 8003bac:	335d      	adds	r3, #93	; 0x5d
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	2b04      	cmp	r3, #4
 8003bb2:	d10a      	bne.n	8003bca <HCD_HC_OUT_IRQHandler+0x56c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003bb4:	6879      	ldr	r1, [r7, #4]
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	4613      	mov	r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	4413      	add	r3, r2
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	440b      	add	r3, r1
 8003bc2:	335c      	adds	r3, #92	; 0x5c
 8003bc4:	2202      	movs	r2, #2
 8003bc6:	701a      	strb	r2, [r3, #0]
 8003bc8:	e081      	b.n	8003cce <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003bca:	6879      	ldr	r1, [r7, #4]
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	4613      	mov	r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	4413      	add	r3, r2
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	440b      	add	r3, r1
 8003bd8:	335d      	adds	r3, #93	; 0x5d
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	2b05      	cmp	r3, #5
 8003bde:	d10a      	bne.n	8003bf6 <HCD_HC_OUT_IRQHandler+0x598>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003be0:	6879      	ldr	r1, [r7, #4]
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	4613      	mov	r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	4413      	add	r3, r2
 8003bea:	00db      	lsls	r3, r3, #3
 8003bec:	440b      	add	r3, r1
 8003bee:	335c      	adds	r3, #92	; 0x5c
 8003bf0:	2205      	movs	r2, #5
 8003bf2:	701a      	strb	r2, [r3, #0]
 8003bf4:	e06b      	b.n	8003cce <HCD_HC_OUT_IRQHandler+0x670>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003bf6:	6879      	ldr	r1, [r7, #4]
 8003bf8:	68fa      	ldr	r2, [r7, #12]
 8003bfa:	4613      	mov	r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	4413      	add	r3, r2
 8003c00:	00db      	lsls	r3, r3, #3
 8003c02:	440b      	add	r3, r1
 8003c04:	335d      	adds	r3, #93	; 0x5d
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	2b06      	cmp	r3, #6
 8003c0a:	d00a      	beq.n	8003c22 <HCD_HC_OUT_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003c0c:	6879      	ldr	r1, [r7, #4]
 8003c0e:	68fa      	ldr	r2, [r7, #12]
 8003c10:	4613      	mov	r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	4413      	add	r3, r2
 8003c16:	00db      	lsls	r3, r3, #3
 8003c18:	440b      	add	r3, r1
 8003c1a:	335d      	adds	r3, #93	; 0x5d
 8003c1c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003c1e:	2b08      	cmp	r3, #8
 8003c20:	d155      	bne.n	8003cce <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[ch_num].ErrCnt++;
 8003c22:	6879      	ldr	r1, [r7, #4]
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	4613      	mov	r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	4413      	add	r3, r2
 8003c2c:	00db      	lsls	r3, r3, #3
 8003c2e:	440b      	add	r3, r1
 8003c30:	3358      	adds	r3, #88	; 0x58
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	1c59      	adds	r1, r3, #1
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	4413      	add	r3, r2
 8003c40:	00db      	lsls	r3, r3, #3
 8003c42:	4403      	add	r3, r0
 8003c44:	3358      	adds	r3, #88	; 0x58
 8003c46:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8003c48:	6879      	ldr	r1, [r7, #4]
 8003c4a:	68fa      	ldr	r2, [r7, #12]
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	4413      	add	r3, r2
 8003c52:	00db      	lsls	r3, r3, #3
 8003c54:	440b      	add	r3, r1
 8003c56:	3358      	adds	r3, #88	; 0x58
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2b03      	cmp	r3, #3
 8003c5c:	d914      	bls.n	8003c88 <HCD_HC_OUT_IRQHandler+0x62a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003c5e:	6879      	ldr	r1, [r7, #4]
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	4613      	mov	r3, r2
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	4413      	add	r3, r2
 8003c68:	00db      	lsls	r3, r3, #3
 8003c6a:	440b      	add	r3, r1
 8003c6c:	3358      	adds	r3, #88	; 0x58
 8003c6e:	2200      	movs	r2, #0
 8003c70:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003c72:	6879      	ldr	r1, [r7, #4]
 8003c74:	68fa      	ldr	r2, [r7, #12]
 8003c76:	4613      	mov	r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	4413      	add	r3, r2
 8003c7c:	00db      	lsls	r3, r3, #3
 8003c7e:	440b      	add	r3, r1
 8003c80:	335c      	adds	r3, #92	; 0x5c
 8003c82:	2204      	movs	r2, #4
 8003c84:	701a      	strb	r2, [r3, #0]
 8003c86:	e009      	b.n	8003c9c <HCD_HC_OUT_IRQHandler+0x63e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003c88:	6879      	ldr	r1, [r7, #4]
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	4413      	add	r3, r2
 8003c92:	00db      	lsls	r3, r3, #3
 8003c94:	440b      	add	r3, r1
 8003c96:	335c      	adds	r3, #92	; 0x5c
 8003c98:	2202      	movs	r2, #2
 8003c9a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	015a      	lsls	r2, r3, #5
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003cb2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003cba:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	015a      	lsls	r2, r3, #5
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cc8:	461a      	mov	r2, r3
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	015a      	lsls	r2, r3, #5
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	4413      	add	r3, r2
 8003cd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cda:	461a      	mov	r2, r3
 8003cdc:	2302      	movs	r3, #2
 8003cde:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	b2d8      	uxtb	r0, r3
 8003ce4:	6879      	ldr	r1, [r7, #4]
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	4413      	add	r3, r2
 8003cee:	00db      	lsls	r3, r3, #3
 8003cf0:	440b      	add	r3, r1
 8003cf2:	335c      	adds	r3, #92	; 0x5c
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	4601      	mov	r1, r0
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f006 fd00 	bl	800a700 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003d00:	bf00      	nop
 8003d02:	3718      	adds	r7, #24
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b08a      	sub	sp, #40	; 0x28
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d18:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	6a1b      	ldr	r3, [r3, #32]
 8003d20:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	f003 030f 	and.w	r3, r3, #15
 8003d28:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	0c5b      	lsrs	r3, r3, #17
 8003d2e:	f003 030f 	and.w	r3, r3, #15
 8003d32:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	091b      	lsrs	r3, r3, #4
 8003d38:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d3c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d003      	beq.n	8003d4c <HCD_RXQLVL_IRQHandler+0x44>
 8003d44:	2b05      	cmp	r3, #5
 8003d46:	f000 8082 	beq.w	8003e4e <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003d4a:	e083      	b.n	8003e54 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d07f      	beq.n	8003e52 <HCD_RXQLVL_IRQHandler+0x14a>
 8003d52:	6879      	ldr	r1, [r7, #4]
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	4613      	mov	r3, r2
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	4413      	add	r3, r2
 8003d5c:	00db      	lsls	r3, r3, #3
 8003d5e:	440b      	add	r3, r1
 8003d60:	3344      	adds	r3, #68	; 0x44
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d074      	beq.n	8003e52 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6818      	ldr	r0, [r3, #0]
 8003d6c:	6879      	ldr	r1, [r7, #4]
 8003d6e:	69ba      	ldr	r2, [r7, #24]
 8003d70:	4613      	mov	r3, r2
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	4413      	add	r3, r2
 8003d76:	00db      	lsls	r3, r3, #3
 8003d78:	440b      	add	r3, r1
 8003d7a:	3344      	adds	r3, #68	; 0x44
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	b292      	uxth	r2, r2
 8003d82:	4619      	mov	r1, r3
 8003d84:	f004 f8b9 	bl	8007efa <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8003d88:	6879      	ldr	r1, [r7, #4]
 8003d8a:	69ba      	ldr	r2, [r7, #24]
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	4413      	add	r3, r2
 8003d92:	00db      	lsls	r3, r3, #3
 8003d94:	440b      	add	r3, r1
 8003d96:	3344      	adds	r3, #68	; 0x44
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	18d1      	adds	r1, r2, r3
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	4613      	mov	r3, r2
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	4413      	add	r3, r2
 8003da8:	00db      	lsls	r3, r3, #3
 8003daa:	4403      	add	r3, r0
 8003dac:	3344      	adds	r3, #68	; 0x44
 8003dae:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8003db0:	6879      	ldr	r1, [r7, #4]
 8003db2:	69ba      	ldr	r2, [r7, #24]
 8003db4:	4613      	mov	r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	4413      	add	r3, r2
 8003dba:	00db      	lsls	r3, r3, #3
 8003dbc:	440b      	add	r3, r1
 8003dbe:	334c      	adds	r3, #76	; 0x4c
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	18d1      	adds	r1, r2, r3
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	69ba      	ldr	r2, [r7, #24]
 8003dca:	4613      	mov	r3, r2
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	4413      	add	r3, r2
 8003dd0:	00db      	lsls	r3, r3, #3
 8003dd2:	4403      	add	r3, r0
 8003dd4:	334c      	adds	r3, #76	; 0x4c
 8003dd6:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	015a      	lsls	r2, r3, #5
 8003ddc:	6a3b      	ldr	r3, [r7, #32]
 8003dde:	4413      	add	r3, r2
 8003de0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003de4:	691a      	ldr	r2, [r3, #16]
 8003de6:	4b1d      	ldr	r3, [pc, #116]	; (8003e5c <HCD_RXQLVL_IRQHandler+0x154>)
 8003de8:	4013      	ands	r3, r2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d031      	beq.n	8003e52 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	015a      	lsls	r2, r3, #5
 8003df2:	6a3b      	ldr	r3, [r7, #32]
 8003df4:	4413      	add	r3, r2
 8003df6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003e04:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003e0c:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003e0e:	69bb      	ldr	r3, [r7, #24]
 8003e10:	015a      	lsls	r2, r3, #5
 8003e12:	6a3b      	ldr	r3, [r7, #32]
 8003e14:	4413      	add	r3, r2
 8003e16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8003e20:	6879      	ldr	r1, [r7, #4]
 8003e22:	69ba      	ldr	r2, [r7, #24]
 8003e24:	4613      	mov	r3, r2
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	4413      	add	r3, r2
 8003e2a:	00db      	lsls	r3, r3, #3
 8003e2c:	440b      	add	r3, r1
 8003e2e:	3350      	adds	r3, #80	; 0x50
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	f083 0301 	eor.w	r3, r3, #1
 8003e36:	b2d8      	uxtb	r0, r3
 8003e38:	6879      	ldr	r1, [r7, #4]
 8003e3a:	69ba      	ldr	r2, [r7, #24]
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	4413      	add	r3, r2
 8003e42:	00db      	lsls	r3, r3, #3
 8003e44:	440b      	add	r3, r1
 8003e46:	3350      	adds	r3, #80	; 0x50
 8003e48:	4602      	mov	r2, r0
 8003e4a:	701a      	strb	r2, [r3, #0]
      break;
 8003e4c:	e001      	b.n	8003e52 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8003e4e:	bf00      	nop
 8003e50:	e000      	b.n	8003e54 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8003e52:	bf00      	nop
  }
}
 8003e54:	bf00      	nop
 8003e56:	3728      	adds	r7, #40	; 0x28
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	1ff80000 	.word	0x1ff80000

08003e60 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003e8c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f003 0302 	and.w	r3, r3, #2
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d113      	bne.n	8003ec0 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f003 0301 	and.w	r3, r3, #1
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d10a      	bne.n	8003eb8 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	699a      	ldr	r2, [r3, #24]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003eb0:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f006 fc08 	bl	800a6c8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	f043 0302 	orr.w	r3, r3, #2
 8003ebe:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f003 0308 	and.w	r3, r3, #8
 8003ec6:	2b08      	cmp	r3, #8
 8003ec8:	d147      	bne.n	8003f5a <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	f043 0308 	orr.w	r3, r3, #8
 8003ed0:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f003 0304 	and.w	r3, r3, #4
 8003ed8:	2b04      	cmp	r3, #4
 8003eda:	d129      	bne.n	8003f30 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d113      	bne.n	8003f0c <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003eea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003eee:	d106      	bne.n	8003efe <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2102      	movs	r1, #2
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f004 f8fc 	bl	80080f4 <USB_InitFSLSPClkSel>
 8003efc:	e011      	b.n	8003f22 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2101      	movs	r1, #1
 8003f04:	4618      	mov	r0, r3
 8003f06:	f004 f8f5 	bl	80080f4 <USB_InitFSLSPClkSel>
 8003f0a:	e00a      	b.n	8003f22 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d106      	bne.n	8003f22 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003f20:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f006 fbfa 	bl	800a71c <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f006 fbcd 	bl	800a6c8 <HAL_HCD_Connect_Callback>
 8003f2e:	e014      	b.n	8003f5a <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f006 fc01 	bl	800a738 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	693a      	ldr	r2, [r7, #16]
 8003f40:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8003f44:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003f48:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	699a      	ldr	r2, [r3, #24]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003f58:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f003 0320 	and.w	r3, r3, #32
 8003f60:	2b20      	cmp	r3, #32
 8003f62:	d103      	bne.n	8003f6c <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	f043 0320 	orr.w	r3, r3, #32
 8003f6a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003f72:	461a      	mov	r2, r3
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	6013      	str	r3, [r2, #0]
}
 8003f78:	bf00      	nop
 8003f7a:	3718      	adds	r7, #24
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e081      	b.n	8004096 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d106      	bne.n	8003fac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7fc fc4a 	bl	8000840 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2224      	movs	r2, #36	; 0x24
 8003fb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f022 0201 	bic.w	r2, r2, #1
 8003fc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685a      	ldr	r2, [r3, #4]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003fd0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	689a      	ldr	r2, [r3, #8]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003fe0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d107      	bne.n	8003ffa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	689a      	ldr	r2, [r3, #8]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ff6:	609a      	str	r2, [r3, #8]
 8003ff8:	e006      	b.n	8004008 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	689a      	ldr	r2, [r3, #8]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004006:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	2b02      	cmp	r3, #2
 800400e:	d104      	bne.n	800401a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004018:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	6812      	ldr	r2, [r2, #0]
 8004024:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004028:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800402c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	68da      	ldr	r2, [r3, #12]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800403c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	691a      	ldr	r2, [r3, #16]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	695b      	ldr	r3, [r3, #20]
 8004046:	ea42 0103 	orr.w	r1, r2, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	021a      	lsls	r2, r3, #8
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	430a      	orrs	r2, r1
 8004056:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	69d9      	ldr	r1, [r3, #28]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a1a      	ldr	r2, [r3, #32]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	430a      	orrs	r2, r1
 8004066:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f042 0201 	orr.w	r2, r2, #1
 8004076:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2220      	movs	r2, #32
 8004082:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3708      	adds	r7, #8
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}

0800409e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800409e:	b480      	push	{r7}
 80040a0:	b083      	sub	sp, #12
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
 80040a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b20      	cmp	r3, #32
 80040b2:	d138      	bne.n	8004126 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d101      	bne.n	80040c2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80040be:	2302      	movs	r3, #2
 80040c0:	e032      	b.n	8004128 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2224      	movs	r2, #36	; 0x24
 80040ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 0201 	bic.w	r2, r2, #1
 80040e0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80040f0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	6819      	ldr	r1, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	683a      	ldr	r2, [r7, #0]
 80040fe:	430a      	orrs	r2, r1
 8004100:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f042 0201 	orr.w	r2, r2, #1
 8004110:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2220      	movs	r2, #32
 8004116:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004122:	2300      	movs	r3, #0
 8004124:	e000      	b.n	8004128 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004126:	2302      	movs	r3, #2
  }
}
 8004128:	4618      	mov	r0, r3
 800412a:	370c      	adds	r7, #12
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b20      	cmp	r3, #32
 8004148:	d139      	bne.n	80041be <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004150:	2b01      	cmp	r3, #1
 8004152:	d101      	bne.n	8004158 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004154:	2302      	movs	r3, #2
 8004156:	e033      	b.n	80041c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2224      	movs	r2, #36	; 0x24
 8004164:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f022 0201 	bic.w	r2, r2, #1
 8004176:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004186:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	021b      	lsls	r3, r3, #8
 800418c:	68fa      	ldr	r2, [r7, #12]
 800418e:	4313      	orrs	r3, r2
 8004190:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	68fa      	ldr	r2, [r7, #12]
 8004198:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f042 0201 	orr.w	r2, r2, #1
 80041a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2220      	movs	r2, #32
 80041ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80041ba:	2300      	movs	r3, #0
 80041bc:	e000      	b.n	80041c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80041be:	2302      	movs	r3, #2
  }
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3714      	adds	r7, #20
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b086      	sub	sp, #24
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e0af      	b.n	800433e <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d106      	bne.n	80041f8 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f7fc fbd0 	bl	8000998 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2202      	movs	r2, #2
 80041fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f022 0201 	bic.w	r2, r2, #1
 800420e:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004210:	2300      	movs	r3, #0
 8004212:	617b      	str	r3, [r7, #20]
 8004214:	e00a      	b.n	800422c <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	3304      	adds	r3, #4
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	4413      	add	r3, r2
 8004222:	2200      	movs	r2, #0
 8004224:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	3301      	adds	r3, #1
 800422a:	617b      	str	r3, [r7, #20]
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	2b0f      	cmp	r3, #15
 8004230:	d9f1      	bls.n	8004216 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	689a      	ldr	r2, [r3, #8]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f042 0204 	orr.w	r2, r2, #4
 8004240:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	685a      	ldr	r2, [r3, #4]
 8004248:	4b3f      	ldr	r3, [pc, #252]	; (8004348 <HAL_LCD_Init+0x17c>)
 800424a:	4013      	ands	r3, r2
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	6851      	ldr	r1, [r2, #4]
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	6892      	ldr	r2, [r2, #8]
 8004254:	4311      	orrs	r1, r2
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800425a:	4311      	orrs	r1, r2
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004260:	4311      	orrs	r1, r2
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	69d2      	ldr	r2, [r2, #28]
 8004266:	4311      	orrs	r1, r2
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	6a12      	ldr	r2, [r2, #32]
 800426c:	4311      	orrs	r1, r2
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	6992      	ldr	r2, [r2, #24]
 8004272:	4311      	orrs	r1, r2
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004278:	4311      	orrs	r1, r2
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	6812      	ldr	r2, [r2, #0]
 800427e:	430b      	orrs	r3, r1
 8004280:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f000 f94c 	bl	8004520 <LCD_WaitForSynchro>
 8004288:	4603      	mov	r3, r0
 800428a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 800428c:	7cfb      	ldrb	r3, [r7, #19]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d001      	beq.n	8004296 <HAL_LCD_Init+0xca>
  {
    return status;
 8004292:	7cfb      	ldrb	r3, [r7, #19]
 8004294:	e053      	b.n	800433e <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	68da      	ldr	r2, [r3, #12]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	691b      	ldr	r3, [r3, #16]
 80042a8:	431a      	orrs	r2, r3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	431a      	orrs	r2, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b4:	431a      	orrs	r2, r3
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	430a      	orrs	r2, r1
 80042bc:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f042 0201 	orr.w	r2, r2, #1
 80042cc:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80042ce:	f7fd ff37 	bl	8002140 <HAL_GetTick>
 80042d2:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80042d4:	e00c      	b.n	80042f0 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80042d6:	f7fd ff33 	bl	8002140 <HAL_GetTick>
 80042da:	4602      	mov	r2, r0
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042e4:	d904      	bls.n	80042f0 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2208      	movs	r2, #8
 80042ea:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	e026      	b.n	800433e <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d1eb      	bne.n	80042d6 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80042fe:	f7fd ff1f 	bl	8002140 <HAL_GetTick>
 8004302:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8004304:	e00c      	b.n	8004320 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8004306:	f7fd ff1b 	bl	8002140 <HAL_GetTick>
 800430a:	4602      	mov	r2, r0
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004314:	d904      	bls.n	8004320 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2210      	movs	r2, #16
 800431a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	e00e      	b.n	800433e <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f003 0310 	and.w	r3, r3, #16
 800432a:	2b10      	cmp	r3, #16
 800432c:	d1eb      	bne.n	8004306 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 800433c:	7cfb      	ldrb	r3, [r7, #19]
}
 800433e:	4618      	mov	r0, r3
 8004340:	3718      	adds	r7, #24
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	fc00000e 	.word	0xfc00000e

0800434c <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b086      	sub	sp, #24
 8004350:	af00      	add	r7, sp, #0
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	607a      	str	r2, [r7, #4]
 8004358:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004360:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8004362:	7dfb      	ldrb	r3, [r7, #23]
 8004364:	2b01      	cmp	r3, #1
 8004366:	d002      	beq.n	800436e <HAL_LCD_Write+0x22>
 8004368:	7dfb      	ldrb	r3, [r7, #23]
 800436a:	2b02      	cmp	r3, #2
 800436c:	d144      	bne.n	80043f8 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b01      	cmp	r3, #1
 8004378:	d12a      	bne.n	80043d0 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004380:	2b01      	cmp	r3, #1
 8004382:	d101      	bne.n	8004388 <HAL_LCD_Write+0x3c>
 8004384:	2302      	movs	r3, #2
 8004386:	e038      	b.n	80043fa <HAL_LCD_Write+0xae>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2202      	movs	r2, #2
 8004394:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8004398:	f7fd fed2 	bl	8002140 <HAL_GetTick>
 800439c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800439e:	e010      	b.n	80043c2 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80043a0:	f7fd fece 	bl	8002140 <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043ae:	d908      	bls.n	80043c2 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2202      	movs	r2, #2
 80043b4:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e01b      	b.n	80043fa <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f003 0304 	and.w	r3, r3, #4
 80043cc:	2b04      	cmp	r3, #4
 80043ce:	d0e7      	beq.n	80043a0 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	3304      	adds	r3, #4
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	4413      	add	r3, r2
 80043dc:	685a      	ldr	r2, [r3, #4]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	401a      	ands	r2, r3
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6819      	ldr	r1, [r3, #0]
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	431a      	orrs	r2, r3
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	3304      	adds	r3, #4
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	440b      	add	r3, r1
 80043f2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80043f4:	2300      	movs	r3, #0
 80043f6:	e000      	b.n	80043fa <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
  }
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3718      	adds	r7, #24
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}

08004402 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8004402:	b580      	push	{r7, lr}
 8004404:	b086      	sub	sp, #24
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004414:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8004416:	7cbb      	ldrb	r3, [r7, #18]
 8004418:	2b01      	cmp	r3, #1
 800441a:	d002      	beq.n	8004422 <HAL_LCD_Clear+0x20>
 800441c:	7cbb      	ldrb	r3, [r7, #18]
 800441e:	2b02      	cmp	r3, #2
 8004420:	d140      	bne.n	80044a4 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004428:	2b01      	cmp	r3, #1
 800442a:	d101      	bne.n	8004430 <HAL_LCD_Clear+0x2e>
 800442c:	2302      	movs	r3, #2
 800442e:	e03a      	b.n	80044a6 <HAL_LCD_Clear+0xa4>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2202      	movs	r2, #2
 800443c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8004440:	f7fd fe7e 	bl	8002140 <HAL_GetTick>
 8004444:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8004446:	e010      	b.n	800446a <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8004448:	f7fd fe7a 	bl	8002140 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004456:	d908      	bls.n	800446a <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2202      	movs	r2, #2
 800445c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e01d      	b.n	80044a6 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f003 0304 	and.w	r3, r3, #4
 8004474:	2b04      	cmp	r3, #4
 8004476:	d0e7      	beq.n	8004448 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004478:	2300      	movs	r3, #0
 800447a:	617b      	str	r3, [r7, #20]
 800447c:	e00a      	b.n	8004494 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	3304      	adds	r3, #4
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	4413      	add	r3, r2
 800448a:	2200      	movs	r2, #0
 800448c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	3301      	adds	r3, #1
 8004492:	617b      	str	r3, [r7, #20]
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	2b0f      	cmp	r3, #15
 8004498:	d9f1      	bls.n	800447e <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f000 f807 	bl	80044ae <HAL_LCD_UpdateDisplayRequest>
 80044a0:	4603      	mov	r3, r0
 80044a2:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 80044a4:	7cfb      	ldrb	r3, [r7, #19]
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3718      	adds	r7, #24
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}

080044ae <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80044ae:	b580      	push	{r7, lr}
 80044b0:	b084      	sub	sp, #16
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	2208      	movs	r2, #8
 80044bc:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	689a      	ldr	r2, [r3, #8]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f042 0204 	orr.w	r2, r2, #4
 80044cc:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80044ce:	f7fd fe37 	bl	8002140 <HAL_GetTick>
 80044d2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80044d4:	e010      	b.n	80044f8 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80044d6:	f7fd fe33 	bl	8002140 <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044e4:	d908      	bls.n	80044f8 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2204      	movs	r2, #4
 80044ea:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	e00f      	b.n	8004518 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f003 0308 	and.w	r3, r3, #8
 8004502:	2b08      	cmp	r3, #8
 8004504:	d1e7      	bne.n	80044d6 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2201      	movs	r2, #1
 800450a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004516:	2300      	movs	r3, #0
}
 8004518:	4618      	mov	r0, r3
 800451a:	3710      	adds	r7, #16
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}

08004520 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004528:	f7fd fe0a 	bl	8002140 <HAL_GetTick>
 800452c:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800452e:	e00c      	b.n	800454a <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8004530:	f7fd fe06 	bl	8002140 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800453e:	d904      	bls.n	800454a <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e007      	b.n	800455a <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f003 0320 	and.w	r3, r3, #32
 8004554:	2b20      	cmp	r3, #32
 8004556:	d1eb      	bne.n	8004530 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3710      	adds	r7, #16
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
	...

08004564 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004564:	b480      	push	{r7}
 8004566:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004568:	4b05      	ldr	r3, [pc, #20]	; (8004580 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a04      	ldr	r2, [pc, #16]	; (8004580 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800456e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004572:	6013      	str	r3, [r2, #0]
}
 8004574:	bf00      	nop
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	40007000 	.word	0x40007000

08004584 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004584:	b480      	push	{r7}
 8004586:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004588:	4b04      	ldr	r3, [pc, #16]	; (800459c <HAL_PWREx_GetVoltageRange+0x18>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004590:	4618      	mov	r0, r3
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	40007000 	.word	0x40007000

080045a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b085      	sub	sp, #20
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045ae:	d130      	bne.n	8004612 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80045b0:	4b23      	ldr	r3, [pc, #140]	; (8004640 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80045b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045bc:	d038      	beq.n	8004630 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80045be:	4b20      	ldr	r3, [pc, #128]	; (8004640 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80045c6:	4a1e      	ldr	r2, [pc, #120]	; (8004640 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045c8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045cc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80045ce:	4b1d      	ldr	r3, [pc, #116]	; (8004644 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	2232      	movs	r2, #50	; 0x32
 80045d4:	fb02 f303 	mul.w	r3, r2, r3
 80045d8:	4a1b      	ldr	r2, [pc, #108]	; (8004648 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80045da:	fba2 2303 	umull	r2, r3, r2, r3
 80045de:	0c9b      	lsrs	r3, r3, #18
 80045e0:	3301      	adds	r3, #1
 80045e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045e4:	e002      	b.n	80045ec <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	3b01      	subs	r3, #1
 80045ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045ec:	4b14      	ldr	r3, [pc, #80]	; (8004640 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045ee:	695b      	ldr	r3, [r3, #20]
 80045f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045f8:	d102      	bne.n	8004600 <HAL_PWREx_ControlVoltageScaling+0x60>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d1f2      	bne.n	80045e6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004600:	4b0f      	ldr	r3, [pc, #60]	; (8004640 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004602:	695b      	ldr	r3, [r3, #20]
 8004604:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004608:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800460c:	d110      	bne.n	8004630 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e00f      	b.n	8004632 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004612:	4b0b      	ldr	r3, [pc, #44]	; (8004640 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800461a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800461e:	d007      	beq.n	8004630 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004620:	4b07      	ldr	r3, [pc, #28]	; (8004640 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004628:	4a05      	ldr	r2, [pc, #20]	; (8004640 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800462a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800462e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3714      	adds	r7, #20
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	40007000 	.word	0x40007000
 8004644:	20000000 	.word	0x20000000
 8004648:	431bde83 	.word	0x431bde83

0800464c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800464c:	b480      	push	{r7}
 800464e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004650:	4b05      	ldr	r3, [pc, #20]	; (8004668 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	4a04      	ldr	r2, [pc, #16]	; (8004668 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004656:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800465a:	6053      	str	r3, [r2, #4]
}
 800465c:	bf00      	nop
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	40007000 	.word	0x40007000

0800466c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af02      	add	r7, sp, #8
 8004672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004674:	f7fd fd64 	bl	8002140 <HAL_GetTick>
 8004678:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d101      	bne.n	8004684 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	e06f      	b.n	8004764 <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800468a:	b2db      	uxtb	r3, r3
 800468c:	2b01      	cmp	r3, #1
 800468e:	d101      	bne.n	8004694 <HAL_QSPI_Init+0x28>
 8004690:	2302      	movs	r3, #2
 8004692:	e067      	b.n	8004764 <HAL_QSPI_Init+0xf8>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d10b      	bne.n	80046c0 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f7fc fb91 	bl	8000dd8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80046b6:	f241 3188 	movw	r1, #5000	; 0x1388
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 f858 	bl	8004770 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	3b01      	subs	r3, #1
 80046d0:	021a      	lsls	r2, r3, #8
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	430a      	orrs	r2, r1
 80046d8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046de:	9300      	str	r3, [sp, #0]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	2120      	movs	r1, #32
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f000 f850 	bl	800478c <QSPI_WaitFlagStateUntilTimeout>
 80046ec:	4603      	mov	r3, r0
 80046ee:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80046f0:	7afb      	ldrb	r3, [r7, #11]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d131      	bne.n	800475a <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004700:	f023 0310 	bic.w	r3, r3, #16
 8004704:	687a      	ldr	r2, [r7, #4]
 8004706:	6852      	ldr	r2, [r2, #4]
 8004708:	0611      	lsls	r1, r2, #24
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	68d2      	ldr	r2, [r2, #12]
 800470e:	4311      	orrs	r1, r2
 8004710:	687a      	ldr	r2, [r7, #4]
 8004712:	6812      	ldr	r2, [r2, #0]
 8004714:	430b      	orrs	r3, r1
 8004716:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	4b13      	ldr	r3, [pc, #76]	; (800476c <HAL_QSPI_Init+0x100>)
 8004720:	4013      	ands	r3, r2
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	6912      	ldr	r2, [r2, #16]
 8004726:	0411      	lsls	r1, r2, #16
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6952      	ldr	r2, [r2, #20]
 800472c:	4311      	orrs	r1, r2
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	6992      	ldr	r2, [r2, #24]
 8004732:	4311      	orrs	r1, r2
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6812      	ldr	r2, [r2, #0]
 8004738:	430b      	orrs	r3, r1
 800473a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f042 0201 	orr.w	r2, r2, #1
 800474a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2201      	movs	r2, #1
 8004756:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004762:	7afb      	ldrb	r3, [r7, #11]
}
 8004764:	4618      	mov	r0, r3
 8004766:	3710      	adds	r7, #16
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	ffe0f8fe 	.word	0xffe0f8fe

08004770 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	683a      	ldr	r2, [r7, #0]
 800477e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	603b      	str	r3, [r7, #0]
 8004798:	4613      	mov	r3, r2
 800479a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800479c:	e01a      	b.n	80047d4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800479e:	69bb      	ldr	r3, [r7, #24]
 80047a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a4:	d016      	beq.n	80047d4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047a6:	f7fd fccb 	bl	8002140 <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	69ba      	ldr	r2, [r7, #24]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d302      	bcc.n	80047bc <QSPI_WaitFlagStateUntilTimeout+0x30>
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10b      	bne.n	80047d4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2204      	movs	r2, #4
 80047c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047c8:	f043 0201 	orr.w	r2, r3, #1
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e00e      	b.n	80047f2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	689a      	ldr	r2, [r3, #8]
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	4013      	ands	r3, r2
 80047de:	2b00      	cmp	r3, #0
 80047e0:	bf14      	ite	ne
 80047e2:	2301      	movne	r3, #1
 80047e4:	2300      	moveq	r3, #0
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	461a      	mov	r2, r3
 80047ea:	79fb      	ldrb	r3, [r7, #7]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d1d6      	bne.n	800479e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047f0:	2300      	movs	r3, #0
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3710      	adds	r7, #16
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
	...

080047fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b088      	sub	sp, #32
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e39d      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800480e:	4ba4      	ldr	r3, [pc, #656]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f003 030c 	and.w	r3, r3, #12
 8004816:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004818:	4ba1      	ldr	r3, [pc, #644]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	f003 0303 	and.w	r3, r3, #3
 8004820:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0310 	and.w	r3, r3, #16
 800482a:	2b00      	cmp	r3, #0
 800482c:	f000 80e1 	beq.w	80049f2 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004830:	69bb      	ldr	r3, [r7, #24]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d007      	beq.n	8004846 <HAL_RCC_OscConfig+0x4a>
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	2b0c      	cmp	r3, #12
 800483a:	f040 8088 	bne.w	800494e <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	2b01      	cmp	r3, #1
 8004842:	f040 8084 	bne.w	800494e <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004846:	4b96      	ldr	r3, [pc, #600]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0302 	and.w	r3, r3, #2
 800484e:	2b00      	cmp	r3, #0
 8004850:	d005      	beq.n	800485e <HAL_RCC_OscConfig+0x62>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e375      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6a1a      	ldr	r2, [r3, #32]
 8004862:	4b8f      	ldr	r3, [pc, #572]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0308 	and.w	r3, r3, #8
 800486a:	2b00      	cmp	r3, #0
 800486c:	d004      	beq.n	8004878 <HAL_RCC_OscConfig+0x7c>
 800486e:	4b8c      	ldr	r3, [pc, #560]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004876:	e005      	b.n	8004884 <HAL_RCC_OscConfig+0x88>
 8004878:	4b89      	ldr	r3, [pc, #548]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 800487a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800487e:	091b      	lsrs	r3, r3, #4
 8004880:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004884:	4293      	cmp	r3, r2
 8004886:	d223      	bcs.n	80048d0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6a1b      	ldr	r3, [r3, #32]
 800488c:	4618      	mov	r0, r3
 800488e:	f000 fd09 	bl	80052a4 <RCC_SetFlashLatencyFromMSIRange>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d001      	beq.n	800489c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e356      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800489c:	4b80      	ldr	r3, [pc, #512]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a7f      	ldr	r2, [pc, #508]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80048a2:	f043 0308 	orr.w	r3, r3, #8
 80048a6:	6013      	str	r3, [r2, #0]
 80048a8:	4b7d      	ldr	r3, [pc, #500]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a1b      	ldr	r3, [r3, #32]
 80048b4:	497a      	ldr	r1, [pc, #488]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80048b6:	4313      	orrs	r3, r2
 80048b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048ba:	4b79      	ldr	r3, [pc, #484]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	69db      	ldr	r3, [r3, #28]
 80048c6:	021b      	lsls	r3, r3, #8
 80048c8:	4975      	ldr	r1, [pc, #468]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80048ca:	4313      	orrs	r3, r2
 80048cc:	604b      	str	r3, [r1, #4]
 80048ce:	e022      	b.n	8004916 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048d0:	4b73      	ldr	r3, [pc, #460]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a72      	ldr	r2, [pc, #456]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80048d6:	f043 0308 	orr.w	r3, r3, #8
 80048da:	6013      	str	r3, [r2, #0]
 80048dc:	4b70      	ldr	r3, [pc, #448]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a1b      	ldr	r3, [r3, #32]
 80048e8:	496d      	ldr	r1, [pc, #436]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80048ea:	4313      	orrs	r3, r2
 80048ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048ee:	4b6c      	ldr	r3, [pc, #432]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	69db      	ldr	r3, [r3, #28]
 80048fa:	021b      	lsls	r3, r3, #8
 80048fc:	4968      	ldr	r1, [pc, #416]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6a1b      	ldr	r3, [r3, #32]
 8004906:	4618      	mov	r0, r3
 8004908:	f000 fccc 	bl	80052a4 <RCC_SetFlashLatencyFromMSIRange>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d001      	beq.n	8004916 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e319      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004916:	f000 fc03 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 800491a:	4601      	mov	r1, r0
 800491c:	4b60      	ldr	r3, [pc, #384]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	091b      	lsrs	r3, r3, #4
 8004922:	f003 030f 	and.w	r3, r3, #15
 8004926:	4a5f      	ldr	r2, [pc, #380]	; (8004aa4 <HAL_RCC_OscConfig+0x2a8>)
 8004928:	5cd3      	ldrb	r3, [r2, r3]
 800492a:	f003 031f 	and.w	r3, r3, #31
 800492e:	fa21 f303 	lsr.w	r3, r1, r3
 8004932:	4a5d      	ldr	r2, [pc, #372]	; (8004aa8 <HAL_RCC_OscConfig+0x2ac>)
 8004934:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004936:	4b5d      	ldr	r3, [pc, #372]	; (8004aac <HAL_RCC_OscConfig+0x2b0>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4618      	mov	r0, r3
 800493c:	f7fd fbb4 	bl	80020a8 <HAL_InitTick>
 8004940:	4603      	mov	r3, r0
 8004942:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004944:	7bfb      	ldrb	r3, [r7, #15]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d052      	beq.n	80049f0 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 800494a:	7bfb      	ldrb	r3, [r7, #15]
 800494c:	e2fd      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d032      	beq.n	80049bc <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004956:	4b52      	ldr	r3, [pc, #328]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a51      	ldr	r2, [pc, #324]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 800495c:	f043 0301 	orr.w	r3, r3, #1
 8004960:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004962:	f7fd fbed 	bl	8002140 <HAL_GetTick>
 8004966:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004968:	e008      	b.n	800497c <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800496a:	f7fd fbe9 	bl	8002140 <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	2b02      	cmp	r3, #2
 8004976:	d901      	bls.n	800497c <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e2e6      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800497c:	4b48      	ldr	r3, [pc, #288]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d0f0      	beq.n	800496a <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004988:	4b45      	ldr	r3, [pc, #276]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a44      	ldr	r2, [pc, #272]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 800498e:	f043 0308 	orr.w	r3, r3, #8
 8004992:	6013      	str	r3, [r2, #0]
 8004994:	4b42      	ldr	r3, [pc, #264]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	493f      	ldr	r1, [pc, #252]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049a6:	4b3e      	ldr	r3, [pc, #248]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	021b      	lsls	r3, r3, #8
 80049b4:	493a      	ldr	r1, [pc, #232]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80049b6:	4313      	orrs	r3, r2
 80049b8:	604b      	str	r3, [r1, #4]
 80049ba:	e01a      	b.n	80049f2 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80049bc:	4b38      	ldr	r3, [pc, #224]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a37      	ldr	r2, [pc, #220]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80049c2:	f023 0301 	bic.w	r3, r3, #1
 80049c6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80049c8:	f7fd fbba 	bl	8002140 <HAL_GetTick>
 80049cc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80049ce:	e008      	b.n	80049e2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80049d0:	f7fd fbb6 	bl	8002140 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	2b02      	cmp	r3, #2
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e2b3      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80049e2:	4b2f      	ldr	r3, [pc, #188]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0302 	and.w	r3, r3, #2
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d1f0      	bne.n	80049d0 <HAL_RCC_OscConfig+0x1d4>
 80049ee:	e000      	b.n	80049f2 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80049f0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0301 	and.w	r3, r3, #1
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d074      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80049fe:	69bb      	ldr	r3, [r7, #24]
 8004a00:	2b08      	cmp	r3, #8
 8004a02:	d005      	beq.n	8004a10 <HAL_RCC_OscConfig+0x214>
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	2b0c      	cmp	r3, #12
 8004a08:	d10e      	bne.n	8004a28 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	2b03      	cmp	r3, #3
 8004a0e:	d10b      	bne.n	8004a28 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a10:	4b23      	ldr	r3, [pc, #140]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d064      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x2ea>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d160      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e290      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a30:	d106      	bne.n	8004a40 <HAL_RCC_OscConfig+0x244>
 8004a32:	4b1b      	ldr	r3, [pc, #108]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a1a      	ldr	r2, [pc, #104]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004a38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a3c:	6013      	str	r3, [r2, #0]
 8004a3e:	e01d      	b.n	8004a7c <HAL_RCC_OscConfig+0x280>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a48:	d10c      	bne.n	8004a64 <HAL_RCC_OscConfig+0x268>
 8004a4a:	4b15      	ldr	r3, [pc, #84]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a14      	ldr	r2, [pc, #80]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004a50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a54:	6013      	str	r3, [r2, #0]
 8004a56:	4b12      	ldr	r3, [pc, #72]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a11      	ldr	r2, [pc, #68]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004a5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a60:	6013      	str	r3, [r2, #0]
 8004a62:	e00b      	b.n	8004a7c <HAL_RCC_OscConfig+0x280>
 8004a64:	4b0e      	ldr	r3, [pc, #56]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a0d      	ldr	r2, [pc, #52]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004a6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a6e:	6013      	str	r3, [r2, #0]
 8004a70:	4b0b      	ldr	r3, [pc, #44]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a0a      	ldr	r2, [pc, #40]	; (8004aa0 <HAL_RCC_OscConfig+0x2a4>)
 8004a76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d01c      	beq.n	8004abe <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a84:	f7fd fb5c 	bl	8002140 <HAL_GetTick>
 8004a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a8a:	e011      	b.n	8004ab0 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a8c:	f7fd fb58 	bl	8002140 <HAL_GetTick>
 8004a90:	4602      	mov	r2, r0
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	1ad3      	subs	r3, r2, r3
 8004a96:	2b64      	cmp	r3, #100	; 0x64
 8004a98:	d90a      	bls.n	8004ab0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e255      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
 8004a9e:	bf00      	nop
 8004aa0:	40021000 	.word	0x40021000
 8004aa4:	0800aec0 	.word	0x0800aec0
 8004aa8:	20000000 	.word	0x20000000
 8004aac:	20000004 	.word	0x20000004
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ab0:	4bae      	ldr	r3, [pc, #696]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d0e7      	beq.n	8004a8c <HAL_RCC_OscConfig+0x290>
 8004abc:	e014      	b.n	8004ae8 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004abe:	f7fd fb3f 	bl	8002140 <HAL_GetTick>
 8004ac2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ac4:	e008      	b.n	8004ad8 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ac6:	f7fd fb3b 	bl	8002140 <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	2b64      	cmp	r3, #100	; 0x64
 8004ad2:	d901      	bls.n	8004ad8 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	e238      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ad8:	4ba4      	ldr	r3, [pc, #656]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d1f0      	bne.n	8004ac6 <HAL_RCC_OscConfig+0x2ca>
 8004ae4:	e000      	b.n	8004ae8 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ae6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0302 	and.w	r3, r3, #2
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d060      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	2b04      	cmp	r3, #4
 8004af8:	d005      	beq.n	8004b06 <HAL_RCC_OscConfig+0x30a>
 8004afa:	69bb      	ldr	r3, [r7, #24]
 8004afc:	2b0c      	cmp	r3, #12
 8004afe:	d119      	bne.n	8004b34 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d116      	bne.n	8004b34 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b06:	4b99      	ldr	r3, [pc, #612]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d005      	beq.n	8004b1e <HAL_RCC_OscConfig+0x322>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d101      	bne.n	8004b1e <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e215      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b1e:	4b93      	ldr	r3, [pc, #588]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	061b      	lsls	r3, r3, #24
 8004b2c:	498f      	ldr	r1, [pc, #572]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b32:	e040      	b.n	8004bb6 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d023      	beq.n	8004b84 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b3c:	4b8b      	ldr	r3, [pc, #556]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a8a      	ldr	r2, [pc, #552]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004b42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b48:	f7fd fafa 	bl	8002140 <HAL_GetTick>
 8004b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b4e:	e008      	b.n	8004b62 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b50:	f7fd faf6 	bl	8002140 <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d901      	bls.n	8004b62 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e1f3      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b62:	4b82      	ldr	r3, [pc, #520]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d0f0      	beq.n	8004b50 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b6e:	4b7f      	ldr	r3, [pc, #508]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	061b      	lsls	r3, r3, #24
 8004b7c:	497b      	ldr	r1, [pc, #492]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	604b      	str	r3, [r1, #4]
 8004b82:	e018      	b.n	8004bb6 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b84:	4b79      	ldr	r3, [pc, #484]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a78      	ldr	r2, [pc, #480]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004b8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b90:	f7fd fad6 	bl	8002140 <HAL_GetTick>
 8004b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b96:	e008      	b.n	8004baa <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b98:	f7fd fad2 	bl	8002140 <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d901      	bls.n	8004baa <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e1cf      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004baa:	4b70      	ldr	r3, [pc, #448]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1f0      	bne.n	8004b98 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0308 	and.w	r3, r3, #8
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d03c      	beq.n	8004c3c <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d01c      	beq.n	8004c04 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bca:	4b68      	ldr	r3, [pc, #416]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004bcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bd0:	4a66      	ldr	r2, [pc, #408]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004bd2:	f043 0301 	orr.w	r3, r3, #1
 8004bd6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bda:	f7fd fab1 	bl	8002140 <HAL_GetTick>
 8004bde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004be0:	e008      	b.n	8004bf4 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004be2:	f7fd faad 	bl	8002140 <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d901      	bls.n	8004bf4 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e1aa      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004bf4:	4b5d      	ldr	r3, [pc, #372]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004bf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d0ef      	beq.n	8004be2 <HAL_RCC_OscConfig+0x3e6>
 8004c02:	e01b      	b.n	8004c3c <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c04:	4b59      	ldr	r3, [pc, #356]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004c06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c0a:	4a58      	ldr	r2, [pc, #352]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004c0c:	f023 0301 	bic.w	r3, r3, #1
 8004c10:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c14:	f7fd fa94 	bl	8002140 <HAL_GetTick>
 8004c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c1a:	e008      	b.n	8004c2e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c1c:	f7fd fa90 	bl	8002140 <HAL_GetTick>
 8004c20:	4602      	mov	r2, r0
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d901      	bls.n	8004c2e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	e18d      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c2e:	4b4f      	ldr	r3, [pc, #316]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004c30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c34:	f003 0302 	and.w	r3, r3, #2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d1ef      	bne.n	8004c1c <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0304 	and.w	r3, r3, #4
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	f000 80a5 	beq.w	8004d94 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004c4e:	4b47      	ldr	r3, [pc, #284]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d10d      	bne.n	8004c76 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c5a:	4b44      	ldr	r3, [pc, #272]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c5e:	4a43      	ldr	r2, [pc, #268]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c64:	6593      	str	r3, [r2, #88]	; 0x58
 8004c66:	4b41      	ldr	r3, [pc, #260]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c6e:	60bb      	str	r3, [r7, #8]
 8004c70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c72:	2301      	movs	r3, #1
 8004c74:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c76:	4b3e      	ldr	r3, [pc, #248]	; (8004d70 <HAL_RCC_OscConfig+0x574>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d118      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c82:	4b3b      	ldr	r3, [pc, #236]	; (8004d70 <HAL_RCC_OscConfig+0x574>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a3a      	ldr	r2, [pc, #232]	; (8004d70 <HAL_RCC_OscConfig+0x574>)
 8004c88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c8e:	f7fd fa57 	bl	8002140 <HAL_GetTick>
 8004c92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c94:	e008      	b.n	8004ca8 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c96:	f7fd fa53 	bl	8002140 <HAL_GetTick>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	1ad3      	subs	r3, r2, r3
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	d901      	bls.n	8004ca8 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8004ca4:	2303      	movs	r3, #3
 8004ca6:	e150      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ca8:	4b31      	ldr	r3, [pc, #196]	; (8004d70 <HAL_RCC_OscConfig+0x574>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d0f0      	beq.n	8004c96 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d108      	bne.n	8004cce <HAL_RCC_OscConfig+0x4d2>
 8004cbc:	4b2b      	ldr	r3, [pc, #172]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cc2:	4a2a      	ldr	r2, [pc, #168]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004cc4:	f043 0301 	orr.w	r3, r3, #1
 8004cc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ccc:	e024      	b.n	8004d18 <HAL_RCC_OscConfig+0x51c>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	2b05      	cmp	r3, #5
 8004cd4:	d110      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x4fc>
 8004cd6:	4b25      	ldr	r3, [pc, #148]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cdc:	4a23      	ldr	r2, [pc, #140]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004cde:	f043 0304 	orr.w	r3, r3, #4
 8004ce2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ce6:	4b21      	ldr	r3, [pc, #132]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cec:	4a1f      	ldr	r2, [pc, #124]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004cee:	f043 0301 	orr.w	r3, r3, #1
 8004cf2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004cf6:	e00f      	b.n	8004d18 <HAL_RCC_OscConfig+0x51c>
 8004cf8:	4b1c      	ldr	r3, [pc, #112]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cfe:	4a1b      	ldr	r2, [pc, #108]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004d00:	f023 0301 	bic.w	r3, r3, #1
 8004d04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d08:	4b18      	ldr	r3, [pc, #96]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d0e:	4a17      	ldr	r2, [pc, #92]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004d10:	f023 0304 	bic.w	r3, r3, #4
 8004d14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d016      	beq.n	8004d4e <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d20:	f7fd fa0e 	bl	8002140 <HAL_GetTick>
 8004d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d26:	e00a      	b.n	8004d3e <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d28:	f7fd fa0a 	bl	8002140 <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d901      	bls.n	8004d3e <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e105      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d3e:	4b0b      	ldr	r3, [pc, #44]	; (8004d6c <HAL_RCC_OscConfig+0x570>)
 8004d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d44:	f003 0302 	and.w	r3, r3, #2
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d0ed      	beq.n	8004d28 <HAL_RCC_OscConfig+0x52c>
 8004d4c:	e019      	b.n	8004d82 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d4e:	f7fd f9f7 	bl	8002140 <HAL_GetTick>
 8004d52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d54:	e00e      	b.n	8004d74 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d56:	f7fd f9f3 	bl	8002140 <HAL_GetTick>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	1ad3      	subs	r3, r2, r3
 8004d60:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d905      	bls.n	8004d74 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e0ee      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
 8004d6c:	40021000 	.word	0x40021000
 8004d70:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d74:	4b77      	ldr	r3, [pc, #476]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d7a:	f003 0302 	and.w	r3, r3, #2
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1e9      	bne.n	8004d56 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d82:	7ffb      	ldrb	r3, [r7, #31]
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d105      	bne.n	8004d94 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d88:	4b72      	ldr	r3, [pc, #456]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004d8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d8c:	4a71      	ldr	r2, [pc, #452]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004d8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d92:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	f000 80d5 	beq.w	8004f48 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	2b0c      	cmp	r3, #12
 8004da2:	f000 808e 	beq.w	8004ec2 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d15b      	bne.n	8004e66 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dae:	4b69      	ldr	r3, [pc, #420]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a68      	ldr	r2, [pc, #416]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004db4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004db8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dba:	f7fd f9c1 	bl	8002140 <HAL_GetTick>
 8004dbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dc0:	e008      	b.n	8004dd4 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dc2:	f7fd f9bd 	bl	8002140 <HAL_GetTick>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	1ad3      	subs	r3, r2, r3
 8004dcc:	2b02      	cmp	r3, #2
 8004dce:	d901      	bls.n	8004dd4 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8004dd0:	2303      	movs	r3, #3
 8004dd2:	e0ba      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dd4:	4b5f      	ldr	r3, [pc, #380]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1f0      	bne.n	8004dc2 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004de0:	4b5c      	ldr	r3, [pc, #368]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004de2:	68da      	ldr	r2, [r3, #12]
 8004de4:	4b5c      	ldr	r3, [pc, #368]	; (8004f58 <HAL_RCC_OscConfig+0x75c>)
 8004de6:	4013      	ands	r3, r2
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004df0:	3a01      	subs	r2, #1
 8004df2:	0112      	lsls	r2, r2, #4
 8004df4:	4311      	orrs	r1, r2
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004dfa:	0212      	lsls	r2, r2, #8
 8004dfc:	4311      	orrs	r1, r2
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004e02:	0852      	lsrs	r2, r2, #1
 8004e04:	3a01      	subs	r2, #1
 8004e06:	0552      	lsls	r2, r2, #21
 8004e08:	4311      	orrs	r1, r2
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004e0e:	0852      	lsrs	r2, r2, #1
 8004e10:	3a01      	subs	r2, #1
 8004e12:	0652      	lsls	r2, r2, #25
 8004e14:	4311      	orrs	r1, r2
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004e1a:	0912      	lsrs	r2, r2, #4
 8004e1c:	0452      	lsls	r2, r2, #17
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	494c      	ldr	r1, [pc, #304]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e26:	4b4b      	ldr	r3, [pc, #300]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a4a      	ldr	r2, [pc, #296]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004e2c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e30:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e32:	4b48      	ldr	r3, [pc, #288]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	4a47      	ldr	r2, [pc, #284]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004e38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e3c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e3e:	f7fd f97f 	bl	8002140 <HAL_GetTick>
 8004e42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e44:	e008      	b.n	8004e58 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e46:	f7fd f97b 	bl	8002140 <HAL_GetTick>
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	1ad3      	subs	r3, r2, r3
 8004e50:	2b02      	cmp	r3, #2
 8004e52:	d901      	bls.n	8004e58 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8004e54:	2303      	movs	r3, #3
 8004e56:	e078      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e58:	4b3e      	ldr	r3, [pc, #248]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d0f0      	beq.n	8004e46 <HAL_RCC_OscConfig+0x64a>
 8004e64:	e070      	b.n	8004f48 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e66:	4b3b      	ldr	r3, [pc, #236]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a3a      	ldr	r2, [pc, #232]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004e6c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e70:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004e72:	4b38      	ldr	r3, [pc, #224]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d105      	bne.n	8004e8a <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004e7e:	4b35      	ldr	r3, [pc, #212]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	4a34      	ldr	r2, [pc, #208]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004e84:	f023 0303 	bic.w	r3, r3, #3
 8004e88:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004e8a:	4b32      	ldr	r3, [pc, #200]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	4a31      	ldr	r2, [pc, #196]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004e90:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004e94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e98:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e9a:	f7fd f951 	bl	8002140 <HAL_GetTick>
 8004e9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ea0:	e008      	b.n	8004eb4 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ea2:	f7fd f94d 	bl	8002140 <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d901      	bls.n	8004eb4 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e04a      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004eb4:	4b27      	ldr	r3, [pc, #156]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1f0      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x6a6>
 8004ec0:	e042      	b.n	8004f48 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d101      	bne.n	8004ece <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e03d      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8004ece:	4b21      	ldr	r3, [pc, #132]	; (8004f54 <HAL_RCC_OscConfig+0x758>)
 8004ed0:	68db      	ldr	r3, [r3, #12]
 8004ed2:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	f003 0203 	and.w	r2, r3, #3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d130      	bne.n	8004f44 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eec:	3b01      	subs	r3, #1
 8004eee:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d127      	bne.n	8004f44 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004efe:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d11f      	bne.n	8004f44 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f0e:	2a07      	cmp	r2, #7
 8004f10:	bf14      	ite	ne
 8004f12:	2201      	movne	r2, #1
 8004f14:	2200      	moveq	r2, #0
 8004f16:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d113      	bne.n	8004f44 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f26:	085b      	lsrs	r3, r3, #1
 8004f28:	3b01      	subs	r3, #1
 8004f2a:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d109      	bne.n	8004f44 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3a:	085b      	lsrs	r3, r3, #1
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d001      	beq.n	8004f48 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e000      	b.n	8004f4a <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3720      	adds	r7, #32
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	40021000 	.word	0x40021000
 8004f58:	f99d808c 	.word	0xf99d808c

08004f5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d101      	bne.n	8004f70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e0c8      	b.n	8005102 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f70:	4b66      	ldr	r3, [pc, #408]	; (800510c <HAL_RCC_ClockConfig+0x1b0>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0307 	and.w	r3, r3, #7
 8004f78:	683a      	ldr	r2, [r7, #0]
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d910      	bls.n	8004fa0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f7e:	4b63      	ldr	r3, [pc, #396]	; (800510c <HAL_RCC_ClockConfig+0x1b0>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f023 0207 	bic.w	r2, r3, #7
 8004f86:	4961      	ldr	r1, [pc, #388]	; (800510c <HAL_RCC_ClockConfig+0x1b0>)
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f8e:	4b5f      	ldr	r3, [pc, #380]	; (800510c <HAL_RCC_ClockConfig+0x1b0>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0307 	and.w	r3, r3, #7
 8004f96:	683a      	ldr	r2, [r7, #0]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d001      	beq.n	8004fa0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e0b0      	b.n	8005102 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 0301 	and.w	r3, r3, #1
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d04c      	beq.n	8005046 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	2b03      	cmp	r3, #3
 8004fb2:	d107      	bne.n	8004fc4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fb4:	4b56      	ldr	r3, [pc, #344]	; (8005110 <HAL_RCC_ClockConfig+0x1b4>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d121      	bne.n	8005004 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e09e      	b.n	8005102 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d107      	bne.n	8004fdc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fcc:	4b50      	ldr	r3, [pc, #320]	; (8005110 <HAL_RCC_ClockConfig+0x1b4>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d115      	bne.n	8005004 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e092      	b.n	8005102 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d107      	bne.n	8004ff4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004fe4:	4b4a      	ldr	r3, [pc, #296]	; (8005110 <HAL_RCC_ClockConfig+0x1b4>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0302 	and.w	r3, r3, #2
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d109      	bne.n	8005004 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e086      	b.n	8005102 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ff4:	4b46      	ldr	r3, [pc, #280]	; (8005110 <HAL_RCC_ClockConfig+0x1b4>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d101      	bne.n	8005004 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e07e      	b.n	8005102 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005004:	4b42      	ldr	r3, [pc, #264]	; (8005110 <HAL_RCC_ClockConfig+0x1b4>)
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	f023 0203 	bic.w	r2, r3, #3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	493f      	ldr	r1, [pc, #252]	; (8005110 <HAL_RCC_ClockConfig+0x1b4>)
 8005012:	4313      	orrs	r3, r2
 8005014:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005016:	f7fd f893 	bl	8002140 <HAL_GetTick>
 800501a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800501c:	e00a      	b.n	8005034 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800501e:	f7fd f88f 	bl	8002140 <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	f241 3288 	movw	r2, #5000	; 0x1388
 800502c:	4293      	cmp	r3, r2
 800502e:	d901      	bls.n	8005034 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8005030:	2303      	movs	r3, #3
 8005032:	e066      	b.n	8005102 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005034:	4b36      	ldr	r3, [pc, #216]	; (8005110 <HAL_RCC_ClockConfig+0x1b4>)
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	f003 020c 	and.w	r2, r3, #12
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	429a      	cmp	r2, r3
 8005044:	d1eb      	bne.n	800501e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d008      	beq.n	8005064 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005052:	4b2f      	ldr	r3, [pc, #188]	; (8005110 <HAL_RCC_ClockConfig+0x1b4>)
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	492c      	ldr	r1, [pc, #176]	; (8005110 <HAL_RCC_ClockConfig+0x1b4>)
 8005060:	4313      	orrs	r3, r2
 8005062:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005064:	4b29      	ldr	r3, [pc, #164]	; (800510c <HAL_RCC_ClockConfig+0x1b0>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 0307 	and.w	r3, r3, #7
 800506c:	683a      	ldr	r2, [r7, #0]
 800506e:	429a      	cmp	r2, r3
 8005070:	d210      	bcs.n	8005094 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005072:	4b26      	ldr	r3, [pc, #152]	; (800510c <HAL_RCC_ClockConfig+0x1b0>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f023 0207 	bic.w	r2, r3, #7
 800507a:	4924      	ldr	r1, [pc, #144]	; (800510c <HAL_RCC_ClockConfig+0x1b0>)
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	4313      	orrs	r3, r2
 8005080:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005082:	4b22      	ldr	r3, [pc, #136]	; (800510c <HAL_RCC_ClockConfig+0x1b0>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0307 	and.w	r3, r3, #7
 800508a:	683a      	ldr	r2, [r7, #0]
 800508c:	429a      	cmp	r2, r3
 800508e:	d001      	beq.n	8005094 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	e036      	b.n	8005102 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 0304 	and.w	r3, r3, #4
 800509c:	2b00      	cmp	r3, #0
 800509e:	d008      	beq.n	80050b2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050a0:	4b1b      	ldr	r3, [pc, #108]	; (8005110 <HAL_RCC_ClockConfig+0x1b4>)
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	4918      	ldr	r1, [pc, #96]	; (8005110 <HAL_RCC_ClockConfig+0x1b4>)
 80050ae:	4313      	orrs	r3, r2
 80050b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0308 	and.w	r3, r3, #8
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d009      	beq.n	80050d2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050be:	4b14      	ldr	r3, [pc, #80]	; (8005110 <HAL_RCC_ClockConfig+0x1b4>)
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	691b      	ldr	r3, [r3, #16]
 80050ca:	00db      	lsls	r3, r3, #3
 80050cc:	4910      	ldr	r1, [pc, #64]	; (8005110 <HAL_RCC_ClockConfig+0x1b4>)
 80050ce:	4313      	orrs	r3, r2
 80050d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80050d2:	f000 f825 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 80050d6:	4601      	mov	r1, r0
 80050d8:	4b0d      	ldr	r3, [pc, #52]	; (8005110 <HAL_RCC_ClockConfig+0x1b4>)
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	091b      	lsrs	r3, r3, #4
 80050de:	f003 030f 	and.w	r3, r3, #15
 80050e2:	4a0c      	ldr	r2, [pc, #48]	; (8005114 <HAL_RCC_ClockConfig+0x1b8>)
 80050e4:	5cd3      	ldrb	r3, [r2, r3]
 80050e6:	f003 031f 	and.w	r3, r3, #31
 80050ea:	fa21 f303 	lsr.w	r3, r1, r3
 80050ee:	4a0a      	ldr	r2, [pc, #40]	; (8005118 <HAL_RCC_ClockConfig+0x1bc>)
 80050f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80050f2:	4b0a      	ldr	r3, [pc, #40]	; (800511c <HAL_RCC_ClockConfig+0x1c0>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4618      	mov	r0, r3
 80050f8:	f7fc ffd6 	bl	80020a8 <HAL_InitTick>
 80050fc:	4603      	mov	r3, r0
 80050fe:	72fb      	strb	r3, [r7, #11]

  return status;
 8005100:	7afb      	ldrb	r3, [r7, #11]
}
 8005102:	4618      	mov	r0, r3
 8005104:	3710      	adds	r7, #16
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	40022000 	.word	0x40022000
 8005110:	40021000 	.word	0x40021000
 8005114:	0800aec0 	.word	0x0800aec0
 8005118:	20000000 	.word	0x20000000
 800511c:	20000004 	.word	0x20000004

08005120 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005120:	b480      	push	{r7}
 8005122:	b089      	sub	sp, #36	; 0x24
 8005124:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005126:	2300      	movs	r3, #0
 8005128:	61fb      	str	r3, [r7, #28]
 800512a:	2300      	movs	r3, #0
 800512c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800512e:	4b3d      	ldr	r3, [pc, #244]	; (8005224 <HAL_RCC_GetSysClockFreq+0x104>)
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	f003 030c 	and.w	r3, r3, #12
 8005136:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005138:	4b3a      	ldr	r3, [pc, #232]	; (8005224 <HAL_RCC_GetSysClockFreq+0x104>)
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	f003 0303 	and.w	r3, r3, #3
 8005140:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d005      	beq.n	8005154 <HAL_RCC_GetSysClockFreq+0x34>
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	2b0c      	cmp	r3, #12
 800514c:	d121      	bne.n	8005192 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2b01      	cmp	r3, #1
 8005152:	d11e      	bne.n	8005192 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005154:	4b33      	ldr	r3, [pc, #204]	; (8005224 <HAL_RCC_GetSysClockFreq+0x104>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0308 	and.w	r3, r3, #8
 800515c:	2b00      	cmp	r3, #0
 800515e:	d107      	bne.n	8005170 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005160:	4b30      	ldr	r3, [pc, #192]	; (8005224 <HAL_RCC_GetSysClockFreq+0x104>)
 8005162:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005166:	0a1b      	lsrs	r3, r3, #8
 8005168:	f003 030f 	and.w	r3, r3, #15
 800516c:	61fb      	str	r3, [r7, #28]
 800516e:	e005      	b.n	800517c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005170:	4b2c      	ldr	r3, [pc, #176]	; (8005224 <HAL_RCC_GetSysClockFreq+0x104>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	091b      	lsrs	r3, r3, #4
 8005176:	f003 030f 	and.w	r3, r3, #15
 800517a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800517c:	4a2a      	ldr	r2, [pc, #168]	; (8005228 <HAL_RCC_GetSysClockFreq+0x108>)
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005184:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d10d      	bne.n	80051a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005190:	e00a      	b.n	80051a8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	2b04      	cmp	r3, #4
 8005196:	d102      	bne.n	800519e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005198:	4b24      	ldr	r3, [pc, #144]	; (800522c <HAL_RCC_GetSysClockFreq+0x10c>)
 800519a:	61bb      	str	r3, [r7, #24]
 800519c:	e004      	b.n	80051a8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	2b08      	cmp	r3, #8
 80051a2:	d101      	bne.n	80051a8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80051a4:	4b22      	ldr	r3, [pc, #136]	; (8005230 <HAL_RCC_GetSysClockFreq+0x110>)
 80051a6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	2b0c      	cmp	r3, #12
 80051ac:	d133      	bne.n	8005216 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80051ae:	4b1d      	ldr	r3, [pc, #116]	; (8005224 <HAL_RCC_GetSysClockFreq+0x104>)
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	f003 0303 	and.w	r3, r3, #3
 80051b6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	2b02      	cmp	r3, #2
 80051bc:	d002      	beq.n	80051c4 <HAL_RCC_GetSysClockFreq+0xa4>
 80051be:	2b03      	cmp	r3, #3
 80051c0:	d003      	beq.n	80051ca <HAL_RCC_GetSysClockFreq+0xaa>
 80051c2:	e005      	b.n	80051d0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80051c4:	4b19      	ldr	r3, [pc, #100]	; (800522c <HAL_RCC_GetSysClockFreq+0x10c>)
 80051c6:	617b      	str	r3, [r7, #20]
      break;
 80051c8:	e005      	b.n	80051d6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80051ca:	4b19      	ldr	r3, [pc, #100]	; (8005230 <HAL_RCC_GetSysClockFreq+0x110>)
 80051cc:	617b      	str	r3, [r7, #20]
      break;
 80051ce:	e002      	b.n	80051d6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	617b      	str	r3, [r7, #20]
      break;
 80051d4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051d6:	4b13      	ldr	r3, [pc, #76]	; (8005224 <HAL_RCC_GetSysClockFreq+0x104>)
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	091b      	lsrs	r3, r3, #4
 80051dc:	f003 0307 	and.w	r3, r3, #7
 80051e0:	3301      	adds	r3, #1
 80051e2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80051e4:	4b0f      	ldr	r3, [pc, #60]	; (8005224 <HAL_RCC_GetSysClockFreq+0x104>)
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	0a1b      	lsrs	r3, r3, #8
 80051ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051ee:	697a      	ldr	r2, [r7, #20]
 80051f0:	fb02 f203 	mul.w	r2, r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051fa:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051fc:	4b09      	ldr	r3, [pc, #36]	; (8005224 <HAL_RCC_GetSysClockFreq+0x104>)
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	0e5b      	lsrs	r3, r3, #25
 8005202:	f003 0303 	and.w	r3, r3, #3
 8005206:	3301      	adds	r3, #1
 8005208:	005b      	lsls	r3, r3, #1
 800520a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	fbb2 f3f3 	udiv	r3, r2, r3
 8005214:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005216:	69bb      	ldr	r3, [r7, #24]
}
 8005218:	4618      	mov	r0, r3
 800521a:	3724      	adds	r7, #36	; 0x24
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr
 8005224:	40021000 	.word	0x40021000
 8005228:	0800aed8 	.word	0x0800aed8
 800522c:	00f42400 	.word	0x00f42400
 8005230:	007a1200 	.word	0x007a1200

08005234 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005234:	b480      	push	{r7}
 8005236:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005238:	4b03      	ldr	r3, [pc, #12]	; (8005248 <HAL_RCC_GetHCLKFreq+0x14>)
 800523a:	681b      	ldr	r3, [r3, #0]
}
 800523c:	4618      	mov	r0, r3
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	20000000 	.word	0x20000000

0800524c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005250:	f7ff fff0 	bl	8005234 <HAL_RCC_GetHCLKFreq>
 8005254:	4601      	mov	r1, r0
 8005256:	4b06      	ldr	r3, [pc, #24]	; (8005270 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	0a1b      	lsrs	r3, r3, #8
 800525c:	f003 0307 	and.w	r3, r3, #7
 8005260:	4a04      	ldr	r2, [pc, #16]	; (8005274 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005262:	5cd3      	ldrb	r3, [r2, r3]
 8005264:	f003 031f 	and.w	r3, r3, #31
 8005268:	fa21 f303 	lsr.w	r3, r1, r3
}
 800526c:	4618      	mov	r0, r3
 800526e:	bd80      	pop	{r7, pc}
 8005270:	40021000 	.word	0x40021000
 8005274:	0800aed0 	.word	0x0800aed0

08005278 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800527c:	f7ff ffda 	bl	8005234 <HAL_RCC_GetHCLKFreq>
 8005280:	4601      	mov	r1, r0
 8005282:	4b06      	ldr	r3, [pc, #24]	; (800529c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	0adb      	lsrs	r3, r3, #11
 8005288:	f003 0307 	and.w	r3, r3, #7
 800528c:	4a04      	ldr	r2, [pc, #16]	; (80052a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800528e:	5cd3      	ldrb	r3, [r2, r3]
 8005290:	f003 031f 	and.w	r3, r3, #31
 8005294:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005298:	4618      	mov	r0, r3
 800529a:	bd80      	pop	{r7, pc}
 800529c:	40021000 	.word	0x40021000
 80052a0:	0800aed0 	.word	0x0800aed0

080052a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80052ac:	2300      	movs	r3, #0
 80052ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80052b0:	4b2a      	ldr	r3, [pc, #168]	; (800535c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d003      	beq.n	80052c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80052bc:	f7ff f962 	bl	8004584 <HAL_PWREx_GetVoltageRange>
 80052c0:	6178      	str	r0, [r7, #20]
 80052c2:	e014      	b.n	80052ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80052c4:	4b25      	ldr	r3, [pc, #148]	; (800535c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052c8:	4a24      	ldr	r2, [pc, #144]	; (800535c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052ce:	6593      	str	r3, [r2, #88]	; 0x58
 80052d0:	4b22      	ldr	r3, [pc, #136]	; (800535c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052d8:	60fb      	str	r3, [r7, #12]
 80052da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80052dc:	f7ff f952 	bl	8004584 <HAL_PWREx_GetVoltageRange>
 80052e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80052e2:	4b1e      	ldr	r3, [pc, #120]	; (800535c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052e6:	4a1d      	ldr	r2, [pc, #116]	; (800535c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052ec:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052f4:	d10b      	bne.n	800530e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2b80      	cmp	r3, #128	; 0x80
 80052fa:	d919      	bls.n	8005330 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2ba0      	cmp	r3, #160	; 0xa0
 8005300:	d902      	bls.n	8005308 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005302:	2302      	movs	r3, #2
 8005304:	613b      	str	r3, [r7, #16]
 8005306:	e013      	b.n	8005330 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005308:	2301      	movs	r3, #1
 800530a:	613b      	str	r3, [r7, #16]
 800530c:	e010      	b.n	8005330 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2b80      	cmp	r3, #128	; 0x80
 8005312:	d902      	bls.n	800531a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005314:	2303      	movs	r3, #3
 8005316:	613b      	str	r3, [r7, #16]
 8005318:	e00a      	b.n	8005330 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2b80      	cmp	r3, #128	; 0x80
 800531e:	d102      	bne.n	8005326 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005320:	2302      	movs	r3, #2
 8005322:	613b      	str	r3, [r7, #16]
 8005324:	e004      	b.n	8005330 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2b70      	cmp	r3, #112	; 0x70
 800532a:	d101      	bne.n	8005330 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800532c:	2301      	movs	r3, #1
 800532e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005330:	4b0b      	ldr	r3, [pc, #44]	; (8005360 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f023 0207 	bic.w	r2, r3, #7
 8005338:	4909      	ldr	r1, [pc, #36]	; (8005360 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	4313      	orrs	r3, r2
 800533e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005340:	4b07      	ldr	r3, [pc, #28]	; (8005360 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0307 	and.w	r3, r3, #7
 8005348:	693a      	ldr	r2, [r7, #16]
 800534a:	429a      	cmp	r2, r3
 800534c:	d001      	beq.n	8005352 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e000      	b.n	8005354 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005352:	2300      	movs	r3, #0
}
 8005354:	4618      	mov	r0, r3
 8005356:	3718      	adds	r7, #24
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}
 800535c:	40021000 	.word	0x40021000
 8005360:	40022000 	.word	0x40022000

08005364 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800536c:	2300      	movs	r3, #0
 800536e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005370:	2300      	movs	r3, #0
 8005372:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800537c:	2b00      	cmp	r3, #0
 800537e:	d03f      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005384:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005388:	d01c      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800538a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800538e:	d802      	bhi.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8005390:	2b00      	cmp	r3, #0
 8005392:	d00e      	beq.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8005394:	e01f      	b.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8005396:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800539a:	d003      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800539c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80053a0:	d01c      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x78>
 80053a2:	e018      	b.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80053a4:	4b85      	ldr	r3, [pc, #532]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	4a84      	ldr	r2, [pc, #528]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053ae:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80053b0:	e015      	b.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	3304      	adds	r3, #4
 80053b6:	2100      	movs	r1, #0
 80053b8:	4618      	mov	r0, r3
 80053ba:	f000 ff41 	bl	8006240 <RCCEx_PLLSAI1_Config>
 80053be:	4603      	mov	r3, r0
 80053c0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80053c2:	e00c      	b.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	3320      	adds	r3, #32
 80053c8:	2100      	movs	r1, #0
 80053ca:	4618      	mov	r0, r3
 80053cc:	f001 f828 	bl	8006420 <RCCEx_PLLSAI2_Config>
 80053d0:	4603      	mov	r3, r0
 80053d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80053d4:	e003      	b.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	74fb      	strb	r3, [r7, #19]
      break;
 80053da:	e000      	b.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80053dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80053de:	7cfb      	ldrb	r3, [r7, #19]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d10b      	bne.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80053e4:	4b75      	ldr	r3, [pc, #468]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053f2:	4972      	ldr	r1, [pc, #456]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053f4:	4313      	orrs	r3, r2
 80053f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80053fa:	e001      	b.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053fc:	7cfb      	ldrb	r3, [r7, #19]
 80053fe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005408:	2b00      	cmp	r3, #0
 800540a:	d03f      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005410:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005414:	d01c      	beq.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005416:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800541a:	d802      	bhi.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 800541c:	2b00      	cmp	r3, #0
 800541e:	d00e      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0xda>
 8005420:	e01f      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005422:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005426:	d003      	beq.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8005428:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800542c:	d01c      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800542e:	e018      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005430:	4b62      	ldr	r3, [pc, #392]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	4a61      	ldr	r2, [pc, #388]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005436:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800543a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800543c:	e015      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	3304      	adds	r3, #4
 8005442:	2100      	movs	r1, #0
 8005444:	4618      	mov	r0, r3
 8005446:	f000 fefb 	bl	8006240 <RCCEx_PLLSAI1_Config>
 800544a:	4603      	mov	r3, r0
 800544c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800544e:	e00c      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	3320      	adds	r3, #32
 8005454:	2100      	movs	r1, #0
 8005456:	4618      	mov	r0, r3
 8005458:	f000 ffe2 	bl	8006420 <RCCEx_PLLSAI2_Config>
 800545c:	4603      	mov	r3, r0
 800545e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005460:	e003      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	74fb      	strb	r3, [r7, #19]
      break;
 8005466:	e000      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005468:	bf00      	nop
    }

    if(ret == HAL_OK)
 800546a:	7cfb      	ldrb	r3, [r7, #19]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d10b      	bne.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005470:	4b52      	ldr	r3, [pc, #328]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005472:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005476:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800547e:	494f      	ldr	r1, [pc, #316]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005480:	4313      	orrs	r3, r2
 8005482:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005486:	e001      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005488:	7cfb      	ldrb	r3, [r7, #19]
 800548a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005494:	2b00      	cmp	r3, #0
 8005496:	f000 80a0 	beq.w	80055da <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800549a:	2300      	movs	r3, #0
 800549c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800549e:	4b47      	ldr	r3, [pc, #284]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80054a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d101      	bne.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80054aa:	2301      	movs	r3, #1
 80054ac:	e000      	b.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80054ae:	2300      	movs	r3, #0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d00d      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054b4:	4b41      	ldr	r3, [pc, #260]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80054b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054b8:	4a40      	ldr	r2, [pc, #256]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80054ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054be:	6593      	str	r3, [r2, #88]	; 0x58
 80054c0:	4b3e      	ldr	r3, [pc, #248]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80054c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054c8:	60bb      	str	r3, [r7, #8]
 80054ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054cc:	2301      	movs	r3, #1
 80054ce:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80054d0:	4b3b      	ldr	r3, [pc, #236]	; (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a3a      	ldr	r2, [pc, #232]	; (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80054d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054da:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80054dc:	f7fc fe30 	bl	8002140 <HAL_GetTick>
 80054e0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80054e2:	e009      	b.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054e4:	f7fc fe2c 	bl	8002140 <HAL_GetTick>
 80054e8:	4602      	mov	r2, r0
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	1ad3      	subs	r3, r2, r3
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	d902      	bls.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80054f2:	2303      	movs	r3, #3
 80054f4:	74fb      	strb	r3, [r7, #19]
        break;
 80054f6:	e005      	b.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80054f8:	4b31      	ldr	r3, [pc, #196]	; (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005500:	2b00      	cmp	r3, #0
 8005502:	d0ef      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8005504:	7cfb      	ldrb	r3, [r7, #19]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d15c      	bne.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800550a:	4b2c      	ldr	r3, [pc, #176]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800550c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005510:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005514:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d01f      	beq.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	429a      	cmp	r2, r3
 8005526:	d019      	beq.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005528:	4b24      	ldr	r3, [pc, #144]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800552a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800552e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005532:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005534:	4b21      	ldr	r3, [pc, #132]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005536:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800553a:	4a20      	ldr	r2, [pc, #128]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800553c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005540:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005544:	4b1d      	ldr	r3, [pc, #116]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005546:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800554a:	4a1c      	ldr	r2, [pc, #112]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800554c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005550:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005554:	4a19      	ldr	r2, [pc, #100]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	d016      	beq.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005566:	f7fc fdeb 	bl	8002140 <HAL_GetTick>
 800556a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800556c:	e00b      	b.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800556e:	f7fc fde7 	bl	8002140 <HAL_GetTick>
 8005572:	4602      	mov	r2, r0
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	1ad3      	subs	r3, r2, r3
 8005578:	f241 3288 	movw	r2, #5000	; 0x1388
 800557c:	4293      	cmp	r3, r2
 800557e:	d902      	bls.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8005580:	2303      	movs	r3, #3
 8005582:	74fb      	strb	r3, [r7, #19]
            break;
 8005584:	e006      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005586:	4b0d      	ldr	r3, [pc, #52]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800558c:	f003 0302 	and.w	r3, r3, #2
 8005590:	2b00      	cmp	r3, #0
 8005592:	d0ec      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8005594:	7cfb      	ldrb	r3, [r7, #19]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d10c      	bne.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800559a:	4b08      	ldr	r3, [pc, #32]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800559c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055aa:	4904      	ldr	r1, [pc, #16]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80055ac:	4313      	orrs	r3, r2
 80055ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80055b2:	e009      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80055b4:	7cfb      	ldrb	r3, [r7, #19]
 80055b6:	74bb      	strb	r3, [r7, #18]
 80055b8:	e006      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80055ba:	bf00      	nop
 80055bc:	40021000 	.word	0x40021000
 80055c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055c4:	7cfb      	ldrb	r3, [r7, #19]
 80055c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80055c8:	7c7b      	ldrb	r3, [r7, #17]
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d105      	bne.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055ce:	4b9e      	ldr	r3, [pc, #632]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80055d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055d2:	4a9d      	ldr	r2, [pc, #628]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80055d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055d8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 0301 	and.w	r3, r3, #1
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00a      	beq.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80055e6:	4b98      	ldr	r3, [pc, #608]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80055e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055ec:	f023 0203 	bic.w	r2, r3, #3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f4:	4994      	ldr	r1, [pc, #592]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80055f6:	4313      	orrs	r3, r2
 80055f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 0302 	and.w	r3, r3, #2
 8005604:	2b00      	cmp	r3, #0
 8005606:	d00a      	beq.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005608:	4b8f      	ldr	r3, [pc, #572]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800560a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800560e:	f023 020c 	bic.w	r2, r3, #12
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005616:	498c      	ldr	r1, [pc, #560]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005618:	4313      	orrs	r3, r2
 800561a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 0304 	and.w	r3, r3, #4
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00a      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800562a:	4b87      	ldr	r3, [pc, #540]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800562c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005630:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005638:	4983      	ldr	r1, [pc, #524]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800563a:	4313      	orrs	r3, r2
 800563c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0308 	and.w	r3, r3, #8
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00a      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800564c:	4b7e      	ldr	r3, [pc, #504]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800564e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005652:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800565a:	497b      	ldr	r1, [pc, #492]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800565c:	4313      	orrs	r3, r2
 800565e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 0310 	and.w	r3, r3, #16
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00a      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800566e:	4b76      	ldr	r3, [pc, #472]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005674:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800567c:	4972      	ldr	r1, [pc, #456]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800567e:	4313      	orrs	r3, r2
 8005680:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 0320 	and.w	r3, r3, #32
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00a      	beq.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005690:	4b6d      	ldr	r3, [pc, #436]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005696:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800569e:	496a      	ldr	r1, [pc, #424]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056a0:	4313      	orrs	r3, r2
 80056a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00a      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056b2:	4b65      	ldr	r3, [pc, #404]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056c0:	4961      	ldr	r1, [pc, #388]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056c2:	4313      	orrs	r3, r2
 80056c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00a      	beq.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80056d4:	4b5c      	ldr	r3, [pc, #368]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056e2:	4959      	ldr	r1, [pc, #356]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056e4:	4313      	orrs	r3, r2
 80056e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d00a      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056f6:	4b54      	ldr	r3, [pc, #336]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056fc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005704:	4950      	ldr	r1, [pc, #320]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005706:	4313      	orrs	r3, r2
 8005708:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00a      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005718:	4b4b      	ldr	r3, [pc, #300]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800571a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800571e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005726:	4948      	ldr	r1, [pc, #288]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005728:	4313      	orrs	r3, r2
 800572a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005736:	2b00      	cmp	r3, #0
 8005738:	d00a      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800573a:	4b43      	ldr	r3, [pc, #268]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800573c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005740:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005748:	493f      	ldr	r1, [pc, #252]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800574a:	4313      	orrs	r3, r2
 800574c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005758:	2b00      	cmp	r3, #0
 800575a:	d028      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800575c:	4b3a      	ldr	r3, [pc, #232]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800575e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005762:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800576a:	4937      	ldr	r1, [pc, #220]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800576c:	4313      	orrs	r3, r2
 800576e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005776:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800577a:	d106      	bne.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800577c:	4b32      	ldr	r3, [pc, #200]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	4a31      	ldr	r2, [pc, #196]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005782:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005786:	60d3      	str	r3, [r2, #12]
 8005788:	e011      	b.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800578e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005792:	d10c      	bne.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	3304      	adds	r3, #4
 8005798:	2101      	movs	r1, #1
 800579a:	4618      	mov	r0, r3
 800579c:	f000 fd50 	bl	8006240 <RCCEx_PLLSAI1_Config>
 80057a0:	4603      	mov	r3, r0
 80057a2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80057a4:	7cfb      	ldrb	r3, [r7, #19]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d001      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80057aa:	7cfb      	ldrb	r3, [r7, #19]
 80057ac:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d028      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80057ba:	4b23      	ldr	r3, [pc, #140]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057c0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057c8:	491f      	ldr	r1, [pc, #124]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057ca:	4313      	orrs	r3, r2
 80057cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80057d8:	d106      	bne.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057da:	4b1b      	ldr	r3, [pc, #108]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	4a1a      	ldr	r2, [pc, #104]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80057e4:	60d3      	str	r3, [r2, #12]
 80057e6:	e011      	b.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80057f0:	d10c      	bne.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	3304      	adds	r3, #4
 80057f6:	2101      	movs	r1, #1
 80057f8:	4618      	mov	r0, r3
 80057fa:	f000 fd21 	bl	8006240 <RCCEx_PLLSAI1_Config>
 80057fe:	4603      	mov	r3, r0
 8005800:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005802:	7cfb      	ldrb	r3, [r7, #19]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d001      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8005808:	7cfb      	ldrb	r3, [r7, #19]
 800580a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005814:	2b00      	cmp	r3, #0
 8005816:	d02b      	beq.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005818:	4b0b      	ldr	r3, [pc, #44]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800581a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800581e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005826:	4908      	ldr	r1, [pc, #32]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005828:	4313      	orrs	r3, r2
 800582a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005832:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005836:	d109      	bne.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005838:	4b03      	ldr	r3, [pc, #12]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	4a02      	ldr	r2, [pc, #8]	; (8005848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800583e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005842:	60d3      	str	r3, [r2, #12]
 8005844:	e014      	b.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8005846:	bf00      	nop
 8005848:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005850:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005854:	d10c      	bne.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	3304      	adds	r3, #4
 800585a:	2101      	movs	r1, #1
 800585c:	4618      	mov	r0, r3
 800585e:	f000 fcef 	bl	8006240 <RCCEx_PLLSAI1_Config>
 8005862:	4603      	mov	r3, r0
 8005864:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005866:	7cfb      	ldrb	r3, [r7, #19]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d001      	beq.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 800586c:	7cfb      	ldrb	r3, [r7, #19]
 800586e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005878:	2b00      	cmp	r3, #0
 800587a:	d02f      	beq.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800587c:	4b2b      	ldr	r3, [pc, #172]	; (800592c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800587e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005882:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800588a:	4928      	ldr	r1, [pc, #160]	; (800592c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800588c:	4313      	orrs	r3, r2
 800588e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005896:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800589a:	d10d      	bne.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	3304      	adds	r3, #4
 80058a0:	2102      	movs	r1, #2
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 fccc 	bl	8006240 <RCCEx_PLLSAI1_Config>
 80058a8:	4603      	mov	r3, r0
 80058aa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058ac:	7cfb      	ldrb	r3, [r7, #19]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d014      	beq.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80058b2:	7cfb      	ldrb	r3, [r7, #19]
 80058b4:	74bb      	strb	r3, [r7, #18]
 80058b6:	e011      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80058bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80058c0:	d10c      	bne.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	3320      	adds	r3, #32
 80058c6:	2102      	movs	r1, #2
 80058c8:	4618      	mov	r0, r3
 80058ca:	f000 fda9 	bl	8006420 <RCCEx_PLLSAI2_Config>
 80058ce:	4603      	mov	r3, r0
 80058d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058d2:	7cfb      	ldrb	r3, [r7, #19]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d001      	beq.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80058d8:	7cfb      	ldrb	r3, [r7, #19]
 80058da:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d00a      	beq.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80058e8:	4b10      	ldr	r3, [pc, #64]	; (800592c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80058ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058ee:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80058f6:	490d      	ldr	r1, [pc, #52]	; (800592c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80058f8:	4313      	orrs	r3, r2
 80058fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005906:	2b00      	cmp	r3, #0
 8005908:	d00b      	beq.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800590a:	4b08      	ldr	r3, [pc, #32]	; (800592c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800590c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005910:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800591a:	4904      	ldr	r1, [pc, #16]	; (800592c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800591c:	4313      	orrs	r3, r2
 800591e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005922:	7cbb      	ldrb	r3, [r7, #18]
}
 8005924:	4618      	mov	r0, r3
 8005926:	3718      	adds	r7, #24
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}
 800592c:	40021000 	.word	0x40021000

08005930 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b088      	sub	sp, #32
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8005938:	2300      	movs	r3, #0
 800593a:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005942:	d137      	bne.n	80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005944:	4bb8      	ldr	r3, [pc, #736]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800594a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800594e:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005956:	d014      	beq.n	8005982 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8005958:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800595c:	d01e      	beq.n	800599c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 800595e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005962:	d001      	beq.n	8005968 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8005964:	f000 bc53 	b.w	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005968:	4baf      	ldr	r3, [pc, #700]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800596a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800596e:	f003 0302 	and.w	r3, r3, #2
 8005972:	2b02      	cmp	r3, #2
 8005974:	f040 8446 	bne.w	8006204 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        frequency = LSE_VALUE;
 8005978:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800597c:	61fb      	str	r3, [r7, #28]
      break;
 800597e:	f000 bc41 	b.w	8006204 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005982:	4ba9      	ldr	r3, [pc, #676]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005984:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005988:	f003 0302 	and.w	r3, r3, #2
 800598c:	2b02      	cmp	r3, #2
 800598e:	f040 843b 	bne.w	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
          frequency = LSI_VALUE;
 8005992:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8005996:	61fb      	str	r3, [r7, #28]
      break;
 8005998:	f000 bc36 	b.w	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800599c:	4ba2      	ldr	r3, [pc, #648]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80059a8:	f040 8430 	bne.w	800620c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        frequency = HSE_VALUE / 32U;
 80059ac:	4b9f      	ldr	r3, [pc, #636]	; (8005c2c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80059ae:	61fb      	str	r3, [r7, #28]
      break;
 80059b0:	f000 bc2c 	b.w	800620c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80059b4:	4b9c      	ldr	r3, [pc, #624]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	f003 0303 	and.w	r3, r3, #3
 80059bc:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	2b02      	cmp	r3, #2
 80059c2:	d023      	beq.n	8005a0c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80059c4:	2b03      	cmp	r3, #3
 80059c6:	d02e      	beq.n	8005a26 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d139      	bne.n	8005a40 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80059cc:	4b96      	ldr	r3, [pc, #600]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 0302 	and.w	r3, r3, #2
 80059d4:	2b02      	cmp	r3, #2
 80059d6:	d116      	bne.n	8005a06 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80059d8:	4b93      	ldr	r3, [pc, #588]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 0308 	and.w	r3, r3, #8
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d005      	beq.n	80059f0 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 80059e4:	4b90      	ldr	r3, [pc, #576]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	091b      	lsrs	r3, r3, #4
 80059ea:	f003 030f 	and.w	r3, r3, #15
 80059ee:	e005      	b.n	80059fc <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 80059f0:	4b8d      	ldr	r3, [pc, #564]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80059f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80059f6:	0a1b      	lsrs	r3, r3, #8
 80059f8:	f003 030f 	and.w	r3, r3, #15
 80059fc:	4a8c      	ldr	r2, [pc, #560]	; (8005c30 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80059fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a02:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005a04:	e01f      	b.n	8005a46 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8005a06:	2300      	movs	r3, #0
 8005a08:	61bb      	str	r3, [r7, #24]
      break;
 8005a0a:	e01c      	b.n	8005a46 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005a0c:	4b86      	ldr	r3, [pc, #536]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a18:	d102      	bne.n	8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 8005a1a:	4b86      	ldr	r3, [pc, #536]	; (8005c34 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005a1c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005a1e:	e012      	b.n	8005a46 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8005a20:	2300      	movs	r3, #0
 8005a22:	61bb      	str	r3, [r7, #24]
      break;
 8005a24:	e00f      	b.n	8005a46 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005a26:	4b80      	ldr	r3, [pc, #512]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a2e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005a32:	d102      	bne.n	8005a3a <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 8005a34:	4b80      	ldr	r3, [pc, #512]	; (8005c38 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8005a36:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005a38:	e005      	b.n	8005a46 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	61bb      	str	r3, [r7, #24]
      break;
 8005a3e:	e002      	b.n	8005a46 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8005a40:	2300      	movs	r3, #0
 8005a42:	61bb      	str	r3, [r7, #24]
      break;
 8005a44:	bf00      	nop
    }

    switch(PeriphClk)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a4c:	f000 8337 	beq.w	80060be <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 8005a50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a54:	d825      	bhi.n	8005aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 8005a56:	2b10      	cmp	r3, #16
 8005a58:	f000 81df 	beq.w	8005e1a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8005a5c:	2b10      	cmp	r3, #16
 8005a5e:	d80f      	bhi.n	8005a80 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	f000 8128 	beq.w	8005cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d803      	bhi.n	8005a72 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	f000 80ec 	beq.w	8005c48 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8005a70:	e3cd      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8005a72:	2b04      	cmp	r3, #4
 8005a74:	f000 8169 	beq.w	8005d4a <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8005a78:	2b08      	cmp	r3, #8
 8005a7a:	f000 819a 	beq.w	8005db2 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 8005a7e:	e3c6      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8005a80:	2b40      	cmp	r3, #64	; 0x40
 8005a82:	f000 82b3 	beq.w	8005fec <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 8005a86:	2b40      	cmp	r3, #64	; 0x40
 8005a88:	d803      	bhi.n	8005a92 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8005a8a:	2b20      	cmp	r3, #32
 8005a8c:	f000 81fd 	beq.w	8005e8a <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 8005a90:	e3bd      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8005a92:	2b80      	cmp	r3, #128	; 0x80
 8005a94:	f000 82cd 	beq.w	8006032 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8005a98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a9c:	f000 82ec 	beq.w	8006078 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
      break;
 8005aa0:	e3b5      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8005aa2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005aa6:	f000 822d 	beq.w	8005f04 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 8005aaa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005aae:	d811      	bhi.n	8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8005ab0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ab4:	d021      	beq.n	8005afa <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8005ab6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005aba:	d804      	bhi.n	8005ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8005abc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ac0:	f000 833e 	beq.w	8006140 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
      break;
 8005ac4:	e3a3      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8005ac6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005aca:	d01d      	beq.n	8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 8005acc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ad0:	d021      	beq.n	8005b16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8005ad2:	e39c      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8005ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ad8:	f000 8277 	beq.w	8005fca <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
 8005adc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ae0:	d804      	bhi.n	8005aec <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8005ae2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ae6:	f000 8371 	beq.w	80061cc <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
      break;
 8005aea:	e390      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8005aec:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005af0:	d011      	beq.n	8005b16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8005af2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005af6:	d00e      	beq.n	8005b16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8005af8:	e389      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8005afa:	69b9      	ldr	r1, [r7, #24]
 8005afc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005b00:	f000 fd68 	bl	80065d4 <RCCEx_GetSAIxPeriphCLKFreq>
 8005b04:	61f8      	str	r0, [r7, #28]
      break;
 8005b06:	e382      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8005b08:	69b9      	ldr	r1, [r7, #24]
 8005b0a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005b0e:	f000 fd61 	bl	80065d4 <RCCEx_GetSAIxPeriphCLKFreq>
 8005b12:	61f8      	str	r0, [r7, #28]
      break;
 8005b14:	e37b      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8005b16:	4b44      	ldr	r3, [pc, #272]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b1c:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8005b20:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b28:	d023      	beq.n	8005b72 <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 8005b2a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005b2e:	d003      	beq.n	8005b38 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8005b30:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005b34:	d04a      	beq.n	8005bcc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 8005b36:	e086      	b.n	8005c46 <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005b38:	4b3b      	ldr	r3, [pc, #236]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0302 	and.w	r3, r3, #2
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d17b      	bne.n	8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005b44:	4b38      	ldr	r3, [pc, #224]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0308 	and.w	r3, r3, #8
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d005      	beq.n	8005b5c <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 8005b50:	4b35      	ldr	r3, [pc, #212]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	091b      	lsrs	r3, r3, #4
 8005b56:	f003 030f 	and.w	r3, r3, #15
 8005b5a:	e005      	b.n	8005b68 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 8005b5c:	4b32      	ldr	r3, [pc, #200]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005b5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b62:	0a1b      	lsrs	r3, r3, #8
 8005b64:	f003 030f 	and.w	r3, r3, #15
 8005b68:	4a31      	ldr	r2, [pc, #196]	; (8005c30 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8005b6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b6e:	61fb      	str	r3, [r7, #28]
          break;
 8005b70:	e064      	b.n	8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8005b72:	4b2d      	ldr	r3, [pc, #180]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b7a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005b7e:	d15f      	bne.n	8005c40 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8005b80:	4b29      	ldr	r3, [pc, #164]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b88:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b8c:	d158      	bne.n	8005c40 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005b8e:	4b26      	ldr	r3, [pc, #152]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	0a1b      	lsrs	r3, r3, #8
 8005b94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b98:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	68fa      	ldr	r2, [r7, #12]
 8005b9e:	fb02 f203 	mul.w	r2, r2, r3
 8005ba2:	4b21      	ldr	r3, [pc, #132]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	091b      	lsrs	r3, r3, #4
 8005ba8:	f003 0307 	and.w	r3, r3, #7
 8005bac:	3301      	adds	r3, #1
 8005bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bb2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8005bb4:	4b1c      	ldr	r3, [pc, #112]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	0d5b      	lsrs	r3, r3, #21
 8005bba:	f003 0303 	and.w	r3, r3, #3
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	005b      	lsls	r3, r3, #1
 8005bc2:	69ba      	ldr	r2, [r7, #24]
 8005bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bc8:	61fb      	str	r3, [r7, #28]
          break;
 8005bca:	e039      	b.n	8005c40 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8005bcc:	4b16      	ldr	r3, [pc, #88]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005bd4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005bd8:	d134      	bne.n	8005c44 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8005bda:	4b13      	ldr	r3, [pc, #76]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005bdc:	691b      	ldr	r3, [r3, #16]
 8005bde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005be2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005be6:	d12d      	bne.n	8005c44 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005be8:	4b0f      	ldr	r3, [pc, #60]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005bea:	691b      	ldr	r3, [r3, #16]
 8005bec:	0a1b      	lsrs	r3, r3, #8
 8005bee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005bf2:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005bf4:	69bb      	ldr	r3, [r7, #24]
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	fb02 f203 	mul.w	r2, r2, r3
 8005bfc:	4b0a      	ldr	r3, [pc, #40]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	091b      	lsrs	r3, r3, #4
 8005c02:	f003 0307 	and.w	r3, r3, #7
 8005c06:	3301      	adds	r3, #1
 8005c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c0c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8005c0e:	4b06      	ldr	r3, [pc, #24]	; (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005c10:	691b      	ldr	r3, [r3, #16]
 8005c12:	0d5b      	lsrs	r3, r3, #21
 8005c14:	f003 0303 	and.w	r3, r3, #3
 8005c18:	3301      	adds	r3, #1
 8005c1a:	005b      	lsls	r3, r3, #1
 8005c1c:	69ba      	ldr	r2, [r7, #24]
 8005c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c22:	61fb      	str	r3, [r7, #28]
          break;
 8005c24:	e00e      	b.n	8005c44 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8005c26:	bf00      	nop
 8005c28:	40021000 	.word	0x40021000
 8005c2c:	0003d090 	.word	0x0003d090
 8005c30:	0800aed8 	.word	0x0800aed8
 8005c34:	00f42400 	.word	0x00f42400
 8005c38:	007a1200 	.word	0x007a1200
          break;
 8005c3c:	bf00      	nop
 8005c3e:	e2e6      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8005c40:	bf00      	nop
 8005c42:	e2e4      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8005c44:	bf00      	nop
        break;
 8005c46:	e2e2      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8005c48:	4bac      	ldr	r3, [pc, #688]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c4e:	f003 0303 	and.w	r3, r3, #3
 8005c52:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	2b03      	cmp	r3, #3
 8005c58:	d827      	bhi.n	8005caa <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8005c5a:	a201      	add	r2, pc, #4	; (adr r2, 8005c60 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8005c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c60:	08005c71 	.word	0x08005c71
 8005c64:	08005c79 	.word	0x08005c79
 8005c68:	08005c81 	.word	0x08005c81
 8005c6c:	08005c95 	.word	0x08005c95
          frequency = HAL_RCC_GetPCLK2Freq();
 8005c70:	f7ff fb02 	bl	8005278 <HAL_RCC_GetPCLK2Freq>
 8005c74:	61f8      	str	r0, [r7, #28]
          break;
 8005c76:	e01d      	b.n	8005cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 8005c78:	f7ff fa52 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 8005c7c:	61f8      	str	r0, [r7, #28]
          break;
 8005c7e:	e019      	b.n	8005cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005c80:	4b9e      	ldr	r3, [pc, #632]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c8c:	d10f      	bne.n	8005cae <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 8005c8e:	4b9c      	ldr	r3, [pc, #624]	; (8005f00 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8005c90:	61fb      	str	r3, [r7, #28]
          break;
 8005c92:	e00c      	b.n	8005cae <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005c94:	4b99      	ldr	r3, [pc, #612]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c9a:	f003 0302 	and.w	r3, r3, #2
 8005c9e:	2b02      	cmp	r3, #2
 8005ca0:	d107      	bne.n	8005cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 8005ca2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ca6:	61fb      	str	r3, [r7, #28]
          break;
 8005ca8:	e003      	b.n	8005cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 8005caa:	bf00      	nop
 8005cac:	e2af      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8005cae:	bf00      	nop
 8005cb0:	e2ad      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8005cb2:	bf00      	nop
        break;
 8005cb4:	e2ab      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8005cb6:	4b91      	ldr	r3, [pc, #580]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cbc:	f003 030c 	and.w	r3, r3, #12
 8005cc0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	2b0c      	cmp	r3, #12
 8005cc6:	d83a      	bhi.n	8005d3e <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8005cc8:	a201      	add	r2, pc, #4	; (adr r2, 8005cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8005cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cce:	bf00      	nop
 8005cd0:	08005d05 	.word	0x08005d05
 8005cd4:	08005d3f 	.word	0x08005d3f
 8005cd8:	08005d3f 	.word	0x08005d3f
 8005cdc:	08005d3f 	.word	0x08005d3f
 8005ce0:	08005d0d 	.word	0x08005d0d
 8005ce4:	08005d3f 	.word	0x08005d3f
 8005ce8:	08005d3f 	.word	0x08005d3f
 8005cec:	08005d3f 	.word	0x08005d3f
 8005cf0:	08005d15 	.word	0x08005d15
 8005cf4:	08005d3f 	.word	0x08005d3f
 8005cf8:	08005d3f 	.word	0x08005d3f
 8005cfc:	08005d3f 	.word	0x08005d3f
 8005d00:	08005d29 	.word	0x08005d29
          frequency = HAL_RCC_GetPCLK1Freq();
 8005d04:	f7ff faa2 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 8005d08:	61f8      	str	r0, [r7, #28]
          break;
 8005d0a:	e01d      	b.n	8005d48 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 8005d0c:	f7ff fa08 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 8005d10:	61f8      	str	r0, [r7, #28]
          break;
 8005d12:	e019      	b.n	8005d48 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005d14:	4b79      	ldr	r3, [pc, #484]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d20:	d10f      	bne.n	8005d42 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 8005d22:	4b77      	ldr	r3, [pc, #476]	; (8005f00 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8005d24:	61fb      	str	r3, [r7, #28]
          break;
 8005d26:	e00c      	b.n	8005d42 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005d28:	4b74      	ldr	r3, [pc, #464]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d2e:	f003 0302 	and.w	r3, r3, #2
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d107      	bne.n	8005d46 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 8005d36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d3a:	61fb      	str	r3, [r7, #28]
          break;
 8005d3c:	e003      	b.n	8005d46 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 8005d3e:	bf00      	nop
 8005d40:	e265      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8005d42:	bf00      	nop
 8005d44:	e263      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8005d46:	bf00      	nop
        break;
 8005d48:	e261      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8005d4a:	4b6c      	ldr	r3, [pc, #432]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d50:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005d54:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	2b10      	cmp	r3, #16
 8005d5a:	d00d      	beq.n	8005d78 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 8005d5c:	2b10      	cmp	r3, #16
 8005d5e:	d802      	bhi.n	8005d66 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d005      	beq.n	8005d70 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 8005d64:	e024      	b.n	8005db0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 8005d66:	2b20      	cmp	r3, #32
 8005d68:	d00a      	beq.n	8005d80 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8005d6a:	2b30      	cmp	r3, #48	; 0x30
 8005d6c:	d012      	beq.n	8005d94 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 8005d6e:	e01f      	b.n	8005db0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005d70:	f7ff fa6c 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 8005d74:	61f8      	str	r0, [r7, #28]
          break;
 8005d76:	e01b      	b.n	8005db0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 8005d78:	f7ff f9d2 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 8005d7c:	61f8      	str	r0, [r7, #28]
          break;
 8005d7e:	e017      	b.n	8005db0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005d80:	4b5e      	ldr	r3, [pc, #376]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d8c:	d10d      	bne.n	8005daa <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 8005d8e:	4b5c      	ldr	r3, [pc, #368]	; (8005f00 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8005d90:	61fb      	str	r3, [r7, #28]
          break;
 8005d92:	e00a      	b.n	8005daa <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005d94:	4b59      	ldr	r3, [pc, #356]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d9a:	f003 0302 	and.w	r3, r3, #2
 8005d9e:	2b02      	cmp	r3, #2
 8005da0:	d105      	bne.n	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 8005da2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005da6:	61fb      	str	r3, [r7, #28]
          break;
 8005da8:	e001      	b.n	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 8005daa:	bf00      	nop
 8005dac:	e22f      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8005dae:	bf00      	nop
        break;
 8005db0:	e22d      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8005db2:	4b52      	ldr	r3, [pc, #328]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005db8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005dbc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	2b40      	cmp	r3, #64	; 0x40
 8005dc2:	d00d      	beq.n	8005de0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 8005dc4:	2b40      	cmp	r3, #64	; 0x40
 8005dc6:	d802      	bhi.n	8005dce <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d005      	beq.n	8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 8005dcc:	e024      	b.n	8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 8005dce:	2b80      	cmp	r3, #128	; 0x80
 8005dd0:	d00a      	beq.n	8005de8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 8005dd2:	2bc0      	cmp	r3, #192	; 0xc0
 8005dd4:	d012      	beq.n	8005dfc <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 8005dd6:	e01f      	b.n	8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005dd8:	f7ff fa38 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 8005ddc:	61f8      	str	r0, [r7, #28]
          break;
 8005dde:	e01b      	b.n	8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 8005de0:	f7ff f99e 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 8005de4:	61f8      	str	r0, [r7, #28]
          break;
 8005de6:	e017      	b.n	8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005de8:	4b44      	ldr	r3, [pc, #272]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005df0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005df4:	d10d      	bne.n	8005e12 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 8005df6:	4b42      	ldr	r3, [pc, #264]	; (8005f00 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8005df8:	61fb      	str	r3, [r7, #28]
          break;
 8005dfa:	e00a      	b.n	8005e12 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005dfc:	4b3f      	ldr	r3, [pc, #252]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e02:	f003 0302 	and.w	r3, r3, #2
 8005e06:	2b02      	cmp	r3, #2
 8005e08:	d105      	bne.n	8005e16 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 8005e0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e0e:	61fb      	str	r3, [r7, #28]
          break;
 8005e10:	e001      	b.n	8005e16 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 8005e12:	bf00      	nop
 8005e14:	e1fb      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8005e16:	bf00      	nop
        break;
 8005e18:	e1f9      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8005e1a:	4b38      	ldr	r3, [pc, #224]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e24:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e2c:	d010      	beq.n	8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 8005e2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e32:	d802      	bhi.n	8005e3a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d007      	beq.n	8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 8005e38:	e026      	b.n	8005e88 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 8005e3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e3e:	d00b      	beq.n	8005e58 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 8005e40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e44:	d012      	beq.n	8005e6c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 8005e46:	e01f      	b.n	8005e88 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005e48:	f7ff fa00 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 8005e4c:	61f8      	str	r0, [r7, #28]
          break;
 8005e4e:	e01b      	b.n	8005e88 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 8005e50:	f7ff f966 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 8005e54:	61f8      	str	r0, [r7, #28]
          break;
 8005e56:	e017      	b.n	8005e88 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005e58:	4b28      	ldr	r3, [pc, #160]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e64:	d10d      	bne.n	8005e82 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 8005e66:	4b26      	ldr	r3, [pc, #152]	; (8005f00 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8005e68:	61fb      	str	r3, [r7, #28]
          break;
 8005e6a:	e00a      	b.n	8005e82 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005e6c:	4b23      	ldr	r3, [pc, #140]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e72:	f003 0302 	and.w	r3, r3, #2
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	d105      	bne.n	8005e86 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 8005e7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e7e:	61fb      	str	r3, [r7, #28]
          break;
 8005e80:	e001      	b.n	8005e86 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 8005e82:	bf00      	nop
 8005e84:	e1c3      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8005e86:	bf00      	nop
        break;
 8005e88:	e1c1      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005e8a:	4b1c      	ldr	r3, [pc, #112]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e90:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005e94:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e9c:	d010      	beq.n	8005ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 8005e9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ea2:	d802      	bhi.n	8005eaa <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d007      	beq.n	8005eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 8005ea8:	e026      	b.n	8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 8005eaa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005eae:	d00b      	beq.n	8005ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8005eb0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005eb4:	d012      	beq.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 8005eb6:	e01f      	b.n	8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005eb8:	f7ff f9c8 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 8005ebc:	61f8      	str	r0, [r7, #28]
          break;
 8005ebe:	e01b      	b.n	8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 8005ec0:	f7ff f92e 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 8005ec4:	61f8      	str	r0, [r7, #28]
          break;
 8005ec6:	e017      	b.n	8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005ec8:	4b0c      	ldr	r3, [pc, #48]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ed0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ed4:	d10d      	bne.n	8005ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 8005ed6:	4b0a      	ldr	r3, [pc, #40]	; (8005f00 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8005ed8:	61fb      	str	r3, [r7, #28]
          break;
 8005eda:	e00a      	b.n	8005ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005edc:	4b07      	ldr	r3, [pc, #28]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8005ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ee2:	f003 0302 	and.w	r3, r3, #2
 8005ee6:	2b02      	cmp	r3, #2
 8005ee8:	d105      	bne.n	8005ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 8005eea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005eee:	61fb      	str	r3, [r7, #28]
          break;
 8005ef0:	e001      	b.n	8005ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 8005ef2:	bf00      	nop
 8005ef4:	e18b      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8005ef6:	bf00      	nop
        break;
 8005ef8:	e189      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8005efa:	bf00      	nop
 8005efc:	40021000 	.word	0x40021000
 8005f00:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005f04:	4bae      	ldr	r3, [pc, #696]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8005f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f0a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005f0e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005f16:	d02f      	beq.n	8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 8005f18:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005f1c:	d003      	beq.n	8005f26 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8005f1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005f22:	d004      	beq.n	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 8005f24:	e050      	b.n	8005fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetSysClockFreq();
 8005f26:	f7ff f8fb 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 8005f2a:	61f8      	str	r0, [r7, #28]
          break;
 8005f2c:	e04c      	b.n	8005fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
 8005f2e:	4ba4      	ldr	r3, [pc, #656]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d043      	beq.n	8005fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005f3a:	4ba1      	ldr	r3, [pc, #644]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	0a1b      	lsrs	r3, r3, #8
 8005f40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f44:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	fb02 f203 	mul.w	r2, r2, r3
 8005f4e:	4b9c      	ldr	r3, [pc, #624]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	091b      	lsrs	r3, r3, #4
 8005f54:	f003 0307 	and.w	r3, r3, #7
 8005f58:	3301      	adds	r3, #1
 8005f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f5e:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8005f60:	4b97      	ldr	r3, [pc, #604]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	0e5b      	lsrs	r3, r3, #25
 8005f66:	f003 0303 	and.w	r3, r3, #3
 8005f6a:	3301      	adds	r3, #1
 8005f6c:	005b      	lsls	r3, r3, #1
 8005f6e:	69ba      	ldr	r2, [r7, #24]
 8005f70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f74:	61fb      	str	r3, [r7, #28]
          break;
 8005f76:	e024      	b.n	8005fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
 8005f78:	4b91      	ldr	r3, [pc, #580]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8005f7a:	695b      	ldr	r3, [r3, #20]
 8005f7c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d020      	beq.n	8005fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005f84:	4b8e      	ldr	r3, [pc, #568]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8005f86:	695b      	ldr	r3, [r3, #20]
 8005f88:	0a1b      	lsrs	r3, r3, #8
 8005f8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f8e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	68fa      	ldr	r2, [r7, #12]
 8005f94:	fb02 f203 	mul.w	r2, r2, r3
 8005f98:	4b89      	ldr	r3, [pc, #548]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	091b      	lsrs	r3, r3, #4
 8005f9e:	f003 0307 	and.w	r3, r3, #7
 8005fa2:	3301      	adds	r3, #1
 8005fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fa8:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8005faa:	4b85      	ldr	r3, [pc, #532]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	0e5b      	lsrs	r3, r3, #25
 8005fb0:	f003 0303 	and.w	r3, r3, #3
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	005b      	lsls	r3, r3, #1
 8005fb8:	69ba      	ldr	r2, [r7, #24]
 8005fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fbe:	61fb      	str	r3, [r7, #28]
          break;
 8005fc0:	e001      	b.n	8005fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          break;
 8005fc2:	bf00      	nop
 8005fc4:	e123      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8005fc6:	bf00      	nop
        break;
 8005fc8:	e121      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8005fca:	4b7d      	ldr	r3, [pc, #500]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8005fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fd0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005fd4:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d103      	bne.n	8005fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK2Freq();
 8005fdc:	f7ff f94c 	bl	8005278 <HAL_RCC_GetPCLK2Freq>
 8005fe0:	61f8      	str	r0, [r7, #28]
        break;
 8005fe2:	e114      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = HAL_RCC_GetSysClockFreq();
 8005fe4:	f7ff f89c 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 8005fe8:	61f8      	str	r0, [r7, #28]
        break;
 8005fea:	e110      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8005fec:	4b74      	ldr	r3, [pc, #464]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8005fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ff2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005ff6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ffe:	d009      	beq.n	8006014 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8006000:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006004:	d00a      	beq.n	800601c <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8006006:	2b00      	cmp	r3, #0
 8006008:	d000      	beq.n	800600c <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 800600a:	e011      	b.n	8006030 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetPCLK1Freq();
 800600c:	f7ff f91e 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 8006010:	61f8      	str	r0, [r7, #28]
          break;
 8006012:	e00d      	b.n	8006030 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetSysClockFreq();
 8006014:	f7ff f884 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 8006018:	61f8      	str	r0, [r7, #28]
          break;
 800601a:	e009      	b.n	8006030 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800601c:	4b68      	ldr	r3, [pc, #416]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006024:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006028:	d101      	bne.n	800602e <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
            frequency = HSI_VALUE;
 800602a:	4b66      	ldr	r3, [pc, #408]	; (80061c4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800602c:	61fb      	str	r3, [r7, #28]
          break;
 800602e:	bf00      	nop
        break;
 8006030:	e0ed      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006032:	4b63      	ldr	r3, [pc, #396]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006034:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006038:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800603c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006044:	d009      	beq.n	800605a <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 8006046:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800604a:	d00a      	beq.n	8006062 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
 800604c:	2b00      	cmp	r3, #0
 800604e:	d000      	beq.n	8006052 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 8006050:	e011      	b.n	8006076 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006052:	f7ff f8fb 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 8006056:	61f8      	str	r0, [r7, #28]
          break;
 8006058:	e00d      	b.n	8006076 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetSysClockFreq();
 800605a:	f7ff f861 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 800605e:	61f8      	str	r0, [r7, #28]
          break;
 8006060:	e009      	b.n	8006076 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006062:	4b57      	ldr	r3, [pc, #348]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800606a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800606e:	d101      	bne.n	8006074 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
            frequency = HSI_VALUE;
 8006070:	4b54      	ldr	r3, [pc, #336]	; (80061c4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8006072:	61fb      	str	r3, [r7, #28]
          break;
 8006074:	bf00      	nop
        break;
 8006076:	e0ca      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006078:	4b51      	ldr	r3, [pc, #324]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800607a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800607e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006082:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800608a:	d009      	beq.n	80060a0 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800608c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006090:	d00a      	beq.n	80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
 8006092:	2b00      	cmp	r3, #0
 8006094:	d000      	beq.n	8006098 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          break;
 8006096:	e011      	b.n	80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006098:	f7ff f8d8 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 800609c:	61f8      	str	r0, [r7, #28]
          break;
 800609e:	e00d      	b.n	80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 80060a0:	f7ff f83e 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 80060a4:	61f8      	str	r0, [r7, #28]
          break;
 80060a6:	e009      	b.n	80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80060a8:	4b45      	ldr	r3, [pc, #276]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060b4:	d101      	bne.n	80060ba <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = HSI_VALUE;
 80060b6:	4b43      	ldr	r3, [pc, #268]	; (80061c4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80060b8:	61fb      	str	r3, [r7, #28]
          break;
 80060ba:	bf00      	nop
        break;
 80060bc:	e0a7      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80060be:	4b40      	ldr	r3, [pc, #256]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80060c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060c4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80060c8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80060d0:	d010      	beq.n	80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 80060d2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80060d6:	d802      	bhi.n	80060de <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d007      	beq.n	80060ec <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 80060dc:	e02f      	b.n	800613e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
        switch(srcclk)
 80060de:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80060e2:	d012      	beq.n	800610a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 80060e4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80060e8:	d019      	beq.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 80060ea:	e028      	b.n	800613e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80060ec:	f7ff f8ae 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 80060f0:	61f8      	str	r0, [r7, #28]
          break;
 80060f2:	e024      	b.n	800613e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80060f4:	4b32      	ldr	r3, [pc, #200]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80060f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80060fa:	f003 0302 	and.w	r3, r3, #2
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d118      	bne.n	8006134 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
              frequency = LSI_VALUE;
 8006102:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006106:	61fb      	str	r3, [r7, #28]
          break;
 8006108:	e014      	b.n	8006134 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800610a:	4b2d      	ldr	r3, [pc, #180]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006112:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006116:	d10f      	bne.n	8006138 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
            frequency = HSI_VALUE;
 8006118:	4b2a      	ldr	r3, [pc, #168]	; (80061c4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800611a:	61fb      	str	r3, [r7, #28]
          break;
 800611c:	e00c      	b.n	8006138 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800611e:	4b28      	ldr	r3, [pc, #160]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006120:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006124:	f003 0302 	and.w	r3, r3, #2
 8006128:	2b02      	cmp	r3, #2
 800612a:	d107      	bne.n	800613c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
            frequency = LSE_VALUE;
 800612c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006130:	61fb      	str	r3, [r7, #28]
          break;
 8006132:	e003      	b.n	800613c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          break;
 8006134:	bf00      	nop
 8006136:	e06a      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8006138:	bf00      	nop
 800613a:	e068      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800613c:	bf00      	nop
        break;
 800613e:	e066      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006140:	4b1f      	ldr	r3, [pc, #124]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006146:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800614a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006152:	d010      	beq.n	8006176 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 8006154:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006158:	d802      	bhi.n	8006160 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 800615a:	2b00      	cmp	r3, #0
 800615c:	d007      	beq.n	800616e <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          break;
 800615e:	e034      	b.n	80061ca <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
        switch(srcclk)
 8006160:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006164:	d012      	beq.n	800618c <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 8006166:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800616a:	d019      	beq.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          break;
 800616c:	e02d      	b.n	80061ca <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800616e:	f7ff f86d 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 8006172:	61f8      	str	r0, [r7, #28]
          break;
 8006174:	e029      	b.n	80061ca <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006176:	4b12      	ldr	r3, [pc, #72]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006178:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800617c:	f003 0302 	and.w	r3, r3, #2
 8006180:	2b02      	cmp	r3, #2
 8006182:	d118      	bne.n	80061b6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = LSI_VALUE;
 8006184:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006188:	61fb      	str	r3, [r7, #28]
          break;
 800618a:	e014      	b.n	80061b6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800618c:	4b0c      	ldr	r3, [pc, #48]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006194:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006198:	d10f      	bne.n	80061ba <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
            frequency = HSI_VALUE;
 800619a:	4b0a      	ldr	r3, [pc, #40]	; (80061c4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800619c:	61fb      	str	r3, [r7, #28]
          break;
 800619e:	e00c      	b.n	80061ba <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80061a0:	4b07      	ldr	r3, [pc, #28]	; (80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80061a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061a6:	f003 0302 	and.w	r3, r3, #2
 80061aa:	2b02      	cmp	r3, #2
 80061ac:	d10c      	bne.n	80061c8 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
            frequency = LSE_VALUE;
 80061ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061b2:	61fb      	str	r3, [r7, #28]
          break;
 80061b4:	e008      	b.n	80061c8 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          break;
 80061b6:	bf00      	nop
 80061b8:	e029      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80061ba:	bf00      	nop
 80061bc:	e027      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80061be:	bf00      	nop
 80061c0:	40021000 	.word	0x40021000
 80061c4:	00f42400 	.word	0x00f42400
          break;
 80061c8:	bf00      	nop
        break;
 80061ca:	e020      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80061cc:	4b12      	ldr	r3, [pc, #72]	; (8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 80061ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061d2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80061d6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d003      	beq.n	80061e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 80061de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061e2:	d004      	beq.n	80061ee <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 80061e4:	e00d      	b.n	8006202 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          frequency = HAL_RCC_GetPCLK1Freq();
 80061e6:	f7ff f831 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 80061ea:	61f8      	str	r0, [r7, #28]
          break;
 80061ec:	e009      	b.n	8006202 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80061ee:	4b0a      	ldr	r3, [pc, #40]	; (8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061fa:	d101      	bne.n	8006200 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
            frequency = HSI_VALUE;
 80061fc:	4b07      	ldr	r3, [pc, #28]	; (800621c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
 80061fe:	61fb      	str	r3, [r7, #28]
          break;
 8006200:	bf00      	nop
        break;
 8006202:	e004      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8006204:	bf00      	nop
 8006206:	e002      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8006208:	bf00      	nop
 800620a:	e000      	b.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 800620c:	bf00      	nop
    }
  }

  return(frequency);
 800620e:	69fb      	ldr	r3, [r7, #28]
}
 8006210:	4618      	mov	r0, r3
 8006212:	3720      	adds	r7, #32
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	40021000 	.word	0x40021000
 800621c:	00f42400 	.word	0x00f42400

08006220 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006220:	b480      	push	{r7}
 8006222:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006224:	4b05      	ldr	r3, [pc, #20]	; (800623c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a04      	ldr	r2, [pc, #16]	; (800623c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800622a:	f043 0304 	orr.w	r3, r3, #4
 800622e:	6013      	str	r3, [r2, #0]
}
 8006230:	bf00      	nop
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr
 800623a:	bf00      	nop
 800623c:	40021000 	.word	0x40021000

08006240 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b084      	sub	sp, #16
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800624a:	2300      	movs	r3, #0
 800624c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800624e:	4b73      	ldr	r3, [pc, #460]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	f003 0303 	and.w	r3, r3, #3
 8006256:	2b00      	cmp	r3, #0
 8006258:	d018      	beq.n	800628c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800625a:	4b70      	ldr	r3, [pc, #448]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 800625c:	68db      	ldr	r3, [r3, #12]
 800625e:	f003 0203 	and.w	r2, r3, #3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	429a      	cmp	r2, r3
 8006268:	d10d      	bne.n	8006286 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
       ||
 800626e:	2b00      	cmp	r3, #0
 8006270:	d009      	beq.n	8006286 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006272:	4b6a      	ldr	r3, [pc, #424]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	091b      	lsrs	r3, r3, #4
 8006278:	f003 0307 	and.w	r3, r3, #7
 800627c:	1c5a      	adds	r2, r3, #1
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	685b      	ldr	r3, [r3, #4]
       ||
 8006282:	429a      	cmp	r2, r3
 8006284:	d044      	beq.n	8006310 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	73fb      	strb	r3, [r7, #15]
 800628a:	e041      	b.n	8006310 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2b02      	cmp	r3, #2
 8006292:	d00c      	beq.n	80062ae <RCCEx_PLLSAI1_Config+0x6e>
 8006294:	2b03      	cmp	r3, #3
 8006296:	d013      	beq.n	80062c0 <RCCEx_PLLSAI1_Config+0x80>
 8006298:	2b01      	cmp	r3, #1
 800629a:	d120      	bne.n	80062de <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800629c:	4b5f      	ldr	r3, [pc, #380]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 0302 	and.w	r3, r3, #2
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d11d      	bne.n	80062e4 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80062ac:	e01a      	b.n	80062e4 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80062ae:	4b5b      	ldr	r3, [pc, #364]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d116      	bne.n	80062e8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80062be:	e013      	b.n	80062e8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80062c0:	4b56      	ldr	r3, [pc, #344]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d10f      	bne.n	80062ec <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80062cc:	4b53      	ldr	r3, [pc, #332]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d109      	bne.n	80062ec <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80062dc:	e006      	b.n	80062ec <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	73fb      	strb	r3, [r7, #15]
      break;
 80062e2:	e004      	b.n	80062ee <RCCEx_PLLSAI1_Config+0xae>
      break;
 80062e4:	bf00      	nop
 80062e6:	e002      	b.n	80062ee <RCCEx_PLLSAI1_Config+0xae>
      break;
 80062e8:	bf00      	nop
 80062ea:	e000      	b.n	80062ee <RCCEx_PLLSAI1_Config+0xae>
      break;
 80062ec:	bf00      	nop
    }

    if(status == HAL_OK)
 80062ee:	7bfb      	ldrb	r3, [r7, #15]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d10d      	bne.n	8006310 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80062f4:	4b49      	ldr	r3, [pc, #292]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6819      	ldr	r1, [r3, #0]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	3b01      	subs	r3, #1
 8006306:	011b      	lsls	r3, r3, #4
 8006308:	430b      	orrs	r3, r1
 800630a:	4944      	ldr	r1, [pc, #272]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 800630c:	4313      	orrs	r3, r2
 800630e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006310:	7bfb      	ldrb	r3, [r7, #15]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d17d      	bne.n	8006412 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006316:	4b41      	ldr	r3, [pc, #260]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a40      	ldr	r2, [pc, #256]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 800631c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006320:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006322:	f7fb ff0d 	bl	8002140 <HAL_GetTick>
 8006326:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006328:	e009      	b.n	800633e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800632a:	f7fb ff09 	bl	8002140 <HAL_GetTick>
 800632e:	4602      	mov	r2, r0
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	1ad3      	subs	r3, r2, r3
 8006334:	2b02      	cmp	r3, #2
 8006336:	d902      	bls.n	800633e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8006338:	2303      	movs	r3, #3
 800633a:	73fb      	strb	r3, [r7, #15]
        break;
 800633c:	e005      	b.n	800634a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800633e:	4b37      	ldr	r3, [pc, #220]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006346:	2b00      	cmp	r3, #0
 8006348:	d1ef      	bne.n	800632a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800634a:	7bfb      	ldrb	r3, [r7, #15]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d160      	bne.n	8006412 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d111      	bne.n	800637a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006356:	4b31      	ldr	r3, [pc, #196]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006358:	691b      	ldr	r3, [r3, #16]
 800635a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800635e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	6892      	ldr	r2, [r2, #8]
 8006366:	0211      	lsls	r1, r2, #8
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	68d2      	ldr	r2, [r2, #12]
 800636c:	0912      	lsrs	r2, r2, #4
 800636e:	0452      	lsls	r2, r2, #17
 8006370:	430a      	orrs	r2, r1
 8006372:	492a      	ldr	r1, [pc, #168]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006374:	4313      	orrs	r3, r2
 8006376:	610b      	str	r3, [r1, #16]
 8006378:	e027      	b.n	80063ca <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	2b01      	cmp	r3, #1
 800637e:	d112      	bne.n	80063a6 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006380:	4b26      	ldr	r3, [pc, #152]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006388:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800638c:	687a      	ldr	r2, [r7, #4]
 800638e:	6892      	ldr	r2, [r2, #8]
 8006390:	0211      	lsls	r1, r2, #8
 8006392:	687a      	ldr	r2, [r7, #4]
 8006394:	6912      	ldr	r2, [r2, #16]
 8006396:	0852      	lsrs	r2, r2, #1
 8006398:	3a01      	subs	r2, #1
 800639a:	0552      	lsls	r2, r2, #21
 800639c:	430a      	orrs	r2, r1
 800639e:	491f      	ldr	r1, [pc, #124]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 80063a0:	4313      	orrs	r3, r2
 80063a2:	610b      	str	r3, [r1, #16]
 80063a4:	e011      	b.n	80063ca <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80063a6:	4b1d      	ldr	r3, [pc, #116]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80063ae:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	6892      	ldr	r2, [r2, #8]
 80063b6:	0211      	lsls	r1, r2, #8
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	6952      	ldr	r2, [r2, #20]
 80063bc:	0852      	lsrs	r2, r2, #1
 80063be:	3a01      	subs	r2, #1
 80063c0:	0652      	lsls	r2, r2, #25
 80063c2:	430a      	orrs	r2, r1
 80063c4:	4915      	ldr	r1, [pc, #84]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 80063c6:	4313      	orrs	r3, r2
 80063c8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80063ca:	4b14      	ldr	r3, [pc, #80]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a13      	ldr	r2, [pc, #76]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 80063d0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80063d4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063d6:	f7fb feb3 	bl	8002140 <HAL_GetTick>
 80063da:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80063dc:	e009      	b.n	80063f2 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80063de:	f7fb feaf 	bl	8002140 <HAL_GetTick>
 80063e2:	4602      	mov	r2, r0
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	1ad3      	subs	r3, r2, r3
 80063e8:	2b02      	cmp	r3, #2
 80063ea:	d902      	bls.n	80063f2 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80063ec:	2303      	movs	r3, #3
 80063ee:	73fb      	strb	r3, [r7, #15]
          break;
 80063f0:	e005      	b.n	80063fe <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80063f2:	4b0a      	ldr	r3, [pc, #40]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d0ef      	beq.n	80063de <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 80063fe:	7bfb      	ldrb	r3, [r7, #15]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d106      	bne.n	8006412 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006404:	4b05      	ldr	r3, [pc, #20]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006406:	691a      	ldr	r2, [r3, #16]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	699b      	ldr	r3, [r3, #24]
 800640c:	4903      	ldr	r1, [pc, #12]	; (800641c <RCCEx_PLLSAI1_Config+0x1dc>)
 800640e:	4313      	orrs	r3, r2
 8006410:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006412:	7bfb      	ldrb	r3, [r7, #15]
}
 8006414:	4618      	mov	r0, r3
 8006416:	3710      	adds	r7, #16
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}
 800641c:	40021000 	.word	0x40021000

08006420 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b084      	sub	sp, #16
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800642a:	2300      	movs	r3, #0
 800642c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800642e:	4b68      	ldr	r3, [pc, #416]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	f003 0303 	and.w	r3, r3, #3
 8006436:	2b00      	cmp	r3, #0
 8006438:	d018      	beq.n	800646c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800643a:	4b65      	ldr	r3, [pc, #404]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800643c:	68db      	ldr	r3, [r3, #12]
 800643e:	f003 0203 	and.w	r2, r3, #3
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	429a      	cmp	r2, r3
 8006448:	d10d      	bne.n	8006466 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
       ||
 800644e:	2b00      	cmp	r3, #0
 8006450:	d009      	beq.n	8006466 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006452:	4b5f      	ldr	r3, [pc, #380]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	091b      	lsrs	r3, r3, #4
 8006458:	f003 0307 	and.w	r3, r3, #7
 800645c:	1c5a      	adds	r2, r3, #1
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	685b      	ldr	r3, [r3, #4]
       ||
 8006462:	429a      	cmp	r2, r3
 8006464:	d044      	beq.n	80064f0 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	73fb      	strb	r3, [r7, #15]
 800646a:	e041      	b.n	80064f0 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	2b02      	cmp	r3, #2
 8006472:	d00c      	beq.n	800648e <RCCEx_PLLSAI2_Config+0x6e>
 8006474:	2b03      	cmp	r3, #3
 8006476:	d013      	beq.n	80064a0 <RCCEx_PLLSAI2_Config+0x80>
 8006478:	2b01      	cmp	r3, #1
 800647a:	d120      	bne.n	80064be <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800647c:	4b54      	ldr	r3, [pc, #336]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0302 	and.w	r3, r3, #2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d11d      	bne.n	80064c4 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800648c:	e01a      	b.n	80064c4 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800648e:	4b50      	ldr	r3, [pc, #320]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006496:	2b00      	cmp	r3, #0
 8006498:	d116      	bne.n	80064c8 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800649e:	e013      	b.n	80064c8 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80064a0:	4b4b      	ldr	r3, [pc, #300]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d10f      	bne.n	80064cc <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80064ac:	4b48      	ldr	r3, [pc, #288]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d109      	bne.n	80064cc <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80064bc:	e006      	b.n	80064cc <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	73fb      	strb	r3, [r7, #15]
      break;
 80064c2:	e004      	b.n	80064ce <RCCEx_PLLSAI2_Config+0xae>
      break;
 80064c4:	bf00      	nop
 80064c6:	e002      	b.n	80064ce <RCCEx_PLLSAI2_Config+0xae>
      break;
 80064c8:	bf00      	nop
 80064ca:	e000      	b.n	80064ce <RCCEx_PLLSAI2_Config+0xae>
      break;
 80064cc:	bf00      	nop
    }

    if(status == HAL_OK)
 80064ce:	7bfb      	ldrb	r3, [r7, #15]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d10d      	bne.n	80064f0 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80064d4:	4b3e      	ldr	r3, [pc, #248]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6819      	ldr	r1, [r3, #0]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	3b01      	subs	r3, #1
 80064e6:	011b      	lsls	r3, r3, #4
 80064e8:	430b      	orrs	r3, r1
 80064ea:	4939      	ldr	r1, [pc, #228]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80064ec:	4313      	orrs	r3, r2
 80064ee:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80064f0:	7bfb      	ldrb	r3, [r7, #15]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d167      	bne.n	80065c6 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80064f6:	4b36      	ldr	r3, [pc, #216]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a35      	ldr	r2, [pc, #212]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80064fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006500:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006502:	f7fb fe1d 	bl	8002140 <HAL_GetTick>
 8006506:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006508:	e009      	b.n	800651e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800650a:	f7fb fe19 	bl	8002140 <HAL_GetTick>
 800650e:	4602      	mov	r2, r0
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	1ad3      	subs	r3, r2, r3
 8006514:	2b02      	cmp	r3, #2
 8006516:	d902      	bls.n	800651e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8006518:	2303      	movs	r3, #3
 800651a:	73fb      	strb	r3, [r7, #15]
        break;
 800651c:	e005      	b.n	800652a <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800651e:	4b2c      	ldr	r3, [pc, #176]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006526:	2b00      	cmp	r3, #0
 8006528:	d1ef      	bne.n	800650a <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800652a:	7bfb      	ldrb	r3, [r7, #15]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d14a      	bne.n	80065c6 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d111      	bne.n	800655a <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006536:	4b26      	ldr	r3, [pc, #152]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006538:	695b      	ldr	r3, [r3, #20]
 800653a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800653e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	6892      	ldr	r2, [r2, #8]
 8006546:	0211      	lsls	r1, r2, #8
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	68d2      	ldr	r2, [r2, #12]
 800654c:	0912      	lsrs	r2, r2, #4
 800654e:	0452      	lsls	r2, r2, #17
 8006550:	430a      	orrs	r2, r1
 8006552:	491f      	ldr	r1, [pc, #124]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006554:	4313      	orrs	r3, r2
 8006556:	614b      	str	r3, [r1, #20]
 8006558:	e011      	b.n	800657e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800655a:	4b1d      	ldr	r3, [pc, #116]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800655c:	695b      	ldr	r3, [r3, #20]
 800655e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006562:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	6892      	ldr	r2, [r2, #8]
 800656a:	0211      	lsls	r1, r2, #8
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	6912      	ldr	r2, [r2, #16]
 8006570:	0852      	lsrs	r2, r2, #1
 8006572:	3a01      	subs	r2, #1
 8006574:	0652      	lsls	r2, r2, #25
 8006576:	430a      	orrs	r2, r1
 8006578:	4915      	ldr	r1, [pc, #84]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800657a:	4313      	orrs	r3, r2
 800657c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800657e:	4b14      	ldr	r3, [pc, #80]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a13      	ldr	r2, [pc, #76]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006584:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006588:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800658a:	f7fb fdd9 	bl	8002140 <HAL_GetTick>
 800658e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006590:	e009      	b.n	80065a6 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006592:	f7fb fdd5 	bl	8002140 <HAL_GetTick>
 8006596:	4602      	mov	r2, r0
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	1ad3      	subs	r3, r2, r3
 800659c:	2b02      	cmp	r3, #2
 800659e:	d902      	bls.n	80065a6 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80065a0:	2303      	movs	r3, #3
 80065a2:	73fb      	strb	r3, [r7, #15]
          break;
 80065a4:	e005      	b.n	80065b2 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80065a6:	4b0a      	ldr	r3, [pc, #40]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d0ef      	beq.n	8006592 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80065b2:	7bfb      	ldrb	r3, [r7, #15]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d106      	bne.n	80065c6 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80065b8:	4b05      	ldr	r3, [pc, #20]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80065ba:	695a      	ldr	r2, [r3, #20]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	695b      	ldr	r3, [r3, #20]
 80065c0:	4903      	ldr	r1, [pc, #12]	; (80065d0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80065c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3710      	adds	r7, #16
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}
 80065d0:	40021000 	.word	0x40021000

080065d4 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b089      	sub	sp, #36	; 0x24
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80065de:	2300      	movs	r3, #0
 80065e0:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80065e2:	2300      	movs	r3, #0
 80065e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80065e6:	2300      	movs	r3, #0
 80065e8:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065f0:	d10c      	bne.n	800660c <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80065f2:	4b62      	ldr	r3, [pc, #392]	; (800677c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80065f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065f8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80065fc:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006604:	d112      	bne.n	800662c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006606:	4b5e      	ldr	r3, [pc, #376]	; (8006780 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 8006608:	61fb      	str	r3, [r7, #28]
 800660a:	e00f      	b.n	800662c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006612:	d10b      	bne.n	800662c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006614:	4b59      	ldr	r3, [pc, #356]	; (800677c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8006616:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800661a:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800661e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8006620:	69bb      	ldr	r3, [r7, #24]
 8006622:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006626:	d101      	bne.n	800662c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8006628:	4b55      	ldr	r3, [pc, #340]	; (8006780 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 800662a:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800662c:	69fb      	ldr	r3, [r7, #28]
 800662e:	2b00      	cmp	r3, #0
 8006630:	f040 809c 	bne.w	800676c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
  {
    pllvco = InputFrequency;
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800663e:	d003      	beq.n	8006648 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8006640:	69bb      	ldr	r3, [r7, #24]
 8006642:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006646:	d12d      	bne.n	80066a4 <RCCEx_GetSAIxPeriphCLKFreq+0xd0>
    {
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8006648:	4b4c      	ldr	r3, [pc, #304]	; (800677c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006650:	2b00      	cmp	r3, #0
 8006652:	f000 808b 	beq.w	800676c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006656:	4b49      	ldr	r3, [pc, #292]	; (800677c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8006658:	68db      	ldr	r3, [r3, #12]
 800665a:	091b      	lsrs	r3, r3, #4
 800665c:	f003 0307 	and.w	r3, r3, #7
 8006660:	3301      	adds	r3, #1
 8006662:	693a      	ldr	r2, [r7, #16]
 8006664:	fbb2 f3f3 	udiv	r3, r2, r3
 8006668:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800666a:	4b44      	ldr	r3, [pc, #272]	; (800677c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800666c:	68db      	ldr	r3, [r3, #12]
 800666e:	0a1b      	lsrs	r3, r3, #8
 8006670:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006674:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d10a      	bne.n	8006692 <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800667c:	4b3f      	ldr	r3, [pc, #252]	; (800677c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006684:	2b00      	cmp	r3, #0
 8006686:	d002      	beq.n	800668e <RCCEx_GetSAIxPeriphCLKFreq+0xba>
          {
            pllp = 17U;
 8006688:	2311      	movs	r3, #17
 800668a:	617b      	str	r3, [r7, #20]
 800668c:	e001      	b.n	8006692 <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
          }
          else
          {
            pllp = 7U;
 800668e:	2307      	movs	r3, #7
 8006690:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	68fa      	ldr	r2, [r7, #12]
 8006696:	fb02 f203 	mul.w	r2, r2, r3
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	fbb2 f3f3 	udiv	r3, r2, r3
 80066a0:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 80066a2:	e063      	b.n	800676c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80066a4:	69bb      	ldr	r3, [r7, #24]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d12c      	bne.n	8006704 <RCCEx_GetSAIxPeriphCLKFreq+0x130>
    {
      if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 80066aa:	4b34      	ldr	r3, [pc, #208]	; (800677c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80066ac:	691b      	ldr	r3, [r3, #16]
 80066ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d05a      	beq.n	800676c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80066b6:	4b31      	ldr	r3, [pc, #196]	; (800677c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	091b      	lsrs	r3, r3, #4
 80066bc:	f003 0307 	and.w	r3, r3, #7
 80066c0:	3301      	adds	r3, #1
 80066c2:	693a      	ldr	r2, [r7, #16]
 80066c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80066c8:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80066ca:	4b2c      	ldr	r3, [pc, #176]	; (800677c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80066cc:	691b      	ldr	r3, [r3, #16]
 80066ce:	0a1b      	lsrs	r3, r3, #8
 80066d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80066d4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d10a      	bne.n	80066f2 <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80066dc:	4b27      	ldr	r3, [pc, #156]	; (800677c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80066de:	691b      	ldr	r3, [r3, #16]
 80066e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d002      	beq.n	80066ee <RCCEx_GetSAIxPeriphCLKFreq+0x11a>
          {
            pllp = 17U;
 80066e8:	2311      	movs	r3, #17
 80066ea:	617b      	str	r3, [r7, #20]
 80066ec:	e001      	b.n	80066f2 <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
          }
          else
          {
            pllp = 7U;
 80066ee:	2307      	movs	r3, #7
 80066f0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	68fa      	ldr	r2, [r7, #12]
 80066f6:	fb02 f203 	mul.w	r2, r2, r3
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006700:	61fb      	str	r3, [r7, #28]
 8006702:	e033      	b.n	800676c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8006704:	69bb      	ldr	r3, [r7, #24]
 8006706:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800670a:	d003      	beq.n	8006714 <RCCEx_GetSAIxPeriphCLKFreq+0x140>
 800670c:	69bb      	ldr	r3, [r7, #24]
 800670e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006712:	d12b      	bne.n	800676c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    {
      if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 8006714:	4b19      	ldr	r3, [pc, #100]	; (800677c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8006716:	695b      	ldr	r3, [r3, #20]
 8006718:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800671c:	2b00      	cmp	r3, #0
 800671e:	d025      	beq.n	800676c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006720:	4b16      	ldr	r3, [pc, #88]	; (800677c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	091b      	lsrs	r3, r3, #4
 8006726:	f003 0307 	and.w	r3, r3, #7
 800672a:	3301      	adds	r3, #1
 800672c:	693a      	ldr	r2, [r7, #16]
 800672e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006732:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8006734:	4b11      	ldr	r3, [pc, #68]	; (800677c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8006736:	695b      	ldr	r3, [r3, #20]
 8006738:	0a1b      	lsrs	r3, r3, #8
 800673a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800673e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d10a      	bne.n	800675c <RCCEx_GetSAIxPeriphCLKFreq+0x188>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8006746:	4b0d      	ldr	r3, [pc, #52]	; (800677c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8006748:	695b      	ldr	r3, [r3, #20]
 800674a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d002      	beq.n	8006758 <RCCEx_GetSAIxPeriphCLKFreq+0x184>
          {
            pllp = 17U;
 8006752:	2311      	movs	r3, #17
 8006754:	617b      	str	r3, [r7, #20]
 8006756:	e001      	b.n	800675c <RCCEx_GetSAIxPeriphCLKFreq+0x188>
          }
          else
          {
            pllp = 7U;
 8006758:	2307      	movs	r3, #7
 800675a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	68fa      	ldr	r2, [r7, #12]
 8006760:	fb02 f203 	mul.w	r2, r2, r3
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	fbb2 f3f3 	udiv	r3, r2, r3
 800676a:	61fb      	str	r3, [r7, #28]
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800676c:	69fb      	ldr	r3, [r7, #28]
}
 800676e:	4618      	mov	r0, r3
 8006770:	3724      	adds	r7, #36	; 0x24
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr
 800677a:	bf00      	nop
 800677c:	40021000 	.word	0x40021000
 8006780:	001fff68 	.word	0x001fff68

08006784 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d06f      	beq.n	8006876 <HAL_RTC_Init+0xf2>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800679c:	b2db      	uxtb	r3, r3
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d106      	bne.n	80067b0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2200      	movs	r2, #0
 80067a6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f7fa fbb4 	bl	8000f18 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2202      	movs	r2, #2
 80067b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	22ca      	movs	r2, #202	; 0xca
 80067be:	625a      	str	r2, [r3, #36]	; 0x24
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	2253      	movs	r2, #83	; 0x53
 80067c6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 f9a3 	bl	8006b14 <RTC_EnterInitMode>
 80067ce:	4603      	mov	r3, r0
 80067d0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80067d2:	7bfb      	ldrb	r3, [r7, #15]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d14e      	bne.n	8006876 <HAL_RTC_Init+0xf2>
#if defined(STM32L412xx) || defined(STM32L422xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	687a      	ldr	r2, [r7, #4]
 80067e0:	6812      	ldr	r2, [r2, #0]
 80067e2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80067e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067ea:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	6899      	ldr	r1, [r3, #8]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	685a      	ldr	r2, [r3, #4]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	691b      	ldr	r3, [r3, #16]
 80067fa:	431a      	orrs	r2, r3
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	699b      	ldr	r3, [r3, #24]
 8006800:	431a      	orrs	r2, r3
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	430a      	orrs	r2, r1
 8006808:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	687a      	ldr	r2, [r7, #4]
 8006810:	68d2      	ldr	r2, [r2, #12]
 8006812:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6919      	ldr	r1, [r3, #16]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	041a      	lsls	r2, r3, #16
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	430a      	orrs	r2, r1
 8006826:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f000 f9a7 	bl	8006b7c <RTC_ExitInitMode>
 800682e:	4603      	mov	r3, r0
 8006830:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006832:	7bfb      	ldrb	r3, [r7, #15]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d11e      	bne.n	8006876 <HAL_RTC_Init+0xf2>
      {
#if defined(STM32L412xx) || defined(STM32L422xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f022 0203 	bic.w	r2, r2, #3
 8006846:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	69da      	ldr	r2, [r3, #28]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	695b      	ldr	r3, [r3, #20]
 8006856:	431a      	orrs	r2, r3
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	430a      	orrs	r2, r1
 800685e:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	22ff      	movs	r2, #255	; 0xff
 8006866:	625a      	str	r2, [r3, #36]	; 0x24

        if (status == HAL_OK)
 8006868:	7bfb      	ldrb	r3, [r7, #15]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d103      	bne.n	8006876 <HAL_RTC_Init+0xf2>
        {
          hrtc->State = HAL_RTC_STATE_READY;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2201      	movs	r2, #1
 8006872:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        }
      }
    }
  }

  return status;
 8006876:	7bfb      	ldrb	r3, [r7, #15]
}
 8006878:	4618      	mov	r0, r3
 800687a:	3710      	adds	r7, #16
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}

08006880 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006880:	b590      	push	{r4, r7, lr}
 8006882:	b087      	sub	sp, #28
 8006884:	af00      	add	r7, sp, #0
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	60b9      	str	r1, [r7, #8]
 800688a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006892:	2b01      	cmp	r3, #1
 8006894:	d101      	bne.n	800689a <HAL_RTC_SetTime+0x1a>
 8006896:	2302      	movs	r3, #2
 8006898:	e08b      	b.n	80069b2 <HAL_RTC_SetTime+0x132>
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2201      	movs	r2, #1
 800689e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2202      	movs	r2, #2
 80068a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	22ca      	movs	r2, #202	; 0xca
 80068b0:	625a      	str	r2, [r3, #36]	; 0x24
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	2253      	movs	r2, #83	; 0x53
 80068b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	f000 f92a 	bl	8006b14 <RTC_EnterInitMode>
 80068c0:	4603      	mov	r3, r0
 80068c2:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80068c4:	7cfb      	ldrb	r3, [r7, #19]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d163      	bne.n	8006992 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d126      	bne.n	800691e <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d102      	bne.n	80068e4 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	2200      	movs	r2, #0
 80068e2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	781b      	ldrb	r3, [r3, #0]
 80068e8:	4618      	mov	r0, r3
 80068ea:	f000 f985 	bl	8006bf8 <RTC_ByteToBcd2>
 80068ee:	4603      	mov	r3, r0
 80068f0:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	785b      	ldrb	r3, [r3, #1]
 80068f6:	4618      	mov	r0, r3
 80068f8:	f000 f97e 	bl	8006bf8 <RTC_ByteToBcd2>
 80068fc:	4603      	mov	r3, r0
 80068fe:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006900:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	789b      	ldrb	r3, [r3, #2]
 8006906:	4618      	mov	r0, r3
 8006908:	f000 f976 	bl	8006bf8 <RTC_ByteToBcd2>
 800690c:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800690e:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	78db      	ldrb	r3, [r3, #3]
 8006916:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006918:	4313      	orrs	r3, r2
 800691a:	617b      	str	r3, [r7, #20]
 800691c:	e018      	b.n	8006950 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006928:	2b00      	cmp	r3, #0
 800692a:	d102      	bne.n	8006932 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	2200      	movs	r2, #0
 8006930:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	781b      	ldrb	r3, [r3, #0]
 8006936:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	785b      	ldrb	r3, [r3, #1]
 800693c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800693e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006940:	68ba      	ldr	r2, [r7, #8]
 8006942:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006944:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	78db      	ldrb	r3, [r3, #3]
 800694a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800694c:	4313      	orrs	r3, r2
 800694e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800695a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800695e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	689a      	ldr	r2, [r3, #8]
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800696e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	6899      	ldr	r1, [r3, #8]
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	68da      	ldr	r2, [r3, #12]
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	691b      	ldr	r3, [r3, #16]
 800697e:	431a      	orrs	r2, r3
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	430a      	orrs	r2, r1
 8006986:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006988:	68f8      	ldr	r0, [r7, #12]
 800698a:	f000 f8f7 	bl	8006b7c <RTC_ExitInitMode>
 800698e:	4603      	mov	r3, r0
 8006990:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	22ff      	movs	r2, #255	; 0xff
 8006998:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800699a:	7cfb      	ldrb	r3, [r7, #19]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d103      	bne.n	80069a8 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2200      	movs	r2, #0
 80069ac:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80069b0:	7cfb      	ldrb	r3, [r7, #19]
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	371c      	adds	r7, #28
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd90      	pop	{r4, r7, pc}

080069ba <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80069ba:	b590      	push	{r4, r7, lr}
 80069bc:	b087      	sub	sp, #28
 80069be:	af00      	add	r7, sp, #0
 80069c0:	60f8      	str	r0, [r7, #12]
 80069c2:	60b9      	str	r1, [r7, #8]
 80069c4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d101      	bne.n	80069d4 <HAL_RTC_SetDate+0x1a>
 80069d0:	2302      	movs	r3, #2
 80069d2:	e075      	b.n	8006ac0 <HAL_RTC_SetDate+0x106>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2201      	movs	r2, #1
 80069d8:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2202      	movs	r2, #2
 80069e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d10e      	bne.n	8006a08 <HAL_RTC_SetDate+0x4e>
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	785b      	ldrb	r3, [r3, #1]
 80069ee:	f003 0310 	and.w	r3, r3, #16
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d008      	beq.n	8006a08 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	785b      	ldrb	r3, [r3, #1]
 80069fa:	f023 0310 	bic.w	r3, r3, #16
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	330a      	adds	r3, #10
 8006a02:	b2da      	uxtb	r2, r3
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d11c      	bne.n	8006a48 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	78db      	ldrb	r3, [r3, #3]
 8006a12:	4618      	mov	r0, r3
 8006a14:	f000 f8f0 	bl	8006bf8 <RTC_ByteToBcd2>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	785b      	ldrb	r3, [r3, #1]
 8006a20:	4618      	mov	r0, r3
 8006a22:	f000 f8e9 	bl	8006bf8 <RTC_ByteToBcd2>
 8006a26:	4603      	mov	r3, r0
 8006a28:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006a2a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	789b      	ldrb	r3, [r3, #2]
 8006a30:	4618      	mov	r0, r3
 8006a32:	f000 f8e1 	bl	8006bf8 <RTC_ByteToBcd2>
 8006a36:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006a38:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	781b      	ldrb	r3, [r3, #0]
 8006a40:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006a42:	4313      	orrs	r3, r2
 8006a44:	617b      	str	r3, [r7, #20]
 8006a46:	e00e      	b.n	8006a66 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	78db      	ldrb	r3, [r3, #3]
 8006a4c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	785b      	ldrb	r3, [r3, #1]
 8006a52:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006a54:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8006a56:	68ba      	ldr	r2, [r7, #8]
 8006a58:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006a5a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006a62:	4313      	orrs	r3, r2
 8006a64:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	22ca      	movs	r2, #202	; 0xca
 8006a6c:	625a      	str	r2, [r3, #36]	; 0x24
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	2253      	movs	r2, #83	; 0x53
 8006a74:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006a76:	68f8      	ldr	r0, [r7, #12]
 8006a78:	f000 f84c 	bl	8006b14 <RTC_EnterInitMode>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006a80:	7cfb      	ldrb	r3, [r7, #19]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d10c      	bne.n	8006aa0 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006a90:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006a94:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006a96:	68f8      	ldr	r0, [r7, #12]
 8006a98:	f000 f870 	bl	8006b7c <RTC_ExitInitMode>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	22ff      	movs	r2, #255	; 0xff
 8006aa6:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8006aa8:	7cfb      	ldrb	r3, [r7, #19]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d103      	bne.n	8006ab6 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2201      	movs	r2, #1
 8006ab2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8006abe:	7cfb      	ldrb	r3, [r7, #19]
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	371c      	adds	r7, #28
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd90      	pop	{r4, r7, pc}

08006ac8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b084      	sub	sp, #16
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68da      	ldr	r2, [r3, #12]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006ade:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8006ae0:	f7fb fb2e 	bl	8002140 <HAL_GetTick>
 8006ae4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006ae6:	e009      	b.n	8006afc <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006ae8:	f7fb fb2a 	bl	8002140 <HAL_GetTick>
 8006aec:	4602      	mov	r2, r0
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	1ad3      	subs	r3, r2, r3
 8006af2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006af6:	d901      	bls.n	8006afc <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e007      	b.n	8006b0c <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	68db      	ldr	r3, [r3, #12]
 8006b02:	f003 0320 	and.w	r3, r3, #32
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d0ee      	beq.n	8006ae8 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8006b0a:	2300      	movs	r3, #0
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3710      	adds	r7, #16
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}

08006b14 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	68db      	ldr	r3, [r3, #12]
 8006b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d120      	bne.n	8006b70 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f04f 32ff 	mov.w	r2, #4294967295
 8006b36:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006b38:	f7fb fb02 	bl	8002140 <HAL_GetTick>
 8006b3c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006b3e:	e00d      	b.n	8006b5c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006b40:	f7fb fafe 	bl	8002140 <HAL_GetTick>
 8006b44:	4602      	mov	r2, r0
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	1ad3      	subs	r3, r2, r3
 8006b4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006b4e:	d905      	bls.n	8006b5c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006b50:	2303      	movs	r3, #3
 8006b52:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2203      	movs	r2, #3
 8006b58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	68db      	ldr	r3, [r3, #12]
 8006b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d102      	bne.n	8006b70 <RTC_EnterInitMode+0x5c>
 8006b6a:	7bfb      	ldrb	r3, [r7, #15]
 8006b6c:	2b03      	cmp	r3, #3
 8006b6e:	d1e7      	bne.n	8006b40 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  return status;
 8006b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3710      	adds	r7, #16
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
	...

08006b7c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b84:	2300      	movs	r3, #0
 8006b86:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8006b88:	4b1a      	ldr	r3, [pc, #104]	; (8006bf4 <RTC_ExitInitMode+0x78>)
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	4a19      	ldr	r2, [pc, #100]	; (8006bf4 <RTC_ExitInitMode+0x78>)
 8006b8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b92:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006b94:	4b17      	ldr	r3, [pc, #92]	; (8006bf4 <RTC_ExitInitMode+0x78>)
 8006b96:	689b      	ldr	r3, [r3, #8]
 8006b98:	f003 0320 	and.w	r3, r3, #32
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d10c      	bne.n	8006bba <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	f7ff ff91 	bl	8006ac8 <HAL_RTC_WaitForSynchro>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d01e      	beq.n	8006bea <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2203      	movs	r2, #3
 8006bb0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006bb4:	2303      	movs	r3, #3
 8006bb6:	73fb      	strb	r3, [r7, #15]
 8006bb8:	e017      	b.n	8006bea <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006bba:	4b0e      	ldr	r3, [pc, #56]	; (8006bf4 <RTC_ExitInitMode+0x78>)
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	4a0d      	ldr	r2, [pc, #52]	; (8006bf4 <RTC_ExitInitMode+0x78>)
 8006bc0:	f023 0320 	bic.w	r3, r3, #32
 8006bc4:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f7ff ff7e 	bl	8006ac8 <HAL_RTC_WaitForSynchro>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d005      	beq.n	8006bde <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2203      	movs	r2, #3
 8006bd6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006bda:	2303      	movs	r3, #3
 8006bdc:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006bde:	4b05      	ldr	r3, [pc, #20]	; (8006bf4 <RTC_ExitInitMode+0x78>)
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	4a04      	ldr	r2, [pc, #16]	; (8006bf4 <RTC_ExitInitMode+0x78>)
 8006be4:	f043 0320 	orr.w	r3, r3, #32
 8006be8:	6093      	str	r3, [r2, #8]
  }

  return status;
 8006bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3710      	adds	r7, #16
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}
 8006bf4:	40002800 	.word	0x40002800

08006bf8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b085      	sub	sp, #20
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	4603      	mov	r3, r0
 8006c00:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006c02:	2300      	movs	r3, #0
 8006c04:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8006c06:	79fb      	ldrb	r3, [r7, #7]
 8006c08:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8006c0a:	e005      	b.n	8006c18 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	3301      	adds	r3, #1
 8006c10:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8006c12:	7afb      	ldrb	r3, [r7, #11]
 8006c14:	3b0a      	subs	r3, #10
 8006c16:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8006c18:	7afb      	ldrb	r3, [r7, #11]
 8006c1a:	2b09      	cmp	r3, #9
 8006c1c:	d8f6      	bhi.n	8006c0c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	011b      	lsls	r3, r3, #4
 8006c24:	b2da      	uxtb	r2, r3
 8006c26:	7afb      	ldrb	r3, [r7, #11]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	b2db      	uxtb	r3, r3
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3714      	adds	r7, #20
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr

08006c38 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b088      	sub	sp, #32
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d101      	bne.n	8006c4a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8006c46:	2301      	movs	r3, #1
 8006c48:	e14a      	b.n	8006ee0 <HAL_SAI_Init+0x2a8>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d106      	bne.n	8006c64 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f7fa fa1e 	bl	80010a0 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f000 f94d 	bl	8006f04 <SAI_Disable>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d001      	beq.n	8006c74 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	e135      	b.n	8006ee0 <HAL_SAI_Init+0x2a8>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2202      	movs	r2, #2
 8006c78:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	68db      	ldr	r3, [r3, #12]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d007      	beq.n	8006c94 <HAL_SAI_Init+0x5c>
 8006c84:	2b01      	cmp	r3, #1
 8006c86:	d302      	bcc.n	8006c8e <HAL_SAI_Init+0x56>
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	d006      	beq.n	8006c9a <HAL_SAI_Init+0x62>
 8006c8c:	e008      	b.n	8006ca0 <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	61fb      	str	r3, [r7, #28]
      break;
 8006c92:	e008      	b.n	8006ca6 <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8006c94:	2310      	movs	r3, #16
 8006c96:	61fb      	str	r3, [r7, #28]
      break;
 8006c98:	e005      	b.n	8006ca6 <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8006c9a:	2320      	movs	r3, #32
 8006c9c:	61fb      	str	r3, [r7, #28]
      break;
 8006c9e:	e002      	b.n	8006ca6 <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	61fb      	str	r3, [r7, #28]
      break;
 8006ca4:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	2b03      	cmp	r3, #3
 8006cac:	d81d      	bhi.n	8006cea <HAL_SAI_Init+0xb2>
 8006cae:	a201      	add	r2, pc, #4	; (adr r2, 8006cb4 <HAL_SAI_Init+0x7c>)
 8006cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb4:	08006cc5 	.word	0x08006cc5
 8006cb8:	08006ccb 	.word	0x08006ccb
 8006cbc:	08006cd3 	.word	0x08006cd3
 8006cc0:	08006cdb 	.word	0x08006cdb
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	617b      	str	r3, [r7, #20]
      break;
 8006cc8:	e012      	b.n	8006cf0 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8006cca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cce:	617b      	str	r3, [r7, #20]
      break;
 8006cd0:	e00e      	b.n	8006cf0 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8006cd2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006cd6:	617b      	str	r3, [r7, #20]
      break;
 8006cd8:	e00a      	b.n	8006cf0 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8006cda:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006cde:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	f043 0301 	orr.w	r3, r3, #1
 8006ce6:	61fb      	str	r3, [r7, #28]
      break;
 8006ce8:	e002      	b.n	8006cf0 <HAL_SAI_Init+0xb8>
    default :
      syncen_bits = 0;
 8006cea:	2300      	movs	r3, #0
 8006cec:	617b      	str	r3, [r7, #20]
      break;
 8006cee:	bf00      	nop

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a7c      	ldr	r2, [pc, #496]	; (8006ee8 <HAL_SAI_Init+0x2b0>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d004      	beq.n	8006d04 <HAL_SAI_Init+0xcc>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a7b      	ldr	r2, [pc, #492]	; (8006eec <HAL_SAI_Init+0x2b4>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d103      	bne.n	8006d0c <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8006d04:	4a7a      	ldr	r2, [pc, #488]	; (8006ef0 <HAL_SAI_Init+0x2b8>)
 8006d06:	69fb      	ldr	r3, [r7, #28]
 8006d08:	6013      	str	r3, [r2, #0]
 8006d0a:	e002      	b.n	8006d12 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8006d0c:	4a79      	ldr	r2, [pc, #484]	; (8006ef4 <HAL_SAI_Init+0x2bc>)
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	6013      	str	r3, [r2, #0]

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
  /* STM32L496xx || STM32L4A6xx || */
  /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	69db      	ldr	r3, [r3, #28]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d038      	beq.n	8006d8c <HAL_SAI_Init+0x154>
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a72      	ldr	r2, [pc, #456]	; (8006ee8 <HAL_SAI_Init+0x2b0>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d004      	beq.n	8006d2e <HAL_SAI_Init+0xf6>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a70      	ldr	r2, [pc, #448]	; (8006eec <HAL_SAI_Init+0x2b4>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d105      	bne.n	8006d3a <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8006d2e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006d32:	f7fe fdfd 	bl	8005930 <HAL_RCCEx_GetPeriphCLKFreq>
 8006d36:	6138      	str	r0, [r7, #16]
 8006d38:	e004      	b.n	8006d44 <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8006d3a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006d3e:	f7fe fdf7 	bl	8005930 <HAL_RCCEx_GetPeriphCLKFreq>
 8006d42:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8006d44:	693a      	ldr	r2, [r7, #16]
 8006d46:	4613      	mov	r3, r2
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	4413      	add	r3, r2
 8006d4c:	005b      	lsls	r3, r3, #1
 8006d4e:	461a      	mov	r2, r3
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	69db      	ldr	r3, [r3, #28]
 8006d54:	025b      	lsls	r3, r3, #9
 8006d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d5a:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	4a66      	ldr	r2, [pc, #408]	; (8006ef8 <HAL_SAI_Init+0x2c0>)
 8006d60:	fba2 2303 	umull	r2, r3, r2, r3
 8006d64:	08da      	lsrs	r2, r3, #3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8006d6a:	68f9      	ldr	r1, [r7, #12]
 8006d6c:	4b62      	ldr	r3, [pc, #392]	; (8006ef8 <HAL_SAI_Init+0x2c0>)
 8006d6e:	fba3 2301 	umull	r2, r3, r3, r1
 8006d72:	08da      	lsrs	r2, r3, #3
 8006d74:	4613      	mov	r3, r2
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	4413      	add	r3, r2
 8006d7a:	005b      	lsls	r3, r3, #1
 8006d7c:	1aca      	subs	r2, r1, r3
 8006d7e:	2a08      	cmp	r2, #8
 8006d80:	d904      	bls.n	8006d8c <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6a1b      	ldr	r3, [r3, #32]
 8006d86:	1c5a      	adds	r2, r3, #1
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d003      	beq.n	8006d9c <HAL_SAI_Init+0x164>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	2b02      	cmp	r3, #2
 8006d9a:	d109      	bne.n	8006db0 <HAL_SAI_Init+0x178>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d101      	bne.n	8006da8 <HAL_SAI_Init+0x170>
 8006da4:	2300      	movs	r3, #0
 8006da6:	e001      	b.n	8006dac <HAL_SAI_Init+0x174>
 8006da8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006dac:	61bb      	str	r3, [r7, #24]
 8006dae:	e008      	b.n	8006dc2 <HAL_SAI_Init+0x18a>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d102      	bne.n	8006dbe <HAL_SAI_Init+0x186>
 8006db8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006dbc:	e000      	b.n	8006dc0 <HAL_SAI_Init+0x188>
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	6819      	ldr	r1, [r3, #0]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	4b4b      	ldr	r3, [pc, #300]	; (8006efc <HAL_SAI_Init+0x2c4>)
 8006dce:	400b      	ands	r3, r1
 8006dd0:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	6819      	ldr	r1, [r3, #0]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	685a      	ldr	r2, [r3, #4]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006de0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006de6:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dec:	431a      	orrs	r2, r3
 8006dee:	69bb      	ldr	r3, [r7, #24]
 8006df0:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 8006dfa:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	691b      	ldr	r3, [r3, #16]
 8006e00:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006e06:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6a1b      	ldr	r3, [r3, #32]
 8006e0c:	051b      	lsls	r3, r3, #20
 8006e0e:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	430a      	orrs	r2, r1
 8006e16:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	687a      	ldr	r2, [r7, #4]
 8006e20:	6812      	ldr	r2, [r2, #0]
 8006e22:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8006e26:	f023 030f 	bic.w	r3, r3, #15
 8006e2a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	6859      	ldr	r1, [r3, #4]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	699a      	ldr	r2, [r3, #24]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e3a:	431a      	orrs	r2, r3
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e40:	431a      	orrs	r2, r3
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	430a      	orrs	r2, r1
 8006e48:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	6899      	ldr	r1, [r3, #8]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	4b2a      	ldr	r3, [pc, #168]	; (8006f00 <HAL_SAI_Init+0x2c8>)
 8006e56:	400b      	ands	r3, r1
 8006e58:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	6899      	ldr	r1, [r3, #8]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e64:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8006e6a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 8006e70:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 8006e76:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e7c:	3b01      	subs	r3, #1
 8006e7e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8006e80:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	430a      	orrs	r2, r1
 8006e88:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	68d9      	ldr	r1, [r3, #12]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	f24f 0320 	movw	r3, #61472	; 0xf020
 8006e98:	400b      	ands	r3, r1
 8006e9a:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	68d9      	ldr	r1, [r3, #12]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eaa:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006eb0:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8006eb2:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	021b      	lsls	r3, r3, #8
 8006ebc:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	430a      	orrs	r2, r1
 8006ec4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3720      	adds	r7, #32
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	40015404 	.word	0x40015404
 8006eec:	40015424 	.word	0x40015424
 8006ef0:	40015400 	.word	0x40015400
 8006ef4:	40015800 	.word	0x40015800
 8006ef8:	cccccccd 	.word	0xcccccccd
 8006efc:	ff05c010 	.word	0xff05c010
 8006f00:	fff88000 	.word	0xfff88000

08006f04 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8006f04:	b490      	push	{r4, r7}
 8006f06:	b084      	sub	sp, #16
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8006f0c:	4b15      	ldr	r3, [pc, #84]	; (8006f64 <SAI_Disable+0x60>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a15      	ldr	r2, [pc, #84]	; (8006f68 <SAI_Disable+0x64>)
 8006f12:	fba2 2303 	umull	r2, r3, r2, r3
 8006f16:	0b1b      	lsrs	r3, r3, #12
 8006f18:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	681a      	ldr	r2, [r3, #0]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006f2c:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8006f2e:	2c00      	cmp	r4, #0
 8006f30:	d10a      	bne.n	8006f48 <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f38:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 8006f42:	2303      	movs	r3, #3
 8006f44:	73fb      	strb	r3, [r7, #15]
      break;
 8006f46:	e007      	b.n	8006f58 <SAI_Disable+0x54>
    }
    count--;
 8006f48:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d1ea      	bne.n	8006f2e <SAI_Disable+0x2a>

  return status;
 8006f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bc90      	pop	{r4, r7}
 8006f62:	4770      	bx	lr
 8006f64:	20000000 	.word	0x20000000
 8006f68:	95cbec1b 	.word	0x95cbec1b

08006f6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b084      	sub	sp, #16
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d101      	bne.n	8006f7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e07c      	b.n	8007078 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006f8a:	b2db      	uxtb	r3, r3
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d106      	bne.n	8006f9e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2200      	movs	r2, #0
 8006f94:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f7fa f937 	bl	800120c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2202      	movs	r2, #2
 8006fa2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fb4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	68db      	ldr	r3, [r3, #12]
 8006fba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006fbe:	d902      	bls.n	8006fc6 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	60fb      	str	r3, [r7, #12]
 8006fc4:	e002      	b.n	8006fcc <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006fc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006fca:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006fd4:	d007      	beq.n	8006fe6 <HAL_SPI_Init+0x7a>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	68db      	ldr	r3, [r3, #12]
 8006fda:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006fde:	d002      	beq.n	8006fe6 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d10b      	bne.n	8007006 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	68db      	ldr	r3, [r3, #12]
 8006ff2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006ff6:	d903      	bls.n	8007000 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	631a      	str	r2, [r3, #48]	; 0x30
 8006ffe:	e002      	b.n	8007006 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	685a      	ldr	r2, [r3, #4]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	431a      	orrs	r2, r3
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	691b      	ldr	r3, [r3, #16]
 8007014:	431a      	orrs	r2, r3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	695b      	ldr	r3, [r3, #20]
 800701a:	431a      	orrs	r2, r3
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	699b      	ldr	r3, [r3, #24]
 8007020:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007024:	431a      	orrs	r2, r3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	69db      	ldr	r3, [r3, #28]
 800702a:	431a      	orrs	r2, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6a1b      	ldr	r3, [r3, #32]
 8007030:	ea42 0103 	orr.w	r1, r2, r3
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	430a      	orrs	r2, r1
 800703e:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	699b      	ldr	r3, [r3, #24]
 8007044:	0c1b      	lsrs	r3, r3, #16
 8007046:	f003 0204 	and.w	r2, r3, #4
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704e:	431a      	orrs	r2, r3
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007054:	431a      	orrs	r2, r3
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	ea42 0103 	orr.w	r1, r2, r3
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	68fa      	ldr	r2, [r7, #12]
 8007064:	430a      	orrs	r2, r1
 8007066:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2200      	movs	r2, #0
 800706c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2201      	movs	r2, #1
 8007072:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007076:	2300      	movs	r3, #0
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b082      	sub	sp, #8
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d101      	bne.n	8007092 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	e040      	b.n	8007114 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007096:	2b00      	cmp	r3, #0
 8007098:	d106      	bne.n	80070a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f7fa ff74 	bl	8001f90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2224      	movs	r2, #36	; 0x24
 80070ac:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f022 0201 	bic.w	r2, r2, #1
 80070bc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f000 f98c 	bl	80073dc <UART_SetConfig>
 80070c4:	4603      	mov	r3, r0
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d101      	bne.n	80070ce <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80070ca:	2301      	movs	r3, #1
 80070cc:	e022      	b.n	8007114 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d002      	beq.n	80070dc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f000 fcc8 	bl	8007a6c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	685a      	ldr	r2, [r3, #4]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80070ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	689a      	ldr	r2, [r3, #8]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80070fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f042 0201 	orr.w	r2, r2, #1
 800710a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 fd4f 	bl	8007bb0 <UART_CheckIdleState>
 8007112:	4603      	mov	r3, r0
}
 8007114:	4618      	mov	r0, r3
 8007116:	3708      	adds	r7, #8
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b08a      	sub	sp, #40	; 0x28
 8007120:	af02      	add	r7, sp, #8
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	60b9      	str	r1, [r7, #8]
 8007126:	603b      	str	r3, [r7, #0]
 8007128:	4613      	mov	r3, r2
 800712a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007130:	2b20      	cmp	r3, #32
 8007132:	f040 8081 	bne.w	8007238 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d002      	beq.n	8007142 <HAL_UART_Transmit+0x26>
 800713c:	88fb      	ldrh	r3, [r7, #6]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d101      	bne.n	8007146 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007142:	2301      	movs	r3, #1
 8007144:	e079      	b.n	800723a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800714c:	2b01      	cmp	r3, #1
 800714e:	d101      	bne.n	8007154 <HAL_UART_Transmit+0x38>
 8007150:	2302      	movs	r3, #2
 8007152:	e072      	b.n	800723a <HAL_UART_Transmit+0x11e>
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2200      	movs	r2, #0
 8007160:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2221      	movs	r2, #33	; 0x21
 8007166:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007168:	f7fa ffea 	bl	8002140 <HAL_GetTick>
 800716c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	88fa      	ldrh	r2, [r7, #6]
 8007172:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	88fa      	ldrh	r2, [r7, #6]
 800717a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007186:	d108      	bne.n	800719a <HAL_UART_Transmit+0x7e>
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	691b      	ldr	r3, [r3, #16]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d104      	bne.n	800719a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8007190:	2300      	movs	r3, #0
 8007192:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	61bb      	str	r3, [r7, #24]
 8007198:	e003      	b.n	80071a2 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800719e:	2300      	movs	r3, #0
 80071a0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80071a2:	e02d      	b.n	8007200 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	9300      	str	r3, [sp, #0]
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	2200      	movs	r2, #0
 80071ac:	2180      	movs	r1, #128	; 0x80
 80071ae:	68f8      	ldr	r0, [r7, #12]
 80071b0:	f000 fd43 	bl	8007c3a <UART_WaitOnFlagUntilTimeout>
 80071b4:	4603      	mov	r3, r0
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d001      	beq.n	80071be <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80071ba:	2303      	movs	r3, #3
 80071bc:	e03d      	b.n	800723a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80071be:	69fb      	ldr	r3, [r7, #28]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d10b      	bne.n	80071dc <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80071c4:	69bb      	ldr	r3, [r7, #24]
 80071c6:	881a      	ldrh	r2, [r3, #0]
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071d0:	b292      	uxth	r2, r2
 80071d2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80071d4:	69bb      	ldr	r3, [r7, #24]
 80071d6:	3302      	adds	r3, #2
 80071d8:	61bb      	str	r3, [r7, #24]
 80071da:	e008      	b.n	80071ee <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80071dc:	69fb      	ldr	r3, [r7, #28]
 80071de:	781a      	ldrb	r2, [r3, #0]
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	b292      	uxth	r2, r2
 80071e6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	3301      	adds	r3, #1
 80071ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	3b01      	subs	r3, #1
 80071f8:	b29a      	uxth	r2, r3
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007206:	b29b      	uxth	r3, r3
 8007208:	2b00      	cmp	r3, #0
 800720a:	d1cb      	bne.n	80071a4 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	9300      	str	r3, [sp, #0]
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	2200      	movs	r2, #0
 8007214:	2140      	movs	r1, #64	; 0x40
 8007216:	68f8      	ldr	r0, [r7, #12]
 8007218:	f000 fd0f 	bl	8007c3a <UART_WaitOnFlagUntilTimeout>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d001      	beq.n	8007226 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e009      	b.n	800723a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2220      	movs	r2, #32
 800722a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	2200      	movs	r2, #0
 8007230:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8007234:	2300      	movs	r3, #0
 8007236:	e000      	b.n	800723a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007238:	2302      	movs	r3, #2
  }
}
 800723a:	4618      	mov	r0, r3
 800723c:	3720      	adds	r7, #32
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}

08007242 <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007242:	b580      	push	{r7, lr}
 8007244:	b08a      	sub	sp, #40	; 0x28
 8007246:	af02      	add	r7, sp, #8
 8007248:	60f8      	str	r0, [r7, #12]
 800724a:	60b9      	str	r1, [r7, #8]
 800724c:	603b      	str	r3, [r7, #0]
 800724e:	4613      	mov	r3, r2
 8007250:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007256:	2b20      	cmp	r3, #32
 8007258:	f040 80bb 	bne.w	80073d2 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d002      	beq.n	8007268 <HAL_UART_Receive+0x26>
 8007262:	88fb      	ldrh	r3, [r7, #6]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d101      	bne.n	800726c <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8007268:	2301      	movs	r3, #1
 800726a:	e0b3      	b.n	80073d4 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007272:	2b01      	cmp	r3, #1
 8007274:	d101      	bne.n	800727a <HAL_UART_Receive+0x38>
 8007276:	2302      	movs	r3, #2
 8007278:	e0ac      	b.n	80073d4 <HAL_UART_Receive+0x192>
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2201      	movs	r2, #1
 800727e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	2200      	movs	r2, #0
 8007286:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2222      	movs	r2, #34	; 0x22
 800728c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800728e:	f7fa ff57 	bl	8002140 <HAL_GetTick>
 8007292:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	88fa      	ldrh	r2, [r7, #6]
 8007298:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	88fa      	ldrh	r2, [r7, #6]
 80072a0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072ac:	d10e      	bne.n	80072cc <HAL_UART_Receive+0x8a>
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	691b      	ldr	r3, [r3, #16]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d105      	bne.n	80072c2 <HAL_UART_Receive+0x80>
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	f240 12ff 	movw	r2, #511	; 0x1ff
 80072bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80072c0:	e02d      	b.n	800731e <HAL_UART_Receive+0xdc>
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	22ff      	movs	r2, #255	; 0xff
 80072c6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80072ca:	e028      	b.n	800731e <HAL_UART_Receive+0xdc>
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d10d      	bne.n	80072f0 <HAL_UART_Receive+0xae>
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	691b      	ldr	r3, [r3, #16]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d104      	bne.n	80072e6 <HAL_UART_Receive+0xa4>
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	22ff      	movs	r2, #255	; 0xff
 80072e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80072e4:	e01b      	b.n	800731e <HAL_UART_Receive+0xdc>
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	227f      	movs	r2, #127	; 0x7f
 80072ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80072ee:	e016      	b.n	800731e <HAL_UART_Receive+0xdc>
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	689b      	ldr	r3, [r3, #8]
 80072f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80072f8:	d10d      	bne.n	8007316 <HAL_UART_Receive+0xd4>
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	691b      	ldr	r3, [r3, #16]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d104      	bne.n	800730c <HAL_UART_Receive+0xca>
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	227f      	movs	r2, #127	; 0x7f
 8007306:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800730a:	e008      	b.n	800731e <HAL_UART_Receive+0xdc>
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	223f      	movs	r2, #63	; 0x3f
 8007310:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007314:	e003      	b.n	800731e <HAL_UART_Receive+0xdc>
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2200      	movs	r2, #0
 800731a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007324:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800732e:	d108      	bne.n	8007342 <HAL_UART_Receive+0x100>
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	691b      	ldr	r3, [r3, #16]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d104      	bne.n	8007342 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8007338:	2300      	movs	r3, #0
 800733a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	61bb      	str	r3, [r7, #24]
 8007340:	e003      	b.n	800734a <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007346:	2300      	movs	r3, #0
 8007348:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800734a:	e033      	b.n	80073b4 <HAL_UART_Receive+0x172>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	9300      	str	r3, [sp, #0]
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	2200      	movs	r2, #0
 8007354:	2120      	movs	r1, #32
 8007356:	68f8      	ldr	r0, [r7, #12]
 8007358:	f000 fc6f 	bl	8007c3a <UART_WaitOnFlagUntilTimeout>
 800735c:	4603      	mov	r3, r0
 800735e:	2b00      	cmp	r3, #0
 8007360:	d001      	beq.n	8007366 <HAL_UART_Receive+0x124>
      {
        return HAL_TIMEOUT;
 8007362:	2303      	movs	r3, #3
 8007364:	e036      	b.n	80073d4 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8007366:	69fb      	ldr	r3, [r7, #28]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d10c      	bne.n	8007386 <HAL_UART_Receive+0x144>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007372:	b29a      	uxth	r2, r3
 8007374:	8a7b      	ldrh	r3, [r7, #18]
 8007376:	4013      	ands	r3, r2
 8007378:	b29a      	uxth	r2, r3
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800737e:	69bb      	ldr	r3, [r7, #24]
 8007380:	3302      	adds	r3, #2
 8007382:	61bb      	str	r3, [r7, #24]
 8007384:	e00d      	b.n	80073a2 <HAL_UART_Receive+0x160>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800738c:	b29b      	uxth	r3, r3
 800738e:	b2da      	uxtb	r2, r3
 8007390:	8a7b      	ldrh	r3, [r7, #18]
 8007392:	b2db      	uxtb	r3, r3
 8007394:	4013      	ands	r3, r2
 8007396:	b2da      	uxtb	r2, r3
 8007398:	69fb      	ldr	r3, [r7, #28]
 800739a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800739c:	69fb      	ldr	r3, [r7, #28]
 800739e:	3301      	adds	r3, #1
 80073a0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	3b01      	subs	r3, #1
 80073ac:	b29a      	uxth	r2, r3
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d1c5      	bne.n	800734c <HAL_UART_Receive+0x10a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2220      	movs	r2, #32
 80073c4:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	2200      	movs	r2, #0
 80073ca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80073ce:	2300      	movs	r3, #0
 80073d0:	e000      	b.n	80073d4 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 80073d2:	2302      	movs	r3, #2
  }
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	3720      	adds	r7, #32
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}

080073dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073dc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80073e0:	b088      	sub	sp, #32
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80073e6:	2300      	movs	r3, #0
 80073e8:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80073ea:	2300      	movs	r3, #0
 80073ec:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80073ee:	2300      	movs	r3, #0
 80073f0:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	689a      	ldr	r2, [r3, #8]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	431a      	orrs	r2, r3
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	695b      	ldr	r3, [r3, #20]
 8007400:	431a      	orrs	r2, r3
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	69db      	ldr	r3, [r3, #28]
 8007406:	4313      	orrs	r3, r2
 8007408:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	681a      	ldr	r2, [r3, #0]
 8007410:	4bac      	ldr	r3, [pc, #688]	; (80076c4 <UART_SetConfig+0x2e8>)
 8007412:	4013      	ands	r3, r2
 8007414:	687a      	ldr	r2, [r7, #4]
 8007416:	6812      	ldr	r2, [r2, #0]
 8007418:	69f9      	ldr	r1, [r7, #28]
 800741a:	430b      	orrs	r3, r1
 800741c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	68da      	ldr	r2, [r3, #12]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	430a      	orrs	r2, r1
 8007432:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	699b      	ldr	r3, [r3, #24]
 8007438:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4aa2      	ldr	r2, [pc, #648]	; (80076c8 <UART_SetConfig+0x2ec>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d004      	beq.n	800744e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6a1b      	ldr	r3, [r3, #32]
 8007448:	69fa      	ldr	r2, [r7, #28]
 800744a:	4313      	orrs	r3, r2
 800744c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	69fa      	ldr	r2, [r7, #28]
 800745e:	430a      	orrs	r2, r1
 8007460:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a99      	ldr	r2, [pc, #612]	; (80076cc <UART_SetConfig+0x2f0>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d121      	bne.n	80074b0 <UART_SetConfig+0xd4>
 800746c:	4b98      	ldr	r3, [pc, #608]	; (80076d0 <UART_SetConfig+0x2f4>)
 800746e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007472:	f003 0303 	and.w	r3, r3, #3
 8007476:	2b03      	cmp	r3, #3
 8007478:	d816      	bhi.n	80074a8 <UART_SetConfig+0xcc>
 800747a:	a201      	add	r2, pc, #4	; (adr r2, 8007480 <UART_SetConfig+0xa4>)
 800747c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007480:	08007491 	.word	0x08007491
 8007484:	0800749d 	.word	0x0800749d
 8007488:	08007497 	.word	0x08007497
 800748c:	080074a3 	.word	0x080074a3
 8007490:	2301      	movs	r3, #1
 8007492:	76fb      	strb	r3, [r7, #27]
 8007494:	e0e8      	b.n	8007668 <UART_SetConfig+0x28c>
 8007496:	2302      	movs	r3, #2
 8007498:	76fb      	strb	r3, [r7, #27]
 800749a:	e0e5      	b.n	8007668 <UART_SetConfig+0x28c>
 800749c:	2304      	movs	r3, #4
 800749e:	76fb      	strb	r3, [r7, #27]
 80074a0:	e0e2      	b.n	8007668 <UART_SetConfig+0x28c>
 80074a2:	2308      	movs	r3, #8
 80074a4:	76fb      	strb	r3, [r7, #27]
 80074a6:	e0df      	b.n	8007668 <UART_SetConfig+0x28c>
 80074a8:	2310      	movs	r3, #16
 80074aa:	76fb      	strb	r3, [r7, #27]
 80074ac:	bf00      	nop
 80074ae:	e0db      	b.n	8007668 <UART_SetConfig+0x28c>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a87      	ldr	r2, [pc, #540]	; (80076d4 <UART_SetConfig+0x2f8>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d134      	bne.n	8007524 <UART_SetConfig+0x148>
 80074ba:	4b85      	ldr	r3, [pc, #532]	; (80076d0 <UART_SetConfig+0x2f4>)
 80074bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074c0:	f003 030c 	and.w	r3, r3, #12
 80074c4:	2b0c      	cmp	r3, #12
 80074c6:	d829      	bhi.n	800751c <UART_SetConfig+0x140>
 80074c8:	a201      	add	r2, pc, #4	; (adr r2, 80074d0 <UART_SetConfig+0xf4>)
 80074ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ce:	bf00      	nop
 80074d0:	08007505 	.word	0x08007505
 80074d4:	0800751d 	.word	0x0800751d
 80074d8:	0800751d 	.word	0x0800751d
 80074dc:	0800751d 	.word	0x0800751d
 80074e0:	08007511 	.word	0x08007511
 80074e4:	0800751d 	.word	0x0800751d
 80074e8:	0800751d 	.word	0x0800751d
 80074ec:	0800751d 	.word	0x0800751d
 80074f0:	0800750b 	.word	0x0800750b
 80074f4:	0800751d 	.word	0x0800751d
 80074f8:	0800751d 	.word	0x0800751d
 80074fc:	0800751d 	.word	0x0800751d
 8007500:	08007517 	.word	0x08007517
 8007504:	2300      	movs	r3, #0
 8007506:	76fb      	strb	r3, [r7, #27]
 8007508:	e0ae      	b.n	8007668 <UART_SetConfig+0x28c>
 800750a:	2302      	movs	r3, #2
 800750c:	76fb      	strb	r3, [r7, #27]
 800750e:	e0ab      	b.n	8007668 <UART_SetConfig+0x28c>
 8007510:	2304      	movs	r3, #4
 8007512:	76fb      	strb	r3, [r7, #27]
 8007514:	e0a8      	b.n	8007668 <UART_SetConfig+0x28c>
 8007516:	2308      	movs	r3, #8
 8007518:	76fb      	strb	r3, [r7, #27]
 800751a:	e0a5      	b.n	8007668 <UART_SetConfig+0x28c>
 800751c:	2310      	movs	r3, #16
 800751e:	76fb      	strb	r3, [r7, #27]
 8007520:	bf00      	nop
 8007522:	e0a1      	b.n	8007668 <UART_SetConfig+0x28c>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a6b      	ldr	r2, [pc, #428]	; (80076d8 <UART_SetConfig+0x2fc>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d120      	bne.n	8007570 <UART_SetConfig+0x194>
 800752e:	4b68      	ldr	r3, [pc, #416]	; (80076d0 <UART_SetConfig+0x2f4>)
 8007530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007534:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007538:	2b10      	cmp	r3, #16
 800753a:	d00f      	beq.n	800755c <UART_SetConfig+0x180>
 800753c:	2b10      	cmp	r3, #16
 800753e:	d802      	bhi.n	8007546 <UART_SetConfig+0x16a>
 8007540:	2b00      	cmp	r3, #0
 8007542:	d005      	beq.n	8007550 <UART_SetConfig+0x174>
 8007544:	e010      	b.n	8007568 <UART_SetConfig+0x18c>
 8007546:	2b20      	cmp	r3, #32
 8007548:	d005      	beq.n	8007556 <UART_SetConfig+0x17a>
 800754a:	2b30      	cmp	r3, #48	; 0x30
 800754c:	d009      	beq.n	8007562 <UART_SetConfig+0x186>
 800754e:	e00b      	b.n	8007568 <UART_SetConfig+0x18c>
 8007550:	2300      	movs	r3, #0
 8007552:	76fb      	strb	r3, [r7, #27]
 8007554:	e088      	b.n	8007668 <UART_SetConfig+0x28c>
 8007556:	2302      	movs	r3, #2
 8007558:	76fb      	strb	r3, [r7, #27]
 800755a:	e085      	b.n	8007668 <UART_SetConfig+0x28c>
 800755c:	2304      	movs	r3, #4
 800755e:	76fb      	strb	r3, [r7, #27]
 8007560:	e082      	b.n	8007668 <UART_SetConfig+0x28c>
 8007562:	2308      	movs	r3, #8
 8007564:	76fb      	strb	r3, [r7, #27]
 8007566:	e07f      	b.n	8007668 <UART_SetConfig+0x28c>
 8007568:	2310      	movs	r3, #16
 800756a:	76fb      	strb	r3, [r7, #27]
 800756c:	bf00      	nop
 800756e:	e07b      	b.n	8007668 <UART_SetConfig+0x28c>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a59      	ldr	r2, [pc, #356]	; (80076dc <UART_SetConfig+0x300>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d120      	bne.n	80075bc <UART_SetConfig+0x1e0>
 800757a:	4b55      	ldr	r3, [pc, #340]	; (80076d0 <UART_SetConfig+0x2f4>)
 800757c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007580:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007584:	2b40      	cmp	r3, #64	; 0x40
 8007586:	d00f      	beq.n	80075a8 <UART_SetConfig+0x1cc>
 8007588:	2b40      	cmp	r3, #64	; 0x40
 800758a:	d802      	bhi.n	8007592 <UART_SetConfig+0x1b6>
 800758c:	2b00      	cmp	r3, #0
 800758e:	d005      	beq.n	800759c <UART_SetConfig+0x1c0>
 8007590:	e010      	b.n	80075b4 <UART_SetConfig+0x1d8>
 8007592:	2b80      	cmp	r3, #128	; 0x80
 8007594:	d005      	beq.n	80075a2 <UART_SetConfig+0x1c6>
 8007596:	2bc0      	cmp	r3, #192	; 0xc0
 8007598:	d009      	beq.n	80075ae <UART_SetConfig+0x1d2>
 800759a:	e00b      	b.n	80075b4 <UART_SetConfig+0x1d8>
 800759c:	2300      	movs	r3, #0
 800759e:	76fb      	strb	r3, [r7, #27]
 80075a0:	e062      	b.n	8007668 <UART_SetConfig+0x28c>
 80075a2:	2302      	movs	r3, #2
 80075a4:	76fb      	strb	r3, [r7, #27]
 80075a6:	e05f      	b.n	8007668 <UART_SetConfig+0x28c>
 80075a8:	2304      	movs	r3, #4
 80075aa:	76fb      	strb	r3, [r7, #27]
 80075ac:	e05c      	b.n	8007668 <UART_SetConfig+0x28c>
 80075ae:	2308      	movs	r3, #8
 80075b0:	76fb      	strb	r3, [r7, #27]
 80075b2:	e059      	b.n	8007668 <UART_SetConfig+0x28c>
 80075b4:	2310      	movs	r3, #16
 80075b6:	76fb      	strb	r3, [r7, #27]
 80075b8:	bf00      	nop
 80075ba:	e055      	b.n	8007668 <UART_SetConfig+0x28c>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a47      	ldr	r2, [pc, #284]	; (80076e0 <UART_SetConfig+0x304>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d124      	bne.n	8007610 <UART_SetConfig+0x234>
 80075c6:	4b42      	ldr	r3, [pc, #264]	; (80076d0 <UART_SetConfig+0x2f4>)
 80075c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075d4:	d012      	beq.n	80075fc <UART_SetConfig+0x220>
 80075d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075da:	d802      	bhi.n	80075e2 <UART_SetConfig+0x206>
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d007      	beq.n	80075f0 <UART_SetConfig+0x214>
 80075e0:	e012      	b.n	8007608 <UART_SetConfig+0x22c>
 80075e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075e6:	d006      	beq.n	80075f6 <UART_SetConfig+0x21a>
 80075e8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80075ec:	d009      	beq.n	8007602 <UART_SetConfig+0x226>
 80075ee:	e00b      	b.n	8007608 <UART_SetConfig+0x22c>
 80075f0:	2300      	movs	r3, #0
 80075f2:	76fb      	strb	r3, [r7, #27]
 80075f4:	e038      	b.n	8007668 <UART_SetConfig+0x28c>
 80075f6:	2302      	movs	r3, #2
 80075f8:	76fb      	strb	r3, [r7, #27]
 80075fa:	e035      	b.n	8007668 <UART_SetConfig+0x28c>
 80075fc:	2304      	movs	r3, #4
 80075fe:	76fb      	strb	r3, [r7, #27]
 8007600:	e032      	b.n	8007668 <UART_SetConfig+0x28c>
 8007602:	2308      	movs	r3, #8
 8007604:	76fb      	strb	r3, [r7, #27]
 8007606:	e02f      	b.n	8007668 <UART_SetConfig+0x28c>
 8007608:	2310      	movs	r3, #16
 800760a:	76fb      	strb	r3, [r7, #27]
 800760c:	bf00      	nop
 800760e:	e02b      	b.n	8007668 <UART_SetConfig+0x28c>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a2c      	ldr	r2, [pc, #176]	; (80076c8 <UART_SetConfig+0x2ec>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d124      	bne.n	8007664 <UART_SetConfig+0x288>
 800761a:	4b2d      	ldr	r3, [pc, #180]	; (80076d0 <UART_SetConfig+0x2f4>)
 800761c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007620:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007624:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007628:	d012      	beq.n	8007650 <UART_SetConfig+0x274>
 800762a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800762e:	d802      	bhi.n	8007636 <UART_SetConfig+0x25a>
 8007630:	2b00      	cmp	r3, #0
 8007632:	d007      	beq.n	8007644 <UART_SetConfig+0x268>
 8007634:	e012      	b.n	800765c <UART_SetConfig+0x280>
 8007636:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800763a:	d006      	beq.n	800764a <UART_SetConfig+0x26e>
 800763c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007640:	d009      	beq.n	8007656 <UART_SetConfig+0x27a>
 8007642:	e00b      	b.n	800765c <UART_SetConfig+0x280>
 8007644:	2300      	movs	r3, #0
 8007646:	76fb      	strb	r3, [r7, #27]
 8007648:	e00e      	b.n	8007668 <UART_SetConfig+0x28c>
 800764a:	2302      	movs	r3, #2
 800764c:	76fb      	strb	r3, [r7, #27]
 800764e:	e00b      	b.n	8007668 <UART_SetConfig+0x28c>
 8007650:	2304      	movs	r3, #4
 8007652:	76fb      	strb	r3, [r7, #27]
 8007654:	e008      	b.n	8007668 <UART_SetConfig+0x28c>
 8007656:	2308      	movs	r3, #8
 8007658:	76fb      	strb	r3, [r7, #27]
 800765a:	e005      	b.n	8007668 <UART_SetConfig+0x28c>
 800765c:	2310      	movs	r3, #16
 800765e:	76fb      	strb	r3, [r7, #27]
 8007660:	bf00      	nop
 8007662:	e001      	b.n	8007668 <UART_SetConfig+0x28c>
 8007664:	2310      	movs	r3, #16
 8007666:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a16      	ldr	r2, [pc, #88]	; (80076c8 <UART_SetConfig+0x2ec>)
 800766e:	4293      	cmp	r3, r2
 8007670:	f040 80fa 	bne.w	8007868 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007674:	7efb      	ldrb	r3, [r7, #27]
 8007676:	2b08      	cmp	r3, #8
 8007678:	d836      	bhi.n	80076e8 <UART_SetConfig+0x30c>
 800767a:	a201      	add	r2, pc, #4	; (adr r2, 8007680 <UART_SetConfig+0x2a4>)
 800767c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007680:	080076a5 	.word	0x080076a5
 8007684:	080076e9 	.word	0x080076e9
 8007688:	080076ad 	.word	0x080076ad
 800768c:	080076e9 	.word	0x080076e9
 8007690:	080076b3 	.word	0x080076b3
 8007694:	080076e9 	.word	0x080076e9
 8007698:	080076e9 	.word	0x080076e9
 800769c:	080076e9 	.word	0x080076e9
 80076a0:	080076bb 	.word	0x080076bb
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80076a4:	f7fd fdd2 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 80076a8:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80076aa:	e020      	b.n	80076ee <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80076ac:	4b0d      	ldr	r3, [pc, #52]	; (80076e4 <UART_SetConfig+0x308>)
 80076ae:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80076b0:	e01d      	b.n	80076ee <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80076b2:	f7fd fd35 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 80076b6:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80076b8:	e019      	b.n	80076ee <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80076ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80076be:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80076c0:	e015      	b.n	80076ee <UART_SetConfig+0x312>
 80076c2:	bf00      	nop
 80076c4:	efff69f3 	.word	0xefff69f3
 80076c8:	40008000 	.word	0x40008000
 80076cc:	40013800 	.word	0x40013800
 80076d0:	40021000 	.word	0x40021000
 80076d4:	40004400 	.word	0x40004400
 80076d8:	40004800 	.word	0x40004800
 80076dc:	40004c00 	.word	0x40004c00
 80076e0:	40005000 	.word	0x40005000
 80076e4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	74fb      	strb	r3, [r7, #19]
        break;
 80076ec:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f000 81ac 	beq.w	8007a4e <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	685a      	ldr	r2, [r3, #4]
 80076fa:	4613      	mov	r3, r2
 80076fc:	005b      	lsls	r3, r3, #1
 80076fe:	4413      	add	r3, r2
 8007700:	68fa      	ldr	r2, [r7, #12]
 8007702:	429a      	cmp	r2, r3
 8007704:	d305      	bcc.n	8007712 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800770c:	68fa      	ldr	r2, [r7, #12]
 800770e:	429a      	cmp	r2, r3
 8007710:	d902      	bls.n	8007718 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	74fb      	strb	r3, [r7, #19]
 8007716:	e19a      	b.n	8007a4e <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8007718:	7efb      	ldrb	r3, [r7, #27]
 800771a:	2b08      	cmp	r3, #8
 800771c:	f200 8091 	bhi.w	8007842 <UART_SetConfig+0x466>
 8007720:	a201      	add	r2, pc, #4	; (adr r2, 8007728 <UART_SetConfig+0x34c>)
 8007722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007726:	bf00      	nop
 8007728:	0800774d 	.word	0x0800774d
 800772c:	08007843 	.word	0x08007843
 8007730:	08007799 	.word	0x08007799
 8007734:	08007843 	.word	0x08007843
 8007738:	080077cd 	.word	0x080077cd
 800773c:	08007843 	.word	0x08007843
 8007740:	08007843 	.word	0x08007843
 8007744:	08007843 	.word	0x08007843
 8007748:	08007819 	.word	0x08007819
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800774c:	f7fd fd7e 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 8007750:	4603      	mov	r3, r0
 8007752:	4619      	mov	r1, r3
 8007754:	f04f 0200 	mov.w	r2, #0
 8007758:	f04f 0300 	mov.w	r3, #0
 800775c:	f04f 0400 	mov.w	r4, #0
 8007760:	0214      	lsls	r4, r2, #8
 8007762:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007766:	020b      	lsls	r3, r1, #8
 8007768:	687a      	ldr	r2, [r7, #4]
 800776a:	6852      	ldr	r2, [r2, #4]
 800776c:	0852      	lsrs	r2, r2, #1
 800776e:	4611      	mov	r1, r2
 8007770:	f04f 0200 	mov.w	r2, #0
 8007774:	eb13 0b01 	adds.w	fp, r3, r1
 8007778:	eb44 0c02 	adc.w	ip, r4, r2
 800777c:	4658      	mov	r0, fp
 800777e:	4661      	mov	r1, ip
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	f04f 0400 	mov.w	r4, #0
 8007788:	461a      	mov	r2, r3
 800778a:	4623      	mov	r3, r4
 800778c:	f7f8 fd1c 	bl	80001c8 <__aeabi_uldivmod>
 8007790:	4603      	mov	r3, r0
 8007792:	460c      	mov	r4, r1
 8007794:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007796:	e057      	b.n	8007848 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	085b      	lsrs	r3, r3, #1
 800779e:	f04f 0400 	mov.w	r4, #0
 80077a2:	49b1      	ldr	r1, [pc, #708]	; (8007a68 <UART_SetConfig+0x68c>)
 80077a4:	f04f 0200 	mov.w	r2, #0
 80077a8:	eb13 0b01 	adds.w	fp, r3, r1
 80077ac:	eb44 0c02 	adc.w	ip, r4, r2
 80077b0:	4658      	mov	r0, fp
 80077b2:	4661      	mov	r1, ip
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	f04f 0400 	mov.w	r4, #0
 80077bc:	461a      	mov	r2, r3
 80077be:	4623      	mov	r3, r4
 80077c0:	f7f8 fd02 	bl	80001c8 <__aeabi_uldivmod>
 80077c4:	4603      	mov	r3, r0
 80077c6:	460c      	mov	r4, r1
 80077c8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80077ca:	e03d      	b.n	8007848 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80077cc:	f7fd fca8 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 80077d0:	4603      	mov	r3, r0
 80077d2:	4619      	mov	r1, r3
 80077d4:	f04f 0200 	mov.w	r2, #0
 80077d8:	f04f 0300 	mov.w	r3, #0
 80077dc:	f04f 0400 	mov.w	r4, #0
 80077e0:	0214      	lsls	r4, r2, #8
 80077e2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80077e6:	020b      	lsls	r3, r1, #8
 80077e8:	687a      	ldr	r2, [r7, #4]
 80077ea:	6852      	ldr	r2, [r2, #4]
 80077ec:	0852      	lsrs	r2, r2, #1
 80077ee:	4611      	mov	r1, r2
 80077f0:	f04f 0200 	mov.w	r2, #0
 80077f4:	eb13 0b01 	adds.w	fp, r3, r1
 80077f8:	eb44 0c02 	adc.w	ip, r4, r2
 80077fc:	4658      	mov	r0, fp
 80077fe:	4661      	mov	r1, ip
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	f04f 0400 	mov.w	r4, #0
 8007808:	461a      	mov	r2, r3
 800780a:	4623      	mov	r3, r4
 800780c:	f7f8 fcdc 	bl	80001c8 <__aeabi_uldivmod>
 8007810:	4603      	mov	r3, r0
 8007812:	460c      	mov	r4, r1
 8007814:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007816:	e017      	b.n	8007848 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	685b      	ldr	r3, [r3, #4]
 800781c:	085b      	lsrs	r3, r3, #1
 800781e:	f04f 0400 	mov.w	r4, #0
 8007822:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8007826:	f144 0100 	adc.w	r1, r4, #0
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	f04f 0400 	mov.w	r4, #0
 8007832:	461a      	mov	r2, r3
 8007834:	4623      	mov	r3, r4
 8007836:	f7f8 fcc7 	bl	80001c8 <__aeabi_uldivmod>
 800783a:	4603      	mov	r3, r0
 800783c:	460c      	mov	r4, r1
 800783e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007840:	e002      	b.n	8007848 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	74fb      	strb	r3, [r7, #19]
            break;
 8007846:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800784e:	d308      	bcc.n	8007862 <UART_SetConfig+0x486>
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007856:	d204      	bcs.n	8007862 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	697a      	ldr	r2, [r7, #20]
 800785e:	60da      	str	r2, [r3, #12]
 8007860:	e0f5      	b.n	8007a4e <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	74fb      	strb	r3, [r7, #19]
 8007866:	e0f2      	b.n	8007a4e <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	69db      	ldr	r3, [r3, #28]
 800786c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007870:	d17f      	bne.n	8007972 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8007872:	7efb      	ldrb	r3, [r7, #27]
 8007874:	2b08      	cmp	r3, #8
 8007876:	d85c      	bhi.n	8007932 <UART_SetConfig+0x556>
 8007878:	a201      	add	r2, pc, #4	; (adr r2, 8007880 <UART_SetConfig+0x4a4>)
 800787a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800787e:	bf00      	nop
 8007880:	080078a5 	.word	0x080078a5
 8007884:	080078c3 	.word	0x080078c3
 8007888:	080078e1 	.word	0x080078e1
 800788c:	08007933 	.word	0x08007933
 8007890:	080078fd 	.word	0x080078fd
 8007894:	08007933 	.word	0x08007933
 8007898:	08007933 	.word	0x08007933
 800789c:	08007933 	.word	0x08007933
 80078a0:	0800791b 	.word	0x0800791b
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80078a4:	f7fd fcd2 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 80078a8:	4603      	mov	r3, r0
 80078aa:	005a      	lsls	r2, r3, #1
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	085b      	lsrs	r3, r3, #1
 80078b2:	441a      	add	r2, r3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80078bc:	b29b      	uxth	r3, r3
 80078be:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80078c0:	e03a      	b.n	8007938 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80078c2:	f7fd fcd9 	bl	8005278 <HAL_RCC_GetPCLK2Freq>
 80078c6:	4603      	mov	r3, r0
 80078c8:	005a      	lsls	r2, r3, #1
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	085b      	lsrs	r3, r3, #1
 80078d0:	441a      	add	r2, r3
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078da:	b29b      	uxth	r3, r3
 80078dc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80078de:	e02b      	b.n	8007938 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	085b      	lsrs	r3, r3, #1
 80078e6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80078ea:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80078ee:	687a      	ldr	r2, [r7, #4]
 80078f0:	6852      	ldr	r2, [r2, #4]
 80078f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80078fa:	e01d      	b.n	8007938 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80078fc:	f7fd fc10 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 8007900:	4603      	mov	r3, r0
 8007902:	005a      	lsls	r2, r3, #1
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	085b      	lsrs	r3, r3, #1
 800790a:	441a      	add	r2, r3
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	fbb2 f3f3 	udiv	r3, r2, r3
 8007914:	b29b      	uxth	r3, r3
 8007916:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007918:	e00e      	b.n	8007938 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	085b      	lsrs	r3, r3, #1
 8007920:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	fbb2 f3f3 	udiv	r3, r2, r3
 800792c:	b29b      	uxth	r3, r3
 800792e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007930:	e002      	b.n	8007938 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	74fb      	strb	r3, [r7, #19]
        break;
 8007936:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	2b0f      	cmp	r3, #15
 800793c:	d916      	bls.n	800796c <UART_SetConfig+0x590>
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007944:	d212      	bcs.n	800796c <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	b29b      	uxth	r3, r3
 800794a:	f023 030f 	bic.w	r3, r3, #15
 800794e:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	085b      	lsrs	r3, r3, #1
 8007954:	b29b      	uxth	r3, r3
 8007956:	f003 0307 	and.w	r3, r3, #7
 800795a:	b29a      	uxth	r2, r3
 800795c:	897b      	ldrh	r3, [r7, #10]
 800795e:	4313      	orrs	r3, r2
 8007960:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	897a      	ldrh	r2, [r7, #10]
 8007968:	60da      	str	r2, [r3, #12]
 800796a:	e070      	b.n	8007a4e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800796c:	2301      	movs	r3, #1
 800796e:	74fb      	strb	r3, [r7, #19]
 8007970:	e06d      	b.n	8007a4e <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8007972:	7efb      	ldrb	r3, [r7, #27]
 8007974:	2b08      	cmp	r3, #8
 8007976:	d859      	bhi.n	8007a2c <UART_SetConfig+0x650>
 8007978:	a201      	add	r2, pc, #4	; (adr r2, 8007980 <UART_SetConfig+0x5a4>)
 800797a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800797e:	bf00      	nop
 8007980:	080079a5 	.word	0x080079a5
 8007984:	080079c1 	.word	0x080079c1
 8007988:	080079dd 	.word	0x080079dd
 800798c:	08007a2d 	.word	0x08007a2d
 8007990:	080079f9 	.word	0x080079f9
 8007994:	08007a2d 	.word	0x08007a2d
 8007998:	08007a2d 	.word	0x08007a2d
 800799c:	08007a2d 	.word	0x08007a2d
 80079a0:	08007a15 	.word	0x08007a15
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80079a4:	f7fd fc52 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 80079a8:	4602      	mov	r2, r0
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	085b      	lsrs	r3, r3, #1
 80079b0:	441a      	add	r2, r3
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80079be:	e038      	b.n	8007a32 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80079c0:	f7fd fc5a 	bl	8005278 <HAL_RCC_GetPCLK2Freq>
 80079c4:	4602      	mov	r2, r0
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	085b      	lsrs	r3, r3, #1
 80079cc:	441a      	add	r2, r3
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80079da:	e02a      	b.n	8007a32 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	085b      	lsrs	r3, r3, #1
 80079e2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80079e6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80079ea:	687a      	ldr	r2, [r7, #4]
 80079ec:	6852      	ldr	r2, [r2, #4]
 80079ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80079f6:	e01c      	b.n	8007a32 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80079f8:	f7fd fb92 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 80079fc:	4602      	mov	r2, r0
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	685b      	ldr	r3, [r3, #4]
 8007a02:	085b      	lsrs	r3, r3, #1
 8007a04:	441a      	add	r2, r3
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a0e:	b29b      	uxth	r3, r3
 8007a10:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007a12:	e00e      	b.n	8007a32 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	085b      	lsrs	r3, r3, #1
 8007a1a:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007a2a:	e002      	b.n	8007a32 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	74fb      	strb	r3, [r7, #19]
        break;
 8007a30:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	2b0f      	cmp	r3, #15
 8007a36:	d908      	bls.n	8007a4a <UART_SetConfig+0x66e>
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a3e:	d204      	bcs.n	8007a4a <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	697a      	ldr	r2, [r7, #20]
 8007a46:	60da      	str	r2, [r3, #12]
 8007a48:	e001      	b.n	8007a4e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007a5a:	7cfb      	ldrb	r3, [r7, #19]
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3720      	adds	r7, #32
 8007a60:	46bd      	mov	sp, r7
 8007a62:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8007a66:	bf00      	nop
 8007a68:	f4240000 	.word	0xf4240000

08007a6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a78:	f003 0301 	and.w	r3, r3, #1
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00a      	beq.n	8007a96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	430a      	orrs	r2, r1
 8007a94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a9a:	f003 0302 	and.w	r3, r3, #2
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d00a      	beq.n	8007ab8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	430a      	orrs	r2, r1
 8007ab6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007abc:	f003 0304 	and.w	r3, r3, #4
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d00a      	beq.n	8007ada <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	430a      	orrs	r2, r1
 8007ad8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ade:	f003 0308 	and.w	r3, r3, #8
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d00a      	beq.n	8007afc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	430a      	orrs	r2, r1
 8007afa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b00:	f003 0310 	and.w	r3, r3, #16
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d00a      	beq.n	8007b1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	430a      	orrs	r2, r1
 8007b1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b22:	f003 0320 	and.w	r3, r3, #32
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d00a      	beq.n	8007b40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	430a      	orrs	r2, r1
 8007b3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d01a      	beq.n	8007b82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	430a      	orrs	r2, r1
 8007b60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b6a:	d10a      	bne.n	8007b82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	430a      	orrs	r2, r1
 8007b80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d00a      	beq.n	8007ba4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	430a      	orrs	r2, r1
 8007ba2:	605a      	str	r2, [r3, #4]
  }
}
 8007ba4:	bf00      	nop
 8007ba6:	370c      	adds	r7, #12
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr

08007bb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b086      	sub	sp, #24
 8007bb4:	af02      	add	r7, sp, #8
 8007bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007bbe:	f7fa fabf 	bl	8002140 <HAL_GetTick>
 8007bc2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f003 0308 	and.w	r3, r3, #8
 8007bce:	2b08      	cmp	r3, #8
 8007bd0:	d10e      	bne.n	8007bf0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bd2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007bd6:	9300      	str	r3, [sp, #0]
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f000 f82a 	bl	8007c3a <UART_WaitOnFlagUntilTimeout>
 8007be6:	4603      	mov	r3, r0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d001      	beq.n	8007bf0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007bec:	2303      	movs	r3, #3
 8007bee:	e020      	b.n	8007c32 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f003 0304 	and.w	r3, r3, #4
 8007bfa:	2b04      	cmp	r3, #4
 8007bfc:	d10e      	bne.n	8007c1c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bfe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c02:	9300      	str	r3, [sp, #0]
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2200      	movs	r2, #0
 8007c08:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f000 f814 	bl	8007c3a <UART_WaitOnFlagUntilTimeout>
 8007c12:	4603      	mov	r3, r0
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d001      	beq.n	8007c1c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c18:	2303      	movs	r3, #3
 8007c1a:	e00a      	b.n	8007c32 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2220      	movs	r2, #32
 8007c20:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2220      	movs	r2, #32
 8007c26:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007c30:	2300      	movs	r3, #0
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3710      	adds	r7, #16
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}

08007c3a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c3a:	b580      	push	{r7, lr}
 8007c3c:	b084      	sub	sp, #16
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	60f8      	str	r0, [r7, #12]
 8007c42:	60b9      	str	r1, [r7, #8]
 8007c44:	603b      	str	r3, [r7, #0]
 8007c46:	4613      	mov	r3, r2
 8007c48:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c4a:	e02a      	b.n	8007ca2 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c4c:	69bb      	ldr	r3, [r7, #24]
 8007c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c52:	d026      	beq.n	8007ca2 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c54:	f7fa fa74 	bl	8002140 <HAL_GetTick>
 8007c58:	4602      	mov	r2, r0
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	1ad3      	subs	r3, r2, r3
 8007c5e:	69ba      	ldr	r2, [r7, #24]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d302      	bcc.n	8007c6a <UART_WaitOnFlagUntilTimeout+0x30>
 8007c64:	69bb      	ldr	r3, [r7, #24]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d11b      	bne.n	8007ca2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007c78:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	689a      	ldr	r2, [r3, #8]
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f022 0201 	bic.w	r2, r2, #1
 8007c88:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2220      	movs	r2, #32
 8007c8e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2220      	movs	r2, #32
 8007c94:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8007c9e:	2303      	movs	r3, #3
 8007ca0:	e00f      	b.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	69da      	ldr	r2, [r3, #28]
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	4013      	ands	r3, r2
 8007cac:	68ba      	ldr	r2, [r7, #8]
 8007cae:	429a      	cmp	r2, r3
 8007cb0:	bf0c      	ite	eq
 8007cb2:	2301      	moveq	r3, #1
 8007cb4:	2300      	movne	r3, #0
 8007cb6:	b2db      	uxtb	r3, r3
 8007cb8:	461a      	mov	r2, r3
 8007cba:	79fb      	ldrb	r3, [r7, #7]
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d0c5      	beq.n	8007c4c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3710      	adds	r7, #16
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}

08007cca <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007cca:	b084      	sub	sp, #16
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b084      	sub	sp, #16
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
 8007cd4:	f107 001c 	add.w	r0, r7, #28
 8007cd8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d122      	bne.n	8007d28 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ce6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	68db      	ldr	r3, [r3, #12]
 8007cf2:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007cf6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cfa:	687a      	ldr	r2, [r7, #4]
 8007cfc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	68db      	ldr	r3, [r3, #12]
 8007d02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007d0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	d105      	bne.n	8007d1c <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	68db      	ldr	r3, [r3, #12]
 8007d14:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f000 f937 	bl	8007f90 <USB_CoreReset>
 8007d22:	4603      	mov	r3, r0
 8007d24:	73fb      	strb	r3, [r7, #15]
 8007d26:	e01a      	b.n	8007d5e <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	68db      	ldr	r3, [r3, #12]
 8007d2c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 f92b 	bl	8007f90 <USB_CoreReset>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007d3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d106      	bne.n	8007d52 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d48:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	639a      	str	r2, [r3, #56]	; 0x38
 8007d50:	e005      	b.n	8007d5e <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d56:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 8007d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3710      	adds	r7, #16
 8007d64:	46bd      	mov	sp, r7
 8007d66:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007d6a:	b004      	add	sp, #16
 8007d6c:	4770      	bx	lr

08007d6e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007d6e:	b480      	push	{r7}
 8007d70:	b083      	sub	sp, #12
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	f043 0201 	orr.w	r2, r3, #1
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007d82:	2300      	movs	r3, #0
}
 8007d84:	4618      	mov	r0, r3
 8007d86:	370c      	adds	r7, #12
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8e:	4770      	bx	lr

08007d90 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b083      	sub	sp, #12
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	f023 0201 	bic.w	r2, r3, #1
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	370c      	adds	r7, #12
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr

08007db2 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8007db2:	b580      	push	{r7, lr}
 8007db4:	b082      	sub	sp, #8
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	6078      	str	r0, [r7, #4]
 8007dba:	460b      	mov	r3, r1
 8007dbc:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	68db      	ldr	r3, [r3, #12]
 8007dc2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007dca:	78fb      	ldrb	r3, [r7, #3]
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d106      	bne.n	8007dde <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	68db      	ldr	r3, [r3, #12]
 8007dd4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	60da      	str	r2, [r3, #12]
 8007ddc:	e00b      	b.n	8007df6 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007dde:	78fb      	ldrb	r3, [r7, #3]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d106      	bne.n	8007df2 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	68db      	ldr	r3, [r3, #12]
 8007de8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	60da      	str	r2, [r3, #12]
 8007df0:	e001      	b.n	8007df6 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007df2:	2301      	movs	r3, #1
 8007df4:	e003      	b.n	8007dfe <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007df6:	2032      	movs	r0, #50	; 0x32
 8007df8:	f7fa f9ae 	bl	8002158 <HAL_Delay>

  return HAL_OK;
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3708      	adds	r7, #8
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
	...

08007e08 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b085      	sub	sp, #20
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
 8007e10:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007e12:	2300      	movs	r3, #0
 8007e14:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	019b      	lsls	r3, r3, #6
 8007e1a:	f043 0220 	orr.w	r2, r3, #32
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	3301      	adds	r3, #1
 8007e26:	60fb      	str	r3, [r7, #12]
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	4a09      	ldr	r2, [pc, #36]	; (8007e50 <USB_FlushTxFifo+0x48>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d901      	bls.n	8007e34 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007e30:	2303      	movs	r3, #3
 8007e32:	e006      	b.n	8007e42 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	691b      	ldr	r3, [r3, #16]
 8007e38:	f003 0320 	and.w	r3, r3, #32
 8007e3c:	2b20      	cmp	r3, #32
 8007e3e:	d0f0      	beq.n	8007e22 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007e40:	2300      	movs	r3, #0
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3714      	adds	r7, #20
 8007e46:	46bd      	mov	sp, r7
 8007e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4c:	4770      	bx	lr
 8007e4e:	bf00      	nop
 8007e50:	00030d40 	.word	0x00030d40

08007e54 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b085      	sub	sp, #20
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2210      	movs	r2, #16
 8007e64:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	3301      	adds	r3, #1
 8007e6a:	60fb      	str	r3, [r7, #12]
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	4a09      	ldr	r2, [pc, #36]	; (8007e94 <USB_FlushRxFifo+0x40>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d901      	bls.n	8007e78 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007e74:	2303      	movs	r3, #3
 8007e76:	e006      	b.n	8007e86 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	691b      	ldr	r3, [r3, #16]
 8007e7c:	f003 0310 	and.w	r3, r3, #16
 8007e80:	2b10      	cmp	r3, #16
 8007e82:	d0f0      	beq.n	8007e66 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007e84:	2300      	movs	r3, #0
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3714      	adds	r7, #20
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	00030d40 	.word	0x00030d40

08007e98 <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b089      	sub	sp, #36	; 0x24
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	4611      	mov	r1, r2
 8007ea4:	461a      	mov	r2, r3
 8007ea6:	460b      	mov	r3, r1
 8007ea8:	71fb      	strb	r3, [r7, #7]
 8007eaa:	4613      	mov	r3, r2
 8007eac:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8007eb6:	88bb      	ldrh	r3, [r7, #4]
 8007eb8:	3303      	adds	r3, #3
 8007eba:	089b      	lsrs	r3, r3, #2
 8007ebc:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	61bb      	str	r3, [r7, #24]
 8007ec2:	e00f      	b.n	8007ee4 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007ec4:	79fb      	ldrb	r3, [r7, #7]
 8007ec6:	031a      	lsls	r2, r3, #12
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	4413      	add	r3, r2
 8007ecc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	69fb      	ldr	r3, [r7, #28]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	6013      	str	r3, [r2, #0]
    pSrc++;
 8007ed8:	69fb      	ldr	r3, [r7, #28]
 8007eda:	3304      	adds	r3, #4
 8007edc:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8007ede:	69bb      	ldr	r3, [r7, #24]
 8007ee0:	3301      	adds	r3, #1
 8007ee2:	61bb      	str	r3, [r7, #24]
 8007ee4:	69ba      	ldr	r2, [r7, #24]
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d3eb      	bcc.n	8007ec4 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8007eec:	2300      	movs	r3, #0
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3724      	adds	r7, #36	; 0x24
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef8:	4770      	bx	lr

08007efa <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007efa:	b480      	push	{r7}
 8007efc:	b089      	sub	sp, #36	; 0x24
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	60f8      	str	r0, [r7, #12]
 8007f02:	60b9      	str	r1, [r7, #8]
 8007f04:	4613      	mov	r3, r2
 8007f06:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8007f10:	88fb      	ldrh	r3, [r7, #6]
 8007f12:	3303      	adds	r3, #3
 8007f14:	089b      	lsrs	r3, r3, #2
 8007f16:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8007f18:	2300      	movs	r3, #0
 8007f1a:	61bb      	str	r3, [r7, #24]
 8007f1c:	e00b      	b.n	8007f36 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f24:	681a      	ldr	r2, [r3, #0]
 8007f26:	69fb      	ldr	r3, [r7, #28]
 8007f28:	601a      	str	r2, [r3, #0]
    pDest++;
 8007f2a:	69fb      	ldr	r3, [r7, #28]
 8007f2c:	3304      	adds	r3, #4
 8007f2e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	3301      	adds	r3, #1
 8007f34:	61bb      	str	r3, [r7, #24]
 8007f36:	69ba      	ldr	r2, [r7, #24]
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d3ef      	bcc.n	8007f1e <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8007f3e:	69fb      	ldr	r3, [r7, #28]
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3724      	adds	r7, #36	; 0x24
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr

08007f4c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b085      	sub	sp, #20
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	695b      	ldr	r3, [r3, #20]
 8007f58:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	699b      	ldr	r3, [r3, #24]
 8007f5e:	68fa      	ldr	r2, [r7, #12]
 8007f60:	4013      	ands	r3, r2
 8007f62:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007f64:	68fb      	ldr	r3, [r7, #12]
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3714      	adds	r7, #20
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f70:	4770      	bx	lr

08007f72 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007f72:	b480      	push	{r7}
 8007f74:	b083      	sub	sp, #12
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	695b      	ldr	r3, [r3, #20]
 8007f7e:	f003 0301 	and.w	r3, r3, #1
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	370c      	adds	r7, #12
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr
	...

08007f90 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b085      	sub	sp, #20
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	60fb      	str	r3, [r7, #12]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	4a13      	ldr	r2, [pc, #76]	; (8007ff4 <USB_CoreReset+0x64>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d901      	bls.n	8007fae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007faa:	2303      	movs	r3, #3
 8007fac:	e01b      	b.n	8007fe6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	691b      	ldr	r3, [r3, #16]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	daf2      	bge.n	8007f9c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	691b      	ldr	r3, [r3, #16]
 8007fbe:	f043 0201 	orr.w	r2, r3, #1
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	3301      	adds	r3, #1
 8007fca:	60fb      	str	r3, [r7, #12]
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	4a09      	ldr	r2, [pc, #36]	; (8007ff4 <USB_CoreReset+0x64>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d901      	bls.n	8007fd8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007fd4:	2303      	movs	r3, #3
 8007fd6:	e006      	b.n	8007fe6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	691b      	ldr	r3, [r3, #16]
 8007fdc:	f003 0301 	and.w	r3, r3, #1
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d0f0      	beq.n	8007fc6 <USB_CoreReset+0x36>

  return HAL_OK;
 8007fe4:	2300      	movs	r3, #0
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3714      	adds	r7, #20
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	00030d40 	.word	0x00030d40

08007ff8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ff8:	b084      	sub	sp, #16
 8007ffa:	b580      	push	{r7, lr}
 8007ffc:	b084      	sub	sp, #16
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]
 8008002:	f107 001c 	add.w	r0, r7, #28
 8008006:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008014:	461a      	mov	r2, r3
 8008016:	2300      	movs	r3, #0
 8008018:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800801e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800802a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	639a      	str	r2, [r3, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	68ba      	ldr	r2, [r7, #8]
 800803c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008040:	f023 0304 	bic.w	r3, r3, #4
 8008044:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8008046:	2110      	movs	r1, #16
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f7ff fedd 	bl	8007e08 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f7ff ff00 	bl	8007e54 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8008054:	2300      	movs	r3, #0
 8008056:	60fb      	str	r3, [r7, #12]
 8008058:	e015      	b.n	8008086 <USB_HostInit+0x8e>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	015a      	lsls	r2, r3, #5
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	4413      	add	r3, r2
 8008062:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008066:	461a      	mov	r2, r3
 8008068:	f04f 33ff 	mov.w	r3, #4294967295
 800806c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	015a      	lsls	r2, r3, #5
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	4413      	add	r3, r2
 8008076:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800807a:	461a      	mov	r2, r3
 800807c:	2300      	movs	r3, #0
 800807e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	3301      	adds	r3, #1
 8008084:	60fb      	str	r3, [r7, #12]
 8008086:	6a3b      	ldr	r3, [r7, #32]
 8008088:	68fa      	ldr	r2, [r7, #12]
 800808a:	429a      	cmp	r2, r3
 800808c:	d3e5      	bcc.n	800805a <USB_HostInit+0x62>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800808e:	2101      	movs	r1, #1
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 f893 	bl	80081bc <USB_DriveVbus>

  HAL_Delay(200U);
 8008096:	20c8      	movs	r0, #200	; 0xc8
 8008098:	f7fa f85e 	bl	8002158 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	f04f 32ff 	mov.w	r2, #4294967295
 80080a8:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2280      	movs	r2, #128	; 0x80
 80080ae:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	4a0d      	ldr	r2, [pc, #52]	; (80080e8 <USB_HostInit+0xf0>)
 80080b4:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	4a0c      	ldr	r2, [pc, #48]	; (80080ec <USB_HostInit+0xf4>)
 80080ba:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	699b      	ldr	r3, [r3, #24]
 80080c2:	f043 0210 	orr.w	r2, r3, #16
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	699a      	ldr	r2, [r3, #24]
 80080ce:	4b08      	ldr	r3, [pc, #32]	; (80080f0 <USB_HostInit+0xf8>)
 80080d0:	4313      	orrs	r3, r2
 80080d2:	687a      	ldr	r2, [r7, #4]
 80080d4:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80080d6:	2300      	movs	r3, #0
}
 80080d8:	4618      	mov	r0, r3
 80080da:	3710      	adds	r7, #16
 80080dc:	46bd      	mov	sp, r7
 80080de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80080e2:	b004      	add	sp, #16
 80080e4:	4770      	bx	lr
 80080e6:	bf00      	nop
 80080e8:	00600080 	.word	0x00600080
 80080ec:	004000e0 	.word	0x004000e0
 80080f0:	a3200008 	.word	0xa3200008

080080f4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b085      	sub	sp, #20
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	460b      	mov	r3, r1
 80080fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	68fa      	ldr	r2, [r7, #12]
 800810e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008112:	f023 0303 	bic.w	r3, r3, #3
 8008116:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800811e:	681a      	ldr	r2, [r3, #0]
 8008120:	78fb      	ldrb	r3, [r7, #3]
 8008122:	f003 0303 	and.w	r3, r3, #3
 8008126:	68f9      	ldr	r1, [r7, #12]
 8008128:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800812c:	4313      	orrs	r3, r2
 800812e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008130:	78fb      	ldrb	r3, [r7, #3]
 8008132:	2b01      	cmp	r3, #1
 8008134:	d107      	bne.n	8008146 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800813c:	461a      	mov	r2, r3
 800813e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8008142:	6053      	str	r3, [r2, #4]
 8008144:	e009      	b.n	800815a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8008146:	78fb      	ldrb	r3, [r7, #3]
 8008148:	2b02      	cmp	r3, #2
 800814a:	d106      	bne.n	800815a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008152:	461a      	mov	r2, r3
 8008154:	f241 7370 	movw	r3, #6000	; 0x1770
 8008158:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800815a:	2300      	movs	r3, #0
}
 800815c:	4618      	mov	r0, r3
 800815e:	3714      	adds	r7, #20
 8008160:	46bd      	mov	sp, r7
 8008162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008166:	4770      	bx	lr

08008168 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b084      	sub	sp, #16
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008174:	2300      	movs	r3, #0
 8008176:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008188:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	68fa      	ldr	r2, [r7, #12]
 800818e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008192:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008196:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008198:	2064      	movs	r0, #100	; 0x64
 800819a:	f7f9 ffdd 	bl	8002158 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	68fa      	ldr	r2, [r7, #12]
 80081a2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80081a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80081aa:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80081ac:	200a      	movs	r0, #10
 80081ae:	f7f9 ffd3 	bl	8002158 <HAL_Delay>

  return HAL_OK;
 80081b2:	2300      	movs	r3, #0
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3710      	adds	r7, #16
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}

080081bc <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80081bc:	b480      	push	{r7}
 80081be:	b085      	sub	sp, #20
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	460b      	mov	r3, r1
 80081c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80081cc:	2300      	movs	r3, #0
 80081ce:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80081e0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d109      	bne.n	8008200 <USB_DriveVbus+0x44>
 80081ec:	78fb      	ldrb	r3, [r7, #3]
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d106      	bne.n	8008200 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	68fa      	ldr	r2, [r7, #12]
 80081f6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80081fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80081fe:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800820a:	d109      	bne.n	8008220 <USB_DriveVbus+0x64>
 800820c:	78fb      	ldrb	r3, [r7, #3]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d106      	bne.n	8008220 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	68fa      	ldr	r2, [r7, #12]
 8008216:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800821a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800821e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008220:	2300      	movs	r3, #0
}
 8008222:	4618      	mov	r0, r3
 8008224:	3714      	adds	r7, #20
 8008226:	46bd      	mov	sp, r7
 8008228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822c:	4770      	bx	lr

0800822e <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800822e:	b480      	push	{r7}
 8008230:	b085      	sub	sp, #20
 8008232:	af00      	add	r7, sp, #0
 8008234:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800823a:	2300      	movs	r3, #0
 800823c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	0c5b      	lsrs	r3, r3, #17
 800824c:	f003 0303 	and.w	r3, r3, #3
}
 8008250:	4618      	mov	r0, r3
 8008252:	3714      	adds	r7, #20
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr

0800825c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800825c:	b480      	push	{r7}
 800825e:	b085      	sub	sp, #20
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800826e:	689b      	ldr	r3, [r3, #8]
 8008270:	b29b      	uxth	r3, r3
}
 8008272:	4618      	mov	r0, r3
 8008274:	3714      	adds	r7, #20
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr
	...

08008280 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8008280:	b480      	push	{r7}
 8008282:	b087      	sub	sp, #28
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
 8008288:	4608      	mov	r0, r1
 800828a:	4611      	mov	r1, r2
 800828c:	461a      	mov	r2, r3
 800828e:	4603      	mov	r3, r0
 8008290:	70fb      	strb	r3, [r7, #3]
 8008292:	460b      	mov	r3, r1
 8008294:	70bb      	strb	r3, [r7, #2]
 8008296:	4613      	mov	r3, r2
 8008298:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800829a:	2300      	movs	r3, #0
 800829c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 80082a2:	78fb      	ldrb	r3, [r7, #3]
 80082a4:	015a      	lsls	r2, r3, #5
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	4413      	add	r3, r2
 80082aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082ae:	461a      	mov	r2, r3
 80082b0:	f04f 33ff 	mov.w	r3, #4294967295
 80082b4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80082b6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80082ba:	2b03      	cmp	r3, #3
 80082bc:	d867      	bhi.n	800838e <USB_HC_Init+0x10e>
 80082be:	a201      	add	r2, pc, #4	; (adr r2, 80082c4 <USB_HC_Init+0x44>)
 80082c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082c4:	080082d5 	.word	0x080082d5
 80082c8:	08008351 	.word	0x08008351
 80082cc:	080082d5 	.word	0x080082d5
 80082d0:	08008313 	.word	0x08008313
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80082d4:	78fb      	ldrb	r3, [r7, #3]
 80082d6:	015a      	lsls	r2, r3, #5
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	4413      	add	r3, r2
 80082dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082e0:	461a      	mov	r2, r3
 80082e2:	f240 439d 	movw	r3, #1181	; 0x49d
 80082e6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80082e8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	da51      	bge.n	8008394 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80082f0:	78fb      	ldrb	r3, [r7, #3]
 80082f2:	015a      	lsls	r2, r3, #5
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	4413      	add	r3, r2
 80082f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082fc:	68db      	ldr	r3, [r3, #12]
 80082fe:	78fa      	ldrb	r2, [r7, #3]
 8008300:	0151      	lsls	r1, r2, #5
 8008302:	68ba      	ldr	r2, [r7, #8]
 8008304:	440a      	add	r2, r1
 8008306:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800830a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800830e:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008310:	e040      	b.n	8008394 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008312:	78fb      	ldrb	r3, [r7, #3]
 8008314:	015a      	lsls	r2, r3, #5
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	4413      	add	r3, r2
 800831a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800831e:	461a      	mov	r2, r3
 8008320:	f240 639d 	movw	r3, #1693	; 0x69d
 8008324:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008326:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800832a:	2b00      	cmp	r3, #0
 800832c:	da34      	bge.n	8008398 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800832e:	78fb      	ldrb	r3, [r7, #3]
 8008330:	015a      	lsls	r2, r3, #5
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	4413      	add	r3, r2
 8008336:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	78fa      	ldrb	r2, [r7, #3]
 800833e:	0151      	lsls	r1, r2, #5
 8008340:	68ba      	ldr	r2, [r7, #8]
 8008342:	440a      	add	r2, r1
 8008344:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008348:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800834c:	60d3      	str	r3, [r2, #12]
      }

      break;
 800834e:	e023      	b.n	8008398 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008350:	78fb      	ldrb	r3, [r7, #3]
 8008352:	015a      	lsls	r2, r3, #5
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	4413      	add	r3, r2
 8008358:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800835c:	461a      	mov	r2, r3
 800835e:	f240 2325 	movw	r3, #549	; 0x225
 8008362:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008364:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008368:	2b00      	cmp	r3, #0
 800836a:	da17      	bge.n	800839c <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800836c:	78fb      	ldrb	r3, [r7, #3]
 800836e:	015a      	lsls	r2, r3, #5
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	4413      	add	r3, r2
 8008374:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008378:	68db      	ldr	r3, [r3, #12]
 800837a:	78fa      	ldrb	r2, [r7, #3]
 800837c:	0151      	lsls	r1, r2, #5
 800837e:	68ba      	ldr	r2, [r7, #8]
 8008380:	440a      	add	r2, r1
 8008382:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008386:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800838a:	60d3      	str	r3, [r2, #12]
      }
      break;
 800838c:	e006      	b.n	800839c <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800838e:	2301      	movs	r3, #1
 8008390:	75fb      	strb	r3, [r7, #23]
      break;
 8008392:	e004      	b.n	800839e <USB_HC_Init+0x11e>
      break;
 8008394:	bf00      	nop
 8008396:	e002      	b.n	800839e <USB_HC_Init+0x11e>
      break;
 8008398:	bf00      	nop
 800839a:	e000      	b.n	800839e <USB_HC_Init+0x11e>
      break;
 800839c:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80083a4:	699a      	ldr	r2, [r3, #24]
 80083a6:	78fb      	ldrb	r3, [r7, #3]
 80083a8:	f003 030f 	and.w	r3, r3, #15
 80083ac:	2101      	movs	r1, #1
 80083ae:	fa01 f303 	lsl.w	r3, r1, r3
 80083b2:	68b9      	ldr	r1, [r7, #8]
 80083b4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80083b8:	4313      	orrs	r3, r2
 80083ba:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	699b      	ldr	r3, [r3, #24]
 80083c0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80083c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	da03      	bge.n	80083d8 <USB_HC_Init+0x158>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80083d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80083d4:	613b      	str	r3, [r7, #16]
 80083d6:	e001      	b.n	80083dc <USB_HC_Init+0x15c>
  }
  else
  {
    HCcharEpDir = 0U;
 80083d8:	2300      	movs	r3, #0
 80083da:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 80083dc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80083e0:	2b02      	cmp	r3, #2
 80083e2:	d103      	bne.n	80083ec <USB_HC_Init+0x16c>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80083e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80083e8:	60fb      	str	r3, [r7, #12]
 80083ea:	e001      	b.n	80083f0 <USB_HC_Init+0x170>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80083ec:	2300      	movs	r3, #0
 80083ee:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80083f0:	787b      	ldrb	r3, [r7, #1]
 80083f2:	059b      	lsls	r3, r3, #22
 80083f4:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80083f8:	78bb      	ldrb	r3, [r7, #2]
 80083fa:	02db      	lsls	r3, r3, #11
 80083fc:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008400:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008402:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008406:	049b      	lsls	r3, r3, #18
 8008408:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800840c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800840e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008410:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008414:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800841a:	78fb      	ldrb	r3, [r7, #3]
 800841c:	0159      	lsls	r1, r3, #5
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	440b      	add	r3, r1
 8008422:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008426:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800842c:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800842e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008432:	2b03      	cmp	r3, #3
 8008434:	d10f      	bne.n	8008456 <USB_HC_Init+0x1d6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8008436:	78fb      	ldrb	r3, [r7, #3]
 8008438:	015a      	lsls	r2, r3, #5
 800843a:	68bb      	ldr	r3, [r7, #8]
 800843c:	4413      	add	r3, r2
 800843e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	78fa      	ldrb	r2, [r7, #3]
 8008446:	0151      	lsls	r1, r2, #5
 8008448:	68ba      	ldr	r2, [r7, #8]
 800844a:	440a      	add	r2, r1
 800844c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008450:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008454:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008456:	7dfb      	ldrb	r3, [r7, #23]
}
 8008458:	4618      	mov	r0, r3
 800845a:	371c      	adds	r7, #28
 800845c:	46bd      	mov	sp, r7
 800845e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008462:	4770      	bx	lr

08008464 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b088      	sub	sp, #32
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
 800846c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	785b      	ldrb	r3, [r3, #1]
 8008476:	617b      	str	r3, [r7, #20]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8008478:	f44f 7380 	mov.w	r3, #256	; 0x100
 800847c:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	691b      	ldr	r3, [r3, #16]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d018      	beq.n	80084b8 <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	691b      	ldr	r3, [r3, #16]
 800848a:	683a      	ldr	r2, [r7, #0]
 800848c:	8912      	ldrh	r2, [r2, #8]
 800848e:	4413      	add	r3, r2
 8008490:	3b01      	subs	r3, #1
 8008492:	683a      	ldr	r2, [r7, #0]
 8008494:	8912      	ldrh	r2, [r2, #8]
 8008496:	fbb3 f3f2 	udiv	r3, r3, r2
 800849a:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 800849c:	8bfa      	ldrh	r2, [r7, #30]
 800849e:	8a7b      	ldrh	r3, [r7, #18]
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d90b      	bls.n	80084bc <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 80084a4:	8a7b      	ldrh	r3, [r7, #18]
 80084a6:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 80084a8:	8bfb      	ldrh	r3, [r7, #30]
 80084aa:	683a      	ldr	r2, [r7, #0]
 80084ac:	8912      	ldrh	r2, [r2, #8]
 80084ae:	fb02 f203 	mul.w	r2, r2, r3
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	611a      	str	r2, [r3, #16]
 80084b6:	e001      	b.n	80084bc <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 80084b8:	2301      	movs	r3, #1
 80084ba:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in != 0U)
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	78db      	ldrb	r3, [r3, #3]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d006      	beq.n	80084d2 <USB_HC_StartXfer+0x6e>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 80084c4:	8bfb      	ldrh	r3, [r7, #30]
 80084c6:	683a      	ldr	r2, [r7, #0]
 80084c8:	8912      	ldrh	r2, [r2, #8]
 80084ca:	fb02 f203 	mul.w	r2, r2, r3
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	691b      	ldr	r3, [r3, #16]
 80084d6:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80084da:	8bfb      	ldrh	r3, [r7, #30]
 80084dc:	04d9      	lsls	r1, r3, #19
 80084de:	4b5f      	ldr	r3, [pc, #380]	; (800865c <USB_HC_StartXfer+0x1f8>)
 80084e0:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80084e2:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	7a9b      	ldrb	r3, [r3, #10]
 80084e8:	075b      	lsls	r3, r3, #29
 80084ea:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80084ee:	6979      	ldr	r1, [r7, #20]
 80084f0:	0148      	lsls	r0, r1, #5
 80084f2:	69b9      	ldr	r1, [r7, #24]
 80084f4:	4401      	add	r1, r0
 80084f6:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80084fa:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80084fc:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80084fe:	69bb      	ldr	r3, [r7, #24]
 8008500:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008504:	689b      	ldr	r3, [r3, #8]
 8008506:	f003 0301 	and.w	r3, r3, #1
 800850a:	2b00      	cmp	r3, #0
 800850c:	bf0c      	ite	eq
 800850e:	2301      	moveq	r3, #1
 8008510:	2300      	movne	r3, #0
 8008512:	b2db      	uxtb	r3, r3
 8008514:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	015a      	lsls	r2, r3, #5
 800851a:	69bb      	ldr	r3, [r7, #24]
 800851c:	4413      	add	r3, r2
 800851e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	697a      	ldr	r2, [r7, #20]
 8008526:	0151      	lsls	r1, r2, #5
 8008528:	69ba      	ldr	r2, [r7, #24]
 800852a:	440a      	add	r2, r1
 800852c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008530:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008534:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	015a      	lsls	r2, r3, #5
 800853a:	69bb      	ldr	r3, [r7, #24]
 800853c:	4413      	add	r3, r2
 800853e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	7c7b      	ldrb	r3, [r7, #17]
 8008546:	075b      	lsls	r3, r3, #29
 8008548:	6979      	ldr	r1, [r7, #20]
 800854a:	0148      	lsls	r0, r1, #5
 800854c:	69b9      	ldr	r1, [r7, #24]
 800854e:	4401      	add	r1, r0
 8008550:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8008554:	4313      	orrs	r3, r2
 8008556:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	015a      	lsls	r2, r3, #5
 800855c:	69bb      	ldr	r3, [r7, #24]
 800855e:	4413      	add	r3, r2
 8008560:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4a3e      	ldr	r2, [pc, #248]	; (8008660 <USB_HC_StartXfer+0x1fc>)
 8008568:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800856a:	4b3d      	ldr	r3, [pc, #244]	; (8008660 <USB_HC_StartXfer+0x1fc>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008572:	4a3b      	ldr	r2, [pc, #236]	; (8008660 <USB_HC_StartXfer+0x1fc>)
 8008574:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	78db      	ldrb	r3, [r3, #3]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d006      	beq.n	800858c <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800857e:	4b38      	ldr	r3, [pc, #224]	; (8008660 <USB_HC_StartXfer+0x1fc>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008586:	4a36      	ldr	r2, [pc, #216]	; (8008660 <USB_HC_StartXfer+0x1fc>)
 8008588:	6013      	str	r3, [r2, #0]
 800858a:	e005      	b.n	8008598 <USB_HC_StartXfer+0x134>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800858c:	4b34      	ldr	r3, [pc, #208]	; (8008660 <USB_HC_StartXfer+0x1fc>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008594:	4a32      	ldr	r2, [pc, #200]	; (8008660 <USB_HC_StartXfer+0x1fc>)
 8008596:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008598:	4b31      	ldr	r3, [pc, #196]	; (8008660 <USB_HC_StartXfer+0x1fc>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80085a0:	4a2f      	ldr	r2, [pc, #188]	; (8008660 <USB_HC_StartXfer+0x1fc>)
 80085a2:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	015a      	lsls	r2, r3, #5
 80085a8:	69bb      	ldr	r3, [r7, #24]
 80085aa:	4413      	add	r3, r2
 80085ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085b0:	461a      	mov	r2, r3
 80085b2:	4b2b      	ldr	r3, [pc, #172]	; (8008660 <USB_HC_StartXfer+0x1fc>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	6013      	str	r3, [r2, #0]

    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	78db      	ldrb	r3, [r3, #3]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d148      	bne.n	8008652 <USB_HC_StartXfer+0x1ee>
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	691b      	ldr	r3, [r3, #16]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d044      	beq.n	8008652 <USB_HC_StartXfer+0x1ee>
    {
      switch (hc->ep_type)
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	79db      	ldrb	r3, [r3, #7]
 80085cc:	2b03      	cmp	r3, #3
 80085ce:	d831      	bhi.n	8008634 <USB_HC_StartXfer+0x1d0>
 80085d0:	a201      	add	r2, pc, #4	; (adr r2, 80085d8 <USB_HC_StartXfer+0x174>)
 80085d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085d6:	bf00      	nop
 80085d8:	080085e9 	.word	0x080085e9
 80085dc:	0800860d 	.word	0x0800860d
 80085e0:	080085e9 	.word	0x080085e9
 80085e4:	0800860d 	.word	0x0800860d
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	691b      	ldr	r3, [r3, #16]
 80085ec:	3303      	adds	r3, #3
 80085ee:	089b      	lsrs	r3, r3, #2
 80085f0:	81fb      	strh	r3, [r7, #14]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80085f2:	89fa      	ldrh	r2, [r7, #14]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d91c      	bls.n	8008638 <USB_HC_StartXfer+0x1d4>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	699b      	ldr	r3, [r3, #24]
 8008602:	f043 0220 	orr.w	r2, r3, #32
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	619a      	str	r2, [r3, #24]
          }
          break;
 800860a:	e015      	b.n	8008638 <USB_HC_StartXfer+0x1d4>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	691b      	ldr	r3, [r3, #16]
 8008610:	3303      	adds	r3, #3
 8008612:	089b      	lsrs	r3, r3, #2
 8008614:	81fb      	strh	r3, [r7, #14]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008616:	89fa      	ldrh	r2, [r7, #14]
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800861e:	691b      	ldr	r3, [r3, #16]
 8008620:	b29b      	uxth	r3, r3
 8008622:	429a      	cmp	r2, r3
 8008624:	d90a      	bls.n	800863c <USB_HC_StartXfer+0x1d8>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	699b      	ldr	r3, [r3, #24]
 800862a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	619a      	str	r2, [r3, #24]
          }
          break;
 8008632:	e003      	b.n	800863c <USB_HC_StartXfer+0x1d8>

        default:
          break;
 8008634:	bf00      	nop
 8008636:	e002      	b.n	800863e <USB_HC_StartXfer+0x1da>
          break;
 8008638:	bf00      	nop
 800863a:	e000      	b.n	800863e <USB_HC_StartXfer+0x1da>
          break;
 800863c:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	68d9      	ldr	r1, [r3, #12]
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	785a      	ldrb	r2, [r3, #1]
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	691b      	ldr	r3, [r3, #16]
 800864a:	b29b      	uxth	r3, r3
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f7ff fc23 	bl	8007e98 <USB_WritePacket>
    }

  return HAL_OK;
 8008652:	2300      	movs	r3, #0
}
 8008654:	4618      	mov	r0, r3
 8008656:	3720      	adds	r7, #32
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}
 800865c:	1ff80000 	.word	0x1ff80000
 8008660:	200000b4 	.word	0x200000b4

08008664 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008676:	695b      	ldr	r3, [r3, #20]
 8008678:	b29b      	uxth	r3, r3
}
 800867a:	4618      	mov	r0, r3
 800867c:	3714      	adds	r7, #20
 800867e:	46bd      	mov	sp, r7
 8008680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008684:	4770      	bx	lr

08008686 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008686:	b480      	push	{r7}
 8008688:	b087      	sub	sp, #28
 800868a:	af00      	add	r7, sp, #0
 800868c:	6078      	str	r0, [r7, #4]
 800868e:	460b      	mov	r3, r1
 8008690:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8008696:	78fb      	ldrb	r3, [r7, #3]
 8008698:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800869a:	2300      	movs	r3, #0
 800869c:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	015a      	lsls	r2, r3, #5
 80086a2:	693b      	ldr	r3, [r7, #16]
 80086a4:	4413      	add	r3, r2
 80086a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	0c9b      	lsrs	r3, r3, #18
 80086ae:	f003 0303 	and.w	r3, r3, #3
 80086b2:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d002      	beq.n	80086c0 <USB_HC_Halt+0x3a>
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	2b02      	cmp	r3, #2
 80086be:	d16c      	bne.n	800879a <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	015a      	lsls	r2, r3, #5
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	4413      	add	r3, r2
 80086c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	68fa      	ldr	r2, [r7, #12]
 80086d0:	0151      	lsls	r1, r2, #5
 80086d2:	693a      	ldr	r2, [r7, #16]
 80086d4:	440a      	add	r2, r1
 80086d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80086da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80086de:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d143      	bne.n	8008774 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	015a      	lsls	r2, r3, #5
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	4413      	add	r3, r2
 80086f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	68fa      	ldr	r2, [r7, #12]
 80086fc:	0151      	lsls	r1, r2, #5
 80086fe:	693a      	ldr	r2, [r7, #16]
 8008700:	440a      	add	r2, r1
 8008702:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008706:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800870a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	015a      	lsls	r2, r3, #5
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	4413      	add	r3, r2
 8008714:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	68fa      	ldr	r2, [r7, #12]
 800871c:	0151      	lsls	r1, r2, #5
 800871e:	693a      	ldr	r2, [r7, #16]
 8008720:	440a      	add	r2, r1
 8008722:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008726:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800872a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	015a      	lsls	r2, r3, #5
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	4413      	add	r3, r2
 8008734:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	68fa      	ldr	r2, [r7, #12]
 800873c:	0151      	lsls	r1, r2, #5
 800873e:	693a      	ldr	r2, [r7, #16]
 8008740:	440a      	add	r2, r1
 8008742:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008746:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800874a:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	3301      	adds	r3, #1
 8008750:	617b      	str	r3, [r7, #20]
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008758:	d81d      	bhi.n	8008796 <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	015a      	lsls	r2, r3, #5
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	4413      	add	r3, r2
 8008762:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800876c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008770:	d0ec      	beq.n	800874c <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008772:	e080      	b.n	8008876 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	015a      	lsls	r2, r3, #5
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	4413      	add	r3, r2
 800877c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	68fa      	ldr	r2, [r7, #12]
 8008784:	0151      	lsls	r1, r2, #5
 8008786:	693a      	ldr	r2, [r7, #16]
 8008788:	440a      	add	r2, r1
 800878a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800878e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008792:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008794:	e06f      	b.n	8008876 <USB_HC_Halt+0x1f0>
          break;
 8008796:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008798:	e06d      	b.n	8008876 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	015a      	lsls	r2, r3, #5
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	4413      	add	r3, r2
 80087a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	68fa      	ldr	r2, [r7, #12]
 80087aa:	0151      	lsls	r1, r2, #5
 80087ac:	693a      	ldr	r2, [r7, #16]
 80087ae:	440a      	add	r2, r1
 80087b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80087b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80087b8:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80087ba:	693b      	ldr	r3, [r7, #16]
 80087bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80087c0:	691b      	ldr	r3, [r3, #16]
 80087c2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d143      	bne.n	8008852 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	015a      	lsls	r2, r3, #5
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	4413      	add	r3, r2
 80087d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	68fa      	ldr	r2, [r7, #12]
 80087da:	0151      	lsls	r1, r2, #5
 80087dc:	693a      	ldr	r2, [r7, #16]
 80087de:	440a      	add	r2, r1
 80087e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80087e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80087e8:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	015a      	lsls	r2, r3, #5
 80087ee:	693b      	ldr	r3, [r7, #16]
 80087f0:	4413      	add	r3, r2
 80087f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68fa      	ldr	r2, [r7, #12]
 80087fa:	0151      	lsls	r1, r2, #5
 80087fc:	693a      	ldr	r2, [r7, #16]
 80087fe:	440a      	add	r2, r1
 8008800:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008804:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008808:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	015a      	lsls	r2, r3, #5
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	4413      	add	r3, r2
 8008812:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	68fa      	ldr	r2, [r7, #12]
 800881a:	0151      	lsls	r1, r2, #5
 800881c:	693a      	ldr	r2, [r7, #16]
 800881e:	440a      	add	r2, r1
 8008820:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008824:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008828:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	3301      	adds	r3, #1
 800882e:	617b      	str	r3, [r7, #20]
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008836:	d81d      	bhi.n	8008874 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	015a      	lsls	r2, r3, #5
 800883c:	693b      	ldr	r3, [r7, #16]
 800883e:	4413      	add	r3, r2
 8008840:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800884a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800884e:	d0ec      	beq.n	800882a <USB_HC_Halt+0x1a4>
 8008850:	e011      	b.n	8008876 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	015a      	lsls	r2, r3, #5
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	4413      	add	r3, r2
 800885a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	68fa      	ldr	r2, [r7, #12]
 8008862:	0151      	lsls	r1, r2, #5
 8008864:	693a      	ldr	r2, [r7, #16]
 8008866:	440a      	add	r2, r1
 8008868:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800886c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008870:	6013      	str	r3, [r2, #0]
 8008872:	e000      	b.n	8008876 <USB_HC_Halt+0x1f0>
          break;
 8008874:	bf00      	nop
    }
  }

  return HAL_OK;
 8008876:	2300      	movs	r3, #0
}
 8008878:	4618      	mov	r0, r3
 800887a:	371c      	adds	r7, #28
 800887c:	46bd      	mov	sp, r7
 800887e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008882:	4770      	bx	lr

08008884 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b086      	sub	sp, #24
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008890:	2300      	movs	r3, #0
 8008892:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f7ff fa7b 	bl	8007d90 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800889a:	2110      	movs	r1, #16
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f7ff fab3 	bl	8007e08 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f7ff fad6 	bl	8007e54 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80088a8:	2300      	movs	r3, #0
 80088aa:	613b      	str	r3, [r7, #16]
 80088ac:	e01f      	b.n	80088ee <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 80088ae:	693b      	ldr	r3, [r7, #16]
 80088b0:	015a      	lsls	r2, r3, #5
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	4413      	add	r3, r2
 80088b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80088c4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80088cc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80088d4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	015a      	lsls	r2, r3, #5
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	4413      	add	r3, r2
 80088de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088e2:	461a      	mov	r2, r3
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	3301      	adds	r3, #1
 80088ec:	613b      	str	r3, [r7, #16]
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	2b0f      	cmp	r3, #15
 80088f2:	d9dc      	bls.n	80088ae <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80088f4:	2300      	movs	r3, #0
 80088f6:	613b      	str	r3, [r7, #16]
 80088f8:	e034      	b.n	8008964 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	015a      	lsls	r2, r3, #5
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	4413      	add	r3, r2
 8008902:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008910:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008918:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008920:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	015a      	lsls	r2, r3, #5
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	4413      	add	r3, r2
 800892a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800892e:	461a      	mov	r2, r3
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	3301      	adds	r3, #1
 8008938:	617b      	str	r3, [r7, #20]
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008940:	d80c      	bhi.n	800895c <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	015a      	lsls	r2, r3, #5
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	4413      	add	r3, r2
 800894a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008954:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008958:	d0ec      	beq.n	8008934 <USB_StopHost+0xb0>
 800895a:	e000      	b.n	800895e <USB_StopHost+0xda>
        break;
 800895c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	3301      	adds	r3, #1
 8008962:	613b      	str	r3, [r7, #16]
 8008964:	693b      	ldr	r3, [r7, #16]
 8008966:	2b0f      	cmp	r3, #15
 8008968:	d9c7      	bls.n	80088fa <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008970:	461a      	mov	r2, r3
 8008972:	f04f 33ff 	mov.w	r3, #4294967295
 8008976:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	f04f 32ff 	mov.w	r2, #4294967295
 800897e:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	f7ff f9f4 	bl	8007d6e <USB_EnableGlobalInt>

  return HAL_OK;
 8008986:	2300      	movs	r3, #0
}
 8008988:	4618      	mov	r0, r3
 800898a:	3718      	adds	r7, #24
 800898c:	46bd      	mov	sp, r7
 800898e:	bd80      	pop	{r7, pc}

08008990 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 8008990:	b590      	push	{r4, r7, lr}
 8008992:	b089      	sub	sp, #36	; 0x24
 8008994:	af04      	add	r7, sp, #16
 8008996:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 8008998:	2302      	movs	r3, #2
 800899a:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 800899c:	2301      	movs	r3, #1
 800899e:	2202      	movs	r2, #2
 80089a0:	2102      	movs	r1, #2
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 fc3a 	bl	800921c <USBH_FindInterface>
 80089a8:	4603      	mov	r3, r0
 80089aa:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 80089ac:	7bbb      	ldrb	r3, [r7, #14]
 80089ae:	2bff      	cmp	r3, #255	; 0xff
 80089b0:	f000 812a 	beq.w	8008c08 <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 80089b4:	7bbb      	ldrb	r3, [r7, #14]
 80089b6:	4619      	mov	r1, r3
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f000 fc13 	bl	80091e4 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 80089c4:	2050      	movs	r0, #80	; 0x50
 80089c6:	f002 f8e3 	bl	800ab90 <malloc>
 80089ca:	4603      	mov	r3, r0
 80089cc:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80089d4:	69db      	ldr	r3, [r3, #28]
 80089d6:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80089d8:	7bbb      	ldrb	r3, [r7, #14]
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	211a      	movs	r1, #26
 80089de:	fb01 f303 	mul.w	r3, r1, r3
 80089e2:	4413      	add	r3, r2
 80089e4:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80089e8:	781b      	ldrb	r3, [r3, #0]
 80089ea:	b25b      	sxtb	r3, r3
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	da15      	bge.n	8008a1c <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80089f0:	7bbb      	ldrb	r3, [r7, #14]
 80089f2:	687a      	ldr	r2, [r7, #4]
 80089f4:	211a      	movs	r1, #26
 80089f6:	fb01 f303 	mul.w	r3, r1, r3
 80089fa:	4413      	add	r3, r2
 80089fc:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8008a00:	781a      	ldrb	r2, [r3, #0]
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008a06:	7bbb      	ldrb	r3, [r7, #14]
 8008a08:	687a      	ldr	r2, [r7, #4]
 8008a0a:	211a      	movs	r1, #26
 8008a0c:	fb01 f303 	mul.w	r3, r1, r3
 8008a10:	4413      	add	r3, r2
 8008a12:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8008a16:	881a      	ldrh	r2, [r3, #0]
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	785b      	ldrb	r3, [r3, #1]
 8008a20:	4619      	mov	r1, r3
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f001 fd21 	bl	800a46a <USBH_AllocPipe>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	461a      	mov	r2, r3
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	7819      	ldrb	r1, [r3, #0]
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	7858      	ldrb	r0, [r3, #1]
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008a44:	68ba      	ldr	r2, [r7, #8]
 8008a46:	8952      	ldrh	r2, [r2, #10]
 8008a48:	9202      	str	r2, [sp, #8]
 8008a4a:	2203      	movs	r2, #3
 8008a4c:	9201      	str	r2, [sp, #4]
 8008a4e:	9300      	str	r3, [sp, #0]
 8008a50:	4623      	mov	r3, r4
 8008a52:	4602      	mov	r2, r0
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f001 fcd9 	bl	800a40c <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	2200      	movs	r2, #0
 8008a60:	4619      	mov	r1, r3
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f001 ffe4 	bl	800aa30 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 8008a68:	2300      	movs	r3, #0
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	210a      	movs	r1, #10
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 fbd4 	bl	800921c <USBH_FindInterface>
 8008a74:	4603      	mov	r3, r0
 8008a76:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 8008a78:	7bbb      	ldrb	r3, [r7, #14]
 8008a7a:	2bff      	cmp	r3, #255	; 0xff
 8008a7c:	f000 80c4 	beq.w	8008c08 <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8008a80:	7bbb      	ldrb	r3, [r7, #14]
 8008a82:	687a      	ldr	r2, [r7, #4]
 8008a84:	211a      	movs	r1, #26
 8008a86:	fb01 f303 	mul.w	r3, r1, r3
 8008a8a:	4413      	add	r3, r2
 8008a8c:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8008a90:	781b      	ldrb	r3, [r3, #0]
 8008a92:	b25b      	sxtb	r3, r3
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	da16      	bge.n	8008ac6 <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008a98:	7bbb      	ldrb	r3, [r7, #14]
 8008a9a:	687a      	ldr	r2, [r7, #4]
 8008a9c:	211a      	movs	r1, #26
 8008a9e:	fb01 f303 	mul.w	r3, r1, r3
 8008aa2:	4413      	add	r3, r2
 8008aa4:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8008aa8:	781a      	ldrb	r2, [r3, #0]
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008aae:	7bbb      	ldrb	r3, [r7, #14]
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	211a      	movs	r1, #26
 8008ab4:	fb01 f303 	mul.w	r3, r1, r3
 8008ab8:	4413      	add	r3, r2
 8008aba:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8008abe:	881a      	ldrh	r2, [r3, #0]
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	835a      	strh	r2, [r3, #26]
 8008ac4:	e015      	b.n	8008af2 <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008ac6:	7bbb      	ldrb	r3, [r7, #14]
 8008ac8:	687a      	ldr	r2, [r7, #4]
 8008aca:	211a      	movs	r1, #26
 8008acc:	fb01 f303 	mul.w	r3, r1, r3
 8008ad0:	4413      	add	r3, r2
 8008ad2:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8008ad6:	781a      	ldrb	r2, [r3, #0]
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008adc:	7bbb      	ldrb	r3, [r7, #14]
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	211a      	movs	r1, #26
 8008ae2:	fb01 f303 	mul.w	r3, r1, r3
 8008ae6:	4413      	add	r3, r2
 8008ae8:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8008aec:	881a      	ldrh	r2, [r3, #0]
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8008af2:	7bbb      	ldrb	r3, [r7, #14]
 8008af4:	687a      	ldr	r2, [r7, #4]
 8008af6:	211a      	movs	r1, #26
 8008af8:	fb01 f303 	mul.w	r3, r1, r3
 8008afc:	4413      	add	r3, r2
 8008afe:	f203 3352 	addw	r3, r3, #850	; 0x352
 8008b02:	781b      	ldrb	r3, [r3, #0]
 8008b04:	b25b      	sxtb	r3, r3
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	da16      	bge.n	8008b38 <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008b0a:	7bbb      	ldrb	r3, [r7, #14]
 8008b0c:	687a      	ldr	r2, [r7, #4]
 8008b0e:	211a      	movs	r1, #26
 8008b10:	fb01 f303 	mul.w	r3, r1, r3
 8008b14:	4413      	add	r3, r2
 8008b16:	f203 3352 	addw	r3, r3, #850	; 0x352
 8008b1a:	781a      	ldrb	r2, [r3, #0]
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008b20:	7bbb      	ldrb	r3, [r7, #14]
 8008b22:	687a      	ldr	r2, [r7, #4]
 8008b24:	211a      	movs	r1, #26
 8008b26:	fb01 f303 	mul.w	r3, r1, r3
 8008b2a:	4413      	add	r3, r2
 8008b2c:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8008b30:	881a      	ldrh	r2, [r3, #0]
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	835a      	strh	r2, [r3, #26]
 8008b36:	e015      	b.n	8008b64 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008b38:	7bbb      	ldrb	r3, [r7, #14]
 8008b3a:	687a      	ldr	r2, [r7, #4]
 8008b3c:	211a      	movs	r1, #26
 8008b3e:	fb01 f303 	mul.w	r3, r1, r3
 8008b42:	4413      	add	r3, r2
 8008b44:	f203 3352 	addw	r3, r3, #850	; 0x352
 8008b48:	781a      	ldrb	r2, [r3, #0]
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008b4e:	7bbb      	ldrb	r3, [r7, #14]
 8008b50:	687a      	ldr	r2, [r7, #4]
 8008b52:	211a      	movs	r1, #26
 8008b54:	fb01 f303 	mul.w	r3, r1, r3
 8008b58:	4413      	add	r3, r2
 8008b5a:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8008b5e:	881a      	ldrh	r2, [r3, #0]
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	7b9b      	ldrb	r3, [r3, #14]
 8008b68:	4619      	mov	r1, r3
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f001 fc7d 	bl	800a46a <USBH_AllocPipe>
 8008b70:	4603      	mov	r3, r0
 8008b72:	461a      	mov	r2, r3
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	7bdb      	ldrb	r3, [r3, #15]
 8008b7c:	4619      	mov	r1, r3
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f001 fc73 	bl	800a46a <USBH_AllocPipe>
 8008b84:	4603      	mov	r3, r0
 8008b86:	461a      	mov	r2, r3
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	7b59      	ldrb	r1, [r3, #13]
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	7b98      	ldrb	r0, [r3, #14]
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008ba0:	68ba      	ldr	r2, [r7, #8]
 8008ba2:	8b12      	ldrh	r2, [r2, #24]
 8008ba4:	9202      	str	r2, [sp, #8]
 8008ba6:	2202      	movs	r2, #2
 8008ba8:	9201      	str	r2, [sp, #4]
 8008baa:	9300      	str	r3, [sp, #0]
 8008bac:	4623      	mov	r3, r4
 8008bae:	4602      	mov	r2, r0
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f001 fc2b 	bl	800a40c <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	7b19      	ldrb	r1, [r3, #12]
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	7bd8      	ldrb	r0, [r3, #15]
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008bca:	68ba      	ldr	r2, [r7, #8]
 8008bcc:	8b52      	ldrh	r2, [r2, #26]
 8008bce:	9202      	str	r2, [sp, #8]
 8008bd0:	2202      	movs	r2, #2
 8008bd2:	9201      	str	r2, [sp, #4]
 8008bd4:	9300      	str	r3, [sp, #0]
 8008bd6:	4623      	mov	r3, r4
 8008bd8:	4602      	mov	r2, r0
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f001 fc16 	bl	800a40c <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	2200      	movs	r2, #0
 8008be4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	7b5b      	ldrb	r3, [r3, #13]
 8008bec:	2200      	movs	r2, #0
 8008bee:	4619      	mov	r1, r3
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	f001 ff1d 	bl	800aa30 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	7b1b      	ldrb	r3, [r3, #12]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f001 ff16 	bl	800aa30 <USBH_LL_SetToggle>
      status = USBH_OK;
 8008c04:	2300      	movs	r3, #0
 8008c06:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 8008c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3714      	adds	r7, #20
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd90      	pop	{r4, r7, pc}

08008c12 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 8008c12:	b580      	push	{r7, lr}
 8008c14:	b084      	sub	sp, #16
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008c20:	69db      	ldr	r3, [r3, #28]
 8008c22:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d00e      	beq.n	8008c4a <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	4619      	mov	r1, r3
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f001 fc09 	bl	800a44a <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	781b      	ldrb	r3, [r3, #0]
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f001 fc31 	bl	800a4a6 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	2200      	movs	r2, #0
 8008c48:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	7b1b      	ldrb	r3, [r3, #12]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00e      	beq.n	8008c70 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	7b1b      	ldrb	r3, [r3, #12]
 8008c56:	4619      	mov	r1, r3
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	f001 fbf6 	bl	800a44a <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	7b1b      	ldrb	r3, [r3, #12]
 8008c62:	4619      	mov	r1, r3
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f001 fc1e 	bl	800a4a6 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	7b5b      	ldrb	r3, [r3, #13]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d00e      	beq.n	8008c96 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	7b5b      	ldrb	r3, [r3, #13]
 8008c7c:	4619      	mov	r1, r3
 8008c7e:	6878      	ldr	r0, [r7, #4]
 8008c80:	f001 fbe3 	bl	800a44a <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	7b5b      	ldrb	r3, [r3, #13]
 8008c88:	4619      	mov	r1, r3
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f001 fc0b 	bl	800a4a6 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	2200      	movs	r2, #0
 8008c94:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008c9c:	69db      	ldr	r3, [r3, #28]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d00b      	beq.n	8008cba <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008ca8:	69db      	ldr	r3, [r3, #28]
 8008caa:	4618      	mov	r0, r3
 8008cac:	f001 ff78 	bl	800aba0 <free>
    phost->pActiveClass->pData = 0U;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008cba:	2300      	movs	r3, #0
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3710      	adds	r7, #16
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b084      	sub	sp, #16
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 8008ccc:	2302      	movs	r3, #2
 8008cce:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008cd6:	69db      	ldr	r3, [r3, #28]
 8008cd8:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	3340      	adds	r3, #64	; 0x40
 8008cde:	4619      	mov	r1, r3
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f000 f8b2 	bl	8008e4a <GetLineCoding>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 8008cea:	7bfb      	ldrb	r3, [r7, #15]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d105      	bne.n	8008cfc <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008cf6:	2102      	movs	r1, #2
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	4798      	blx	r3
  }
  return status;
 8008cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3710      	adds	r7, #16
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}
	...

08008d08 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b084      	sub	sp, #16
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008d10:	2301      	movs	r3, #1
 8008d12:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008d14:	2300      	movs	r3, #0
 8008d16:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008d1e:	69db      	ldr	r3, [r3, #28]
 8008d20:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008d28:	2b04      	cmp	r3, #4
 8008d2a:	d877      	bhi.n	8008e1c <USBH_CDC_Process+0x114>
 8008d2c:	a201      	add	r2, pc, #4	; (adr r2, 8008d34 <USBH_CDC_Process+0x2c>)
 8008d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d32:	bf00      	nop
 8008d34:	08008d49 	.word	0x08008d49
 8008d38:	08008d4f 	.word	0x08008d4f
 8008d3c:	08008d7f 	.word	0x08008d7f
 8008d40:	08008df3 	.word	0x08008df3
 8008d44:	08008e01 	.word	0x08008e01
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	73fb      	strb	r3, [r7, #15]
    break;
 8008d4c:	e06d      	b.n	8008e2a <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d52:	4619      	mov	r1, r3
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f000 f897 	bl	8008e88 <SetLineCoding>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8008d5e:	7bbb      	ldrb	r3, [r7, #14]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d104      	bne.n	8008d6e <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	2202      	movs	r2, #2
 8008d68:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8008d6c:	e058      	b.n	8008e20 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 8008d6e:	7bbb      	ldrb	r3, [r7, #14]
 8008d70:	2b01      	cmp	r3, #1
 8008d72:	d055      	beq.n	8008e20 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	2204      	movs	r2, #4
 8008d78:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8008d7c:	e050      	b.n	8008e20 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	3340      	adds	r3, #64	; 0x40
 8008d82:	4619      	mov	r1, r3
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f000 f860 	bl	8008e4a <GetLineCoding>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8008d8e:	7bbb      	ldrb	r3, [r7, #14]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d126      	bne.n	8008de2 <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 8008d94:	68bb      	ldr	r3, [r7, #8]
 8008d96:	2200      	movs	r2, #0
 8008d98:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008da6:	791b      	ldrb	r3, [r3, #4]
 8008da8:	429a      	cmp	r2, r3
 8008daa:	d13b      	bne.n	8008e24 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008db6:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008db8:	429a      	cmp	r2, r3
 8008dba:	d133      	bne.n	8008e24 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008dc6:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008dc8:	429a      	cmp	r2, r3
 8008dca:	d12b      	bne.n	8008e24 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008dd4:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008dd6:	429a      	cmp	r2, r3
 8008dd8:	d124      	bne.n	8008e24 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 f95a 	bl	8009094 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8008de0:	e020      	b.n	8008e24 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 8008de2:	7bbb      	ldrb	r3, [r7, #14]
 8008de4:	2b01      	cmp	r3, #1
 8008de6:	d01d      	beq.n	8008e24 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	2204      	movs	r2, #4
 8008dec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8008df0:	e018      	b.n	8008e24 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 f867 	bl	8008ec6 <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 f8dc 	bl	8008fb6 <CDC_ProcessReception>
    break;
 8008dfe:	e014      	b.n	8008e2a <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 8008e00:	2100      	movs	r1, #0
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f000 fece 	bl	8009ba4 <USBH_ClrFeature>
 8008e08:	4603      	mov	r3, r0
 8008e0a:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 8008e0c:	7bbb      	ldrb	r3, [r7, #14]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d10a      	bne.n	8008e28 <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 8008e1a:	e005      	b.n	8008e28 <USBH_CDC_Process+0x120>

  default:
    break;
 8008e1c:	bf00      	nop
 8008e1e:	e004      	b.n	8008e2a <USBH_CDC_Process+0x122>
    break;
 8008e20:	bf00      	nop
 8008e22:	e002      	b.n	8008e2a <USBH_CDC_Process+0x122>
    break;
 8008e24:	bf00      	nop
 8008e26:	e000      	b.n	8008e2a <USBH_CDC_Process+0x122>
    break;
 8008e28:	bf00      	nop

  }

  return status;
 8008e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3710      	adds	r7, #16
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b083      	sub	sp, #12
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 8008e3c:	2300      	movs	r3, #0
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	370c      	adds	r7, #12
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr

08008e4a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008e4a:	b580      	push	{r7, lr}
 8008e4c:	b082      	sub	sp, #8
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	6078      	str	r0, [r7, #4]
 8008e52:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	22a1      	movs	r2, #161	; 0xa1
 8008e58:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2221      	movs	r2, #33	; 0x21
 8008e5e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2200      	movs	r2, #0
 8008e64:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2207      	movs	r2, #7
 8008e70:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	2207      	movs	r2, #7
 8008e76:	4619      	mov	r1, r3
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f001 f873 	bl	8009f64 <USBH_CtlReq>
 8008e7e:	4603      	mov	r3, r0
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	3708      	adds	r7, #8
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bd80      	pop	{r7, pc}

08008e88 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b082      	sub	sp, #8
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2221      	movs	r2, #33	; 0x21
 8008e96:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2220      	movs	r2, #32
 8008e9c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2207      	movs	r2, #7
 8008eae:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	2207      	movs	r2, #7
 8008eb4:	4619      	mov	r1, r3
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f001 f854 	bl	8009f64 <USBH_CtlReq>
 8008ebc:	4603      	mov	r3, r0
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3708      	adds	r7, #8
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}

08008ec6 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008ec6:	b580      	push	{r7, lr}
 8008ec8:	b086      	sub	sp, #24
 8008eca:	af02      	add	r7, sp, #8
 8008ecc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008ed4:	69db      	ldr	r3, [r3, #28]
 8008ed6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8008ee2:	2b01      	cmp	r3, #1
 8008ee4:	d002      	beq.n	8008eec <CDC_ProcessTransmission+0x26>
 8008ee6:	2b02      	cmp	r3, #2
 8008ee8:	d025      	beq.n	8008f36 <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 8008eea:	e060      	b.n	8008fae <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ef0:	68fa      	ldr	r2, [r7, #12]
 8008ef2:	8b12      	ldrh	r2, [r2, #24]
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	d90c      	bls.n	8008f12 <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	69d9      	ldr	r1, [r3, #28]
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	8b1a      	ldrh	r2, [r3, #24]
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	7b58      	ldrb	r0, [r3, #13]
 8008f04:	2301      	movs	r3, #1
 8008f06:	9300      	str	r3, [sp, #0]
 8008f08:	4603      	mov	r3, r0
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f001 fa3b 	bl	800a386 <USBH_BulkSendData>
 8008f10:	e00c      	b.n	8008f2c <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 8008f1a:	b29a      	uxth	r2, r3
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	7b58      	ldrb	r0, [r3, #13]
 8008f20:	2301      	movs	r3, #1
 8008f22:	9300      	str	r3, [sp, #0]
 8008f24:	4603      	mov	r3, r0
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f001 fa2d 	bl	800a386 <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2202      	movs	r2, #2
 8008f30:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8008f34:	e03b      	b.n	8008fae <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	7b5b      	ldrb	r3, [r3, #13]
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f001 fd4d 	bl	800a9dc <USBH_LL_GetURBState>
 8008f42:	4603      	mov	r3, r0
 8008f44:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 8008f46:	7afb      	ldrb	r3, [r7, #11]
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d128      	bne.n	8008f9e <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f50:	68fa      	ldr	r2, [r7, #12]
 8008f52:	8b12      	ldrh	r2, [r2, #24]
 8008f54:	4293      	cmp	r3, r2
 8008f56:	d90e      	bls.n	8008f76 <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f5c:	68fa      	ldr	r2, [r7, #12]
 8008f5e:	8b12      	ldrh	r2, [r2, #24]
 8008f60:	1a9a      	subs	r2, r3, r2
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	69db      	ldr	r3, [r3, #28]
 8008f6a:	68fa      	ldr	r2, [r7, #12]
 8008f6c:	8b12      	ldrh	r2, [r2, #24]
 8008f6e:	441a      	add	r2, r3
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	61da      	str	r2, [r3, #28]
 8008f74:	e002      	b.n	8008f7c <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d004      	beq.n	8008f8e <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	2201      	movs	r2, #1
 8008f88:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8008f8c:	e00e      	b.n	8008fac <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	2200      	movs	r2, #0
 8008f92:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f000 f868 	bl	800906c <USBH_CDC_TransmitCallback>
    break;
 8008f9c:	e006      	b.n	8008fac <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 8008f9e:	7afb      	ldrb	r3, [r7, #11]
 8008fa0:	2b02      	cmp	r3, #2
 8008fa2:	d103      	bne.n	8008fac <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8008fac:	bf00      	nop
  }
}
 8008fae:	bf00      	nop
 8008fb0:	3710      	adds	r7, #16
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}

08008fb6 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008fb6:	b580      	push	{r7, lr}
 8008fb8:	b086      	sub	sp, #24
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008fc4:	69db      	ldr	r3, [r3, #28]
 8008fc6:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008fc8:	2300      	movs	r3, #0
 8008fca:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8008fd2:	2b03      	cmp	r3, #3
 8008fd4:	d002      	beq.n	8008fdc <CDC_ProcessReception+0x26>
 8008fd6:	2b04      	cmp	r3, #4
 8008fd8:	d00e      	beq.n	8008ff8 <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 8008fda:	e043      	b.n	8009064 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	6a19      	ldr	r1, [r3, #32]
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	8b5a      	ldrh	r2, [r3, #26]
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	7b1b      	ldrb	r3, [r3, #12]
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f001 f9f1 	bl	800a3d0 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	2204      	movs	r2, #4
 8008ff2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8008ff6:	e035      	b.n	8009064 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	7b1b      	ldrb	r3, [r3, #12]
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f001 fcec 	bl	800a9dc <USBH_LL_GetURBState>
 8009004:	4603      	mov	r3, r0
 8009006:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 8009008:	7cfb      	ldrb	r3, [r7, #19]
 800900a:	2b01      	cmp	r3, #1
 800900c:	d129      	bne.n	8009062 <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	7b1b      	ldrb	r3, [r3, #12]
 8009012:	4619      	mov	r1, r3
 8009014:	6878      	ldr	r0, [r7, #4]
 8009016:	f001 fc4f 	bl	800a8b8 <USBH_LL_GetLastXferSize>
 800901a:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009020:	68fa      	ldr	r2, [r7, #12]
 8009022:	429a      	cmp	r2, r3
 8009024:	d016      	beq.n	8009054 <CDC_ProcessReception+0x9e>
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	8b5b      	ldrh	r3, [r3, #26]
 800902a:	461a      	mov	r2, r3
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	4293      	cmp	r3, r2
 8009030:	d910      	bls.n	8009054 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	1ad2      	subs	r2, r2, r3
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	6a1a      	ldr	r2, [r3, #32]
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	441a      	add	r2, r3
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	2203      	movs	r2, #3
 800904e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8009052:	e006      	b.n	8009062 <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	2200      	movs	r2, #0
 8009058:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f000 f80f 	bl	8009080 <USBH_CDC_ReceiveCallback>
    break;
 8009062:	bf00      	nop
  }
}
 8009064:	bf00      	nop
 8009066:	3718      	adds	r7, #24
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}

0800906c <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800906c:	b480      	push	{r7}
 800906e:	b083      	sub	sp, #12
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]

}
 8009074:	bf00      	nop
 8009076:	370c      	adds	r7, #12
 8009078:	46bd      	mov	sp, r7
 800907a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907e:	4770      	bx	lr

08009080 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009080:	b480      	push	{r7}
 8009082:	b083      	sub	sp, #12
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]

}
 8009088:	bf00      	nop
 800908a:	370c      	adds	r7, #12
 800908c:	46bd      	mov	sp, r7
 800908e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009092:	4770      	bx	lr

08009094 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009094:	b480      	push	{r7}
 8009096:	b083      	sub	sp, #12
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]

}
 800909c:	bf00      	nop
 800909e:	370c      	adds	r7, #12
 80090a0:	46bd      	mov	sp, r7
 80090a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a6:	4770      	bx	lr

080090a8 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b084      	sub	sp, #16
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	60f8      	str	r0, [r7, #12]
 80090b0:	60b9      	str	r1, [r7, #8]
 80090b2:	4613      	mov	r3, r2
 80090b4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d101      	bne.n	80090c0 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80090bc:	2302      	movs	r3, #2
 80090be:	e019      	b.n	80090f4 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	79fa      	ldrb	r2, [r7, #7]
 80090c4:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2200      	movs	r2, #0
 80090cc:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 80090d8:	68f8      	ldr	r0, [r7, #12]
 80090da:	f000 f80f 	bl	80090fc <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d003      	beq.n	80090ec <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	68ba      	ldr	r2, [r7, #8]
 80090e8:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 80090ec:	68f8      	ldr	r0, [r7, #12]
 80090ee:	f001 fb31 	bl	800a754 <USBH_LL_Init>

  return USBH_OK;
 80090f2:	2300      	movs	r3, #0
}
 80090f4:	4618      	mov	r0, r3
 80090f6:	3710      	adds	r7, #16
 80090f8:	46bd      	mov	sp, r7
 80090fa:	bd80      	pop	{r7, pc}

080090fc <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b085      	sub	sp, #20
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009104:	2300      	movs	r3, #0
 8009106:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8009108:	e008      	b.n	800911c <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	68fa      	ldr	r2, [r7, #12]
 800910e:	32e0      	adds	r2, #224	; 0xe0
 8009110:	2100      	movs	r1, #0
 8009112:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	3301      	adds	r3, #1
 800911a:	60fb      	str	r3, [r7, #12]
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2b0e      	cmp	r3, #14
 8009120:	d9f3      	bls.n	800910a <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8009122:	2300      	movs	r3, #0
 8009124:	60fb      	str	r3, [r7, #12]
 8009126:	e009      	b.n	800913c <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 8009128:	687a      	ldr	r2, [r7, #4]
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	4413      	add	r3, r2
 800912e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009132:	2200      	movs	r2, #0
 8009134:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	3301      	adds	r3, #1
 800913a:	60fb      	str	r3, [r7, #12]
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009142:	d3f1      	bcc.n	8009128 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2200      	movs	r2, #0
 8009148:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2200      	movs	r2, #0
 800914e:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2201      	movs	r2, #1
 8009154:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2200      	movs	r2, #0
 800915a:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2201      	movs	r2, #1
 8009162:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2240      	movs	r2, #64	; 0x40
 8009168:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2200      	movs	r2, #0
 800916e:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2200      	movs	r2, #0
 8009174:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2201      	movs	r2, #1
 800917c:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 8009180:	2300      	movs	r3, #0
}
 8009182:	4618      	mov	r0, r3
 8009184:	3714      	adds	r7, #20
 8009186:	46bd      	mov	sp, r7
 8009188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918c:	4770      	bx	lr

0800918e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800918e:	b480      	push	{r7}
 8009190:	b085      	sub	sp, #20
 8009192:	af00      	add	r7, sp, #0
 8009194:	6078      	str	r0, [r7, #4]
 8009196:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 8009198:	2300      	movs	r3, #0
 800919a:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d017      	beq.n	80091d2 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d10f      	bne.n	80091cc <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80091b2:	1c59      	adds	r1, r3, #1
 80091b4:	687a      	ldr	r2, [r7, #4]
 80091b6:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 80091ba:	687a      	ldr	r2, [r7, #4]
 80091bc:	33dc      	adds	r3, #220	; 0xdc
 80091be:	009b      	lsls	r3, r3, #2
 80091c0:	4413      	add	r3, r2
 80091c2:	683a      	ldr	r2, [r7, #0]
 80091c4:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 80091c6:	2300      	movs	r3, #0
 80091c8:	73fb      	strb	r3, [r7, #15]
 80091ca:	e004      	b.n	80091d6 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80091cc:	2302      	movs	r3, #2
 80091ce:	73fb      	strb	r3, [r7, #15]
 80091d0:	e001      	b.n	80091d6 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80091d2:	2302      	movs	r3, #2
 80091d4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80091d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3714      	adds	r7, #20
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr

080091e4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80091e4:	b480      	push	{r7}
 80091e6:	b085      	sub	sp, #20
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
 80091ec:	460b      	mov	r3, r1
 80091ee:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 80091f0:	2300      	movs	r3, #0
 80091f2:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 80091fa:	78fa      	ldrb	r2, [r7, #3]
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d204      	bcs.n	800920a <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	78fa      	ldrb	r2, [r7, #3]
 8009204:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8009208:	e001      	b.n	800920e <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800920a:	2302      	movs	r3, #2
 800920c:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800920e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009210:	4618      	mov	r0, r3
 8009212:	3714      	adds	r7, #20
 8009214:	46bd      	mov	sp, r7
 8009216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921a:	4770      	bx	lr

0800921c <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800921c:	b480      	push	{r7}
 800921e:	b087      	sub	sp, #28
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
 8009224:	4608      	mov	r0, r1
 8009226:	4611      	mov	r1, r2
 8009228:	461a      	mov	r2, r3
 800922a:	4603      	mov	r3, r0
 800922c:	70fb      	strb	r3, [r7, #3]
 800922e:	460b      	mov	r3, r1
 8009230:	70bb      	strb	r3, [r7, #2]
 8009232:	4613      	mov	r3, r2
 8009234:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 8009236:	2300      	movs	r3, #0
 8009238:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800923a:	2300      	movs	r3, #0
 800923c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8009244:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009246:	e025      	b.n	8009294 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009248:	7dfb      	ldrb	r3, [r7, #23]
 800924a:	221a      	movs	r2, #26
 800924c:	fb02 f303 	mul.w	r3, r2, r3
 8009250:	3308      	adds	r3, #8
 8009252:	68fa      	ldr	r2, [r7, #12]
 8009254:	4413      	add	r3, r2
 8009256:	3302      	adds	r3, #2
 8009258:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	795b      	ldrb	r3, [r3, #5]
 800925e:	78fa      	ldrb	r2, [r7, #3]
 8009260:	429a      	cmp	r2, r3
 8009262:	d002      	beq.n	800926a <USBH_FindInterface+0x4e>
 8009264:	78fb      	ldrb	r3, [r7, #3]
 8009266:	2bff      	cmp	r3, #255	; 0xff
 8009268:	d111      	bne.n	800928e <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800926e:	78ba      	ldrb	r2, [r7, #2]
 8009270:	429a      	cmp	r2, r3
 8009272:	d002      	beq.n	800927a <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8009274:	78bb      	ldrb	r3, [r7, #2]
 8009276:	2bff      	cmp	r3, #255	; 0xff
 8009278:	d109      	bne.n	800928e <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800927e:	787a      	ldrb	r2, [r7, #1]
 8009280:	429a      	cmp	r2, r3
 8009282:	d002      	beq.n	800928a <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009284:	787b      	ldrb	r3, [r7, #1]
 8009286:	2bff      	cmp	r3, #255	; 0xff
 8009288:	d101      	bne.n	800928e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800928a:	7dfb      	ldrb	r3, [r7, #23]
 800928c:	e006      	b.n	800929c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800928e:	7dfb      	ldrb	r3, [r7, #23]
 8009290:	3301      	adds	r3, #1
 8009292:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009294:	7dfb      	ldrb	r3, [r7, #23]
 8009296:	2b01      	cmp	r3, #1
 8009298:	d9d6      	bls.n	8009248 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800929a:	23ff      	movs	r3, #255	; 0xff
}
 800929c:	4618      	mov	r0, r3
 800929e:	371c      	adds	r7, #28
 80092a0:	46bd      	mov	sp, r7
 80092a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a6:	4770      	bx	lr

080092a8 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b082      	sub	sp, #8
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f001 fa8b 	bl	800a7cc <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 80092b6:	2101      	movs	r1, #1
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f001 fba2 	bl	800aa02 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80092be:	2300      	movs	r3, #0
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3708      	adds	r7, #8
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}

080092c8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b088      	sub	sp, #32
 80092cc:	af04      	add	r7, sp, #16
 80092ce:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80092d0:	2302      	movs	r3, #2
 80092d2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80092d4:	2300      	movs	r3, #0
 80092d6:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 80092d8:	6878      	ldr	r0, [r7, #4]
 80092da:	f000 faec 	bl	80098b6 <USBH_IsPortEnabled>
 80092de:	4603      	mov	r3, r0
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d10c      	bne.n	80092fe <USBH_Process+0x36>
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	781b      	ldrb	r3, [r3, #0]
 80092e8:	b2db      	uxtb	r3, r3
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d007      	beq.n	80092fe <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	781b      	ldrb	r3, [r3, #0]
 80092f2:	b2db      	uxtb	r3, r3
 80092f4:	2b03      	cmp	r3, #3
 80092f6:	d002      	beq.n	80092fe <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2203      	movs	r2, #3
 80092fc:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	b2db      	uxtb	r3, r3
 8009304:	2b0b      	cmp	r3, #11
 8009306:	f200 814c 	bhi.w	80095a2 <USBH_Process+0x2da>
 800930a:	a201      	add	r2, pc, #4	; (adr r2, 8009310 <USBH_Process+0x48>)
 800930c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009310:	08009341 	.word	0x08009341
 8009314:	08009363 	.word	0x08009363
 8009318:	08009377 	.word	0x08009377
 800931c:	0800957d 	.word	0x0800957d
 8009320:	080095a3 	.word	0x080095a3
 8009324:	08009405 	.word	0x08009405
 8009328:	08009533 	.word	0x08009533
 800932c:	08009435 	.word	0x08009435
 8009330:	08009455 	.word	0x08009455
 8009334:	08009475 	.word	0x08009475
 8009338:	080094a3 	.word	0x080094a3
 800933c:	08009565 	.word	0x08009565
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009346:	b2db      	uxtb	r3, r3
 8009348:	2b00      	cmp	r3, #0
 800934a:	f000 812c 	beq.w	80095a6 <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2201      	movs	r2, #1
 8009352:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 8009354:	20c8      	movs	r0, #200	; 0xc8
 8009356:	f001 fb9e 	bl	800aa96 <USBH_Delay>
      USBH_LL_ResetPort(phost);
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f001 fa91 	bl	800a882 <USBH_LL_ResetPort>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8009360:	e121      	b.n	80095a6 <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009368:	2b01      	cmp	r3, #1
 800936a:	f040 811e 	bne.w	80095aa <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2202      	movs	r2, #2
 8009372:	701a      	strb	r2, [r3, #0]
    }
    break;
 8009374:	e119      	b.n	80095aa <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 8009376:	2064      	movs	r0, #100	; 0x64
 8009378:	f001 fb8d 	bl	800aa96 <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f001 fa5b 	bl	800a838 <USBH_LL_GetSpeed>
 8009382:	4603      	mov	r3, r0
 8009384:	461a      	mov	r2, r3
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2205      	movs	r2, #5
 8009390:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 8009392:	2100      	movs	r1, #0
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f001 f868 	bl	800a46a <USBH_AllocPipe>
 800939a:	4603      	mov	r3, r0
 800939c:	461a      	mov	r2, r3
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 80093a2:	2180      	movs	r1, #128	; 0x80
 80093a4:	6878      	ldr	r0, [r7, #4]
 80093a6:	f001 f860 	bl	800a46a <USBH_AllocPipe>
 80093aa:	4603      	mov	r3, r0
 80093ac:	461a      	mov	r2, r3
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	7919      	ldrb	r1, [r3, #4]
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 80093c2:	687a      	ldr	r2, [r7, #4]
 80093c4:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 80093c6:	b292      	uxth	r2, r2
 80093c8:	9202      	str	r2, [sp, #8]
 80093ca:	2200      	movs	r2, #0
 80093cc:	9201      	str	r2, [sp, #4]
 80093ce:	9300      	str	r3, [sp, #0]
 80093d0:	4603      	mov	r3, r0
 80093d2:	2280      	movs	r2, #128	; 0x80
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f001 f819 	bl	800a40c <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	7959      	ldrb	r1, [r3, #5]
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 80093ea:	687a      	ldr	r2, [r7, #4]
 80093ec:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 80093ee:	b292      	uxth	r2, r2
 80093f0:	9202      	str	r2, [sp, #8]
 80093f2:	2200      	movs	r2, #0
 80093f4:	9201      	str	r2, [sp, #4]
 80093f6:	9300      	str	r3, [sp, #0]
 80093f8:	4603      	mov	r3, r0
 80093fa:	2200      	movs	r2, #0
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f001 f805 	bl	800a40c <USBH_OpenPipe>
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8009402:	e0e3      	b.n	80095cc <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f000 f8e7 	bl	80095d8 <USBH_HandleEnum>
 800940a:	4603      	mov	r3, r0
 800940c:	2b00      	cmp	r3, #0
 800940e:	f040 80ce 	bne.w	80095ae <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2200      	movs	r2, #0
 8009416:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 8009420:	2b01      	cmp	r3, #1
 8009422:	d103      	bne.n	800942c <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2208      	movs	r2, #8
 8009428:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 800942a:	e0c0      	b.n	80095ae <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2207      	movs	r2, #7
 8009430:	701a      	strb	r2, [r3, #0]
    break;
 8009432:	e0bc      	b.n	80095ae <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800943a:	2b00      	cmp	r3, #0
 800943c:	f000 80b9 	beq.w	80095b2 <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009446:	2101      	movs	r1, #1
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2208      	movs	r2, #8
 8009450:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8009452:	e0ae      	b.n	80095b2 <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 800945a:	b29b      	uxth	r3, r3
 800945c:	4619      	mov	r1, r3
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f000 fb59 	bl	8009b16 <USBH_SetCfg>
 8009464:	4603      	mov	r3, r0
 8009466:	2b00      	cmp	r3, #0
 8009468:	f040 80a5 	bne.w	80095b6 <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2209      	movs	r2, #9
 8009470:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8009472:	e0a0      	b.n	80095b6 <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 800947a:	f003 0320 	and.w	r3, r3, #32
 800947e:	2b00      	cmp	r3, #0
 8009480:	d00b      	beq.n	800949a <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8009482:	2101      	movs	r1, #1
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f000 fb69 	bl	8009b5c <USBH_SetFeature>
 800948a:	4603      	mov	r3, r0
 800948c:	2b00      	cmp	r3, #0
 800948e:	f040 8094 	bne.w	80095ba <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	220a      	movs	r2, #10
 8009496:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8009498:	e08f      	b.n	80095ba <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	220a      	movs	r2, #10
 800949e:	701a      	strb	r2, [r3, #0]
    break;
 80094a0:	e08b      	b.n	80095ba <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	f000 8088 	beq.w	80095be <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2200      	movs	r2, #0
 80094b2:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80094b6:	2300      	movs	r3, #0
 80094b8:	73fb      	strb	r3, [r7, #15]
 80094ba:	e017      	b.n	80094ec <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80094bc:	7bfb      	ldrb	r3, [r7, #15]
 80094be:	687a      	ldr	r2, [r7, #4]
 80094c0:	33dc      	adds	r3, #220	; 0xdc
 80094c2:	009b      	lsls	r3, r3, #2
 80094c4:	4413      	add	r3, r2
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	791a      	ldrb	r2, [r3, #4]
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 80094d0:	429a      	cmp	r2, r3
 80094d2:	d108      	bne.n	80094e6 <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 80094d4:	7bfb      	ldrb	r3, [r7, #15]
 80094d6:	687a      	ldr	r2, [r7, #4]
 80094d8:	33dc      	adds	r3, #220	; 0xdc
 80094da:	009b      	lsls	r3, r3, #2
 80094dc:	4413      	add	r3, r2
 80094de:	685a      	ldr	r2, [r3, #4]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80094e6:	7bfb      	ldrb	r3, [r7, #15]
 80094e8:	3301      	adds	r3, #1
 80094ea:	73fb      	strb	r3, [r7, #15]
 80094ec:	7bfb      	ldrb	r3, [r7, #15]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d0e4      	beq.n	80094bc <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d016      	beq.n	800952a <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8009502:	689b      	ldr	r3, [r3, #8]
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	4798      	blx	r3
 8009508:	4603      	mov	r3, r0
 800950a:	2b00      	cmp	r3, #0
 800950c:	d109      	bne.n	8009522 <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2206      	movs	r2, #6
 8009512:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800951a:	2103      	movs	r1, #3
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	4798      	blx	r3
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8009520:	e04d      	b.n	80095be <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	220d      	movs	r2, #13
 8009526:	701a      	strb	r2, [r3, #0]
    break;
 8009528:	e049      	b.n	80095be <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	220d      	movs	r2, #13
 800952e:	701a      	strb	r2, [r3, #0]
    break;
 8009530:	e045      	b.n	80095be <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8009538:	2b00      	cmp	r3, #0
 800953a:	d00f      	beq.n	800955c <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8009542:	691b      	ldr	r3, [r3, #16]
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	4798      	blx	r3
 8009548:	4603      	mov	r3, r0
 800954a:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 800954c:	7bbb      	ldrb	r3, [r7, #14]
 800954e:	b2db      	uxtb	r3, r3
 8009550:	2b00      	cmp	r3, #0
 8009552:	d136      	bne.n	80095c2 <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	220b      	movs	r2, #11
 8009558:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 800955a:	e032      	b.n	80095c2 <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	220d      	movs	r2, #13
 8009560:	701a      	strb	r2, [r3, #0]
    break;
 8009562:	e02e      	b.n	80095c2 <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800956a:	2b00      	cmp	r3, #0
 800956c:	d02b      	beq.n	80095c6 <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8009574:	695b      	ldr	r3, [r3, #20]
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	4798      	blx	r3
    }
    break;
 800957a:	e024      	b.n	80095c6 <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f7ff fdbd 	bl	80090fc <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8009588:	2b00      	cmp	r3, #0
 800958a:	d01e      	beq.n	80095ca <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8009592:	68db      	ldr	r3, [r3, #12]
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	4798      	blx	r3
      phost->pActiveClass = NULL;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2200      	movs	r2, #0
 800959c:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 80095a0:	e013      	b.n	80095ca <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 80095a2:	bf00      	nop
 80095a4:	e012      	b.n	80095cc <USBH_Process+0x304>
    break;
 80095a6:	bf00      	nop
 80095a8:	e010      	b.n	80095cc <USBH_Process+0x304>
    break;
 80095aa:	bf00      	nop
 80095ac:	e00e      	b.n	80095cc <USBH_Process+0x304>
    break;
 80095ae:	bf00      	nop
 80095b0:	e00c      	b.n	80095cc <USBH_Process+0x304>
    break;
 80095b2:	bf00      	nop
 80095b4:	e00a      	b.n	80095cc <USBH_Process+0x304>
    break;
 80095b6:	bf00      	nop
 80095b8:	e008      	b.n	80095cc <USBH_Process+0x304>
    break;
 80095ba:	bf00      	nop
 80095bc:	e006      	b.n	80095cc <USBH_Process+0x304>
    break;
 80095be:	bf00      	nop
 80095c0:	e004      	b.n	80095cc <USBH_Process+0x304>
    break;
 80095c2:	bf00      	nop
 80095c4:	e002      	b.n	80095cc <USBH_Process+0x304>
    break;
 80095c6:	bf00      	nop
 80095c8:	e000      	b.n	80095cc <USBH_Process+0x304>
    break;
 80095ca:	bf00      	nop
  }
 return USBH_OK;
 80095cc:	2300      	movs	r3, #0
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3710      	adds	r7, #16
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}
 80095d6:	bf00      	nop

080095d8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b088      	sub	sp, #32
 80095dc:	af04      	add	r7, sp, #16
 80095de:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80095e0:	2301      	movs	r3, #1
 80095e2:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	785b      	ldrb	r3, [r3, #1]
 80095e8:	2b07      	cmp	r3, #7
 80095ea:	f200 80f8 	bhi.w	80097de <USBH_HandleEnum+0x206>
 80095ee:	a201      	add	r2, pc, #4	; (adr r2, 80095f4 <USBH_HandleEnum+0x1c>)
 80095f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095f4:	08009615 	.word	0x08009615
 80095f8:	08009687 	.word	0x08009687
 80095fc:	0800969f 	.word	0x0800969f
 8009600:	08009715 	.word	0x08009715
 8009604:	0800972b 	.word	0x0800972b
 8009608:	08009747 	.word	0x08009747
 800960c:	0800977b 	.word	0x0800977b
 8009610:	080097af 	.word	0x080097af
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 8009614:	2108      	movs	r1, #8
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f000 f9ad 	bl	8009976 <USBH_Get_DevDesc>
 800961c:	4603      	mov	r3, r0
 800961e:	2b00      	cmp	r3, #0
 8009620:	f040 80df 	bne.w	80097e2 <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2201      	movs	r2, #1
 8009632:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	7919      	ldrb	r1, [r3, #4]
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8009644:	687a      	ldr	r2, [r7, #4]
 8009646:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8009648:	b292      	uxth	r2, r2
 800964a:	9202      	str	r2, [sp, #8]
 800964c:	2200      	movs	r2, #0
 800964e:	9201      	str	r2, [sp, #4]
 8009650:	9300      	str	r3, [sp, #0]
 8009652:	4603      	mov	r3, r0
 8009654:	2280      	movs	r2, #128	; 0x80
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f000 fed8 	bl	800a40c <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	7959      	ldrb	r1, [r3, #5]
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800966c:	687a      	ldr	r2, [r7, #4]
 800966e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8009670:	b292      	uxth	r2, r2
 8009672:	9202      	str	r2, [sp, #8]
 8009674:	2200      	movs	r2, #0
 8009676:	9201      	str	r2, [sp, #4]
 8009678:	9300      	str	r3, [sp, #0]
 800967a:	4603      	mov	r3, r0
 800967c:	2200      	movs	r2, #0
 800967e:	6878      	ldr	r0, [r7, #4]
 8009680:	f000 fec4 	bl	800a40c <USBH_OpenPipe>

    }
    break;
 8009684:	e0ad      	b.n	80097e2 <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 8009686:	2112      	movs	r1, #18
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	f000 f974 	bl	8009976 <USBH_Get_DevDesc>
 800968e:	4603      	mov	r3, r0
 8009690:	2b00      	cmp	r3, #0
 8009692:	f040 80a8 	bne.w	80097e6 <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2202      	movs	r2, #2
 800969a:	705a      	strb	r2, [r3, #1]

    }
    break;
 800969c:	e0a3      	b.n	80097e6 <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 800969e:	2101      	movs	r1, #1
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f000 fa14 	bl	8009ace <USBH_SetAddress>
 80096a6:	4603      	mov	r3, r0
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	f040 809e 	bne.w	80097ea <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 80096ae:	2002      	movs	r0, #2
 80096b0:	f001 f9f1 	bl	800aa96 <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2201      	movs	r2, #1
 80096b8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2203      	movs	r2, #3
 80096c0:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	7919      	ldrb	r1, [r3, #4]
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 80096d2:	687a      	ldr	r2, [r7, #4]
 80096d4:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80096d6:	b292      	uxth	r2, r2
 80096d8:	9202      	str	r2, [sp, #8]
 80096da:	2200      	movs	r2, #0
 80096dc:	9201      	str	r2, [sp, #4]
 80096de:	9300      	str	r3, [sp, #0]
 80096e0:	4603      	mov	r3, r0
 80096e2:	2280      	movs	r2, #128	; 0x80
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f000 fe91 	bl	800a40c <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	7959      	ldrb	r1, [r3, #5]
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 80096fa:	687a      	ldr	r2, [r7, #4]
 80096fc:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80096fe:	b292      	uxth	r2, r2
 8009700:	9202      	str	r2, [sp, #8]
 8009702:	2200      	movs	r2, #0
 8009704:	9201      	str	r2, [sp, #4]
 8009706:	9300      	str	r3, [sp, #0]
 8009708:	4603      	mov	r3, r0
 800970a:	2200      	movs	r2, #0
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f000 fe7d 	bl	800a40c <USBH_OpenPipe>
    }
    break;
 8009712:	e06a      	b.n	80097ea <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 8009714:	2109      	movs	r1, #9
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f000 f955 	bl	80099c6 <USBH_Get_CfgDesc>
 800971c:	4603      	mov	r3, r0
 800971e:	2b00      	cmp	r3, #0
 8009720:	d165      	bne.n	80097ee <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2204      	movs	r2, #4
 8009726:	705a      	strb	r2, [r3, #1]
    }
    break;
 8009728:	e061      	b.n	80097ee <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 8009730:	4619      	mov	r1, r3
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 f947 	bl	80099c6 <USBH_Get_CfgDesc>
 8009738:	4603      	mov	r3, r0
 800973a:	2b00      	cmp	r3, #0
 800973c:	d159      	bne.n	80097f2 <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2205      	movs	r2, #5
 8009742:	705a      	strb	r2, [r3, #1]
    }
    break;
 8009744:	e055      	b.n	80097f2 <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800974c:	2b00      	cmp	r3, #0
 800974e:	d010      	beq.n	8009772 <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800975c:	23ff      	movs	r3, #255	; 0xff
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f000 f955 	bl	8009a0e <USBH_Get_StringDesc>
 8009764:	4603      	mov	r3, r0
 8009766:	2b00      	cmp	r3, #0
 8009768:	d145      	bne.n	80097f6 <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2206      	movs	r2, #6
 800976e:	705a      	strb	r2, [r3, #1]
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8009770:	e041      	b.n	80097f6 <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2206      	movs	r2, #6
 8009776:	705a      	strb	r2, [r3, #1]
    break;
 8009778:	e03d      	b.n	80097f6 <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 8009780:	2b00      	cmp	r3, #0
 8009782:	d010      	beq.n	80097a6 <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8009790:	23ff      	movs	r3, #255	; 0xff
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f000 f93b 	bl	8009a0e <USBH_Get_StringDesc>
 8009798:	4603      	mov	r3, r0
 800979a:	2b00      	cmp	r3, #0
 800979c:	d12d      	bne.n	80097fa <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2207      	movs	r2, #7
 80097a2:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 80097a4:	e029      	b.n	80097fa <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2207      	movs	r2, #7
 80097aa:	705a      	strb	r2, [r3, #1]
    break;
 80097ac:	e025      	b.n	80097fa <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d00f      	beq.n	80097d8 <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 80097c4:	23ff      	movs	r3, #255	; 0xff
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f000 f921 	bl	8009a0e <USBH_Get_StringDesc>
 80097cc:	4603      	mov	r3, r0
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d115      	bne.n	80097fe <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 80097d2:	2300      	movs	r3, #0
 80097d4:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 80097d6:	e012      	b.n	80097fe <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 80097d8:	2300      	movs	r3, #0
 80097da:	73fb      	strb	r3, [r7, #15]
    break;
 80097dc:	e00f      	b.n	80097fe <USBH_HandleEnum+0x226>

  default:
    break;
 80097de:	bf00      	nop
 80097e0:	e00e      	b.n	8009800 <USBH_HandleEnum+0x228>
    break;
 80097e2:	bf00      	nop
 80097e4:	e00c      	b.n	8009800 <USBH_HandleEnum+0x228>
    break;
 80097e6:	bf00      	nop
 80097e8:	e00a      	b.n	8009800 <USBH_HandleEnum+0x228>
    break;
 80097ea:	bf00      	nop
 80097ec:	e008      	b.n	8009800 <USBH_HandleEnum+0x228>
    break;
 80097ee:	bf00      	nop
 80097f0:	e006      	b.n	8009800 <USBH_HandleEnum+0x228>
    break;
 80097f2:	bf00      	nop
 80097f4:	e004      	b.n	8009800 <USBH_HandleEnum+0x228>
    break;
 80097f6:	bf00      	nop
 80097f8:	e002      	b.n	8009800 <USBH_HandleEnum+0x228>
    break;
 80097fa:	bf00      	nop
 80097fc:	e000      	b.n	8009800 <USBH_HandleEnum+0x228>
    break;
 80097fe:	bf00      	nop
  }
  return Status;
 8009800:	7bfb      	ldrb	r3, [r7, #15]
}
 8009802:	4618      	mov	r0, r3
 8009804:	3710      	adds	r7, #16
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop

0800980c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800980c:	b480      	push	{r7}
 800980e:	b083      	sub	sp, #12
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	683a      	ldr	r2, [r7, #0]
 800981a:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800981e:	bf00      	nop
 8009820:	370c      	adds	r7, #12
 8009822:	46bd      	mov	sp, r7
 8009824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009828:	4770      	bx	lr

0800982a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800982a:	b580      	push	{r7, lr}
 800982c:	b082      	sub	sp, #8
 800982e:	af00      	add	r7, sp, #0
 8009830:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8009838:	1c5a      	adds	r2, r3, #1
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f000 f804 	bl	800984e <USBH_HandleSof>
}
 8009846:	bf00      	nop
 8009848:	3708      	adds	r7, #8
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}

0800984e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800984e:	b580      	push	{r7, lr}
 8009850:	b082      	sub	sp, #8
 8009852:	af00      	add	r7, sp, #0
 8009854:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	781b      	ldrb	r3, [r3, #0]
 800985a:	b2db      	uxtb	r3, r3
 800985c:	2b0b      	cmp	r3, #11
 800985e:	d10a      	bne.n	8009876 <USBH_HandleSof+0x28>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8009866:	2b00      	cmp	r3, #0
 8009868:	d005      	beq.n	8009876 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8009870:	699b      	ldr	r3, [r3, #24]
 8009872:	6878      	ldr	r0, [r7, #4]
 8009874:	4798      	blx	r3
  }
}
 8009876:	bf00      	nop
 8009878:	3708      	adds	r7, #8
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}

0800987e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800987e:	b480      	push	{r7}
 8009880:	b083      	sub	sp, #12
 8009882:	af00      	add	r7, sp, #0
 8009884:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2201      	movs	r2, #1
 800988a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800988e:	bf00      	nop
}
 8009890:	370c      	adds	r7, #12
 8009892:	46bd      	mov	sp, r7
 8009894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009898:	4770      	bx	lr

0800989a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800989a:	b480      	push	{r7}
 800989c:	b083      	sub	sp, #12
 800989e:	af00      	add	r7, sp, #0
 80098a0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2200      	movs	r2, #0
 80098a6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 80098aa:	bf00      	nop
}
 80098ac:	370c      	adds	r7, #12
 80098ae:	46bd      	mov	sp, r7
 80098b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b4:	4770      	bx	lr

080098b6 <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 80098b6:	b480      	push	{r7}
 80098b8:	b083      	sub	sp, #12
 80098ba:	af00      	add	r7, sp, #0
 80098bc:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 80098c4:	4618      	mov	r0, r3
 80098c6:	370c      	adds	r7, #12
 80098c8:	46bd      	mov	sp, r7
 80098ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ce:	4770      	bx	lr

080098d0 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b082      	sub	sp, #8
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	b2db      	uxtb	r3, r3
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d10f      	bne.n	8009902 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	2201      	movs	r2, #1
 80098e6:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d00e      	beq.n	8009912 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80098fa:	2104      	movs	r1, #4
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	4798      	blx	r3
 8009900:	e007      	b.n	8009912 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009908:	2b01      	cmp	r3, #1
 800990a:	d102      	bne.n	8009912 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2202      	movs	r2, #2
 8009910:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8009912:	2300      	movs	r3, #0
}
 8009914:	4618      	mov	r0, r3
 8009916:	3708      	adds	r7, #8
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}

0800991c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b082      	sub	sp, #8
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f000 ff6c 	bl	800a802 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	791b      	ldrb	r3, [r3, #4]
 800992e:	4619      	mov	r1, r3
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f000 fdb8 	bl	800a4a6 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	795b      	ldrb	r3, [r3, #5]
 800993a:	4619      	mov	r1, r3
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	f000 fdb2 	bl	800a4a6 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2200      	movs	r2, #0
 8009946:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009950:	2b00      	cmp	r3, #0
 8009952:	d005      	beq.n	8009960 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800995a:	2105      	movs	r1, #5
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8009960:	6878      	ldr	r0, [r7, #4]
 8009962:	f000 ff33 	bl	800a7cc <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2203      	movs	r2, #3
 800996a:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800996c:	2300      	movs	r3, #0
}
 800996e:	4618      	mov	r0, r3
 8009970:	3708      	adds	r7, #8
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}

08009976 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8009976:	b580      	push	{r7, lr}
 8009978:	b086      	sub	sp, #24
 800997a:	af02      	add	r7, sp, #8
 800997c:	6078      	str	r0, [r7, #4]
 800997e:	460b      	mov	r3, r1
 8009980:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 8009988:	78fb      	ldrb	r3, [r7, #3]
 800998a:	b29b      	uxth	r3, r3
 800998c:	9300      	str	r3, [sp, #0]
 800998e:	4613      	mov	r3, r2
 8009990:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009994:	2100      	movs	r1, #0
 8009996:	6878      	ldr	r0, [r7, #4]
 8009998:	f000 f864 	bl	8009a64 <USBH_GetDescriptor>
 800999c:	4603      	mov	r3, r0
 800999e:	73fb      	strb	r3, [r7, #15]
 80099a0:	7bfb      	ldrb	r3, [r7, #15]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d10a      	bne.n	80099bc <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	f203 3022 	addw	r0, r3, #802	; 0x322
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80099b2:	78fa      	ldrb	r2, [r7, #3]
 80099b4:	b292      	uxth	r2, r2
 80099b6:	4619      	mov	r1, r3
 80099b8:	f000 f918 	bl	8009bec <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 80099bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3710      	adds	r7, #16
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}

080099c6 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 80099c6:	b580      	push	{r7, lr}
 80099c8:	b086      	sub	sp, #24
 80099ca:	af02      	add	r7, sp, #8
 80099cc:	6078      	str	r0, [r7, #4]
 80099ce:	460b      	mov	r3, r1
 80099d0:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	331c      	adds	r3, #28
 80099d6:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 80099d8:	887b      	ldrh	r3, [r7, #2]
 80099da:	9300      	str	r3, [sp, #0]
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80099e2:	2100      	movs	r1, #0
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f000 f83d 	bl	8009a64 <USBH_GetDescriptor>
 80099ea:	4603      	mov	r3, r0
 80099ec:	72fb      	strb	r3, [r7, #11]
 80099ee:	7afb      	ldrb	r3, [r7, #11]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d107      	bne.n	8009a04 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f503 734d 	add.w	r3, r3, #820	; 0x334
 80099fa:	887a      	ldrh	r2, [r7, #2]
 80099fc:	68f9      	ldr	r1, [r7, #12]
 80099fe:	4618      	mov	r0, r3
 8009a00:	f000 f964 	bl	8009ccc <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 8009a04:	7afb      	ldrb	r3, [r7, #11]
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3710      	adds	r7, #16
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}

08009a0e <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 8009a0e:	b580      	push	{r7, lr}
 8009a10:	b088      	sub	sp, #32
 8009a12:	af02      	add	r7, sp, #8
 8009a14:	60f8      	str	r0, [r7, #12]
 8009a16:	607a      	str	r2, [r7, #4]
 8009a18:	461a      	mov	r2, r3
 8009a1a:	460b      	mov	r3, r1
 8009a1c:	72fb      	strb	r3, [r7, #11]
 8009a1e:	4613      	mov	r3, r2
 8009a20:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 8009a22:	7afb      	ldrb	r3, [r7, #11]
 8009a24:	b29b      	uxth	r3, r3
 8009a26:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8009a2a:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 8009a32:	893b      	ldrh	r3, [r7, #8]
 8009a34:	9300      	str	r3, [sp, #0]
 8009a36:	460b      	mov	r3, r1
 8009a38:	2100      	movs	r1, #0
 8009a3a:	68f8      	ldr	r0, [r7, #12]
 8009a3c:	f000 f812 	bl	8009a64 <USBH_GetDescriptor>
 8009a40:	4603      	mov	r3, r0
 8009a42:	75fb      	strb	r3, [r7, #23]
 8009a44:	7dfb      	ldrb	r3, [r7, #23]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d107      	bne.n	8009a5a <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009a50:	893a      	ldrh	r2, [r7, #8]
 8009a52:	6879      	ldr	r1, [r7, #4]
 8009a54:	4618      	mov	r0, r3
 8009a56:	f000 fa37 	bl	8009ec8 <USBH_ParseStringDesc>
  }
  return status;
 8009a5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	3718      	adds	r7, #24
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}

08009a64 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b084      	sub	sp, #16
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	60f8      	str	r0, [r7, #12]
 8009a6c:	607b      	str	r3, [r7, #4]
 8009a6e:	460b      	mov	r3, r1
 8009a70:	72fb      	strb	r3, [r7, #11]
 8009a72:	4613      	mov	r3, r2
 8009a74:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	789b      	ldrb	r3, [r3, #2]
 8009a7a:	2b01      	cmp	r3, #1
 8009a7c:	d11c      	bne.n	8009ab8 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009a7e:	7afb      	ldrb	r3, [r7, #11]
 8009a80:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009a84:	b2da      	uxtb	r2, r3
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	2206      	movs	r2, #6
 8009a8e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	893a      	ldrh	r2, [r7, #8]
 8009a94:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009a96:	893b      	ldrh	r3, [r7, #8]
 8009a98:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009a9c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009aa0:	d104      	bne.n	8009aac <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	f240 4209 	movw	r2, #1033	; 0x409
 8009aa8:	829a      	strh	r2, [r3, #20]
 8009aaa:	e002      	b.n	8009ab2 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	8b3a      	ldrh	r2, [r7, #24]
 8009ab6:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 8009ab8:	8b3b      	ldrh	r3, [r7, #24]
 8009aba:	461a      	mov	r2, r3
 8009abc:	6879      	ldr	r1, [r7, #4]
 8009abe:	68f8      	ldr	r0, [r7, #12]
 8009ac0:	f000 fa50 	bl	8009f64 <USBH_CtlReq>
 8009ac4:	4603      	mov	r3, r0
}
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	3710      	adds	r7, #16
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}

08009ace <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009ace:	b580      	push	{r7, lr}
 8009ad0:	b082      	sub	sp, #8
 8009ad2:	af00      	add	r7, sp, #0
 8009ad4:	6078      	str	r0, [r7, #4]
 8009ad6:	460b      	mov	r3, r1
 8009ad8:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	789b      	ldrb	r3, [r3, #2]
 8009ade:	2b01      	cmp	r3, #1
 8009ae0:	d10f      	bne.n	8009b02 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2205      	movs	r2, #5
 8009aec:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009aee:	78fb      	ldrb	r3, [r7, #3]
 8009af0:	b29a      	uxth	r2, r3
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	2200      	movs	r2, #0
 8009afa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2200      	movs	r2, #0
 8009b00:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8009b02:	2200      	movs	r2, #0
 8009b04:	2100      	movs	r1, #0
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 fa2c 	bl	8009f64 <USBH_CtlReq>
 8009b0c:	4603      	mov	r3, r0
}
 8009b0e:	4618      	mov	r0, r3
 8009b10:	3708      	adds	r7, #8
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bd80      	pop	{r7, pc}

08009b16 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009b16:	b580      	push	{r7, lr}
 8009b18:	b082      	sub	sp, #8
 8009b1a:	af00      	add	r7, sp, #0
 8009b1c:	6078      	str	r0, [r7, #4]
 8009b1e:	460b      	mov	r3, r1
 8009b20:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	789b      	ldrb	r3, [r3, #2]
 8009b26:	2b01      	cmp	r3, #1
 8009b28:	d10e      	bne.n	8009b48 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2209      	movs	r2, #9
 8009b34:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	887a      	ldrh	r2, [r7, #2]
 8009b3a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2200      	movs	r2, #0
 8009b46:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 8009b48:	2200      	movs	r2, #0
 8009b4a:	2100      	movs	r1, #0
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f000 fa09 	bl	8009f64 <USBH_CtlReq>
 8009b52:	4603      	mov	r3, r0
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3708      	adds	r7, #8
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b082      	sub	sp, #8
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
 8009b64:	460b      	mov	r3, r1
 8009b66:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	789b      	ldrb	r3, [r3, #2]
 8009b6c:	2b01      	cmp	r3, #1
 8009b6e:	d10f      	bne.n	8009b90 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2200      	movs	r2, #0
 8009b74:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2203      	movs	r2, #3
 8009b7a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009b7c:	78fb      	ldrb	r3, [r7, #3]
 8009b7e:	b29a      	uxth	r2, r3
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2200      	movs	r2, #0
 8009b88:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009b90:	2200      	movs	r2, #0
 8009b92:	2100      	movs	r1, #0
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f000 f9e5 	bl	8009f64 <USBH_CtlReq>
 8009b9a:	4603      	mov	r3, r0
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3708      	adds	r7, #8
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b082      	sub	sp, #8
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	460b      	mov	r3, r1
 8009bae:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	789b      	ldrb	r3, [r3, #2]
 8009bb4:	2b01      	cmp	r3, #1
 8009bb6:	d10f      	bne.n	8009bd8 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2202      	movs	r2, #2
 8009bbc:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009bca:	78fb      	ldrb	r3, [r7, #3]
 8009bcc:	b29a      	uxth	r2, r3
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 8009bd8:	2200      	movs	r2, #0
 8009bda:	2100      	movs	r1, #0
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f000 f9c1 	bl	8009f64 <USBH_CtlReq>
 8009be2:	4603      	mov	r3, r0
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	3708      	adds	r7, #8
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}

08009bec <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b085      	sub	sp, #20
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	60f8      	str	r0, [r7, #12]
 8009bf4:	60b9      	str	r1, [r7, #8]
 8009bf6:	4613      	mov	r3, r2
 8009bf8:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 8009bfa:	68bb      	ldr	r3, [r7, #8]
 8009bfc:	781a      	ldrb	r2, [r3, #0]
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	785a      	ldrb	r2, [r3, #1]
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	3302      	adds	r3, #2
 8009c0e:	781b      	ldrb	r3, [r3, #0]
 8009c10:	b29a      	uxth	r2, r3
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	3303      	adds	r3, #3
 8009c16:	781b      	ldrb	r3, [r3, #0]
 8009c18:	b29b      	uxth	r3, r3
 8009c1a:	021b      	lsls	r3, r3, #8
 8009c1c:	b29b      	uxth	r3, r3
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	b29a      	uxth	r2, r3
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	791a      	ldrb	r2, [r3, #4]
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	795a      	ldrb	r2, [r3, #5]
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	799a      	ldrb	r2, [r3, #6]
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 8009c3e:	68bb      	ldr	r3, [r7, #8]
 8009c40:	79da      	ldrb	r2, [r3, #7]
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8009c46:	88fb      	ldrh	r3, [r7, #6]
 8009c48:	2b08      	cmp	r3, #8
 8009c4a:	d939      	bls.n	8009cc0 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 8009c4c:	68bb      	ldr	r3, [r7, #8]
 8009c4e:	3308      	adds	r3, #8
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	b29a      	uxth	r2, r3
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	3309      	adds	r3, #9
 8009c58:	781b      	ldrb	r3, [r3, #0]
 8009c5a:	b29b      	uxth	r3, r3
 8009c5c:	021b      	lsls	r3, r3, #8
 8009c5e:	b29b      	uxth	r3, r3
 8009c60:	4313      	orrs	r3, r2
 8009c62:	b29a      	uxth	r2, r3
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	330a      	adds	r3, #10
 8009c6c:	781b      	ldrb	r3, [r3, #0]
 8009c6e:	b29a      	uxth	r2, r3
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	330b      	adds	r3, #11
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	b29b      	uxth	r3, r3
 8009c78:	021b      	lsls	r3, r3, #8
 8009c7a:	b29b      	uxth	r3, r3
 8009c7c:	4313      	orrs	r3, r2
 8009c7e:	b29a      	uxth	r2, r3
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	330c      	adds	r3, #12
 8009c88:	781b      	ldrb	r3, [r3, #0]
 8009c8a:	b29a      	uxth	r2, r3
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	330d      	adds	r3, #13
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	b29b      	uxth	r3, r3
 8009c94:	021b      	lsls	r3, r3, #8
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	4313      	orrs	r3, r2
 8009c9a:	b29a      	uxth	r2, r3
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 8009ca0:	68bb      	ldr	r3, [r7, #8]
 8009ca2:	7b9a      	ldrb	r2, [r3, #14]
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	7bda      	ldrb	r2, [r3, #15]
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	7c1a      	ldrb	r2, [r3, #16]
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	7c5a      	ldrb	r2, [r3, #17]
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	745a      	strb	r2, [r3, #17]
  }
}
 8009cc0:	bf00      	nop
 8009cc2:	3714      	adds	r7, #20
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cca:	4770      	bx	lr

08009ccc <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b08a      	sub	sp, #40	; 0x28
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	60f8      	str	r0, [r7, #12]
 8009cd4:	60b9      	str	r1, [r7, #8]
 8009cd6:	4613      	mov	r3, r2
 8009cd8:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009cde:	2300      	movs	r3, #0
 8009ce0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 8009cee:	68bb      	ldr	r3, [r7, #8]
 8009cf0:	781a      	ldrb	r2, [r3, #0]
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	785a      	ldrb	r2, [r3, #1]
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	3302      	adds	r3, #2
 8009d02:	781b      	ldrb	r3, [r3, #0]
 8009d04:	b29a      	uxth	r2, r3
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	3303      	adds	r3, #3
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	b29b      	uxth	r3, r3
 8009d0e:	021b      	lsls	r3, r3, #8
 8009d10:	b29b      	uxth	r3, r3
 8009d12:	4313      	orrs	r3, r2
 8009d14:	b29a      	uxth	r2, r3
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 8009d1a:	68bb      	ldr	r3, [r7, #8]
 8009d1c:	791a      	ldrb	r2, [r3, #4]
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	795a      	ldrb	r2, [r3, #5]
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	799a      	ldrb	r2, [r3, #6]
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 8009d32:	68bb      	ldr	r3, [r7, #8]
 8009d34:	79da      	ldrb	r2, [r3, #7]
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	7a1a      	ldrb	r2, [r3, #8]
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009d42:	88fb      	ldrh	r3, [r7, #6]
 8009d44:	2b09      	cmp	r3, #9
 8009d46:	d95f      	bls.n	8009e08 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8009d48:	2309      	movs	r3, #9
 8009d4a:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009d50:	e051      	b.n	8009df6 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009d52:	f107 0316 	add.w	r3, r7, #22
 8009d56:	4619      	mov	r1, r3
 8009d58:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009d5a:	f000 f8e8 	bl	8009f2e <USBH_GetNextDesc>
 8009d5e:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8009d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d62:	785b      	ldrb	r3, [r3, #1]
 8009d64:	2b04      	cmp	r3, #4
 8009d66:	d146      	bne.n	8009df6 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8009d68:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009d6c:	221a      	movs	r2, #26
 8009d6e:	fb02 f303 	mul.w	r3, r2, r3
 8009d72:	3308      	adds	r3, #8
 8009d74:	68fa      	ldr	r2, [r7, #12]
 8009d76:	4413      	add	r3, r2
 8009d78:	3302      	adds	r3, #2
 8009d7a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 8009d7c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009d7e:	69f8      	ldr	r0, [r7, #28]
 8009d80:	f000 f846 	bl	8009e10 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009d84:	2300      	movs	r3, #0
 8009d86:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009d8e:	e022      	b.n	8009dd6 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 8009d90:	f107 0316 	add.w	r3, r7, #22
 8009d94:	4619      	mov	r1, r3
 8009d96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009d98:	f000 f8c9 	bl	8009f2e <USBH_GetNextDesc>
 8009d9c:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8009d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da0:	785b      	ldrb	r3, [r3, #1]
 8009da2:	2b05      	cmp	r3, #5
 8009da4:	d117      	bne.n	8009dd6 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009da6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009daa:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8009dae:	3201      	adds	r2, #1
 8009db0:	00d2      	lsls	r2, r2, #3
 8009db2:	211a      	movs	r1, #26
 8009db4:	fb01 f303 	mul.w	r3, r1, r3
 8009db8:	4413      	add	r3, r2
 8009dba:	3308      	adds	r3, #8
 8009dbc:	68fa      	ldr	r2, [r7, #12]
 8009dbe:	4413      	add	r3, r2
 8009dc0:	3304      	adds	r3, #4
 8009dc2:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 8009dc4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009dc6:	69b8      	ldr	r0, [r7, #24]
 8009dc8:	f000 f851 	bl	8009e6e <USBH_ParseEPDesc>
            ep_ix++;
 8009dcc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8009dd0:	3301      	adds	r3, #1
 8009dd2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009dd6:	69fb      	ldr	r3, [r7, #28]
 8009dd8:	791b      	ldrb	r3, [r3, #4]
 8009dda:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8009dde:	429a      	cmp	r2, r3
 8009de0:	d204      	bcs.n	8009dec <USBH_ParseCfgDesc+0x120>
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	885a      	ldrh	r2, [r3, #2]
 8009de6:	8afb      	ldrh	r3, [r7, #22]
 8009de8:	429a      	cmp	r2, r3
 8009dea:	d8d1      	bhi.n	8009d90 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8009dec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009df0:	3301      	adds	r3, #1
 8009df2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009df6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009dfa:	2b01      	cmp	r3, #1
 8009dfc:	d804      	bhi.n	8009e08 <USBH_ParseCfgDesc+0x13c>
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	885a      	ldrh	r2, [r3, #2]
 8009e02:	8afb      	ldrh	r3, [r7, #22]
 8009e04:	429a      	cmp	r2, r3
 8009e06:	d8a4      	bhi.n	8009d52 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8009e08:	bf00      	nop
 8009e0a:	3728      	adds	r7, #40	; 0x28
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	bd80      	pop	{r7, pc}

08009e10 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 8009e10:	b480      	push	{r7}
 8009e12:	b083      	sub	sp, #12
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
 8009e18:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	781a      	ldrb	r2, [r3, #0]
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	785a      	ldrb	r2, [r3, #1]
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	789a      	ldrb	r2, [r3, #2]
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	78da      	ldrb	r2, [r3, #3]
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	791a      	ldrb	r2, [r3, #4]
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	795a      	ldrb	r2, [r3, #5]
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	799a      	ldrb	r2, [r3, #6]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	79da      	ldrb	r2, [r3, #7]
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	7a1a      	ldrb	r2, [r3, #8]
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	721a      	strb	r2, [r3, #8]
}
 8009e62:	bf00      	nop
 8009e64:	370c      	adds	r7, #12
 8009e66:	46bd      	mov	sp, r7
 8009e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6c:	4770      	bx	lr

08009e6e <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 8009e6e:	b480      	push	{r7}
 8009e70:	b083      	sub	sp, #12
 8009e72:	af00      	add	r7, sp, #0
 8009e74:	6078      	str	r0, [r7, #4]
 8009e76:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	781a      	ldrb	r2, [r3, #0]
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	785a      	ldrb	r2, [r3, #1]
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	789a      	ldrb	r2, [r3, #2]
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	78da      	ldrb	r2, [r3, #3]
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	3304      	adds	r3, #4
 8009e9c:	781b      	ldrb	r3, [r3, #0]
 8009e9e:	b29a      	uxth	r2, r3
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	3305      	adds	r3, #5
 8009ea4:	781b      	ldrb	r3, [r3, #0]
 8009ea6:	b29b      	uxth	r3, r3
 8009ea8:	021b      	lsls	r3, r3, #8
 8009eaa:	b29b      	uxth	r3, r3
 8009eac:	4313      	orrs	r3, r2
 8009eae:	b29a      	uxth	r2, r3
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	799a      	ldrb	r2, [r3, #6]
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	719a      	strb	r2, [r3, #6]
}
 8009ebc:	bf00      	nop
 8009ebe:	370c      	adds	r7, #12
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec6:	4770      	bx	lr

08009ec8 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b087      	sub	sp, #28
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	60f8      	str	r0, [r7, #12]
 8009ed0:	60b9      	str	r1, [r7, #8]
 8009ed2:	4613      	mov	r3, r2
 8009ed4:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	3301      	adds	r3, #1
 8009eda:	781b      	ldrb	r3, [r3, #0]
 8009edc:	2b03      	cmp	r3, #3
 8009ede:	d120      	bne.n	8009f22 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	781b      	ldrb	r3, [r3, #0]
 8009ee4:	1e9a      	subs	r2, r3, #2
 8009ee6:	88fb      	ldrh	r3, [r7, #6]
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	bf28      	it	cs
 8009eec:	4613      	movcs	r3, r2
 8009eee:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	3302      	adds	r3, #2
 8009ef4:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	82fb      	strh	r3, [r7, #22]
 8009efa:	e00b      	b.n	8009f14 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009efc:	8afb      	ldrh	r3, [r7, #22]
 8009efe:	68fa      	ldr	r2, [r7, #12]
 8009f00:	4413      	add	r3, r2
 8009f02:	781a      	ldrb	r2, [r3, #0]
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	3301      	adds	r3, #1
 8009f0c:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009f0e:	8afb      	ldrh	r3, [r7, #22]
 8009f10:	3302      	adds	r3, #2
 8009f12:	82fb      	strh	r3, [r7, #22]
 8009f14:	8afa      	ldrh	r2, [r7, #22]
 8009f16:	8abb      	ldrh	r3, [r7, #20]
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d3ef      	bcc.n	8009efc <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	2200      	movs	r2, #0
 8009f20:	701a      	strb	r2, [r3, #0]
  }
}
 8009f22:	bf00      	nop
 8009f24:	371c      	adds	r7, #28
 8009f26:	46bd      	mov	sp, r7
 8009f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2c:	4770      	bx	lr

08009f2e <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 8009f2e:	b480      	push	{r7}
 8009f30:	b085      	sub	sp, #20
 8009f32:	af00      	add	r7, sp, #0
 8009f34:	6078      	str	r0, [r7, #4]
 8009f36:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	881a      	ldrh	r2, [r3, #0]
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	781b      	ldrb	r3, [r3, #0]
 8009f40:	b29b      	uxth	r3, r3
 8009f42:	4413      	add	r3, r2
 8009f44:	b29a      	uxth	r2, r3
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	781b      	ldrb	r3, [r3, #0]
 8009f4e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	4413      	add	r3, r2
 8009f54:	60fb      	str	r3, [r7, #12]

  return(pnext);
 8009f56:	68fb      	ldr	r3, [r7, #12]
}
 8009f58:	4618      	mov	r0, r3
 8009f5a:	3714      	adds	r7, #20
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f62:	4770      	bx	lr

08009f64 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b086      	sub	sp, #24
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	60f8      	str	r0, [r7, #12]
 8009f6c:	60b9      	str	r1, [r7, #8]
 8009f6e:	4613      	mov	r3, r2
 8009f70:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009f72:	2301      	movs	r3, #1
 8009f74:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	789b      	ldrb	r3, [r3, #2]
 8009f7a:	2b01      	cmp	r3, #1
 8009f7c:	d002      	beq.n	8009f84 <USBH_CtlReq+0x20>
 8009f7e:	2b02      	cmp	r3, #2
 8009f80:	d00f      	beq.n	8009fa2 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 8009f82:	e034      	b.n	8009fee <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	68ba      	ldr	r2, [r7, #8]
 8009f88:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	88fa      	ldrh	r2, [r7, #6]
 8009f8e:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	2201      	movs	r2, #1
 8009f94:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2202      	movs	r2, #2
 8009f9a:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	75fb      	strb	r3, [r7, #23]
    break;
 8009fa0:	e025      	b.n	8009fee <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 8009fa2:	68f8      	ldr	r0, [r7, #12]
 8009fa4:	f000 f828 	bl	8009ff8 <USBH_HandleControl>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 8009fac:	7dfb      	ldrb	r3, [r7, #23]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d108      	bne.n	8009fc4 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	2201      	movs	r2, #1
 8009fb6:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	2200      	movs	r2, #0
 8009fbc:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	75fb      	strb	r3, [r7, #23]
    break;
 8009fc2:	e013      	b.n	8009fec <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 8009fc4:	7dfb      	ldrb	r3, [r7, #23]
 8009fc6:	2b03      	cmp	r3, #3
 8009fc8:	d108      	bne.n	8009fdc <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	2201      	movs	r2, #1
 8009fce:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8009fd6:	2303      	movs	r3, #3
 8009fd8:	75fb      	strb	r3, [r7, #23]
    break;
 8009fda:	e007      	b.n	8009fec <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 8009fdc:	7dfb      	ldrb	r3, [r7, #23]
 8009fde:	2b02      	cmp	r3, #2
 8009fe0:	d104      	bne.n	8009fec <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	2201      	movs	r2, #1
 8009fe6:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 8009fe8:	2302      	movs	r3, #2
 8009fea:	75fb      	strb	r3, [r7, #23]
    break;
 8009fec:	bf00      	nop
  }
  return status;
 8009fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3718      	adds	r7, #24
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}

08009ff8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b086      	sub	sp, #24
 8009ffc:	af02      	add	r7, sp, #8
 8009ffe:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a000:	2301      	movs	r3, #1
 800a002:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a004:	2300      	movs	r3, #0
 800a006:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	7e1b      	ldrb	r3, [r3, #24]
 800a00c:	3b01      	subs	r3, #1
 800a00e:	2b0a      	cmp	r3, #10
 800a010:	f200 814c 	bhi.w	800a2ac <USBH_HandleControl+0x2b4>
 800a014:	a201      	add	r2, pc, #4	; (adr r2, 800a01c <USBH_HandleControl+0x24>)
 800a016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a01a:	bf00      	nop
 800a01c:	0800a049 	.word	0x0800a049
 800a020:	0800a063 	.word	0x0800a063
 800a024:	0800a0cd 	.word	0x0800a0cd
 800a028:	0800a0f3 	.word	0x0800a0f3
 800a02c:	0800a12b 	.word	0x0800a12b
 800a030:	0800a157 	.word	0x0800a157
 800a034:	0800a1a9 	.word	0x0800a1a9
 800a038:	0800a1cb 	.word	0x0800a1cb
 800a03c:	0800a207 	.word	0x0800a207
 800a040:	0800a22f 	.word	0x0800a22f
 800a044:	0800a26d 	.word	0x0800a26d
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	f103 0110 	add.w	r1, r3, #16
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	795b      	ldrb	r3, [r3, #5]
 800a052:	461a      	mov	r2, r3
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f000 f939 	bl	800a2cc <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2202      	movs	r2, #2
 800a05e:	761a      	strb	r2, [r3, #24]
    break;
 800a060:	e12f      	b.n	800a2c2 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	795b      	ldrb	r3, [r3, #5]
 800a066:	4619      	mov	r1, r3
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 fcb7 	bl	800a9dc <USBH_LL_GetURBState>
 800a06e:	4603      	mov	r3, r0
 800a070:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800a072:	7bbb      	ldrb	r3, [r7, #14]
 800a074:	2b01      	cmp	r3, #1
 800a076:	d11e      	bne.n	800a0b6 <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	7c1b      	ldrb	r3, [r3, #16]
 800a07c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a080:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	8adb      	ldrh	r3, [r3, #22]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d00a      	beq.n	800a0a0 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800a08a:	7b7b      	ldrb	r3, [r7, #13]
 800a08c:	2b80      	cmp	r3, #128	; 0x80
 800a08e:	d103      	bne.n	800a098 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2203      	movs	r2, #3
 800a094:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800a096:	e10b      	b.n	800a2b0 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2205      	movs	r2, #5
 800a09c:	761a      	strb	r2, [r3, #24]
    break;
 800a09e:	e107      	b.n	800a2b0 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800a0a0:	7b7b      	ldrb	r3, [r7, #13]
 800a0a2:	2b80      	cmp	r3, #128	; 0x80
 800a0a4:	d103      	bne.n	800a0ae <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2209      	movs	r2, #9
 800a0aa:	761a      	strb	r2, [r3, #24]
    break;
 800a0ac:	e100      	b.n	800a2b0 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2207      	movs	r2, #7
 800a0b2:	761a      	strb	r2, [r3, #24]
    break;
 800a0b4:	e0fc      	b.n	800a2b0 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a0b6:	7bbb      	ldrb	r3, [r7, #14]
 800a0b8:	2b04      	cmp	r3, #4
 800a0ba:	d003      	beq.n	800a0c4 <USBH_HandleControl+0xcc>
 800a0bc:	7bbb      	ldrb	r3, [r7, #14]
 800a0be:	2b02      	cmp	r3, #2
 800a0c0:	f040 80f6 	bne.w	800a2b0 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	220b      	movs	r2, #11
 800a0c8:	761a      	strb	r2, [r3, #24]
    break;
 800a0ca:	e0f1      	b.n	800a2b0 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800a0d2:	b29a      	uxth	r2, r3
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6899      	ldr	r1, [r3, #8]
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	899a      	ldrh	r2, [r3, #12]
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	791b      	ldrb	r3, [r3, #4]
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f000 f930 	bl	800a34a <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2204      	movs	r2, #4
 800a0ee:	761a      	strb	r2, [r3, #24]
    break;
 800a0f0:	e0e7      	b.n	800a2c2 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	791b      	ldrb	r3, [r3, #4]
 800a0f6:	4619      	mov	r1, r3
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f000 fc6f 	bl	800a9dc <USBH_LL_GetURBState>
 800a0fe:	4603      	mov	r3, r0
 800a100:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800a102:	7bbb      	ldrb	r3, [r7, #14]
 800a104:	2b01      	cmp	r3, #1
 800a106:	d102      	bne.n	800a10e <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2209      	movs	r2, #9
 800a10c:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800a10e:	7bbb      	ldrb	r3, [r7, #14]
 800a110:	2b05      	cmp	r3, #5
 800a112:	d102      	bne.n	800a11a <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800a114:	2303      	movs	r3, #3
 800a116:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800a118:	e0cc      	b.n	800a2b4 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800a11a:	7bbb      	ldrb	r3, [r7, #14]
 800a11c:	2b04      	cmp	r3, #4
 800a11e:	f040 80c9 	bne.w	800a2b4 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	220b      	movs	r2, #11
 800a126:	761a      	strb	r2, [r3, #24]
    break;
 800a128:	e0c4      	b.n	800a2b4 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6899      	ldr	r1, [r3, #8]
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	899a      	ldrh	r2, [r3, #12]
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	7958      	ldrb	r0, [r3, #5]
 800a136:	2301      	movs	r3, #1
 800a138:	9300      	str	r3, [sp, #0]
 800a13a:	4603      	mov	r3, r0
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f000 f8df 	bl	800a300 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800a148:	b29a      	uxth	r2, r3
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2206      	movs	r2, #6
 800a152:	761a      	strb	r2, [r3, #24]
    break;
 800a154:	e0b5      	b.n	800a2c2 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	795b      	ldrb	r3, [r3, #5]
 800a15a:	4619      	mov	r1, r3
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	f000 fc3d 	bl	800a9dc <USBH_LL_GetURBState>
 800a162:	4603      	mov	r3, r0
 800a164:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800a166:	7bbb      	ldrb	r3, [r7, #14]
 800a168:	2b01      	cmp	r3, #1
 800a16a:	d103      	bne.n	800a174 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2207      	movs	r2, #7
 800a170:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800a172:	e0a1      	b.n	800a2b8 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 800a174:	7bbb      	ldrb	r3, [r7, #14]
 800a176:	2b05      	cmp	r3, #5
 800a178:	d105      	bne.n	800a186 <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	220c      	movs	r2, #12
 800a17e:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800a180:	2303      	movs	r3, #3
 800a182:	73fb      	strb	r3, [r7, #15]
    break;
 800a184:	e098      	b.n	800a2b8 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800a186:	7bbb      	ldrb	r3, [r7, #14]
 800a188:	2b02      	cmp	r3, #2
 800a18a:	d103      	bne.n	800a194 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2205      	movs	r2, #5
 800a190:	761a      	strb	r2, [r3, #24]
    break;
 800a192:	e091      	b.n	800a2b8 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 800a194:	7bbb      	ldrb	r3, [r7, #14]
 800a196:	2b04      	cmp	r3, #4
 800a198:	f040 808e 	bne.w	800a2b8 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	220b      	movs	r2, #11
 800a1a0:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800a1a2:	2302      	movs	r3, #2
 800a1a4:	73fb      	strb	r3, [r7, #15]
    break;
 800a1a6:	e087      	b.n	800a2b8 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	791b      	ldrb	r3, [r3, #4]
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	2100      	movs	r1, #0
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f000 f8ca 	bl	800a34a <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800a1bc:	b29a      	uxth	r2, r3
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2208      	movs	r2, #8
 800a1c6:	761a      	strb	r2, [r3, #24]

    break;
 800a1c8:	e07b      	b.n	800a2c2 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	791b      	ldrb	r3, [r3, #4]
 800a1ce:	4619      	mov	r1, r3
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f000 fc03 	bl	800a9dc <USBH_LL_GetURBState>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800a1da:	7bbb      	ldrb	r3, [r7, #14]
 800a1dc:	2b01      	cmp	r3, #1
 800a1de:	d105      	bne.n	800a1ec <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	220d      	movs	r2, #13
 800a1e4:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800a1ea:	e067      	b.n	800a2bc <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800a1ec:	7bbb      	ldrb	r3, [r7, #14]
 800a1ee:	2b04      	cmp	r3, #4
 800a1f0:	d103      	bne.n	800a1fa <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	220b      	movs	r2, #11
 800a1f6:	761a      	strb	r2, [r3, #24]
    break;
 800a1f8:	e060      	b.n	800a2bc <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800a1fa:	7bbb      	ldrb	r3, [r7, #14]
 800a1fc:	2b05      	cmp	r3, #5
 800a1fe:	d15d      	bne.n	800a2bc <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800a200:	2303      	movs	r3, #3
 800a202:	73fb      	strb	r3, [r7, #15]
    break;
 800a204:	e05a      	b.n	800a2bc <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	795a      	ldrb	r2, [r3, #5]
 800a20a:	2301      	movs	r3, #1
 800a20c:	9300      	str	r3, [sp, #0]
 800a20e:	4613      	mov	r3, r2
 800a210:	2200      	movs	r2, #0
 800a212:	2100      	movs	r1, #0
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f000 f873 	bl	800a300 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800a220:	b29a      	uxth	r2, r3
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	220a      	movs	r2, #10
 800a22a:	761a      	strb	r2, [r3, #24]
    break;
 800a22c:	e049      	b.n	800a2c2 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	795b      	ldrb	r3, [r3, #5]
 800a232:	4619      	mov	r1, r3
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	f000 fbd1 	bl	800a9dc <USBH_LL_GetURBState>
 800a23a:	4603      	mov	r3, r0
 800a23c:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800a23e:	7bbb      	ldrb	r3, [r7, #14]
 800a240:	2b01      	cmp	r3, #1
 800a242:	d105      	bne.n	800a250 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800a244:	2300      	movs	r3, #0
 800a246:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	220d      	movs	r2, #13
 800a24c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 800a24e:	e037      	b.n	800a2c0 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800a250:	7bbb      	ldrb	r3, [r7, #14]
 800a252:	2b02      	cmp	r3, #2
 800a254:	d103      	bne.n	800a25e <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2209      	movs	r2, #9
 800a25a:	761a      	strb	r2, [r3, #24]
    break;
 800a25c:	e030      	b.n	800a2c0 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800a25e:	7bbb      	ldrb	r3, [r7, #14]
 800a260:	2b04      	cmp	r3, #4
 800a262:	d12d      	bne.n	800a2c0 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	220b      	movs	r2, #11
 800a268:	761a      	strb	r2, [r3, #24]
    break;
 800a26a:	e029      	b.n	800a2c0 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	7e5b      	ldrb	r3, [r3, #25]
 800a270:	3301      	adds	r3, #1
 800a272:	b2da      	uxtb	r2, r3
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	765a      	strb	r2, [r3, #25]
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	7e5b      	ldrb	r3, [r3, #25]
 800a27c:	2b02      	cmp	r3, #2
 800a27e:	d809      	bhi.n	800a294 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f000 fabe 	bl	800a802 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2201      	movs	r2, #1
 800a28a:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2201      	movs	r2, #1
 800a290:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800a292:	e016      	b.n	800a2c2 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a29a:	2106      	movs	r1, #6
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800a2a6:	2302      	movs	r3, #2
 800a2a8:	73fb      	strb	r3, [r7, #15]
    break;
 800a2aa:	e00a      	b.n	800a2c2 <USBH_HandleControl+0x2ca>

  default:
    break;
 800a2ac:	bf00      	nop
 800a2ae:	e008      	b.n	800a2c2 <USBH_HandleControl+0x2ca>
    break;
 800a2b0:	bf00      	nop
 800a2b2:	e006      	b.n	800a2c2 <USBH_HandleControl+0x2ca>
    break;
 800a2b4:	bf00      	nop
 800a2b6:	e004      	b.n	800a2c2 <USBH_HandleControl+0x2ca>
    break;
 800a2b8:	bf00      	nop
 800a2ba:	e002      	b.n	800a2c2 <USBH_HandleControl+0x2ca>
    break;
 800a2bc:	bf00      	nop
 800a2be:	e000      	b.n	800a2c2 <USBH_HandleControl+0x2ca>
    break;
 800a2c0:	bf00      	nop
  }
  return status;
 800a2c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3710      	adds	r7, #16
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}

0800a2cc <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b088      	sub	sp, #32
 800a2d0:	af04      	add	r7, sp, #16
 800a2d2:	60f8      	str	r0, [r7, #12]
 800a2d4:	60b9      	str	r1, [r7, #8]
 800a2d6:	4613      	mov	r3, r2
 800a2d8:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800a2da:	79f9      	ldrb	r1, [r7, #7]
 800a2dc:	2300      	movs	r3, #0
 800a2de:	9303      	str	r3, [sp, #12]
 800a2e0:	2308      	movs	r3, #8
 800a2e2:	9302      	str	r3, [sp, #8]
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	9301      	str	r3, [sp, #4]
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	9300      	str	r3, [sp, #0]
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	68f8      	ldr	r0, [r7, #12]
 800a2f2:	f000 fb42 	bl	800a97a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a2f6:	2300      	movs	r3, #0
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	3710      	adds	r7, #16
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	bd80      	pop	{r7, pc}

0800a300 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b088      	sub	sp, #32
 800a304:	af04      	add	r7, sp, #16
 800a306:	60f8      	str	r0, [r7, #12]
 800a308:	60b9      	str	r1, [r7, #8]
 800a30a:	4611      	mov	r1, r2
 800a30c:	461a      	mov	r2, r3
 800a30e:	460b      	mov	r3, r1
 800a310:	80fb      	strh	r3, [r7, #6]
 800a312:	4613      	mov	r3, r2
 800a314:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d001      	beq.n	800a324 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a320:	2300      	movs	r3, #0
 800a322:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800a324:	7979      	ldrb	r1, [r7, #5]
 800a326:	7e3b      	ldrb	r3, [r7, #24]
 800a328:	9303      	str	r3, [sp, #12]
 800a32a:	88fb      	ldrh	r3, [r7, #6]
 800a32c:	9302      	str	r3, [sp, #8]
 800a32e:	68bb      	ldr	r3, [r7, #8]
 800a330:	9301      	str	r3, [sp, #4]
 800a332:	2301      	movs	r3, #1
 800a334:	9300      	str	r3, [sp, #0]
 800a336:	2300      	movs	r3, #0
 800a338:	2200      	movs	r2, #0
 800a33a:	68f8      	ldr	r0, [r7, #12]
 800a33c:	f000 fb1d 	bl	800a97a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a340:	2300      	movs	r3, #0
}
 800a342:	4618      	mov	r0, r3
 800a344:	3710      	adds	r7, #16
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}

0800a34a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800a34a:	b580      	push	{r7, lr}
 800a34c:	b088      	sub	sp, #32
 800a34e:	af04      	add	r7, sp, #16
 800a350:	60f8      	str	r0, [r7, #12]
 800a352:	60b9      	str	r1, [r7, #8]
 800a354:	4611      	mov	r1, r2
 800a356:	461a      	mov	r2, r3
 800a358:	460b      	mov	r3, r1
 800a35a:	80fb      	strh	r3, [r7, #6]
 800a35c:	4613      	mov	r3, r2
 800a35e:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800a360:	7979      	ldrb	r1, [r7, #5]
 800a362:	2300      	movs	r3, #0
 800a364:	9303      	str	r3, [sp, #12]
 800a366:	88fb      	ldrh	r3, [r7, #6]
 800a368:	9302      	str	r3, [sp, #8]
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	9301      	str	r3, [sp, #4]
 800a36e:	2301      	movs	r3, #1
 800a370:	9300      	str	r3, [sp, #0]
 800a372:	2300      	movs	r3, #0
 800a374:	2201      	movs	r2, #1
 800a376:	68f8      	ldr	r0, [r7, #12]
 800a378:	f000 faff 	bl	800a97a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a37c:	2300      	movs	r3, #0

}
 800a37e:	4618      	mov	r0, r3
 800a380:	3710      	adds	r7, #16
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}

0800a386 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800a386:	b580      	push	{r7, lr}
 800a388:	b088      	sub	sp, #32
 800a38a:	af04      	add	r7, sp, #16
 800a38c:	60f8      	str	r0, [r7, #12]
 800a38e:	60b9      	str	r1, [r7, #8]
 800a390:	4611      	mov	r1, r2
 800a392:	461a      	mov	r2, r3
 800a394:	460b      	mov	r3, r1
 800a396:	80fb      	strh	r3, [r7, #6]
 800a398:	4613      	mov	r3, r2
 800a39a:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d001      	beq.n	800a3aa <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800a3aa:	7979      	ldrb	r1, [r7, #5]
 800a3ac:	7e3b      	ldrb	r3, [r7, #24]
 800a3ae:	9303      	str	r3, [sp, #12]
 800a3b0:	88fb      	ldrh	r3, [r7, #6]
 800a3b2:	9302      	str	r3, [sp, #8]
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	9301      	str	r3, [sp, #4]
 800a3b8:	2301      	movs	r3, #1
 800a3ba:	9300      	str	r3, [sp, #0]
 800a3bc:	2302      	movs	r3, #2
 800a3be:	2200      	movs	r2, #0
 800a3c0:	68f8      	ldr	r0, [r7, #12]
 800a3c2:	f000 fada 	bl	800a97a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a3c6:	2300      	movs	r3, #0
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	3710      	adds	r7, #16
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}

0800a3d0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b088      	sub	sp, #32
 800a3d4:	af04      	add	r7, sp, #16
 800a3d6:	60f8      	str	r0, [r7, #12]
 800a3d8:	60b9      	str	r1, [r7, #8]
 800a3da:	4611      	mov	r1, r2
 800a3dc:	461a      	mov	r2, r3
 800a3de:	460b      	mov	r3, r1
 800a3e0:	80fb      	strh	r3, [r7, #6]
 800a3e2:	4613      	mov	r3, r2
 800a3e4:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800a3e6:	7979      	ldrb	r1, [r7, #5]
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	9303      	str	r3, [sp, #12]
 800a3ec:	88fb      	ldrh	r3, [r7, #6]
 800a3ee:	9302      	str	r3, [sp, #8]
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	9301      	str	r3, [sp, #4]
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	9300      	str	r3, [sp, #0]
 800a3f8:	2302      	movs	r3, #2
 800a3fa:	2201      	movs	r2, #1
 800a3fc:	68f8      	ldr	r0, [r7, #12]
 800a3fe:	f000 fabc 	bl	800a97a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a402:	2300      	movs	r3, #0
}
 800a404:	4618      	mov	r0, r3
 800a406:	3710      	adds	r7, #16
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}

0800a40c <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b086      	sub	sp, #24
 800a410:	af04      	add	r7, sp, #16
 800a412:	6078      	str	r0, [r7, #4]
 800a414:	4608      	mov	r0, r1
 800a416:	4611      	mov	r1, r2
 800a418:	461a      	mov	r2, r3
 800a41a:	4603      	mov	r3, r0
 800a41c:	70fb      	strb	r3, [r7, #3]
 800a41e:	460b      	mov	r3, r1
 800a420:	70bb      	strb	r3, [r7, #2]
 800a422:	4613      	mov	r3, r2
 800a424:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800a426:	7878      	ldrb	r0, [r7, #1]
 800a428:	78ba      	ldrb	r2, [r7, #2]
 800a42a:	78f9      	ldrb	r1, [r7, #3]
 800a42c:	8b3b      	ldrh	r3, [r7, #24]
 800a42e:	9302      	str	r3, [sp, #8]
 800a430:	7d3b      	ldrb	r3, [r7, #20]
 800a432:	9301      	str	r3, [sp, #4]
 800a434:	7c3b      	ldrb	r3, [r7, #16]
 800a436:	9300      	str	r3, [sp, #0]
 800a438:	4603      	mov	r3, r0
 800a43a:	6878      	ldr	r0, [r7, #4]
 800a43c:	f000 fa4f 	bl	800a8de <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800a440:	2300      	movs	r3, #0

}
 800a442:	4618      	mov	r0, r3
 800a444:	3708      	adds	r7, #8
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}

0800a44a <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800a44a:	b580      	push	{r7, lr}
 800a44c:	b082      	sub	sp, #8
 800a44e:	af00      	add	r7, sp, #0
 800a450:	6078      	str	r0, [r7, #4]
 800a452:	460b      	mov	r3, r1
 800a454:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800a456:	78fb      	ldrb	r3, [r7, #3]
 800a458:	4619      	mov	r1, r3
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f000 fa6e 	bl	800a93c <USBH_LL_ClosePipe>

  return USBH_OK;
 800a460:	2300      	movs	r3, #0

}
 800a462:	4618      	mov	r0, r3
 800a464:	3708      	adds	r7, #8
 800a466:	46bd      	mov	sp, r7
 800a468:	bd80      	pop	{r7, pc}

0800a46a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a46a:	b580      	push	{r7, lr}
 800a46c:	b084      	sub	sp, #16
 800a46e:	af00      	add	r7, sp, #0
 800a470:	6078      	str	r0, [r7, #4]
 800a472:	460b      	mov	r3, r1
 800a474:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f000 f831 	bl	800a4de <USBH_GetFreePipe>
 800a47c:	4603      	mov	r3, r0
 800a47e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a480:	89fb      	ldrh	r3, [r7, #14]
 800a482:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a486:	4293      	cmp	r3, r2
 800a488:	d007      	beq.n	800a49a <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800a48a:	78fb      	ldrb	r3, [r7, #3]
 800a48c:	89fa      	ldrh	r2, [r7, #14]
 800a48e:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	32e0      	adds	r2, #224	; 0xe0
 800a496:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800a49a:	89fb      	ldrh	r3, [r7, #14]
 800a49c:	b2db      	uxtb	r3, r3
}
 800a49e:	4618      	mov	r0, r3
 800a4a0:	3710      	adds	r7, #16
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}

0800a4a6 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a4a6:	b480      	push	{r7}
 800a4a8:	b083      	sub	sp, #12
 800a4aa:	af00      	add	r7, sp, #0
 800a4ac:	6078      	str	r0, [r7, #4]
 800a4ae:	460b      	mov	r3, r1
 800a4b0:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800a4b2:	78fb      	ldrb	r3, [r7, #3]
 800a4b4:	2b0a      	cmp	r3, #10
 800a4b6:	d80b      	bhi.n	800a4d0 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800a4b8:	78fa      	ldrb	r2, [r7, #3]
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	32e0      	adds	r2, #224	; 0xe0
 800a4be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4c2:	78fa      	ldrb	r2, [r7, #3]
 800a4c4:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	32e0      	adds	r2, #224	; 0xe0
 800a4cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800a4d0:	2300      	movs	r3, #0
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	370c      	adds	r7, #12
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4dc:	4770      	bx	lr

0800a4de <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800a4de:	b480      	push	{r7}
 800a4e0:	b085      	sub	sp, #20
 800a4e2:	af00      	add	r7, sp, #0
 800a4e4:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	73fb      	strb	r3, [r7, #15]
 800a4ee:	e00e      	b.n	800a50e <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a4f0:	7bfa      	ldrb	r2, [r7, #15]
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	32e0      	adds	r2, #224	; 0xe0
 800a4f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d102      	bne.n	800a508 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800a502:	7bfb      	ldrb	r3, [r7, #15]
 800a504:	b29b      	uxth	r3, r3
 800a506:	e007      	b.n	800a518 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800a508:	7bfb      	ldrb	r3, [r7, #15]
 800a50a:	3301      	adds	r3, #1
 800a50c:	73fb      	strb	r3, [r7, #15]
 800a50e:	7bfb      	ldrb	r3, [r7, #15]
 800a510:	2b0a      	cmp	r3, #10
 800a512:	d9ed      	bls.n	800a4f0 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800a514:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800a518:	4618      	mov	r0, r3
 800a51a:	3714      	adds	r7, #20
 800a51c:	46bd      	mov	sp, r7
 800a51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a522:	4770      	bx	lr

0800a524 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a528:	2201      	movs	r2, #1
 800a52a:	490e      	ldr	r1, [pc, #56]	; (800a564 <MX_USB_HOST_Init+0x40>)
 800a52c:	480e      	ldr	r0, [pc, #56]	; (800a568 <MX_USB_HOST_Init+0x44>)
 800a52e:	f7fe fdbb 	bl	80090a8 <USBH_Init>
 800a532:	4603      	mov	r3, r0
 800a534:	2b00      	cmp	r3, #0
 800a536:	d001      	beq.n	800a53c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a538:	f7f6 fb9a 	bl	8000c70 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a53c:	490b      	ldr	r1, [pc, #44]	; (800a56c <MX_USB_HOST_Init+0x48>)
 800a53e:	480a      	ldr	r0, [pc, #40]	; (800a568 <MX_USB_HOST_Init+0x44>)
 800a540:	f7fe fe25 	bl	800918e <USBH_RegisterClass>
 800a544:	4603      	mov	r3, r0
 800a546:	2b00      	cmp	r3, #0
 800a548:	d001      	beq.n	800a54e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a54a:	f7f6 fb91 	bl	8000c70 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a54e:	4806      	ldr	r0, [pc, #24]	; (800a568 <MX_USB_HOST_Init+0x44>)
 800a550:	f7fe feaa 	bl	80092a8 <USBH_Start>
 800a554:	4603      	mov	r3, r0
 800a556:	2b00      	cmp	r3, #0
 800a558:	d001      	beq.n	800a55e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a55a:	f7f6 fb89 	bl	8000c70 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a55e:	bf00      	nop
 800a560:	bd80      	pop	{r7, pc}
 800a562:	bf00      	nop
 800a564:	0800a585 	.word	0x0800a585
 800a568:	2000043c 	.word	0x2000043c
 800a56c:	2000000c 	.word	0x2000000c

0800a570 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800a574:	4802      	ldr	r0, [pc, #8]	; (800a580 <MX_USB_HOST_Process+0x10>)
 800a576:	f7fe fea7 	bl	80092c8 <USBH_Process>
}
 800a57a:	bf00      	nop
 800a57c:	bd80      	pop	{r7, pc}
 800a57e:	bf00      	nop
 800a580:	2000043c 	.word	0x2000043c

0800a584 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a584:	b480      	push	{r7}
 800a586:	b083      	sub	sp, #12
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
 800a58c:	460b      	mov	r3, r1
 800a58e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a590:	78fb      	ldrb	r3, [r7, #3]
 800a592:	3b01      	subs	r3, #1
 800a594:	2b04      	cmp	r3, #4
 800a596:	d819      	bhi.n	800a5cc <USBH_UserProcess+0x48>
 800a598:	a201      	add	r2, pc, #4	; (adr r2, 800a5a0 <USBH_UserProcess+0x1c>)
 800a59a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a59e:	bf00      	nop
 800a5a0:	0800a5cd 	.word	0x0800a5cd
 800a5a4:	0800a5bd 	.word	0x0800a5bd
 800a5a8:	0800a5cd 	.word	0x0800a5cd
 800a5ac:	0800a5c5 	.word	0x0800a5c5
 800a5b0:	0800a5b5 	.word	0x0800a5b5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a5b4:	4b09      	ldr	r3, [pc, #36]	; (800a5dc <USBH_UserProcess+0x58>)
 800a5b6:	2203      	movs	r2, #3
 800a5b8:	701a      	strb	r2, [r3, #0]
  break;
 800a5ba:	e008      	b.n	800a5ce <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a5bc:	4b07      	ldr	r3, [pc, #28]	; (800a5dc <USBH_UserProcess+0x58>)
 800a5be:	2202      	movs	r2, #2
 800a5c0:	701a      	strb	r2, [r3, #0]
  break;
 800a5c2:	e004      	b.n	800a5ce <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a5c4:	4b05      	ldr	r3, [pc, #20]	; (800a5dc <USBH_UserProcess+0x58>)
 800a5c6:	2201      	movs	r2, #1
 800a5c8:	701a      	strb	r2, [r3, #0]
  break;
 800a5ca:	e000      	b.n	800a5ce <USBH_UserProcess+0x4a>

  default:
  break;
 800a5cc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a5ce:	bf00      	nop
 800a5d0:	370c      	adds	r7, #12
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d8:	4770      	bx	lr
 800a5da:	bf00      	nop
 800a5dc:	200000b8 	.word	0x200000b8

0800a5e0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b08a      	sub	sp, #40	; 0x28
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a5e8:	f107 0314 	add.w	r3, r7, #20
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	601a      	str	r2, [r3, #0]
 800a5f0:	605a      	str	r2, [r3, #4]
 800a5f2:	609a      	str	r2, [r3, #8]
 800a5f4:	60da      	str	r2, [r3, #12]
 800a5f6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a600:	d14e      	bne.n	800a6a0 <HAL_HCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a602:	4b29      	ldr	r3, [pc, #164]	; (800a6a8 <HAL_HCD_MspInit+0xc8>)
 800a604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a606:	4a28      	ldr	r2, [pc, #160]	; (800a6a8 <HAL_HCD_MspInit+0xc8>)
 800a608:	f043 0301 	orr.w	r3, r3, #1
 800a60c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a60e:	4b26      	ldr	r3, [pc, #152]	; (800a6a8 <HAL_HCD_MspInit+0xc8>)
 800a610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a612:	f003 0301 	and.w	r3, r3, #1
 800a616:	613b      	str	r3, [r7, #16]
 800a618:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a61a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800a61e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a620:	2302      	movs	r3, #2
 800a622:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a624:	2300      	movs	r3, #0
 800a626:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a628:	2303      	movs	r3, #3
 800a62a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a62c:	230a      	movs	r3, #10
 800a62e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a630:	f107 0314 	add.w	r3, r7, #20
 800a634:	4619      	mov	r1, r3
 800a636:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a63a:	f7f7 fec1 	bl	80023c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a63e:	4b1a      	ldr	r3, [pc, #104]	; (800a6a8 <HAL_HCD_MspInit+0xc8>)
 800a640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a642:	4a19      	ldr	r2, [pc, #100]	; (800a6a8 <HAL_HCD_MspInit+0xc8>)
 800a644:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a648:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a64a:	4b17      	ldr	r3, [pc, #92]	; (800a6a8 <HAL_HCD_MspInit+0xc8>)
 800a64c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a64e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a652:	60fb      	str	r3, [r7, #12]
 800a654:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a656:	4b14      	ldr	r3, [pc, #80]	; (800a6a8 <HAL_HCD_MspInit+0xc8>)
 800a658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a65a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d114      	bne.n	800a68c <HAL_HCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a662:	4b11      	ldr	r3, [pc, #68]	; (800a6a8 <HAL_HCD_MspInit+0xc8>)
 800a664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a666:	4a10      	ldr	r2, [pc, #64]	; (800a6a8 <HAL_HCD_MspInit+0xc8>)
 800a668:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a66c:	6593      	str	r3, [r2, #88]	; 0x58
 800a66e:	4b0e      	ldr	r3, [pc, #56]	; (800a6a8 <HAL_HCD_MspInit+0xc8>)
 800a670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a676:	60bb      	str	r3, [r7, #8]
 800a678:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800a67a:	f7f9 ffe7 	bl	800464c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800a67e:	4b0a      	ldr	r3, [pc, #40]	; (800a6a8 <HAL_HCD_MspInit+0xc8>)
 800a680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a682:	4a09      	ldr	r2, [pc, #36]	; (800a6a8 <HAL_HCD_MspInit+0xc8>)
 800a684:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a688:	6593      	str	r3, [r2, #88]	; 0x58
 800a68a:	e001      	b.n	800a690 <HAL_HCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800a68c:	f7f9 ffde 	bl	800464c <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a690:	2200      	movs	r2, #0
 800a692:	2100      	movs	r1, #0
 800a694:	2043      	movs	r0, #67	; 0x43
 800a696:	f7f7 fe5c 	bl	8002352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a69a:	2043      	movs	r0, #67	; 0x43
 800a69c:	f7f7 fe75 	bl	800238a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a6a0:	bf00      	nop
 800a6a2:	3728      	adds	r7, #40	; 0x28
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}
 800a6a8:	40021000 	.word	0x40021000

0800a6ac <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b082      	sub	sp, #8
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	f7ff f8b5 	bl	800982a <USBH_LL_IncTimer>
}
 800a6c0:	bf00      	nop
 800a6c2:	3708      	adds	r7, #8
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}

0800a6c8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b082      	sub	sp, #8
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	f7ff f8fa 	bl	80098d0 <USBH_LL_Connect>
}
 800a6dc:	bf00      	nop
 800a6de:	3708      	adds	r7, #8
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}

0800a6e4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b082      	sub	sp, #8
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	f7ff f912 	bl	800991c <USBH_LL_Disconnect>
}
 800a6f8:	bf00      	nop
 800a6fa:	3708      	adds	r7, #8
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bd80      	pop	{r7, pc}

0800a700 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a700:	b480      	push	{r7}
 800a702:	b083      	sub	sp, #12
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
 800a708:	460b      	mov	r3, r1
 800a70a:	70fb      	strb	r3, [r7, #3]
 800a70c:	4613      	mov	r3, r2
 800a70e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a710:	bf00      	nop
 800a712:	370c      	adds	r7, #12
 800a714:	46bd      	mov	sp, r7
 800a716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71a:	4770      	bx	lr

0800a71c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b082      	sub	sp, #8
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a72a:	4618      	mov	r0, r3
 800a72c:	f7ff f8a7 	bl	800987e <USBH_LL_PortEnabled>
} 
 800a730:	bf00      	nop
 800a732:	3708      	adds	r7, #8
 800a734:	46bd      	mov	sp, r7
 800a736:	bd80      	pop	{r7, pc}

0800a738 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b082      	sub	sp, #8
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a746:	4618      	mov	r0, r3
 800a748:	f7ff f8a7 	bl	800989a <USBH_LL_PortDisabled>
} 
 800a74c:	bf00      	nop
 800a74e:	3708      	adds	r7, #8
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}

0800a754 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b082      	sub	sp, #8
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800a762:	2b01      	cmp	r3, #1
 800a764:	d12a      	bne.n	800a7bc <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a766:	4a18      	ldr	r2, [pc, #96]	; (800a7c8 <USBH_LL_Init+0x74>)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	4a15      	ldr	r2, [pc, #84]	; (800a7c8 <USBH_LL_Init+0x74>)
 800a772:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a776:	4b14      	ldr	r3, [pc, #80]	; (800a7c8 <USBH_LL_Init+0x74>)
 800a778:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a77c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a77e:	4b12      	ldr	r3, [pc, #72]	; (800a7c8 <USBH_LL_Init+0x74>)
 800a780:	2208      	movs	r2, #8
 800a782:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a784:	4b10      	ldr	r3, [pc, #64]	; (800a7c8 <USBH_LL_Init+0x74>)
 800a786:	2201      	movs	r2, #1
 800a788:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a78a:	4b0f      	ldr	r3, [pc, #60]	; (800a7c8 <USBH_LL_Init+0x74>)
 800a78c:	2200      	movs	r2, #0
 800a78e:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a790:	4b0d      	ldr	r3, [pc, #52]	; (800a7c8 <USBH_LL_Init+0x74>)
 800a792:	2202      	movs	r2, #2
 800a794:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a796:	4b0c      	ldr	r3, [pc, #48]	; (800a7c8 <USBH_LL_Init+0x74>)
 800a798:	2200      	movs	r2, #0
 800a79a:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a79c:	480a      	ldr	r0, [pc, #40]	; (800a7c8 <USBH_LL_Init+0x74>)
 800a79e:	f7f7 ffcf 	bl	8002740 <HAL_HCD_Init>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d001      	beq.n	800a7ac <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a7a8:	f7f6 fa62 	bl	8000c70 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a7ac:	4806      	ldr	r0, [pc, #24]	; (800a7c8 <USBH_LL_Init+0x74>)
 800a7ae:	f7f8 fbc7 	bl	8002f40 <HAL_HCD_GetCurrentFrame>
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	4619      	mov	r1, r3
 800a7b6:	6878      	ldr	r0, [r7, #4]
 800a7b8:	f7ff f828 	bl	800980c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a7bc:	2300      	movs	r3, #0
}
 800a7be:	4618      	mov	r0, r3
 800a7c0:	3708      	adds	r7, #8
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}
 800a7c6:	bf00      	nop
 800a7c8:	20000808 	.word	0x20000808

0800a7cc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b084      	sub	sp, #16
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	f7f8 fb34 	bl	8002e50 <HAL_HCD_Start>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a7ec:	7bfb      	ldrb	r3, [r7, #15]
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f000 f95c 	bl	800aaac <USBH_Get_USB_Status>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a7f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	3710      	adds	r7, #16
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}

0800a802 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a802:	b580      	push	{r7, lr}
 800a804:	b084      	sub	sp, #16
 800a806:	af00      	add	r7, sp, #0
 800a808:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a80a:	2300      	movs	r3, #0
 800a80c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a80e:	2300      	movs	r3, #0
 800a810:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a818:	4618      	mov	r0, r3
 800a81a:	f7f8 fb3c 	bl	8002e96 <HAL_HCD_Stop>
 800a81e:	4603      	mov	r3, r0
 800a820:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a822:	7bfb      	ldrb	r3, [r7, #15]
 800a824:	4618      	mov	r0, r3
 800a826:	f000 f941 	bl	800aaac <USBH_Get_USB_Status>
 800a82a:	4603      	mov	r3, r0
 800a82c:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a82e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a830:	4618      	mov	r0, r3
 800a832:	3710      	adds	r7, #16
 800a834:	46bd      	mov	sp, r7
 800a836:	bd80      	pop	{r7, pc}

0800a838 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b084      	sub	sp, #16
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a840:	2301      	movs	r3, #1
 800a842:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a84a:	4618      	mov	r0, r3
 800a84c:	f7f8 fb86 	bl	8002f5c <HAL_HCD_GetCurrentSpeed>
 800a850:	4603      	mov	r3, r0
 800a852:	2b01      	cmp	r3, #1
 800a854:	d007      	beq.n	800a866 <USBH_LL_GetSpeed+0x2e>
 800a856:	2b01      	cmp	r3, #1
 800a858:	d302      	bcc.n	800a860 <USBH_LL_GetSpeed+0x28>
 800a85a:	2b02      	cmp	r3, #2
 800a85c:	d006      	beq.n	800a86c <USBH_LL_GetSpeed+0x34>
 800a85e:	e008      	b.n	800a872 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a860:	2300      	movs	r3, #0
 800a862:	73fb      	strb	r3, [r7, #15]
    break;
 800a864:	e008      	b.n	800a878 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a866:	2301      	movs	r3, #1
 800a868:	73fb      	strb	r3, [r7, #15]
    break;
 800a86a:	e005      	b.n	800a878 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a86c:	2302      	movs	r3, #2
 800a86e:	73fb      	strb	r3, [r7, #15]
    break;
 800a870:	e002      	b.n	800a878 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800a872:	2301      	movs	r3, #1
 800a874:	73fb      	strb	r3, [r7, #15]
    break;
 800a876:	bf00      	nop
  }
  return  speed;
 800a878:	7bfb      	ldrb	r3, [r7, #15]
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	3710      	adds	r7, #16
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}

0800a882 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a882:	b580      	push	{r7, lr}
 800a884:	b084      	sub	sp, #16
 800a886:	af00      	add	r7, sp, #0
 800a888:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a88a:	2300      	movs	r3, #0
 800a88c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a88e:	2300      	movs	r3, #0
 800a890:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a898:	4618      	mov	r0, r3
 800a89a:	f7f8 fb19 	bl	8002ed0 <HAL_HCD_ResetPort>
 800a89e:	4603      	mov	r3, r0
 800a8a0:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 800a8a2:	7bfb      	ldrb	r3, [r7, #15]
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	f000 f901 	bl	800aaac <USBH_Get_USB_Status>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a8ae:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	3710      	adds	r7, #16
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	bd80      	pop	{r7, pc}

0800a8b8 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b082      	sub	sp, #8
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
 800a8c0:	460b      	mov	r3, r1
 800a8c2:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a8ca:	78fa      	ldrb	r2, [r7, #3]
 800a8cc:	4611      	mov	r1, r2
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	f7f8 fb21 	bl	8002f16 <HAL_HCD_HC_GetXferCount>
 800a8d4:	4603      	mov	r3, r0
}
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	3708      	adds	r7, #8
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd80      	pop	{r7, pc}

0800a8de <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a8de:	b590      	push	{r4, r7, lr}
 800a8e0:	b089      	sub	sp, #36	; 0x24
 800a8e2:	af04      	add	r7, sp, #16
 800a8e4:	6078      	str	r0, [r7, #4]
 800a8e6:	4608      	mov	r0, r1
 800a8e8:	4611      	mov	r1, r2
 800a8ea:	461a      	mov	r2, r3
 800a8ec:	4603      	mov	r3, r0
 800a8ee:	70fb      	strb	r3, [r7, #3]
 800a8f0:	460b      	mov	r3, r1
 800a8f2:	70bb      	strb	r3, [r7, #2]
 800a8f4:	4613      	mov	r3, r2
 800a8f6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800a906:	787c      	ldrb	r4, [r7, #1]
 800a908:	78ba      	ldrb	r2, [r7, #2]
 800a90a:	78f9      	ldrb	r1, [r7, #3]
 800a90c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a90e:	9302      	str	r3, [sp, #8]
 800a910:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a914:	9301      	str	r3, [sp, #4]
 800a916:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a91a:	9300      	str	r3, [sp, #0]
 800a91c:	4623      	mov	r3, r4
 800a91e:	f7f7 ff71 	bl	8002804 <HAL_HCD_HC_Init>
 800a922:	4603      	mov	r3, r0
 800a924:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a926:	7bfb      	ldrb	r3, [r7, #15]
 800a928:	4618      	mov	r0, r3
 800a92a:	f000 f8bf 	bl	800aaac <USBH_Get_USB_Status>
 800a92e:	4603      	mov	r3, r0
 800a930:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a932:	7bbb      	ldrb	r3, [r7, #14]
}
 800a934:	4618      	mov	r0, r3
 800a936:	3714      	adds	r7, #20
 800a938:	46bd      	mov	sp, r7
 800a93a:	bd90      	pop	{r4, r7, pc}

0800a93c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b084      	sub	sp, #16
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
 800a944:	460b      	mov	r3, r1
 800a946:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a948:	2300      	movs	r3, #0
 800a94a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a94c:	2300      	movs	r3, #0
 800a94e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a956:	78fa      	ldrb	r2, [r7, #3]
 800a958:	4611      	mov	r1, r2
 800a95a:	4618      	mov	r0, r3
 800a95c:	f7f7 ffea 	bl	8002934 <HAL_HCD_HC_Halt>
 800a960:	4603      	mov	r3, r0
 800a962:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a964:	7bfb      	ldrb	r3, [r7, #15]
 800a966:	4618      	mov	r0, r3
 800a968:	f000 f8a0 	bl	800aaac <USBH_Get_USB_Status>
 800a96c:	4603      	mov	r3, r0
 800a96e:	73bb      	strb	r3, [r7, #14]
   
  return usb_status;
 800a970:	7bbb      	ldrb	r3, [r7, #14]
}
 800a972:	4618      	mov	r0, r3
 800a974:	3710      	adds	r7, #16
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}

0800a97a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a97a:	b590      	push	{r4, r7, lr}
 800a97c:	b089      	sub	sp, #36	; 0x24
 800a97e:	af04      	add	r7, sp, #16
 800a980:	6078      	str	r0, [r7, #4]
 800a982:	4608      	mov	r0, r1
 800a984:	4611      	mov	r1, r2
 800a986:	461a      	mov	r2, r3
 800a988:	4603      	mov	r3, r0
 800a98a:	70fb      	strb	r3, [r7, #3]
 800a98c:	460b      	mov	r3, r1
 800a98e:	70bb      	strb	r3, [r7, #2]
 800a990:	4613      	mov	r3, r2
 800a992:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a994:	2300      	movs	r3, #0
 800a996:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a998:	2300      	movs	r3, #0
 800a99a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800a9a2:	787c      	ldrb	r4, [r7, #1]
 800a9a4:	78ba      	ldrb	r2, [r7, #2]
 800a9a6:	78f9      	ldrb	r1, [r7, #3]
 800a9a8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a9ac:	9303      	str	r3, [sp, #12]
 800a9ae:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a9b0:	9302      	str	r3, [sp, #8]
 800a9b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9b4:	9301      	str	r3, [sp, #4]
 800a9b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a9ba:	9300      	str	r3, [sp, #0]
 800a9bc:	4623      	mov	r3, r4
 800a9be:	f7f7 ffdd 	bl	800297c <HAL_HCD_HC_SubmitRequest>
 800a9c2:	4603      	mov	r3, r0
 800a9c4:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a9c6:	7bfb      	ldrb	r3, [r7, #15]
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f000 f86f 	bl	800aaac <USBH_Get_USB_Status>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a9d2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	3714      	adds	r7, #20
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bd90      	pop	{r4, r7, pc}

0800a9dc <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b082      	sub	sp, #8
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
 800a9e4:	460b      	mov	r3, r1
 800a9e6:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a9ee:	78fa      	ldrb	r2, [r7, #3]
 800a9f0:	4611      	mov	r1, r2
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f7f8 fa7a 	bl	8002eec <HAL_HCD_HC_GetURBState>
 800a9f8:	4603      	mov	r3, r0
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	3708      	adds	r7, #8
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}

0800aa02 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800aa02:	b580      	push	{r7, lr}
 800aa04:	b082      	sub	sp, #8
 800aa06:	af00      	add	r7, sp, #0
 800aa08:	6078      	str	r0, [r7, #4]
 800aa0a:	460b      	mov	r3, r1
 800aa0c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	d103      	bne.n	800aa20 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800aa18:	78fb      	ldrb	r3, [r7, #3]
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f000 f872 	bl	800ab04 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800aa20:	20c8      	movs	r0, #200	; 0xc8
 800aa22:	f7f7 fb99 	bl	8002158 <HAL_Delay>
  return USBH_OK;
 800aa26:	2300      	movs	r3, #0
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	3708      	adds	r7, #8
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	bd80      	pop	{r7, pc}

0800aa30 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b085      	sub	sp, #20
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	460b      	mov	r3, r1
 800aa3a:	70fb      	strb	r3, [r7, #3]
 800aa3c:	4613      	mov	r3, r2
 800aa3e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800aa46:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800aa48:	78fa      	ldrb	r2, [r7, #3]
 800aa4a:	68f9      	ldr	r1, [r7, #12]
 800aa4c:	4613      	mov	r3, r2
 800aa4e:	009b      	lsls	r3, r3, #2
 800aa50:	4413      	add	r3, r2
 800aa52:	00db      	lsls	r3, r3, #3
 800aa54:	440b      	add	r3, r1
 800aa56:	333b      	adds	r3, #59	; 0x3b
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d00a      	beq.n	800aa74 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800aa5e:	78fa      	ldrb	r2, [r7, #3]
 800aa60:	68f9      	ldr	r1, [r7, #12]
 800aa62:	4613      	mov	r3, r2
 800aa64:	009b      	lsls	r3, r3, #2
 800aa66:	4413      	add	r3, r2
 800aa68:	00db      	lsls	r3, r3, #3
 800aa6a:	440b      	add	r3, r1
 800aa6c:	3350      	adds	r3, #80	; 0x50
 800aa6e:	78ba      	ldrb	r2, [r7, #2]
 800aa70:	701a      	strb	r2, [r3, #0]
 800aa72:	e009      	b.n	800aa88 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800aa74:	78fa      	ldrb	r2, [r7, #3]
 800aa76:	68f9      	ldr	r1, [r7, #12]
 800aa78:	4613      	mov	r3, r2
 800aa7a:	009b      	lsls	r3, r3, #2
 800aa7c:	4413      	add	r3, r2
 800aa7e:	00db      	lsls	r3, r3, #3
 800aa80:	440b      	add	r3, r1
 800aa82:	3351      	adds	r3, #81	; 0x51
 800aa84:	78ba      	ldrb	r2, [r7, #2]
 800aa86:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800aa88:	2300      	movs	r3, #0
}
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	3714      	adds	r7, #20
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa94:	4770      	bx	lr

0800aa96 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800aa96:	b580      	push	{r7, lr}
 800aa98:	b082      	sub	sp, #8
 800aa9a:	af00      	add	r7, sp, #0
 800aa9c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800aa9e:	6878      	ldr	r0, [r7, #4]
 800aaa0:	f7f7 fb5a 	bl	8002158 <HAL_Delay>
}
 800aaa4:	bf00      	nop
 800aaa6:	3708      	adds	r7, #8
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	bd80      	pop	{r7, pc}

0800aaac <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800aaac:	b480      	push	{r7}
 800aaae:	b085      	sub	sp, #20
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	4603      	mov	r3, r0
 800aab4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aab6:	2300      	movs	r3, #0
 800aab8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800aaba:	79fb      	ldrb	r3, [r7, #7]
 800aabc:	2b03      	cmp	r3, #3
 800aabe:	d817      	bhi.n	800aaf0 <USBH_Get_USB_Status+0x44>
 800aac0:	a201      	add	r2, pc, #4	; (adr r2, 800aac8 <USBH_Get_USB_Status+0x1c>)
 800aac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aac6:	bf00      	nop
 800aac8:	0800aad9 	.word	0x0800aad9
 800aacc:	0800aadf 	.word	0x0800aadf
 800aad0:	0800aae5 	.word	0x0800aae5
 800aad4:	0800aaeb 	.word	0x0800aaeb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800aad8:	2300      	movs	r3, #0
 800aada:	73fb      	strb	r3, [r7, #15]
    break;
 800aadc:	e00b      	b.n	800aaf6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800aade:	2302      	movs	r3, #2
 800aae0:	73fb      	strb	r3, [r7, #15]
    break;
 800aae2:	e008      	b.n	800aaf6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800aae4:	2301      	movs	r3, #1
 800aae6:	73fb      	strb	r3, [r7, #15]
    break;
 800aae8:	e005      	b.n	800aaf6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800aaea:	2302      	movs	r3, #2
 800aaec:	73fb      	strb	r3, [r7, #15]
    break;
 800aaee:	e002      	b.n	800aaf6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800aaf0:	2302      	movs	r3, #2
 800aaf2:	73fb      	strb	r3, [r7, #15]
    break;
 800aaf4:	bf00      	nop
  }
  return usb_status;
 800aaf6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	3714      	adds	r7, #20
 800aafc:	46bd      	mov	sp, r7
 800aafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab02:	4770      	bx	lr

0800ab04 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b084      	sub	sp, #16
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800ab0e:	79fb      	ldrb	r3, [r7, #7]
 800ab10:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800ab12:	79fb      	ldrb	r3, [r7, #7]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d102      	bne.n	800ab1e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800ab18:	2301      	movs	r3, #1
 800ab1a:	73fb      	strb	r3, [r7, #15]
 800ab1c:	e001      	b.n	800ab22 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800ab22:	7bfb      	ldrb	r3, [r7, #15]
 800ab24:	461a      	mov	r2, r3
 800ab26:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ab2a:	4803      	ldr	r0, [pc, #12]	; (800ab38 <MX_DriverVbusFS+0x34>)
 800ab2c:	f7f7 fdf0 	bl	8002710 <HAL_GPIO_WritePin>
}
 800ab30:	bf00      	nop
 800ab32:	3710      	adds	r7, #16
 800ab34:	46bd      	mov	sp, r7
 800ab36:	bd80      	pop	{r7, pc}
 800ab38:	48000800 	.word	0x48000800

0800ab3c <__errno>:
 800ab3c:	4b01      	ldr	r3, [pc, #4]	; (800ab44 <__errno+0x8>)
 800ab3e:	6818      	ldr	r0, [r3, #0]
 800ab40:	4770      	bx	lr
 800ab42:	bf00      	nop
 800ab44:	2000002c 	.word	0x2000002c

0800ab48 <__libc_init_array>:
 800ab48:	b570      	push	{r4, r5, r6, lr}
 800ab4a:	4e0d      	ldr	r6, [pc, #52]	; (800ab80 <__libc_init_array+0x38>)
 800ab4c:	4c0d      	ldr	r4, [pc, #52]	; (800ab84 <__libc_init_array+0x3c>)
 800ab4e:	1ba4      	subs	r4, r4, r6
 800ab50:	10a4      	asrs	r4, r4, #2
 800ab52:	2500      	movs	r5, #0
 800ab54:	42a5      	cmp	r5, r4
 800ab56:	d109      	bne.n	800ab6c <__libc_init_array+0x24>
 800ab58:	4e0b      	ldr	r6, [pc, #44]	; (800ab88 <__libc_init_array+0x40>)
 800ab5a:	4c0c      	ldr	r4, [pc, #48]	; (800ab8c <__libc_init_array+0x44>)
 800ab5c:	f000 f8ea 	bl	800ad34 <_init>
 800ab60:	1ba4      	subs	r4, r4, r6
 800ab62:	10a4      	asrs	r4, r4, #2
 800ab64:	2500      	movs	r5, #0
 800ab66:	42a5      	cmp	r5, r4
 800ab68:	d105      	bne.n	800ab76 <__libc_init_array+0x2e>
 800ab6a:	bd70      	pop	{r4, r5, r6, pc}
 800ab6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ab70:	4798      	blx	r3
 800ab72:	3501      	adds	r5, #1
 800ab74:	e7ee      	b.n	800ab54 <__libc_init_array+0xc>
 800ab76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ab7a:	4798      	blx	r3
 800ab7c:	3501      	adds	r5, #1
 800ab7e:	e7f2      	b.n	800ab66 <__libc_init_array+0x1e>
 800ab80:	0800af10 	.word	0x0800af10
 800ab84:	0800af10 	.word	0x0800af10
 800ab88:	0800af10 	.word	0x0800af10
 800ab8c:	0800af14 	.word	0x0800af14

0800ab90 <malloc>:
 800ab90:	4b02      	ldr	r3, [pc, #8]	; (800ab9c <malloc+0xc>)
 800ab92:	4601      	mov	r1, r0
 800ab94:	6818      	ldr	r0, [r3, #0]
 800ab96:	f000 b861 	b.w	800ac5c <_malloc_r>
 800ab9a:	bf00      	nop
 800ab9c:	2000002c 	.word	0x2000002c

0800aba0 <free>:
 800aba0:	4b02      	ldr	r3, [pc, #8]	; (800abac <free+0xc>)
 800aba2:	4601      	mov	r1, r0
 800aba4:	6818      	ldr	r0, [r3, #0]
 800aba6:	f000 b80b 	b.w	800abc0 <_free_r>
 800abaa:	bf00      	nop
 800abac:	2000002c 	.word	0x2000002c

0800abb0 <memset>:
 800abb0:	4402      	add	r2, r0
 800abb2:	4603      	mov	r3, r0
 800abb4:	4293      	cmp	r3, r2
 800abb6:	d100      	bne.n	800abba <memset+0xa>
 800abb8:	4770      	bx	lr
 800abba:	f803 1b01 	strb.w	r1, [r3], #1
 800abbe:	e7f9      	b.n	800abb4 <memset+0x4>

0800abc0 <_free_r>:
 800abc0:	b538      	push	{r3, r4, r5, lr}
 800abc2:	4605      	mov	r5, r0
 800abc4:	2900      	cmp	r1, #0
 800abc6:	d045      	beq.n	800ac54 <_free_r+0x94>
 800abc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800abcc:	1f0c      	subs	r4, r1, #4
 800abce:	2b00      	cmp	r3, #0
 800abd0:	bfb8      	it	lt
 800abd2:	18e4      	addlt	r4, r4, r3
 800abd4:	f000 f8ac 	bl	800ad30 <__malloc_lock>
 800abd8:	4a1f      	ldr	r2, [pc, #124]	; (800ac58 <_free_r+0x98>)
 800abda:	6813      	ldr	r3, [r2, #0]
 800abdc:	4610      	mov	r0, r2
 800abde:	b933      	cbnz	r3, 800abee <_free_r+0x2e>
 800abe0:	6063      	str	r3, [r4, #4]
 800abe2:	6014      	str	r4, [r2, #0]
 800abe4:	4628      	mov	r0, r5
 800abe6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800abea:	f000 b8a2 	b.w	800ad32 <__malloc_unlock>
 800abee:	42a3      	cmp	r3, r4
 800abf0:	d90c      	bls.n	800ac0c <_free_r+0x4c>
 800abf2:	6821      	ldr	r1, [r4, #0]
 800abf4:	1862      	adds	r2, r4, r1
 800abf6:	4293      	cmp	r3, r2
 800abf8:	bf04      	itt	eq
 800abfa:	681a      	ldreq	r2, [r3, #0]
 800abfc:	685b      	ldreq	r3, [r3, #4]
 800abfe:	6063      	str	r3, [r4, #4]
 800ac00:	bf04      	itt	eq
 800ac02:	1852      	addeq	r2, r2, r1
 800ac04:	6022      	streq	r2, [r4, #0]
 800ac06:	6004      	str	r4, [r0, #0]
 800ac08:	e7ec      	b.n	800abe4 <_free_r+0x24>
 800ac0a:	4613      	mov	r3, r2
 800ac0c:	685a      	ldr	r2, [r3, #4]
 800ac0e:	b10a      	cbz	r2, 800ac14 <_free_r+0x54>
 800ac10:	42a2      	cmp	r2, r4
 800ac12:	d9fa      	bls.n	800ac0a <_free_r+0x4a>
 800ac14:	6819      	ldr	r1, [r3, #0]
 800ac16:	1858      	adds	r0, r3, r1
 800ac18:	42a0      	cmp	r0, r4
 800ac1a:	d10b      	bne.n	800ac34 <_free_r+0x74>
 800ac1c:	6820      	ldr	r0, [r4, #0]
 800ac1e:	4401      	add	r1, r0
 800ac20:	1858      	adds	r0, r3, r1
 800ac22:	4282      	cmp	r2, r0
 800ac24:	6019      	str	r1, [r3, #0]
 800ac26:	d1dd      	bne.n	800abe4 <_free_r+0x24>
 800ac28:	6810      	ldr	r0, [r2, #0]
 800ac2a:	6852      	ldr	r2, [r2, #4]
 800ac2c:	605a      	str	r2, [r3, #4]
 800ac2e:	4401      	add	r1, r0
 800ac30:	6019      	str	r1, [r3, #0]
 800ac32:	e7d7      	b.n	800abe4 <_free_r+0x24>
 800ac34:	d902      	bls.n	800ac3c <_free_r+0x7c>
 800ac36:	230c      	movs	r3, #12
 800ac38:	602b      	str	r3, [r5, #0]
 800ac3a:	e7d3      	b.n	800abe4 <_free_r+0x24>
 800ac3c:	6820      	ldr	r0, [r4, #0]
 800ac3e:	1821      	adds	r1, r4, r0
 800ac40:	428a      	cmp	r2, r1
 800ac42:	bf04      	itt	eq
 800ac44:	6811      	ldreq	r1, [r2, #0]
 800ac46:	6852      	ldreq	r2, [r2, #4]
 800ac48:	6062      	str	r2, [r4, #4]
 800ac4a:	bf04      	itt	eq
 800ac4c:	1809      	addeq	r1, r1, r0
 800ac4e:	6021      	streq	r1, [r4, #0]
 800ac50:	605c      	str	r4, [r3, #4]
 800ac52:	e7c7      	b.n	800abe4 <_free_r+0x24>
 800ac54:	bd38      	pop	{r3, r4, r5, pc}
 800ac56:	bf00      	nop
 800ac58:	200000bc 	.word	0x200000bc

0800ac5c <_malloc_r>:
 800ac5c:	b570      	push	{r4, r5, r6, lr}
 800ac5e:	1ccd      	adds	r5, r1, #3
 800ac60:	f025 0503 	bic.w	r5, r5, #3
 800ac64:	3508      	adds	r5, #8
 800ac66:	2d0c      	cmp	r5, #12
 800ac68:	bf38      	it	cc
 800ac6a:	250c      	movcc	r5, #12
 800ac6c:	2d00      	cmp	r5, #0
 800ac6e:	4606      	mov	r6, r0
 800ac70:	db01      	blt.n	800ac76 <_malloc_r+0x1a>
 800ac72:	42a9      	cmp	r1, r5
 800ac74:	d903      	bls.n	800ac7e <_malloc_r+0x22>
 800ac76:	230c      	movs	r3, #12
 800ac78:	6033      	str	r3, [r6, #0]
 800ac7a:	2000      	movs	r0, #0
 800ac7c:	bd70      	pop	{r4, r5, r6, pc}
 800ac7e:	f000 f857 	bl	800ad30 <__malloc_lock>
 800ac82:	4a21      	ldr	r2, [pc, #132]	; (800ad08 <_malloc_r+0xac>)
 800ac84:	6814      	ldr	r4, [r2, #0]
 800ac86:	4621      	mov	r1, r4
 800ac88:	b991      	cbnz	r1, 800acb0 <_malloc_r+0x54>
 800ac8a:	4c20      	ldr	r4, [pc, #128]	; (800ad0c <_malloc_r+0xb0>)
 800ac8c:	6823      	ldr	r3, [r4, #0]
 800ac8e:	b91b      	cbnz	r3, 800ac98 <_malloc_r+0x3c>
 800ac90:	4630      	mov	r0, r6
 800ac92:	f000 f83d 	bl	800ad10 <_sbrk_r>
 800ac96:	6020      	str	r0, [r4, #0]
 800ac98:	4629      	mov	r1, r5
 800ac9a:	4630      	mov	r0, r6
 800ac9c:	f000 f838 	bl	800ad10 <_sbrk_r>
 800aca0:	1c43      	adds	r3, r0, #1
 800aca2:	d124      	bne.n	800acee <_malloc_r+0x92>
 800aca4:	230c      	movs	r3, #12
 800aca6:	6033      	str	r3, [r6, #0]
 800aca8:	4630      	mov	r0, r6
 800acaa:	f000 f842 	bl	800ad32 <__malloc_unlock>
 800acae:	e7e4      	b.n	800ac7a <_malloc_r+0x1e>
 800acb0:	680b      	ldr	r3, [r1, #0]
 800acb2:	1b5b      	subs	r3, r3, r5
 800acb4:	d418      	bmi.n	800ace8 <_malloc_r+0x8c>
 800acb6:	2b0b      	cmp	r3, #11
 800acb8:	d90f      	bls.n	800acda <_malloc_r+0x7e>
 800acba:	600b      	str	r3, [r1, #0]
 800acbc:	50cd      	str	r5, [r1, r3]
 800acbe:	18cc      	adds	r4, r1, r3
 800acc0:	4630      	mov	r0, r6
 800acc2:	f000 f836 	bl	800ad32 <__malloc_unlock>
 800acc6:	f104 000b 	add.w	r0, r4, #11
 800acca:	1d23      	adds	r3, r4, #4
 800accc:	f020 0007 	bic.w	r0, r0, #7
 800acd0:	1ac3      	subs	r3, r0, r3
 800acd2:	d0d3      	beq.n	800ac7c <_malloc_r+0x20>
 800acd4:	425a      	negs	r2, r3
 800acd6:	50e2      	str	r2, [r4, r3]
 800acd8:	e7d0      	b.n	800ac7c <_malloc_r+0x20>
 800acda:	428c      	cmp	r4, r1
 800acdc:	684b      	ldr	r3, [r1, #4]
 800acde:	bf16      	itet	ne
 800ace0:	6063      	strne	r3, [r4, #4]
 800ace2:	6013      	streq	r3, [r2, #0]
 800ace4:	460c      	movne	r4, r1
 800ace6:	e7eb      	b.n	800acc0 <_malloc_r+0x64>
 800ace8:	460c      	mov	r4, r1
 800acea:	6849      	ldr	r1, [r1, #4]
 800acec:	e7cc      	b.n	800ac88 <_malloc_r+0x2c>
 800acee:	1cc4      	adds	r4, r0, #3
 800acf0:	f024 0403 	bic.w	r4, r4, #3
 800acf4:	42a0      	cmp	r0, r4
 800acf6:	d005      	beq.n	800ad04 <_malloc_r+0xa8>
 800acf8:	1a21      	subs	r1, r4, r0
 800acfa:	4630      	mov	r0, r6
 800acfc:	f000 f808 	bl	800ad10 <_sbrk_r>
 800ad00:	3001      	adds	r0, #1
 800ad02:	d0cf      	beq.n	800aca4 <_malloc_r+0x48>
 800ad04:	6025      	str	r5, [r4, #0]
 800ad06:	e7db      	b.n	800acc0 <_malloc_r+0x64>
 800ad08:	200000bc 	.word	0x200000bc
 800ad0c:	200000c0 	.word	0x200000c0

0800ad10 <_sbrk_r>:
 800ad10:	b538      	push	{r3, r4, r5, lr}
 800ad12:	4c06      	ldr	r4, [pc, #24]	; (800ad2c <_sbrk_r+0x1c>)
 800ad14:	2300      	movs	r3, #0
 800ad16:	4605      	mov	r5, r0
 800ad18:	4608      	mov	r0, r1
 800ad1a:	6023      	str	r3, [r4, #0]
 800ad1c:	f7f7 f88e 	bl	8001e3c <_sbrk>
 800ad20:	1c43      	adds	r3, r0, #1
 800ad22:	d102      	bne.n	800ad2a <_sbrk_r+0x1a>
 800ad24:	6823      	ldr	r3, [r4, #0]
 800ad26:	b103      	cbz	r3, 800ad2a <_sbrk_r+0x1a>
 800ad28:	602b      	str	r3, [r5, #0]
 800ad2a:	bd38      	pop	{r3, r4, r5, pc}
 800ad2c:	20000acc 	.word	0x20000acc

0800ad30 <__malloc_lock>:
 800ad30:	4770      	bx	lr

0800ad32 <__malloc_unlock>:
 800ad32:	4770      	bx	lr

0800ad34 <_init>:
 800ad34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad36:	bf00      	nop
 800ad38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad3a:	bc08      	pop	{r3}
 800ad3c:	469e      	mov	lr, r3
 800ad3e:	4770      	bx	lr

0800ad40 <_fini>:
 800ad40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad42:	bf00      	nop
 800ad44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad46:	bc08      	pop	{r3}
 800ad48:	469e      	mov	lr, r3
 800ad4a:	4770      	bx	lr
