relat commun process differ interfac present implement relat intend formalis notion system built commun process accept implement anoth base target system event two system differ interfac treatment clear applic softwar develop process interfac implement compon may express differ level abstract interfac relev specif componenttechn process formalis use hoar csp languag standard failuresdiverg model implement relat formul term failur diverg implement target process interfac differ model endow implement relat paramet call extract pattern intend interpret implement behaviour target behaviour suitabl constrain former connect wellformed deadlock propertiesw extend result previou work replac implement relat previous present singl improv scheme also remov restrict previous place upon target process two basic kind result obtain realis composition latter mean target compos sever connect system may implement connect respect implement former mean target implement fact interfac implement relat satisfi collaps standard implement preorderw also show repres process extract pattern manner amen comput implement detail graphtheoret restat condit defin implement relat algorithm automat verif easili deriv b introduct softwar develop process often involv refin highlevel specif lowerlevel concret implement process algebra context 8 16 18 specif implement may repres process notion process q implement process p base idea q determinist equival p term chosen semant follow shall also refer specif target base system jburton mkoutni gpappalardo process refin target implement also permit control structur latter chang case q said implement p twofold sens q describ intern structur p concret detail manner still ii new structur conceptu hidden q p exhibit behaviour extern interfac assum inde standard notion refin 8 16 18 interest behaviour observ interfac process requir interfac specif implement facilit comparison yet deriv implement specif often wish implement abstract highlevel interfac action lower level detail concret manner exampl channel connect q anoth compon process may unreli may need replac pair channel one data one acknowledg q may liabl fail behaviour may replic new compon commun channel avoid singl channel becom bottleneck 13 scenario one major histor motiv behind current work 11 15 may simpli case highlevel action p render concret henc implement form result interfac implement process may exhibit lower dierent level abstract specif process process algebra context deal phenomenon interfac dierenc necessit develop rensink gorrieri 17 term vertic implement relat correctli captur natur relationship hold specif implement whose interfac dier collaps standard horizont one whenev interfac happen coincid within fd failurediverg model csp 9 pioneer approach work like 11 12 15 whose result present one introduc major advanc argu conclus treatment deal interfac dierenc use notion extract pattern devic interpret behaviour system level commun trace relat behaviour set channel implement behaviour specif channel specif addit allow behaviour implement suitabl constrain connect eg wellformed input trace deadlock properti set extract pattern relat interfac implement process specif appear formal paramet implement relat develop consid potenti applic approach outlin ver ific order deduc two light natur restrict must place upon sensibl vertic implement relat inde met present work suppos specif system form set event synchron among p compon take place correspondingli let implement system q gener commun relat commun process 3 interfac need p q assum coincid q p result would possibl verifi directli use standard horizont relat whether q implement p howev wish verifi q implement p use composit ap ie verifi q two relat motiv choic begin give us mean tackl state explos problem furthermor allow us verifi correct individu compon isol without need know advanc structur network deploy henc first requir implement relat ie composit said sens introduc second requir remark q compon establish implement respect p composit q known composition implement p accord implement relat introduc new relat meaning q also implement p standard horizont sens recal interfac q p word requir implement relat collaps standard horizont implement relat event specif implement process interfac approach mean commun channel implement uninterpret call properti access realis follow addit present implement relat meet criteria set also detail graphtheoret restat implement relat condit deriv algorithm automat verif paper organis follow next section introduc basic notion use throughout paper section 3 first introduc extract pattern central notion defin interfac implement section 4 present implement relat section 5 detail may repres extract pattern manner amen comput implement develop result allow automat verif implement relat section 6 summaris result compar relat work proof includ appendix preliminari repres paper use failuresdiverg model commun sequenti process csp 9 18 formal model descript concurr comput system csp process regard black box may engag interact environ atom instanc interact call action must element alphabet process trace process finit sequenc action process observ engag paper structur action form bv use v messag b commun channel everi channel b b messag set b 4 jburton mkoutni gpappalardo set v bv valid action defin b alphabet channel b assum b alway finit nonempti follow notat similar 9 u 1 2 trace b disjoint set channel set action nonempti set trace trace whose ith element length n trace obtain append u set trace action includ empti trace set trace denot prefix relat trace u u u prefixclosur prefixclos tb trace obtain delet action occur channel b sequenc trace strict f use model csp process p tripl p p p nonempti finit set action p failur subset p pp p diverg subset p moreov denot trace p condit impos compon csp process given csp1 p nonempti prefixclos set csp2 r p r p csp3 r p p satisfi p r p csp4 p u r p u p r p associ p set channel p stipul alphabet p p thu shall abl identifi p tripl p p p lieu p p p fundament devic compar csp process failuresdiverg semant model refin order defin q p q p q p intuit mean q least good perhap better p actual deploy conceiv environ assum base process nondiverg csp process restrict place upon base process treat use implement relat present section 4 csp oper purpos neither syntax semant whole standard csp need essenti parallel composit process hide commun set channel exampl also use determinist choic p q nondeterminist choic p q renam channel p b b prefix p see 9 18 also appendix parallel composit pq model synchron commun process way free engag independ relat commun process 5 action other alphabet engag simultan action intersect alphabet formal parallel composit commut associ use p 1 p n denot parallel composit process p 1 p n let p process b set channel p pb process behav like p action occur channel b made intern formal pb df hide associ pbb network process process p 1 p n form network channel share two defin p process obtain take parallel composit process hide interprocess commun ie process p 1 p n b b set channel share least two dierent process p network composit commut associ result network obtain first compos process subnetwork compos result remain process moreov order process compos matter failur model csp process p identifi pair p p former properti hold whenc need complic diverg model partit channel process p input channel p output channel p assum two process network common input channel common output channel input output channel preserv network composit diagram repres process outgo arrow indic output incom arrow indic input channel 1 3 extract pattern section first explain basic mechan behind model behaviour abstract provid formal definit extract pattern exampl deliber simpl order better convey basic idea rather demonstr wider applic approach note input output channel process gener pure syntact notion semant properti therefor infer 6 jburton mkoutni gpappalardo snd buf c e snd buf c r b snd buf c r c fig 1 two base process implement consid pair base process snd buf shown figur 1a snd gener infinit sequenc 0s infinit sequenc 1s depend signal 0 1 receiv input channel c begin execut buf buer process capac one forward signal receiv input channel term csp snd df buf df snd suppos signal transmiss two process implement use two channel r shown figur 1b transmiss duplic two copi sent along r snd send duplic signal buf accept singl copi signal pass ignor one simpl scheme clearli work buf suppos transmiss signal imperfect two type faulti behaviour occur snd 1 df snd stop df snd snd commun channel block word snd 1 break complet refus output signal snd 2 fail way although channel dead r still transmit signal 2 sinc 1 buf follow snd 2 much better implement snd process snd 1 analys dierenc behaviour properti two process time introduc inform basic concept use subsequ start observ output snd 2 thought adher follow two rule transmiss r consist wrt messag content set trace r satisfi properti denot dom reliabl guarante output produc snd 1 satisfi first rule fail satisfi second one behaviour allow channel block express could use model follow situat order improv perfor manc slow channel replac two channel highspe yet unreli channel slow reliabl backup channel r relat commun process 7 dierenc formal need render two condit form precis notat captur relationship trace snd snd 2 employ extract map extr trace r return correspond trace exampl keep mind duplic signal ignor receiv process s1 r1d1 s1 r1 s0d1 d1 notic extract map need defin trace satisfi r1 ie dom observ view r2 trace dom may regard incomplet exampl s1 r1 s0 trace sinc channel r reliabl duplic s0 ie r0 bound eventu oer transmiss set trace dom ie principl may complet denot dom 3 exampl dom contain trace dom transmiss overtaken r 4 although play central role extract map alon sucient identifi correct implement snd presenc fault sinc one also need abil relat refus snd 1 snd 2 possibl refus base process snd howev much harder relat trace suppos attempt extract refus snd 2 use extr would s0 snd 2 extr snd indic crude extract refus go work need sophist devic case come form anoth map ref constrain possibl refus process exhibit channel hidden compos system q given trace precis sender process admit refus disallow ref extract trace extrt admit target process refus commun correspond channel moreov trace complet ie dom exampl hand roughli amount stipul unfinish commun time refus r0 r1 3 gener dom pref dom mean interpret trace least theori chanc complet 4 anoth exampl whole sequenc event a1 ak extract singl event ie a1 k a1 ak consid transmiss complet unless whole sequenc a1 ak transmit 8 jburton mkoutni gpappalardo final stress ref give refus bound sender side precis process implement sender target process enough sinc want rule deadlock commun sender receiv localis set channel possibl stipul receiv side refus combin refus allow ref yield whole alphabet channel use transmiss network process clariti intuit behind detail implement relat present section 4 detail descript extract pattern present respect notion constrain refus bound glean consid specif implement system discuss section 1 consid specif system implement system wish ensur r q impli r p relat trace technic dicult use extract map introduc howev ensur implic hold dicult gener must find compon failur q may contribut failur compos system q compon contribut failur q union refus set contain action hidden composit get q obvious dicult check local failur properti problem use refus bound deal gener two compon process keep refus within bound specifi ensur composit alway abl execut least one action channel compos state reach alway unstabl due fact intern action enabl none local failur contribut failur compos process local failur may contribut global failur q local failur must correspond way local failur correspond specif compon gener approach taken say comparison take place behaviour implement compon complet sens behaviour complet refus bound may breach mean local failur behaviour complet play role form failur system q sensibl anyway sinc fact behaviour incomplet impli implement highlevel action begun complet obvious wish allow system deadlock middl implement action atom highlevel gener refus bound may thought ensur kind live progress set channel upon composit occur implement compon compos get full system q sinc channel compos upon hidden progress enforc manifest final system occurr intern transit lead instabl state intern transit enabl relat commun process 9 mean state contribut failur q may abl forc progress complet behaviour ensur progress possibl correspond channel specif compon lack progress intern channel lead stabil fact relev state give rise failur p 31 anoth exampl previou exampl thought model failstop commun two process failstop channel next exampl dierent employ fault toler mechan base messag retransmiss use illustr point implement forc preserv intuit direct transfer messag suppos commun implement use two channel r r data channel feedback channel use pass acknowledg moreov assum given messag sent twice sinc retransmiss alway succe lead simpl protocol incorpor suitabl modifi origin process result implement process shown figur 1c snd buf given snd df buf snd buf auxiliari process defin thu df buf df df may observ snd one way show would compos two pair process prove equal use eg csp law 9 would straightforward snd buf less snd least hand howev result paper allow us proceed composit show snd buf implement respect base process accord suitabl extract pattern deriv desir relationship use gener result develop section 4 32 formal definit notion extract pattern introduc 11 12 slightli modifi well simplifi 5 relat behaviour set channel implementa 5 defin basic extract pattern terminolog 11 12 also allow set target channel moreov one also use partial invers extract map jburton mkoutni gpappalardo tion process channel target process two main function interpret behaviour necessit interfac dierenc encod correct requir extract pattern tupl ep df satisfi ep1 b nonempti set channel call sourc b channel call target ep2 dom nonempti set trace sourc prefixclosur denot dom ep3 extr strict monoton map defin trace dom everi extrt trace target ep4 ref map defin trace dom everi dom ref nonempti subsetclos 6 famili proper subset b b dom r ref r ref alreadi mention map extr interpret trace sourc implement process term trace channel b target process defin function correct ie term trace behaviour sourc channel way domain map ref use defin correct behaviour term failur give bound refus execut particular trace sequenc sourc channel dom contain trace dom commun b may regard complet process may violat constraint refus given ref trace extract map monoton receiv inform decreas current knowledg transmiss b ref use unfinish commun allow sender refus possibl transmiss second condit ep4 render term extract pattern condit impos csp process imposs event alway refus see csp3 variou compon extract pattern annot eg subscript avoid ambigu unless state otherwis dierent extract pattern disjoint sourc distinct target moreov lift three notion introduc set extract pattern ep df df dom ep dom ep set trace channel respect tb dom tb dom everi n everi ta dom ep b extr ep ta df extr ep u possibl empti u extr tb u note u well defin sinc extr monoton final map ref dom denot ref set x b everi ref 6 famili set x subsetclos x x impli x relat commun process 11 uninterpret channel ident extract pattern channel requir extract pattern interpret behaviour shall call channel uninterpret channel call interpret tuitiv channel interfac implement specif uninterpret channel c identifi special degener extract pattern df extract map id ident c ref compon left unspecifi anoth extract pattern order demonstr snd buf implement respect snd buf need extract pattern twice also observ channel c ident channel describ ep twice extract pattern b sourc channel b df target channel moreov ack nak remain compon defin follow dom u dom dom df extrt dv extrt intuit extract d1 follow two sequenc communi cation r0 sack r0 snak r0 similarli d1 thu valid trace dom one concaten seri complet segment kind possibl follow initi fragment one trace latter true incomplet belong dom dom otherwis belong dom 4 implement relat suppos intend implement base process p use anoth process q possibl dierent commun interfac correct implement express term two set extract pattern former sourc q target p use relat commun input channel p q latter serv similar purpos output channel let p base process figur 2 everi df extract pattern b b denot set first extract pattern ep jburton mkoutni gpappalardo bm bmn bm bmn fig 2 base process p implement q remain n extract pattern moreov df idch denot set uninterpret channel b take process q input channel b 1 bm output channel bm1 bmn shown figur 2 thick arrow repres set channel process denot set trace q belong domal dom q dom q set failur q trace compon belong domal domal respect intuit dom q subsequ refer domain q set trace q actual interest consequ dom q set failur actual interest given failur r dom q say interpret channel b block denot b blockedt r note case signifi refus bound impos ref breach call q implement p wrt set extract pattern denot q p follow hold dp trace q tin q dom dom q ge sequenc dom q extr also sequenc lc r dom q b blockedt r tb dom r dom q extr blockedt r r idch p interpret condit follow way dp express domain preserv properti say trace q project input channel interpret must possibl interpret project output channel note condit simpl relyguarante properti sens 7 df interpret diverg freedom within domain q recal csp diverg signifi total unaccept behaviour simpli state appli trace extract domain q yield trace p ge state unboundedli grow sequenc trace domain q sequenc trace unboundedli grow extract notic howev place restrict rel growth sequenc mean relat commun process 13 go outsid bound allow refus indic commun given interpret channel may seen local complet notic also commun uninterpret channel alway seen local com plete final state condit refus extract mean trace local complet channel block interpret channel p q transform refus whole alphabet p moreov refus uninterpret channel q match 41 realis composition direct comparison implement process q correspond base process p possibl dierenc commun interfac commun interpret exactli way correspond situat channel q p unin terpret case simpli denot q p directli compar semant two process question observ channel uninterpret df state reduc theorem 1 realis implement relat collaps standard csp refin event channel uninterpret next result demonstr implement relat composit sens preserv network composit oper taken reali abil result met requir state introduct mean composit verif event correspond specif implement compon process dierent interfac theorem 2 composition let k l two base io process whose composit nondiverg figur 3 x c def g h let epx set extract pattern whose target channel set x epgeph l k l f g fig 3 base process theorem 2 14 jburton mkoutni gpappalardo henc implement relat preserv network composi tion restrict network base process design divergencefre way howev latter standard requir csp approach recal diverg regard total unaccept exampl section 3 shown snd ep c twice snd buf henc theorem 2 snd theorem 1 snd 5 verifi implement relat extract pattern process may infinit object therefor need mean repres finit way order allow comput implemen tation deal process use standard devic transit system extract pattern repres novel notion extract graph 51 commun transit system purpos paper simpli assum process given form label transit system without worri represent obtain 7 commun transit system tupl ct df set state node v 0 v initi state c finit disjoint set channel c repres input output channel cdv set label direct arc call transit distinguish symbol denot intern action use follow v w denot v w env call enabl v belong set v stb stabl state w denot v w v v everi v v shall assum ct finit ie v finit implement relat want verifi algorithm express denot semant csp must know deriv inform diverg trace failur given ct commun transit system 7 obtain eg use oper semant defin csp 18 relat commun process 15 tupl follow hold df note diverg repres cycl compos label transit reachabl initi state proposit 3 let ct commun transit system 1 pct csp process 2 provid figur 4 show graph four commun transit system dicult check base process p ct represent ct later modifi appli normalis procedur detail 18 result given finit ct denot ct n determinist ie v w w togeth map node v node ct v 0 p 0 respect initi state ct ct n 52 extract graph turn represent extract pattern extract graph tupl eg df nonempti finit set channel b channel v set node v b b v set label arc v 0 v initi node map return everi node v nonempti subsetclos famili 8 proper subset b v intuit correspond ref v indic trace dom use follow notat v w denot v n 8 intend concentr basic idea behind verif algorithm simplifi sever issu practic implement would need address eg v could repres set maxim element jburton mkoutni gpappalardo ct snd d1 d1 ct buf d1 d1 r1 r1 e1 r1 fig 4 commun transit system repres csp process use throughout paper initi state white centr v everi v v impos follow restrict everi node v eg1 w eg2 v w v eg3 r v b satisfi v defin extract pattern extract graph repres extract graph set trace df given follow way relat commun process 17 ut eg2 everi u domeg uniqu v v 0 ut v set extr eg u df point view practic implement interest extract graph finit ie finit number node v note finit follow b finit eg2 proposit 4 ep eg extract pattern convers one easili see everi extract pattern ep extract graph eg ident extract pattern correspond extract graph eg c map c extract pattern ep twice defin section 32 repres extract graph eg twice shown figur 5 easi check ep eg twice twice exampl df belong domain dom ep twice follow exist path eg twice moreov pr0 r1 dom sinc v 1 v v1 v3 pr0 r1 v2 psack snak r1 v4 psack snak r0 fig 5 extract graph eg twice v df repres extract pattern twice rest paper assum extract one event singl event sourc channel ie everi extract map trace domain jburton mkoutni gpappalardo term extract graph mean 1 whenev v w assumpt introduc simplifi present could omit cost slightli complic lose subsequ result 53 unambigu ctss implement process extract pattern extract graph defin channel base process p channel implement process q result one eg usual requir interpret behaviour implement process q whole moreov possibl ct repres q ambigu sens explain respect interpret term eg let us consid base process buf model buer capac one input channel output channel e defin section 31 model commun transit system ct buf shown figur 4 let us also consid two extract pattern given extract 2 first extract graph df ident extract graph uninterpret channel second one sourc r target e given figur 6 note unlik previou exampl input channel buf uninterpret commun output channel e implement use simpl pingpong commun protocol w0 psack r0 psack r1 w1 w2 pr0 r1 fig 6 extract graph eg 2 v df would like verifi implement condit respect ep 1 process q q df q df r whose behaviour describ commun transit system ct shown figur 7a ie although dicult see q ep 1 buf may clear need done verifi use commun transit system extract graph particular suppos want verifi possibl attempt would replac arc annot ct extract version given correspond extract pattern could done action except sack extract either e0 e1 depend previou action execut process thu ct ambigu relat commun process 19 represent q wrt extract graph eg 2 note problem caus wish repres extract map trace trace term individu label arc node ct need encod appropri histori reach initi state case x 3 reach two dierent way d0 d1 impli dierent interpret arc x 3 solut propos remov ambigu suitabl modifi ct precis split node x 3 ct separ two arc incom obtain shown figur 7b unambigu interpret arc annot lead graph g shown figur 7c verifi hold suce check trace gener g also gener ct buf x3 d1 d1 b d1 d1 c fig 7 disambigu implement buer capac one follow algorithm make construct precis gener equival unambigu ct given ct set extract graph algorithm 1 df extract graph b mutual disjoint b distinct moreov let commun transit system algorithm gener commun transit system ct u two step jburton mkoutni gpappalardo step 1 first gener label direct graph g set node node g arc outgo q deriv outgo v arc w ct proceed accord exactli one follow four case 1 add transit q also set extrq df 2 arc v w eg 1 9 add transit q also set extrq df extrq df 3 c w v noth 4 w v mark q unfinish node node assum finish begin step 2 g obtain commun transit system ct u channel ct take q 0 df initi node ad node reachabl q 0 togeth interconnect transit reachabl node mark unfinish reject ct u 11 algorithm execut ct represent implement process q main characterist definit node allow unambigu interpret arc label extract map cf proposit 5 practic one avoid gener whole graph g perform depth first search start initi node q 0 node ct u visit graph g exampl figur 6 shown figur 8a indic unfinish node restrict relev subgraph compris node reachabl initi one obtain graph shown figur 8b isomorph ct obtain inform note extrx 3 may state ct u regard unambigu proposit 5 let set extract pattern gener eg q 0 ak q k ct u extr df 9 one eg sinc b mutual disjoint note extrq well defin singl action eg2 2 11 sinc mean trace gener ct u satisfi condit dp cf proof proposit 6 relat commun process 21 d1 d1 d1 d1 d1 d1 b d1 d1 fig 8 appli disambigu algorithm 54 check implement condit section outlin check implement condit formul term denot semant csp use commun transit system extract graph assum follow idch ep section 4 commun transit system repres p everi n eg extract graph ep eg ct u disambigu version ct q algorithm 1 initi state q 0 normalis version ct p see section 51 initi state p 0 map given 1 first obtain test dp done gener ct u test df amount check presenc loop graph ct u 22 jburton mkoutni gpappalardo proposit 6 q satisfi dp df ct u reject see step 2 algorithm 1 node v w ct u v assum ct u success gener contain loop dp df hold q relat sim vct u vct n simul ct u ct n everi q p sim extrqa proposit 7 q satisfi simul ct u ct n note also sinc ct n determinist free exist simul ct u ct n exist smallest one sim min one attempt construct minim simul sim min depthfirst travers product vct u vct n start q 0 arc given first compon node repres product construct success set node reachabl q 0 give minim simul addit assum q satisfi te test next implement condit ge amount check extract loop graph ct u proposit 8 q satisfi ge node v 1 ct u v 1 final everi stabl state denot set interpret channel b proposit 9 q satisfi lc follow satisfi everi stabl state 1 2 q p sim min v 1 n impli p satisfi blockedq idch enq first condit last proposit check travers graph ct u second condit check occas test te relat commun process 23 6 conclus work investig notion system implement implement anoth one base specif event interfac dier issu obviou interest respect system design develop interfac refin often major aspect ad detail provid implement compar specif propos treatment base upon combin use standard csp process model 9 18 describ specif implement notion extract pattern aim captur semant interfac refin specif implement dier implement relat requir hold behaviour specif implement latter interpret accord extract pattern describ respect interfac dier aspect present work significantli extend previou work 11 12 5 class admiss specif enlarg includ nondiverg csp process definit extract pattern technic improv multipl implement relat scheme previous propos unifi singl one furthermor latter appear appropri vertic implement relat csp given realis theorem 1 collaps standard horizont implement 9 word implement sens work turn implement standard sens soon intend specif possess interfac ie interfac refin actual perform extract pattern implement relat ident one worth note implement relat trim sens weak strong counterpart 12 fact much immateri restrict base process class treat prevent straightforward extens approach encompass nondiverg base process manag implement relat also shown use verifica tion enjoy kind composition specif compos sever connect system may implement connect respect implement theorem 2 mean process verif may deal separ individu compon process avoid major caus state explos problem permit bottomup style reus verif carri separ specif compon framework hand interfac implement specif may dier composition togeth realis ensur specif actual built plug implement suitabl environ technic treatment issu provid would essenti adher line work 11 jburton mkoutni gpappalardo final present work build preliminari result 4 base older implement relat develop ecient algorithm automat verifi present implement relat pro cess take advantag composition allow us verifi compon implement system separ respect specif compon avoid point computeraid verif one great sourc state explos problem ie gener state space substanti subset product compon state space basi mechan verif render process extract pattern graph commun transit system extract graph respect enabl us establish graphtheoret character implement relat directli deriv ecient algorithm modular verif condit dp df te ge lc whose conjunct amount relat whole futur work explor possibl optimis well includ exampl case studi evalu perform verif algorithm practic envisag applic area rang entir field distribut system particular fruit result expect realm fault toler exploit experi accru analysi nmodular redund 11 coordin atom action 6 relat work compar work present paper approach whose goal similar somehow relat look gener issu behaviour abstract approach eg 2 describ system behaviour sequenc state tupl intern compon requir everi possibl state sequenc correct implement exist one specif two sequenc coincid delet intern state compon similar treatment present 10 use infinit action sequenc ie infinit trace instead state sequenc interfac specif must subset interfac implement requir everi trace implement turn one specif delet action specif interfac two approach compar one like eg 14 20 base abstract hide contrast notion abstract essenti base interpret trace set channel trace anoth channel abstract hide certainli use unlik notion abstract interpret cater interfac refin essenti tool system design interfac displac approach propos 3 interest similar work 1 interfac transduc play role compar disturb extractor 11 2 treatment constrain system environ mutual refus essenti dierenc treatment 3 gear refin specif compound system whose compon interact terfac compound implement whose compon interact relat commun process 25 dierent typic refin interfac refin valid check interfac chang accept appropri sens compound implement correct respect compound specif notion correct implement howev tradit hor izont word 17 one compound specif implement exactli interfac dierent interfac respect compon interact hidden essenti interfac displac possibl compar process one side interfac addit remov interfac transduc serv paramet interfac refin abstract refin clearli complementari apt relat formal framework work select howev note mani refinementbas approach action refin date back 1 everi high level action must refin precis behaviour made low level action would appear kind refin mainli suit design wellidentifi implement specif exampl employ context implementor decid replac action b perform specif sequenc 1 2 3 b 1 b 2 b 3 implement see reason abstract could use similar way believ also aord distinct benefit allow one stipul exampl whenev implement perform j action occur constru occur abstract level clearli suit model rel unpredict faultpron environ import faulttoler applic like nmodular redund eg 11 dicult see similar accomplish could perform within treatment adher action refin approach similar remark found rensink gorrieri work 17 aim overcom limit stay within realm action refin solut like base upon parametr vertic implement relat paramet refin function convers essenti abstract map maintain approach decis advantag action refin base one flexibl allow multipl implement given specif dictat strict order low level action implement high level one simplic requir introduct concurr model complex standard interleav one vertic implement relat collaps standard horizont one refin ident deadlock properti carri abstract concret level allow composit verif sens approach endow decis procedur verif implement relat 26 jburton mkoutni gpappalardo highlight merit simpli remark also character approach present paper lack howev least time proof system implement relat decid nonetheless approach 17 dier greatli technic point view consequ dierent concurr model em ploy respect note csp model advantag firmli root intuit notion like trace refus two appeal consequ abstract map defin natur fashion directli trace refus ii need chang model way purpos hand treatment 17 base upon bisimul semant refin action process customari action refin result order regain flexibl tweak horizont bisimul quit bit order obtain intend vertic version cours prefer either approach respect may matter tast crucial issu comparison instead would assess extent approach 17 applic faulttoler system sens highlight see also 11 fact 17 action refin determinist free process could indic limit expect field applic final respect 17 mention fact decis procedur may use restrict case sinc verif concret action explor implement may necessari guess abstract action refin unless restrict impos also interest compar implic dierenc concurr model underli work 10 model action base 10 employ infinit trace cater asynchron com munic contrast csp model finit trace refus permit asynchron well synchron commun enabl deadlock properti describ result artifici constraint place behaviour implement system faulti channel need commun asynchron faulti modul within faulttoler implement need process restrict class eg io certainli desir order reflect faith unpredict natur fault imposs model 10 model asynchron commun hand fair add live sens 10 tempor logic express finit trace howev abil place constraint refus gener deem reason altern csp philosophi approach 19 formal analysi faulttoler quit dierent basic provid criterion wherebi system albeit fault prone may abstractli view implement correct specif system contrast 19 system studi model use csp trace model may emb faultpron compon extern observ behaviour must correct without filter abstract relat commun process 27 acknowledg first author support epsrc grant would also like thank marta pietkiewiczkoutni comment earlier version paper r toward actionrefin process algebra exist refin map refin interfac commun sy tem verifi implement relat event interfac di implement commun process event interfac di composit develop event interfac di enhanc tractabl relyguarante specif develop interf oper algebra theori process commun sequenti process composit specif verif distribut system two implement relat correct commun replic process behaviour abstract commun sequenti process implement reliabl distribut multiprocess system hierarch correct proof distribut al gorithm toward theori replic process commun concurr vertic implement theori practic concurr prove entail conceptu state specif dom ep prefixclosur dom ep extr ep monoton strict extr ep everi deriv everi everi suppos ct u reject 1 q k stabl hold tr commun sequenti process hierarch correct proof distribut algorithm prove entail conceptu state specif algebra theori process toward theori replic process commun concurr refin interfac commun system exist refin map composit specif verif distribut system toward actionrefin process algebra behaviour abstract commun sequenti process vertic implement verifi implement relat tracebas composit reason fault toler system implement commun process event interfac differ