{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589377615937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589377615938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 22:46:55 2020 " "Processing started: Wed May 13 22:46:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589377615938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377615938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiple_cycle_cpu_computer -c multiple_cycle_cpu_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiple_cycle_cpu_computer -c multiple_cycle_cpu_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377615938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589377616094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589377616094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "register_file.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589377622327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377622327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple_cycle_cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiple_cycle_cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiple_cycle_cpu_tb " "Found entity 1: multiple_cycle_cpu_tb" {  } { { "multiple_cycle_cpu_tb.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589377622328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377622328 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiple_cycle_cpu.v(90) " "Verilog HDL information at multiple_cycle_cpu.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1589377622328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple_cycle_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file multiple_cycle_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiple_cycle_cpu_computer " "Found entity 1: multiple_cycle_cpu_computer" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589377622328 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiple_cycle_cpu " "Found entity 2: multiple_cycle_cpu" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589377622328 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiple_cycle_cpu_control_unit " "Found entity 3: multiple_cycle_cpu_control_unit" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589377622328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377622328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcmem.v 1 1 " "Found 1 design units, including 1 entities, in source file mcmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcmem " "Found entity 1: mcmem" {  } { { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589377622329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377622329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiple_cycle_cpu_computer " "Elaborating entity \"multiple_cycle_cpu_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589377622363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiple_cycle_cpu multiple_cycle_cpu:cpu " "Elaborating entity \"multiple_cycle_cpu\" for hierarchy \"multiple_cycle_cpu:cpu\"" {  } { { "multiple_cycle_cpu.v" "cpu" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589377622368 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ir multiple_cycle_cpu.v(51) " "Verilog HDL or VHDL warning at multiple_cycle_cpu.v(51): object \"ir\" assigned a value but never read" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589377622368 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "60 32 multiple_cycle_cpu.v(112) " "Verilog HDL assignment warning at multiple_cycle_cpu.v(112): truncated value with size 60 to match size of target (32)" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589377622371 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst 0 multiple_cycle_cpu.v(19) " "Net \"inst\" at multiple_cycle_cpu.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589377622373 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alua multiple_cycle_cpu.v(20) " "Output port \"alua\" at multiple_cycle_cpu.v(20) has no driver" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589377622373 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alub multiple_cycle_cpu.v(21) " "Output port \"alub\" at multiple_cycle_cpu.v(21) has no driver" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589377622373 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alu multiple_cycle_cpu.v(22) " "Output port \"alu\" at multiple_cycle_cpu.v(22) has no driver" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589377622373 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile multiple_cycle_cpu:cpu\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"multiple_cycle_cpu:cpu\|regfile:regfile0\"" {  } { { "multiple_cycle_cpu.v" "regfile0" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589377622384 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "0 1 31 0 register register_file.v(17) " "Verilog HDL error at register_file.v(17): index 0 cannot fall outside the declared range \[1:31\] for dimension 0 of array \"register\"" {  } { { "register_file.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/register_file.v" 17 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589377622385 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(14) " "Verilog HDL Always Construct warning at register_file.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/register_file.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589377622385 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu|regfile:regfile0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "multiple_cycle_cpu:cpu\|regfile:regfile0 " "Can't elaborate user hierarchy \"multiple_cycle_cpu:cpu\|regfile:regfile0\"" {  } { { "multiple_cycle_cpu.v" "regfile0" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 60 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589377622386 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/output_files/multiple_cycle_cpu_computer.map.smsg " "Generated suppressed messages file /mnt/disk1/koudai/fpga/cpu/MultipleCycle/output_files/multiple_cycle_cpu_computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377622394 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "953 " "Peak virtual memory: 953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589377622414 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 13 22:47:02 2020 " "Processing ended: Wed May 13 22:47:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589377622414 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589377622414 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589377622414 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377622414 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377622493 ""}
