Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 14 16:36:59 2022
| Host         : DESKTOP-15C77GH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file serial_adder_timing_summary_routed.rpt -pb serial_adder_timing_summary_routed.pb -rpx serial_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : serial_adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  11          
TIMING-20  Warning           Non-clocked latch            26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (18)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: load (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: shift (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   77          inf        0.000                      0                   77           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 registerOut/f0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.019ns  (logic 3.080ns (61.365%)  route 1.939ns (38.635%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  registerOut/f0/q_reg/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  registerOut/f0/q_reg/Q
                         net (fo=1, routed)           1.939     2.395    out_OBUF[7]
    L17                  OBUF (Prop_obuf_I_O)         2.624     5.019 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.019    out[7]
    L17                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerOut/f1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.988ns  (logic 3.086ns (61.867%)  route 1.902ns (38.133%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  registerOut/f1/q_reg/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  registerOut/f1/q_reg/Q
                         net (fo=1, routed)           1.902     2.358    out_OBUF[6]
    K17                  OBUF (Prop_obuf_I_O)         2.630     4.988 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.988    out[6]
    K17                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerOut/f4/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.901ns  (logic 3.201ns (65.314%)  route 1.700ns (34.686%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  registerOut/f4/q_reg/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  registerOut/f4/q_reg/Q
                         net (fo=1, routed)           1.700     2.119    out_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.782     4.901 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.901    out[3]
    P18                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerOut/f3/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.864ns  (logic 3.046ns (62.617%)  route 1.818ns (37.383%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  registerOut/f3/q_reg/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  registerOut/f3/q_reg/Q
                         net (fo=1, routed)           1.818     2.274    out_OBUF[4]
    P17                  OBUF (Prop_obuf_I_O)         2.590     4.864 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.864    out[4]
    P17                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerOut/f5/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.864ns  (logic 3.184ns (65.476%)  route 1.679ns (34.524%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  registerOut/f5/q_reg/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  registerOut/f5/q_reg/Q
                         net (fo=1, routed)           1.679     2.098    out_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         2.765     4.864 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.864    out[2]
    R18                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerOut/f2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.833ns  (logic 3.041ns (62.930%)  route 1.792ns (37.070%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  registerOut/f2/q_reg/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  registerOut/f2/q_reg/Q
                         net (fo=1, routed)           1.792     2.248    out_OBUF[5]
    N17                  OBUF (Prop_obuf_I_O)         2.585     4.833 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.833    out[5]
    N17                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerOut/f7/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.746ns  (logic 3.058ns (64.427%)  route 1.688ns (35.573%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  registerOut/f7/q_reg/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  registerOut/f7/q_reg/Q
                         net (fo=1, routed)           1.688     2.144    out_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         2.602     4.746 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.746    out[0]
    V19                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerOut/f6/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.722ns  (logic 3.050ns (64.591%)  route 1.672ns (35.409%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  registerOut/f6/q_reg/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  registerOut/f6/q_reg/Q
                         net (fo=1, routed)           1.672     2.128    out_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         2.594     4.722 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.722    out[1]
    U19                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            registerA/d_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.054ns  (logic 1.086ns (26.792%)  route 2.968ns (73.208%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  load_IBUF_inst/O
                         net (fo=28, routed)          2.439     3.375    registerA/load_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I1_O)        0.150     3.525 r  registerA/d_reg[3]_i_1/O
                         net (fo=1, routed)           0.529     4.054    registerA/d_reg[3]_i_1_n_0
    SLICE_X0Y6           LDCE                                         r  registerA/d_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            registerA/d_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.919ns  (logic 1.088ns (27.768%)  route 2.831ns (72.232%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  load_IBUF_inst/O
                         net (fo=28, routed)          2.491     3.427    registerA/load_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I1_O)        0.152     3.579 r  registerA/d_reg[0]_i_1/O
                         net (fo=1, routed)           0.339     3.919    registerA/d_reg[0]_i_1_n_0
    SLICE_X0Y6           LDCE                                         r  registerA/d_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 registerOut/d_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            registerOut/f5/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.225ns (64.516%)  route 0.124ns (35.484%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          LDCE                         0.000     0.000 r  registerOut/d_reg[2]/G
    SLICE_X0Y20          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  registerOut/d_reg[2]/Q
                         net (fo=2, routed)           0.124     0.349    registerOut/f5/Q[0]
    SLICE_X0Y21          FDRE                                         r  registerOut/f5/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerOut/d_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            registerOut/f6/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.225ns (58.151%)  route 0.162ns (41.849%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          LDCE                         0.000     0.000 r  registerOut/d_reg[1]/G
    SLICE_X0Y20          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  registerOut/d_reg[1]/Q
                         net (fo=2, routed)           0.162     0.387    registerOut/f6/Q[0]
    SLICE_X0Y19          FDRE                                         r  registerOut/f6/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerA/d_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            registerA/d_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.270ns (62.244%)  route 0.164ns (37.756%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           LDCE                         0.000     0.000 r  registerA/d_reg[5]/G
    SLICE_X0Y5           LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  registerA/d_reg[5]/Q
                         net (fo=1, routed)           0.164     0.389    registerA/d[5]
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.045     0.434 r  registerA/d_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.434    registerA/d_reg[4]_i_1_n_0
    SLICE_X0Y5           LDCE                                         r  registerA/d_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cout_reg/G
                            (positive level-sensitive latch)
  Destination:            f0/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.203ns (46.569%)  route 0.233ns (53.431%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  cout_reg/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cout_reg/Q
                         net (fo=1, routed)           0.233     0.391    f0/cout
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.045     0.436 r  f0/q_i_1__1/O
                         net (fo=1, routed)           0.000     0.436    f0/q_i_1__1_n_0
    SLICE_X0Y9           FDRE                                         r  f0/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerOut/d_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            registerOut/f2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.225ns (48.605%)  route 0.238ns (51.395%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          LDCE                         0.000     0.000 r  registerOut/d_reg[5]/G
    SLICE_X1Y21          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  registerOut/d_reg[5]/Q
                         net (fo=2, routed)           0.238     0.463    registerOut/f2/Q[0]
    SLICE_X0Y21          FDRE                                         r  registerOut/f2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerOut/d_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            registerOut/f4/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.225ns (47.770%)  route 0.246ns (52.230%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          LDCE                         0.000     0.000 r  registerOut/d_reg[3]/G
    SLICE_X1Y21          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  registerOut/d_reg[3]/Q
                         net (fo=2, routed)           0.246     0.471    registerOut/f4/Q[0]
    SLICE_X0Y21          FDRE                                         r  registerOut/f4/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg/G
                            (positive level-sensitive latch)
  Destination:            registerOut/d_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.203ns (42.548%)  route 0.274ns (57.452%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  sum_reg/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sum_reg/Q
                         net (fo=1, routed)           0.274     0.432    registerOut/sum
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.477 r  registerOut/d_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.477    registerOut/d_reg[7]_i_1_n_0
    SLICE_X0Y14          LDCE                                         r  registerOut/d_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerB/d_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            registerB/f7/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.270ns (55.584%)  route 0.216ns (44.416%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          LDCE                         0.000     0.000 r  registerB/d_reg[0]/G
    SLICE_X0Y10          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  registerB/d_reg[0]/Q
                         net (fo=1, routed)           0.216     0.441    registerB/f7/Q[0]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.045     0.486 r  registerB/f7/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.486    registerB/f7/q_i_1__0_n_0
    SLICE_X0Y9           FDRE                                         r  registerB/f7/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerA/d_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            registerA/d_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.270ns (54.998%)  route 0.221ns (45.002%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           LDCE                         0.000     0.000 r  registerA/d_reg[2]/G
    SLICE_X0Y5           LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  registerA/d_reg[2]/Q
                         net (fo=1, routed)           0.221     0.446    registerA/d[2]
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.045     0.491 r  registerA/d_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.491    registerA/d_reg[1]_i_1_n_0
    SLICE_X0Y5           LDCE                                         r  registerA/d_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerB/d_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            registerB/d_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.270ns (54.998%)  route 0.221ns (45.002%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          LDCE                         0.000     0.000 r  registerB/d_reg[1]/G
    SLICE_X0Y10          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  registerB/d_reg[1]/Q
                         net (fo=1, routed)           0.221     0.446    registerB/d[1]
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.491 r  registerB/d_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.491    registerB/d_reg[0]_i_1_n_0
    SLICE_X0Y10          LDCE                                         r  registerB/d_reg[0]/D
  -------------------------------------------------------------------    -------------------





