# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Adventure_Game_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER1/Digital\ Logic/Adventure_Game {C:/Users/USER1/Digital Logic/Adventure_Game/Adventure_Game.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:43 on Dec 12,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER1/Digital Logic/Adventure_Game" C:/Users/USER1/Digital Logic/Adventure_Game/Adventure_Game.v 
# -- Compiling module Adventure_Game
# 
# Top level modules:
# 	Adventure_Game
# End time: 10:09:43 on Dec 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/USER1/Digital\ Logic/Adventure_Game {C:/Users/USER1/Digital Logic/Adventure_Game/Sword_FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:43 on Dec 12,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER1/Digital Logic/Adventure_Game" C:/Users/USER1/Digital Logic/Adventure_Game/Sword_FSM.v 
# -- Compiling module Sword_FSM
# 
# Top level modules:
# 	Sword_FSM
# End time: 10:09:44 on Dec 12,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER1/Digital\ Logic/Adventure_Game {C:/Users/USER1/Digital Logic/Adventure_Game/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:44 on Dec 12,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER1/Digital Logic/Adventure_Game" C:/Users/USER1/Digital Logic/Adventure_Game/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:09:44 on Dec 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 10:09:44 on Dec 12,2018
# Loading work.tb
# Loading work.Adventure_Game
# Loading work.Sword_FSM
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Error: input = 0010
# Outputs = 0 0 1 0 (001 expected)
# Error: input = 0100
# Outputs = 0 1 0 0 (010 expected)
# Error: input = 0001
# Outputs = 0 0 0 1 (011 expected)
# Error: input = 0010
# Outputs = 0 0 1 0 (100 expected)
# Error: input = 0010
# Outputs = 0 0 1 0 (010 expected)
# Error: input = 0010
# Outputs = 0 0 1 0 (101 expected)
#         15 tests completed with          6 errors
# ** Note: $stop    : C:/Users/USER1/Digital Logic/Adventure_Game/tb.v(59)
#    Time: 290 ps  Iteration: 1  Instance: /tb
# Break in Module tb at C:/Users/USER1/Digital Logic/Adventure_Game/tb.v line 59
# End time: 10:59:50 on Dec 12,2018, Elapsed time: 0:50:06
# Errors: 0, Warnings: 0
