
*** Running vivado
    with args -log display_on_board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_on_board.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source display_on_board.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 501.238 ; gain = 230.906
Command: synth_design -top display_on_board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16436
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1327.109 ; gain = 410.609
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:89]
INFO: [Synth 8-638] synthesizing module 'display_on_board' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/display_on_board.vhd:42]
INFO: [Synth 8-3491] module 'control_unit' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/control_unit.vhd:35' bound to instance 'cu' of component 'control_unit' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/display_on_board.vhd:83]
INFO: [Synth 8-638] synthesizing module 'control_unit' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/control_unit.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (0#1) [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/control_unit.vhd:49]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'display_seven_segments' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:32' bound to instance 'seven_segment_array' of component 'display_seven_segments' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/display_on_board.vhd:95]
INFO: [Synth 8-638] synthesizing module 'display_seven_segments' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:46]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 450 - type: integer 
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/clock_divider.vhd:12' bound to instance 'clk_divider_instance' of component 'clock_divider' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:107]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/clock_divider.vhd:22]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (0#1) [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/clock_divider.vhd:22]
INFO: [Synth 8-3491] module 'counter_mod8' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/new/counter_mod8.vhd:32' bound to instance 'counter_instance' of component 'counter_mod8' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:117]
INFO: [Synth 8-638] synthesizing module 'counter_mod8' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/new/counter_mod8.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'counter_mod8' (0#1) [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/new/counter_mod8.vhd:39]
INFO: [Synth 8-3491] module 'cathodes_input_manager' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/new/cathodes_input_manager.vhd:11' bound to instance 'cathodes_input_man_instance' of component 'cathodes_input_manager' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:124]
INFO: [Synth 8-638] synthesizing module 'cathodes_input_manager' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/new/cathodes_input_manager.vhd:21]
INFO: [Synth 8-226] default block is never used [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/new/cathodes_input_manager.vhd:25]
INFO: [Synth 8-226] default block is never used [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/new/cathodes_input_manager.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'cathodes_input_manager' (0#1) [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/new/cathodes_input_manager.vhd:21]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:32' bound to instance 'cathodes_instance' of component 'cathodes_manager' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:133]
INFO: [Synth 8-638] synthesizing module 'cathodes_manager' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:38]
INFO: [Synth 8-226] default block is never used [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'cathodes_manager' (0#1) [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:38]
INFO: [Synth 8-3491] module 'anodes_manager' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:32' bound to instance 'anodes_instance' of component 'anodes_manager' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:139]
INFO: [Synth 8-638] synthesizing module 'anodes_manager' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:39]
INFO: [Synth 8-226] default block is never used [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'anodes_manager' (0#1) [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'display_seven_segments' (0#1) [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'display_on_board' (0#1) [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/display_on_board.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1417.234 ; gain = 500.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1417.234 ; gain = 500.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1417.234 ; gain = 500.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1417.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_on_board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_on_board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1489.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1489.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |     2|
|6     |LUT4   |    20|
|7     |LUT5   |    17|
|8     |LUT6   |    11|
|9     |MUXF7  |     5|
|10    |FDRE   |    70|
|11    |IBUF   |    21|
|12    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1489.344 ; gain = 572.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1489.344 ; gain = 500.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1489.344 ; gain = 572.844
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1489.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1489.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5a16ee27
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 1489.344 ; gain = 988.105
INFO: [Common 17-1381] The checkpoint 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/11_INPUT_UNIT_DISPLAY/11_INPUT_UNIT_DISPLAY.runs/synth_1/display_on_board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_on_board_utilization_synth.rpt -pb display_on_board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 16:17:01 2024...
