
Tercer_intento.elf:     file format elf32-littlenios2
Tercer_intento.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x02000234

Program Header:
    LOAD off    0x00001020 vaddr 0x02000020 paddr 0x02000020 align 2**12
         filesz 0x000054b0 memsz 0x000055d0 flags rwx
    LOAD off    0x00007000 vaddr 0x04001000 paddr 0x04001000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  04001000  04001000  00007000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000214  02000020  02000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00003998  02000234  02000234  00001234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000000a4  02003bcc  02003bcc  00004bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001860  02003c70  02003c70  00004c70  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000120  020054d0  020054d0  000064d0  2**2
                  ALLOC, SMALL_DATA
  6 .sdram        00000000  020055f0  020055f0  00007000  2**0
                  CONTENTS
  7 .epcs         00000000  04001020  04001020  00007000  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  00007000  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 000005f0  00000000  00000000  00007028  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000906c  00000000  00000000  00007618  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002ea6  00000000  00000000  00010684  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00003155  00000000  00000000  0001352a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00000f3c  00000000  00000000  00016680  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000222d  00000000  00000000  000175bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00000803  00000000  00000000  000197e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000010  00000000  00000000  00019fec  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000158  00000000  00000000  0001a000  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  0001c0de  2**0
                  CONTENTS, READONLY
 19 .cpu          00000003  00000000  00000000  0001c0e1  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  0001c0e4  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  0001c0e5  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  0001c0e6  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  0001c0ea  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  0001c0ee  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   00000004  00000000  00000000  0001c0f2  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    00000004  00000000  00000000  0001c0f6  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   00000004  00000000  00000000  0001c0fa  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 00000006  00000000  00000000  0001c0fe  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 00000054  00000000  00000000  0001c104  2**0
                  CONTENTS, READONLY
 30 .jdi          00003639  00000000  00000000  0001c158  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000771aa  00000000  00000000  0001f791  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04001000 l    d  .entry	00000000 .entry
02000020 l    d  .exceptions	00000000 .exceptions
02000234 l    d  .text	00000000 .text
02003bcc l    d  .rodata	00000000 .rodata
02003c70 l    d  .rwdata	00000000 .rwdata
020054d0 l    d  .bss	00000000 .bss
020055f0 l    d  .sdram	00000000 .sdram
04001020 l    d  .epcs	00000000 .epcs
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../Tercer_intento_bsp//obj/HAL/src/crt0.o
02000268 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
0200037c l     F .text	00000034 alt_dev_reg
02003c70 l     O .rwdata	000000cc epcs
02003d3c l     O .rwdata	00001060 jtag
02004d9c l     O .rwdata	0000002c adc_0
02004dc8 l     O .rwdata	0000002c port_gpio_0
02004df4 l     O .rwdata	0000002c port_key
02004e20 l     O .rwdata	0000002c port_led
02004e4c l     O .rwdata	0000002c port_sw
02004e78 l     O .rwdata	0000002c rs232_0
02004ea4 l     O .rwdata	0000002c rs232_1
00000000 l    df *ABS*	00000000 altera_avalon_epcs_flash_controller.c
020004ac l     F .text	00000034 alt_flash_device_register
02000534 l     F .text	000003f8 alt_epcs_flash_query
0200092c l     F .text	000000ec alt_epcs_flash_memcmp
02000d04 l     F .text	00000094 alt_epcs_test_address
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
020011c0 l     F .text	00000210 altera_avalon_jtag_uart_irq
020013d0 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
02001a08 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_up_avalon_rs232.c
00000000 l    df *ABS*	00000000 epcs_commands.c
02001ee4 l     F .text	00000038 epcs_test_wip
02001f1c l     F .text	0000003c epcs_await_wip_released
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
020025f0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
02002704 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
02002730 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
02002a1c l     F .text	000000e4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
02002cfc l     F .text	0000003c alt_get_errno
02002d38 l     F .text	000000ec alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
02005078 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_exit.c
020054e8 g     O .bss	00000004 alt_instruction_exception_handler
02000c78 g     F .text	0000008c alt_epcs_flash_get_info
02000300 g     F .text	0000007c alt_main
020054f0 g     O .bss	00000100 alt_irq
02001d28 g     F .text	00000090 alt_up_rs232_read_fd
020031a8 g     F .text	00000024 altera_nios2_gen2_irq_init
02001f58 g     F .text	000000fc epcs_sector_erase
04001000 g     F .entry	00000000 __reset
020054ec g     O .bss	00000004 errno
020054d4 g     O .bss	00000004 alt_argv
0200d49c g       *ABS*	00000000 _gp
02004ef8 g     O .rwdata	00000180 alt_fd_list
0200219c g     F .text	0000006c epcs_write_status_register
020028d0 g     F .text	00000090 alt_find_dev
020036f8 g     F .text	00000148 memcpy
02002b00 g     F .text	0000007c alt_io_redirect
02003bcc g       *ABS*	00000000 __DTOR_END__
02001cb4 g     F .text	00000074 alt_up_rs232_read_data
02003594 g     F .text	0000009c alt_exception_cause_generated_bad_addr
02000e10 g     F .text	00000100 alt_epcs_flash_write_block
020015c8 g     F .text	0000021c altera_avalon_jtag_uart_read
020054ac g     O .rwdata	00000004 alt_max_fd
02001c30 g     F .text	00000044 alt_up_rs232_check_parity
02002b7c g     F .text	00000180 alt_irq_register
02000d98 g     F .text	00000078 alt_epcs_flash_erase_block
020054c8 g     O .rwdata	00000004 _global_impure_ptr
02002468 g     F .text	0000005c epcs_exit_4_bytes_mode
020055f0 g       *ABS*	00000000 __bss_end
020030a0 g     F .text	00000108 alt_tick
02003004 g     F .text	0000009c alt_alarm_stop
020054dc g     O .bss	00000004 alt_irq_active
020000fc g     F .exceptions	000000d8 alt_irq_handler
02004ed0 g     O .rwdata	00000028 alt_dev_null
020054a4 g     O .rwdata	00000008 alt_dev_list
02001db8 g     F .text	00000094 alt_up_rs232_write_fd
02002324 g     F .text	00000068 epcs_read_electronic_signature
020055f0 g       *ABS*	00000000 end
0200110c g     F .text	000000b4 altera_avalon_jtag_uart_init
020001d4 g     F .exceptions	00000060 alt_instruction_exception_entry
02003bcc g       *ABS*	00000000 __CTOR_LIST__
04000000 g       *ABS*	00000000 __alt_stack_pointer
02001a84 g     F .text	00000074 alt_avalon_timer_sc_init
020017e4 g     F .text	00000224 altera_avalon_jtag_uart_write
020039f0 g     F .text	00000180 __call_exitprocs
02000234 g     F .text	00000038 _start
020054e0 g     O .bss	00000004 _alt_tick_rate
020031cc g     F .text	000001fc alt_avalon_spi_command
020054e4 g     O .bss	00000004 _alt_nticks
020003e8 g     F .text	000000c4 alt_sys_init
020038d8 g     F .text	00000118 __register_exitproc
02001bf4 g     F .text	0000003c alt_up_rs232_get_available_space_in_write_FIFO
02001470 g     F .text	00000068 altera_avalon_jtag_uart_close
02003b70 g     F .text	00000028 .hidden __mulsi3
02001e88 g     F .text	0000005c epcs_read_status_register
02000fa8 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
020034d0 g     F .text	000000c4 alt_get_fd
0200238c g     F .text	00000080 epcs_read_device_id
0200367c g     F .text	0000007c memcmp
02001068 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
020055f0 g       *ABS*	00000000 __alt_stack_base
020010b8 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
02001b54 g     F .text	00000060 alt_up_rs232_disable_read_interrupt
020033c8 g     F .text	00000108 alt_find_file
0200276c g     F .text	000000a4 alt_dev_llist_insert
020054b4 g     O .rwdata	00000008 alt_flash_dev_list
020054d0 g       *ABS*	00000000 __bss_start
0200026c g     F .text	00000094 main
020054d8 g     O .bss	00000004 alt_envp
02001008 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
020054b0 g     O .rwdata	00000004 alt_errno
02003bcc g       *ABS*	00000000 __CTOR_END__
02000a18 g     F .text	00000260 alt_epcs_flash_write
02003bcc g       *ABS*	00000000 __DTOR_LIST__
02001e4c g     F .text	0000003c alt_up_rs232_open_dev
020003b0 g     F .text	00000038 alt_irq_init
02002f80 g     F .text	00000084 alt_release_fd
02003630 g     F .text	00000014 atexit
020054cc g     O .rwdata	00000004 _impure_ptr
020054d0 g     O .bss	00000004 alt_argc
02002870 g     F .text	00000060 _do_dtors
02000020 g       .exceptions	00000000 alt_irq_entry
0200549c g     O .rwdata	00000008 alt_fs_list
02001af8 g     F .text	0000005c alt_up_rs232_enable_read_interrupt
02001c74 g     F .text	00000040 alt_up_rs232_write_data
02002054 g     F .text	000000f4 epcs_read_buffer
020004e0 g     F .text	00000054 alt_epcs_flash_init
020054d0 g       *ABS*	00000000 _edata
020055f0 g       *ABS*	00000000 _end
02002960 g     F .text	00000068 alt_flash_open_dev
020014d8 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
0200240c g     F .text	0000005c epcs_enter_4_bytes_mode
02003644 g     F .text	00000038 exit
020029c8 g     F .text	00000054 alt_flash_close_dev
04000000 g       *ABS*	00000000 __alt_data_end
02000020 g     F .exceptions	00000000 alt_exception
02000000 g       *ABS*	00000000 __alt_mem_sdram
02003b98 g     F .text	00000034 _exit
020024c4 g     F .text	0000012c alt_alarm_start
02003840 g     F .text	00000098 strlen
02002148 g     F .text	00000054 epcs_write_enable
02002e24 g     F .text	0000015c open
020054bc g     O .rwdata	00000004 alt_priority_mask
04001000 g       *ABS*	00000000 __alt_mem_epcs
02000f10 g     F .text	00000098 alt_epcs_flash_read
020054c0 g     O .rwdata	00000008 alt_alarm_list
02002810 g     F .text	00000060 _do_ctors
02001bb4 g     F .text	00000040 alt_up_rs232_get_used_space_in_read_FIFO
0200262c g     F .text	000000d8 close
02002208 g     F .text	0000011c epcs_write_buffer



Disassembly of section .exceptions:

02000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 2000020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 2000024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 2000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 200002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 2000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 2000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 2000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 200003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 2000040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 2000044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 2000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 200004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 2000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 2000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 2000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 200005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 2000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 2000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 2000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 200006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 2000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 2000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 2000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 200007c:	10000326 	beq	r2,zero,200008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 2000080:	20000226 	beq	r4,zero,200008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 2000084:	20000fc0 	call	20000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 2000088:	00000706 	br	20000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 200008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 2000090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 2000094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 2000098:	20001d40 	call	20001d4 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 200009c:	1000021e 	bne	r2,zero,20000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 20000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 20000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 20000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 20000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 20000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 20000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 20000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 20000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 20000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 20000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 20000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 20000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 20000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 20000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 20000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 20000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 20000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 20000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 20000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 20000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 20000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 20000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 20000f8:	ef80083a 	eret

020000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 20000fc:	defff904 	addi	sp,sp,-28
 2000100:	dfc00615 	stw	ra,24(sp)
 2000104:	df000515 	stw	fp,20(sp)
 2000108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 200010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 2000110:	0005313a 	rdctl	r2,ipending
 2000114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 2000118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 200011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 2000120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 2000124:	00800044 	movi	r2,1
 2000128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 200012c:	e0fffb17 	ldw	r3,-20(fp)
 2000130:	e0bffc17 	ldw	r2,-16(fp)
 2000134:	1884703a 	and	r2,r3,r2
 2000138:	10001526 	beq	r2,zero,2000190 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 200013c:	00808034 	movhi	r2,512
 2000140:	10953c04 	addi	r2,r2,21744
 2000144:	e0fffd17 	ldw	r3,-12(fp)
 2000148:	180690fa 	slli	r3,r3,3
 200014c:	10c5883a 	add	r2,r2,r3
 2000150:	10c00017 	ldw	r3,0(r2)
 2000154:	00808034 	movhi	r2,512
 2000158:	10953c04 	addi	r2,r2,21744
 200015c:	e13ffd17 	ldw	r4,-12(fp)
 2000160:	200890fa 	slli	r4,r4,3
 2000164:	1105883a 	add	r2,r2,r4
 2000168:	10800104 	addi	r2,r2,4
 200016c:	10800017 	ldw	r2,0(r2)
 2000170:	e17ffd17 	ldw	r5,-12(fp)
 2000174:	1009883a 	mov	r4,r2
 2000178:	183ee83a 	callr	r3
#endif
        break;
 200017c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 2000180:	0005313a 	rdctl	r2,ipending
 2000184:	e0bfff15 	stw	r2,-4(fp)

  return active;
 2000188:	e0bfff17 	ldw	r2,-4(fp)
 200018c:	00000706 	br	20001ac <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 2000190:	e0bffc17 	ldw	r2,-16(fp)
 2000194:	1085883a 	add	r2,r2,r2
 2000198:	e0bffc15 	stw	r2,-16(fp)
      i++;
 200019c:	e0bffd17 	ldw	r2,-12(fp)
 20001a0:	10800044 	addi	r2,r2,1
 20001a4:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 20001a8:	003fe006 	br	200012c <__reset+0xfdfff12c>

    active = alt_irq_pending ();
 20001ac:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 20001b0:	e0bffb17 	ldw	r2,-20(fp)
 20001b4:	103fda1e 	bne	r2,zero,2000120 <__reset+0xfdfff120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 20001b8:	0001883a 	nop
}
 20001bc:	0001883a 	nop
 20001c0:	e037883a 	mov	sp,fp
 20001c4:	dfc00117 	ldw	ra,4(sp)
 20001c8:	df000017 	ldw	fp,0(sp)
 20001cc:	dec00204 	addi	sp,sp,8
 20001d0:	f800283a 	ret

020001d4 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 20001d4:	defffb04 	addi	sp,sp,-20
 20001d8:	dfc00415 	stw	ra,16(sp)
 20001dc:	df000315 	stw	fp,12(sp)
 20001e0:	df000304 	addi	fp,sp,12
 20001e4:	e13fff15 	stw	r4,-4(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
 20001e8:	00bfffc4 	movi	r2,-1
 20001ec:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
 20001f0:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 20001f4:	d0a01317 	ldw	r2,-32692(gp)
 20001f8:	10000726 	beq	r2,zero,2000218 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 20001fc:	d0a01317 	ldw	r2,-32692(gp)
 2000200:	e0fffd17 	ldw	r3,-12(fp)
 2000204:	e1bffe17 	ldw	r6,-8(fp)
 2000208:	e17fff17 	ldw	r5,-4(fp)
 200020c:	1809883a 	mov	r4,r3
 2000210:	103ee83a 	callr	r2
 2000214:	00000206 	br	2000220 <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 2000218:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 200021c:	0005883a 	mov	r2,zero
}
 2000220:	e037883a 	mov	sp,fp
 2000224:	dfc00117 	ldw	ra,4(sp)
 2000228:	df000017 	ldw	fp,0(sp)
 200022c:	dec00204 	addi	sp,sp,8
 2000230:	f800283a 	ret

Disassembly of section .text:

02000234 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 2000234:	06c10034 	movhi	sp,1024
    ori sp, sp, %lo(__alt_stack_pointer)
 2000238:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 200023c:	06808034 	movhi	gp,512
    ori gp, gp, %lo(_gp)
 2000240:	d6b52714 	ori	gp,gp,54428
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 2000244:	00808034 	movhi	r2,512
    ori r2, r2, %lo(__bss_start)
 2000248:	10953414 	ori	r2,r2,21712

    movhi r3, %hi(__bss_end)
 200024c:	00c08034 	movhi	r3,512
    ori r3, r3, %lo(__bss_end)
 2000250:	18d57c14 	ori	r3,r3,22000

    beq r2, r3, 1f
 2000254:	10c00326 	beq	r2,r3,2000264 <_start+0x30>

0:
    stw zero, (r2)
 2000258:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 200025c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 2000260:	10fffd36 	bltu	r2,r3,2000258 <__reset+0xfdfff258>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 2000264:	20003000 	call	2000300 <alt_main>

02000268 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 2000268:	003fff06 	br	2000268 <__reset+0xfdfff268>

0200026c <main>:

#include <stdio.h>

#define ADC_ADDR 0x04002000
#define LED_ADDR 0x04002080
int main (void){
 200026c:	defffa04 	addi	sp,sp,-24
 2000270:	df000515 	stw	fp,20(sp)
 2000274:	df000504 	addi	fp,sp,20
	volatile int * adc = (int*)(ADC_ADDR);
 2000278:	00810034 	movhi	r2,1024
 200027c:	10880004 	addi	r2,r2,8192
 2000280:	e0bffc15 	stw	r2,-16(fp)
	volatile int * led = (int*)(LED_ADDR);
 2000284:	00810034 	movhi	r2,1024
 2000288:	10882004 	addi	r2,r2,8320
 200028c:	e0bffd15 	stw	r2,-12(fp)
	unsigned int data;
	int count;
	int channel;
	data = 0;
 2000290:	e03ffe15 	stw	zero,-8(fp)
	count = 0;
 2000294:	e03ffb15 	stw	zero,-20(fp)
	channel = 0;
 2000298:	e03fff15 	stw	zero,-4(fp)
	while (1){
		*(adc) = 0; //Start the ADC read
 200029c:	e0bffc17 	ldw	r2,-16(fp)
 20002a0:	10000015 	stw	zero,0(r2)
		count += 1;
 20002a4:	e0bffb17 	ldw	r2,-20(fp)
 20002a8:	10800044 	addi	r2,r2,1
 20002ac:	e0bffb15 	stw	r2,-20(fp)
		data = *(adc+channel); //Get the value of the selected channel
 20002b0:	e0bfff17 	ldw	r2,-4(fp)
 20002b4:	1085883a 	add	r2,r2,r2
 20002b8:	1085883a 	add	r2,r2,r2
 20002bc:	1007883a 	mov	r3,r2
 20002c0:	e0bffc17 	ldw	r2,-16(fp)
 20002c4:	10c5883a 	add	r2,r2,r3
 20002c8:	10800017 	ldw	r2,0(r2)
 20002cc:	e0bffe15 	stw	r2,-8(fp)
		data = data/16; //Ignore the lowest 4 bits
 20002d0:	e0bffe17 	ldw	r2,-8(fp)
 20002d4:	1004d13a 	srli	r2,r2,4
 20002d8:	e0bffe15 	stw	r2,-8(fp)
		*(led) = data; //Display the value on the LEDs
 20002dc:	e0fffe17 	ldw	r3,-8(fp)
 20002e0:	e0bffd17 	ldw	r2,-12(fp)
 20002e4:	10c00015 	stw	r3,0(r2)
		if (count==500000){
 20002e8:	e0fffb17 	ldw	r3,-20(fp)
 20002ec:	00800234 	movhi	r2,8
 20002f0:	10a84804 	addi	r2,r2,-24288
 20002f4:	18bfe91e 	bne	r3,r2,200029c <__reset+0xfdfff29c>
			count = 0;
 20002f8:	e03ffb15 	stw	zero,-20(fp)
			//channel = !channel;
		}
	}
 20002fc:	003fe706 	br	200029c <__reset+0xfdfff29c>

02000300 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 2000300:	defffd04 	addi	sp,sp,-12
 2000304:	dfc00215 	stw	ra,8(sp)
 2000308:	df000115 	stw	fp,4(sp)
 200030c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 2000310:	0009883a 	mov	r4,zero
 2000314:	20003b00 	call	20003b0 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 2000318:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 200031c:	20003e80 	call	20003e8 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 2000320:	01808034 	movhi	r6,512
 2000324:	318ef304 	addi	r6,r6,15308
 2000328:	01408034 	movhi	r5,512
 200032c:	294ef304 	addi	r5,r5,15308
 2000330:	01008034 	movhi	r4,512
 2000334:	210ef304 	addi	r4,r4,15308
 2000338:	2002b000 	call	2002b00 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 200033c:	20028100 	call	2002810 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 2000340:	01008034 	movhi	r4,512
 2000344:	210a1c04 	addi	r4,r4,10352
 2000348:	20036300 	call	2003630 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 200034c:	d0a00d17 	ldw	r2,-32716(gp)
 2000350:	d0e00e17 	ldw	r3,-32712(gp)
 2000354:	d1200f17 	ldw	r4,-32708(gp)
 2000358:	200d883a 	mov	r6,r4
 200035c:	180b883a 	mov	r5,r3
 2000360:	1009883a 	mov	r4,r2
 2000364:	200026c0 	call	200026c <main>
 2000368:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 200036c:	01000044 	movi	r4,1
 2000370:	200262c0 	call	200262c <close>
  exit (result);
 2000374:	e13fff17 	ldw	r4,-4(fp)
 2000378:	20036440 	call	2003644 <exit>

0200037c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 200037c:	defffd04 	addi	sp,sp,-12
 2000380:	dfc00215 	stw	ra,8(sp)
 2000384:	df000115 	stw	fp,4(sp)
 2000388:	df000104 	addi	fp,sp,4
 200038c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 2000390:	d1600204 	addi	r5,gp,-32760
 2000394:	e13fff17 	ldw	r4,-4(fp)
 2000398:	200276c0 	call	200276c <alt_dev_llist_insert>
}
 200039c:	e037883a 	mov	sp,fp
 20003a0:	dfc00117 	ldw	ra,4(sp)
 20003a4:	df000017 	ldw	fp,0(sp)
 20003a8:	dec00204 	addi	sp,sp,8
 20003ac:	f800283a 	ret

020003b0 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 20003b0:	defffd04 	addi	sp,sp,-12
 20003b4:	dfc00215 	stw	ra,8(sp)
 20003b8:	df000115 	stw	fp,4(sp)
 20003bc:	df000104 	addi	fp,sp,4
 20003c0:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( CPU, cpu);
 20003c4:	20031a80 	call	20031a8 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 20003c8:	00800044 	movi	r2,1
 20003cc:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 20003d0:	0001883a 	nop
 20003d4:	e037883a 	mov	sp,fp
 20003d8:	dfc00117 	ldw	ra,4(sp)
 20003dc:	df000017 	ldw	fp,0(sp)
 20003e0:	dec00204 	addi	sp,sp,8
 20003e4:	f800283a 	ret

020003e8 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 20003e8:	defffe04 	addi	sp,sp,-8
 20003ec:	dfc00115 	stw	ra,4(sp)
 20003f0:	df000015 	stw	fp,0(sp)
 20003f4:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
 20003f8:	01c0fa04 	movi	r7,1000
 20003fc:	01800084 	movi	r6,2
 2000400:	000b883a 	mov	r5,zero
 2000404:	01010034 	movhi	r4,1024
 2000408:	21080804 	addi	r4,r4,8224
 200040c:	2001a840 	call	2001a84 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_EPCS_FLASH_CONTROLLER_INIT ( EPCS, epcs);
 2000410:	01008034 	movhi	r4,512
 2000414:	210f1c04 	addi	r4,r4,15472
 2000418:	20004e00 	call	20004e0 <alt_epcs_flash_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG, jtag);
 200041c:	01800044 	movi	r6,1
 2000420:	000b883a 	mov	r5,zero
 2000424:	01008034 	movhi	r4,512
 2000428:	210f5904 	addi	r4,r4,15716
 200042c:	200110c0 	call	200110c <altera_avalon_jtag_uart_init>
 2000430:	01008034 	movhi	r4,512
 2000434:	210f4f04 	addi	r4,r4,15676
 2000438:	200037c0 	call	200037c <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYS_ID, sys_id);
 200043c:	0001883a 	nop
    ALTERA_UP_AVALON_ADC_INIT ( ADC_0, adc_0);
 2000440:	01008034 	movhi	r4,512
 2000444:	21136704 	addi	r4,r4,19868
 2000448:	200037c0 	call	200037c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( PORT_GPIO_0, port_gpio_0);
 200044c:	01008034 	movhi	r4,512
 2000450:	21137204 	addi	r4,r4,19912
 2000454:	200037c0 	call	200037c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( PORT_KEY, port_key);
 2000458:	01008034 	movhi	r4,512
 200045c:	21137d04 	addi	r4,r4,19956
 2000460:	200037c0 	call	200037c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( PORT_LED, port_led);
 2000464:	01008034 	movhi	r4,512
 2000468:	21138804 	addi	r4,r4,20000
 200046c:	200037c0 	call	200037c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( PORT_SW, port_sw);
 2000470:	01008034 	movhi	r4,512
 2000474:	21139304 	addi	r4,r4,20044
 2000478:	200037c0 	call	200037c <alt_dev_reg>
    ALTERA_UP_AVALON_RS232_INIT ( RS232_0, rs232_0);
 200047c:	01008034 	movhi	r4,512
 2000480:	21139e04 	addi	r4,r4,20088
 2000484:	200037c0 	call	200037c <alt_dev_reg>
    ALTERA_UP_AVALON_RS232_INIT ( RS232_1, rs232_1);
 2000488:	01008034 	movhi	r4,512
 200048c:	2113a904 	addi	r4,r4,20132
 2000490:	200037c0 	call	200037c <alt_dev_reg>
}
 2000494:	0001883a 	nop
 2000498:	e037883a 	mov	sp,fp
 200049c:	dfc00117 	ldw	ra,4(sp)
 20004a0:	df000017 	ldw	fp,0(sp)
 20004a4:	dec00204 	addi	sp,sp,8
 20004a8:	f800283a 	ret

020004ac <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
 20004ac:	defffd04 	addi	sp,sp,-12
 20004b0:	dfc00215 	stw	ra,8(sp)
 20004b4:	df000115 	stw	fp,4(sp)
 20004b8:	df000104 	addi	fp,sp,4
 20004bc:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
 20004c0:	d1600604 	addi	r5,gp,-32744
 20004c4:	e13fff17 	ldw	r4,-4(fp)
 20004c8:	200276c0 	call	200276c <alt_dev_llist_insert>
}
 20004cc:	e037883a 	mov	sp,fp
 20004d0:	dfc00117 	ldw	ra,4(sp)
 20004d4:	df000017 	ldw	fp,0(sp)
 20004d8:	dec00204 	addi	sp,sp,8
 20004dc:	f800283a 	ret

020004e0 <alt_epcs_flash_init>:
/*
 * alt_epcs_flash_init
 *
 */
int alt_epcs_flash_init(alt_flash_epcs_dev* flash)
{
 20004e0:	defffc04 	addi	sp,sp,-16
 20004e4:	dfc00315 	stw	ra,12(sp)
 20004e8:	df000215 	stw	fp,8(sp)
 20004ec:	df000204 	addi	fp,sp,8
 20004f0:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
 20004f4:	e03ffe15 	stw	zero,-8(fp)

  /* Set up function pointers and/or data structures as needed. */
  ret_code = alt_epcs_flash_query(flash);
 20004f8:	e13fff17 	ldw	r4,-4(fp)
 20004fc:	20005340 	call	2000534 <alt_epcs_flash_query>
 2000500:	e0bffe15 	stw	r2,-8(fp)
  */

  /*
  *  Register this device as a valid flash device type
  */
  if (!ret_code)
 2000504:	e0bffe17 	ldw	r2,-8(fp)
 2000508:	1000041e 	bne	r2,zero,200051c <alt_epcs_flash_init+0x3c>
    ret_code = alt_flash_device_register(&(flash->dev));
 200050c:	e0bfff17 	ldw	r2,-4(fp)
 2000510:	1009883a 	mov	r4,r2
 2000514:	20004ac0 	call	20004ac <alt_flash_device_register>
 2000518:	e0bffe15 	stw	r2,-8(fp)

  return ret_code;
 200051c:	e0bffe17 	ldw	r2,-8(fp)
}
 2000520:	e037883a 	mov	sp,fp
 2000524:	dfc00117 	ldw	ra,4(sp)
 2000528:	df000017 	ldw	fp,0(sp)
 200052c:	dec00204 	addi	sp,sp,8
 2000530:	f800283a 	ret

02000534 <alt_epcs_flash_query>:


static int alt_epcs_flash_query(alt_flash_epcs_dev* flash)
{
 2000534:	defffc04 	addi	sp,sp,-16
 2000538:	dfc00315 	stw	ra,12(sp)
 200053c:	df000215 	stw	fp,8(sp)
 2000540:	df000204 	addi	fp,sp,8
 2000544:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
 2000548:	e03ffe15 	stw	zero,-8(fp)
   * reset the device, or whatever, to ensure that
   * it's in a known working state.
  */
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
 200054c:	e0bfff17 	ldw	r2,-4(fp)
 2000550:	10003215 	stw	zero,200(r2)
  
  /* Send the RES command sequence */
  flash->silicon_id =
    epcs_read_electronic_signature(flash->register_base);
 2000554:	e0bfff17 	ldw	r2,-4(fp)
 2000558:	10802e17 	ldw	r2,184(r2)
 200055c:	1009883a 	mov	r4,r2
 2000560:	20023240 	call	2002324 <epcs_read_electronic_signature>
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
  
  /* Send the RES command sequence */
  flash->silicon_id =
 2000564:	10c03fcc 	andi	r3,r2,255
 2000568:	e0bfff17 	ldw	r2,-4(fp)
 200056c:	10c03015 	stw	r3,192(r2)
    epcs_read_electronic_signature(flash->register_base);

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
 2000570:	e0bfff17 	ldw	r2,-4(fp)
 2000574:	10803017 	ldw	r2,192(r2)
 2000578:	10800598 	cmpnei	r2,r2,22
 200057c:	10000a1e 	bne	r2,zero,20005a8 <alt_epcs_flash_query+0x74>
  {
    flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
 2000580:	e0bfff17 	ldw	r2,-4(fp)
 2000584:	00c02034 	movhi	r3,128
 2000588:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 128;
 200058c:	e0bfff17 	ldw	r2,-4(fp)
 2000590:	00c02004 	movi	r3,128
 2000594:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
 2000598:	e0bfff17 	ldw	r2,-4(fp)
 200059c:	00c00074 	movhi	r3,1
 20005a0:	10c01015 	stw	r3,64(r2)
 20005a4:	0000ce06 	br	20008e0 <alt_epcs_flash_query+0x3ac>
  }
  else if (flash->silicon_id == 0x14) /* EPCS16 */
 20005a8:	e0bfff17 	ldw	r2,-4(fp)
 20005ac:	10803017 	ldw	r2,192(r2)
 20005b0:	10800518 	cmpnei	r2,r2,20
 20005b4:	10000a1e 	bne	r2,zero,20005e0 <alt_epcs_flash_query+0xac>
  {
    flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
 20005b8:	e0bfff17 	ldw	r2,-4(fp)
 20005bc:	00c00834 	movhi	r3,32
 20005c0:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 32;
 20005c4:	e0bfff17 	ldw	r2,-4(fp)
 20005c8:	00c00804 	movi	r3,32
 20005cc:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
 20005d0:	e0bfff17 	ldw	r2,-4(fp)
 20005d4:	00c00074 	movhi	r3,1
 20005d8:	10c01015 	stw	r3,64(r2)
 20005dc:	0000c006 	br	20008e0 <alt_epcs_flash_query+0x3ac>
  }
  else if (flash->silicon_id == 0x13) /* EPCS8 */
 20005e0:	e0bfff17 	ldw	r2,-4(fp)
 20005e4:	10803017 	ldw	r2,192(r2)
 20005e8:	108004d8 	cmpnei	r2,r2,19
 20005ec:	10000a1e 	bne	r2,zero,2000618 <alt_epcs_flash_query+0xe4>
  {
    flash->dev.region_info[0].region_size = 8 * 1024 * 1024 / 8;
 20005f0:	e0bfff17 	ldw	r2,-4(fp)
 20005f4:	00c00434 	movhi	r3,16
 20005f8:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 16;
 20005fc:	e0bfff17 	ldw	r2,-4(fp)
 2000600:	00c00404 	movi	r3,16
 2000604:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
 2000608:	e0bfff17 	ldw	r2,-4(fp)
 200060c:	00c00074 	movhi	r3,1
 2000610:	10c01015 	stw	r3,64(r2)
 2000614:	0000b206 	br	20008e0 <alt_epcs_flash_query+0x3ac>
  }
  else if (flash->silicon_id == 0x12) /* EPCS4 */
 2000618:	e0bfff17 	ldw	r2,-4(fp)
 200061c:	10803017 	ldw	r2,192(r2)
 2000620:	10800498 	cmpnei	r2,r2,18
 2000624:	10000a1e 	bne	r2,zero,2000650 <alt_epcs_flash_query+0x11c>
  {
    flash->dev.region_info[0].region_size = 4 * 1024 * 1024 / 8;
 2000628:	e0bfff17 	ldw	r2,-4(fp)
 200062c:	00c00234 	movhi	r3,8
 2000630:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 8;
 2000634:	e0bfff17 	ldw	r2,-4(fp)
 2000638:	00c00204 	movi	r3,8
 200063c:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
 2000640:	e0bfff17 	ldw	r2,-4(fp)
 2000644:	00c00074 	movhi	r3,1
 2000648:	10c01015 	stw	r3,64(r2)
 200064c:	0000a406 	br	20008e0 <alt_epcs_flash_query+0x3ac>
  }
  else if (flash->silicon_id == 0x10) /* EPCS1 */
 2000650:	e0bfff17 	ldw	r2,-4(fp)
 2000654:	10803017 	ldw	r2,192(r2)
 2000658:	10800418 	cmpnei	r2,r2,16
 200065c:	10000a1e 	bne	r2,zero,2000688 <alt_epcs_flash_query+0x154>
  {
    flash->dev.region_info[0].region_size = 1 * 1024 * 1024 / 8;
 2000660:	e0bfff17 	ldw	r2,-4(fp)
 2000664:	00c000b4 	movhi	r3,2
 2000668:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 4;
 200066c:	e0bfff17 	ldw	r2,-4(fp)
 2000670:	00c00104 	movi	r3,4
 2000674:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 32768;
 2000678:	e0bfff17 	ldw	r2,-4(fp)
 200067c:	00e00014 	movui	r3,32768
 2000680:	10c01015 	stw	r3,64(r2)
 2000684:	00009606 	br	20008e0 <alt_epcs_flash_query+0x3ac>
  {
    /* 
     * Read electronic signature doesn't work for newer devices; try 
     * the "Read Device ID" command" before giving up.
     */
    flash->silicon_id = epcs_read_device_id(flash->register_base);
 2000688:	e0bfff17 	ldw	r2,-4(fp)
 200068c:	10802e17 	ldw	r2,184(r2)
 2000690:	1009883a 	mov	r4,r2
 2000694:	200238c0 	call	200238c <epcs_read_device_id>
 2000698:	1007883a 	mov	r3,r2
 200069c:	e0bfff17 	ldw	r2,-4(fp)
 20006a0:	10c03015 	stw	r3,192(r2)
    /*
     * Last byte is the density ID. Note the difference between
     * EPCS128 and EPCQ128 -- arranged differently, though the 
     * least significant byte of each is '0x18'.
     */
    if((flash->silicon_id & 0xFFFFFF) == 0x20BA15) /* EPCQ16 */
 20006a4:	e0bfff17 	ldw	r2,-4(fp)
 20006a8:	10c03017 	ldw	r3,192(r2)
 20006ac:	00804034 	movhi	r2,256
 20006b0:	10bfffc4 	addi	r2,r2,-1
 20006b4:	1886703a 	and	r3,r3,r2
 20006b8:	00800874 	movhi	r2,33
 20006bc:	10ae8544 	addi	r2,r2,-17899
 20006c0:	18800a1e 	bne	r3,r2,20006ec <alt_epcs_flash_query+0x1b8>
    {
      flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
 20006c4:	e0bfff17 	ldw	r2,-4(fp)
 20006c8:	00c00834 	movhi	r3,32
 20006cc:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 32; /* number of sectors */
 20006d0:	e0bfff17 	ldw	r2,-4(fp)
 20006d4:	00c00804 	movi	r3,32
 20006d8:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 20006dc:	e0bfff17 	ldw	r2,-4(fp)
 20006e0:	00c00074 	movhi	r3,1
 20006e4:	10c01015 	stw	r3,64(r2)
 20006e8:	00007d06 	br	20008e0 <alt_epcs_flash_query+0x3ac>
    }
    else if((flash->silicon_id & 0xFFFFFF) == 0x20BA16) /* EPCQ32 */
 20006ec:	e0bfff17 	ldw	r2,-4(fp)
 20006f0:	10c03017 	ldw	r3,192(r2)
 20006f4:	00804034 	movhi	r2,256
 20006f8:	10bfffc4 	addi	r2,r2,-1
 20006fc:	1886703a 	and	r3,r3,r2
 2000700:	00800874 	movhi	r2,33
 2000704:	10ae8584 	addi	r2,r2,-17898
 2000708:	18800a1e 	bne	r3,r2,2000734 <alt_epcs_flash_query+0x200>
    {
      flash->dev.region_info[0].region_size = 32 * 1024 * 1024 / 8;
 200070c:	e0bfff17 	ldw	r2,-4(fp)
 2000710:	00c01034 	movhi	r3,64
 2000714:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 64; /* number of sectors */
 2000718:	e0bfff17 	ldw	r2,-4(fp)
 200071c:	00c01004 	movi	r3,64
 2000720:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 2000724:	e0bfff17 	ldw	r2,-4(fp)
 2000728:	00c00074 	movhi	r3,1
 200072c:	10c01015 	stw	r3,64(r2)
 2000730:	00006b06 	br	20008e0 <alt_epcs_flash_query+0x3ac>
    }
    else if((flash->silicon_id & 0xFFFFFF) == 0x20BA17) /* EPCQ64 */
 2000734:	e0bfff17 	ldw	r2,-4(fp)
 2000738:	10c03017 	ldw	r3,192(r2)
 200073c:	00804034 	movhi	r2,256
 2000740:	10bfffc4 	addi	r2,r2,-1
 2000744:	1886703a 	and	r3,r3,r2
 2000748:	00800874 	movhi	r2,33
 200074c:	10ae85c4 	addi	r2,r2,-17897
 2000750:	18800a1e 	bne	r3,r2,200077c <alt_epcs_flash_query+0x248>
    {
      flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
 2000754:	e0bfff17 	ldw	r2,-4(fp)
 2000758:	00c02034 	movhi	r3,128
 200075c:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 128; /* number of sectors */
 2000760:	e0bfff17 	ldw	r2,-4(fp)
 2000764:	00c02004 	movi	r3,128
 2000768:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 200076c:	e0bfff17 	ldw	r2,-4(fp)
 2000770:	00c00074 	movhi	r3,1
 2000774:	10c01015 	stw	r3,64(r2)
 2000778:	00005906 	br	20008e0 <alt_epcs_flash_query+0x3ac>
    }
    else if((flash->silicon_id & 0xFFFFFF) == 0x20BA18) /* EPCQ128 */
 200077c:	e0bfff17 	ldw	r2,-4(fp)
 2000780:	10c03017 	ldw	r3,192(r2)
 2000784:	00804034 	movhi	r2,256
 2000788:	10bfffc4 	addi	r2,r2,-1
 200078c:	1886703a 	and	r3,r3,r2
 2000790:	00800874 	movhi	r2,33
 2000794:	10ae8604 	addi	r2,r2,-17896
 2000798:	18800a1e 	bne	r3,r2,20007c4 <alt_epcs_flash_query+0x290>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
 200079c:	e0bfff17 	ldw	r2,-4(fp)
 20007a0:	00c04034 	movhi	r3,256
 20007a4:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 256; /* number of sectors */
 20007a8:	e0bfff17 	ldw	r2,-4(fp)
 20007ac:	00c04004 	movi	r3,256
 20007b0:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 20007b4:	e0bfff17 	ldw	r2,-4(fp)
 20007b8:	00c00074 	movhi	r3,1
 20007bc:	10c01015 	stw	r3,64(r2)
 20007c0:	00004706 	br	20008e0 <alt_epcs_flash_query+0x3ac>
    }
    else if((flash->silicon_id & 0xFF) == 0x18) /* EPCS128 */
 20007c4:	e0bfff17 	ldw	r2,-4(fp)
 20007c8:	10803017 	ldw	r2,192(r2)
 20007cc:	10803fcc 	andi	r2,r2,255
 20007d0:	10800618 	cmpnei	r2,r2,24
 20007d4:	10000a1e 	bne	r2,zero,2000800 <alt_epcs_flash_query+0x2cc>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
 20007d8:	e0bfff17 	ldw	r2,-4(fp)
 20007dc:	00c04034 	movhi	r3,256
 20007e0:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 64;
 20007e4:	e0bfff17 	ldw	r2,-4(fp)
 20007e8:	00c01004 	movi	r3,64
 20007ec:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 262144;
 20007f0:	e0bfff17 	ldw	r2,-4(fp)
 20007f4:	00c00134 	movhi	r3,4
 20007f8:	10c01015 	stw	r3,64(r2)
 20007fc:	00003806 	br	20008e0 <alt_epcs_flash_query+0x3ac>
    }
    else if((flash->silicon_id & 0xFF ) == 0x19) /* EPCQ256 */
 2000800:	e0bfff17 	ldw	r2,-4(fp)
 2000804:	10803017 	ldw	r2,192(r2)
 2000808:	10803fcc 	andi	r2,r2,255
 200080c:	10800658 	cmpnei	r2,r2,25
 2000810:	10000d1e 	bne	r2,zero,2000848 <alt_epcs_flash_query+0x314>
    {
      flash->dev.region_info[0].region_size = 256 * 1024 * 1024 / 8;
 2000814:	e0bfff17 	ldw	r2,-4(fp)
 2000818:	00c08034 	movhi	r3,512
 200081c:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 512; /* number of sectors */
 2000820:	e0bfff17 	ldw	r2,-4(fp)
 2000824:	00c08004 	movi	r3,512
 2000828:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 200082c:	e0bfff17 	ldw	r2,-4(fp)
 2000830:	00c00074 	movhi	r3,1
 2000834:	10c01015 	stw	r3,64(r2)
       * must first be programmed into the device, though. To complicate things, 
       * other Altera IP expects the chip to be in 3 byte address mode when they 
       * start using it. To be nice, we'll place the device into 4-byte address mode
       * when we need to, and take it back out when we're done.
       */
      flash->four_bytes_mode = 1;
 2000838:	e0bfff17 	ldw	r2,-4(fp)
 200083c:	00c00044 	movi	r3,1
 2000840:	10c03215 	stw	r3,200(r2)
 2000844:	00002606 	br	20008e0 <alt_epcs_flash_query+0x3ac>
    }
    else if((flash->silicon_id & 0xFF ) == 0x20) /* EPCQ512 */
 2000848:	e0bfff17 	ldw	r2,-4(fp)
 200084c:	10803017 	ldw	r2,192(r2)
 2000850:	10803fcc 	andi	r2,r2,255
 2000854:	10800818 	cmpnei	r2,r2,32
 2000858:	10000d1e 	bne	r2,zero,2000890 <alt_epcs_flash_query+0x35c>
    {
      flash->dev.region_info[0].region_size = 512 * 1024 * 1024 / 8;
 200085c:	e0bfff17 	ldw	r2,-4(fp)
 2000860:	00c10034 	movhi	r3,1024
 2000864:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 1024; /* number of sectors */
 2000868:	e0bfff17 	ldw	r2,-4(fp)
 200086c:	00c10004 	movi	r3,1024
 2000870:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 2000874:	e0bfff17 	ldw	r2,-4(fp)
 2000878:	00c00074 	movhi	r3,1
 200087c:	10c01015 	stw	r3,64(r2)

      /* Enable 4-bytes address mode if the device density is greater than 256Mbit. */
      flash->four_bytes_mode = 1;
 2000880:	e0bfff17 	ldw	r2,-4(fp)
 2000884:	00c00044 	movi	r3,1
 2000888:	10c03215 	stw	r3,200(r2)
 200088c:	00001406 	br	20008e0 <alt_epcs_flash_query+0x3ac>
    }
    else if((flash->silicon_id & 0xFF ) == 0x21) /* EPCQ1024 */
 2000890:	e0bfff17 	ldw	r2,-4(fp)
 2000894:	10803017 	ldw	r2,192(r2)
 2000898:	10803fcc 	andi	r2,r2,255
 200089c:	10800858 	cmpnei	r2,r2,33
 20008a0:	10000d1e 	bne	r2,zero,20008d8 <alt_epcs_flash_query+0x3a4>
    {
      flash->dev.region_info[0].region_size = 1024 * 1024 * 1024 / 8;
 20008a4:	e0bfff17 	ldw	r2,-4(fp)
 20008a8:	00c20034 	movhi	r3,2048
 20008ac:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 2048; /* number of sectors */
 20008b0:	e0bfff17 	ldw	r2,-4(fp)
 20008b4:	00c20004 	movi	r3,2048
 20008b8:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 20008bc:	e0bfff17 	ldw	r2,-4(fp)
 20008c0:	00c00074 	movhi	r3,1
 20008c4:	10c01015 	stw	r3,64(r2)

      /* Enable 4-bytes address mode if the device density is greater than 256Mbit. */
      flash->four_bytes_mode = 1;
 20008c8:	e0bfff17 	ldw	r2,-4(fp)
 20008cc:	00c00044 	movi	r3,1
 20008d0:	10c03215 	stw	r3,200(r2)
 20008d4:	00000206 	br	20008e0 <alt_epcs_flash_query+0x3ac>
    }
    else 
    {
      ret_code = -ENODEV; /* No known device found! */
 20008d8:	00bffb44 	movi	r2,-19
 20008dc:	e0bffe15 	stw	r2,-8(fp)
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
 20008e0:	e0bfff17 	ldw	r2,-4(fp)
 20008e4:	10800e17 	ldw	r2,56(r2)
 20008e8:	1007883a 	mov	r3,r2
 20008ec:	e0bfff17 	ldw	r2,-4(fp)
 20008f0:	10c02f15 	stw	r3,188(r2)
  flash->dev.number_of_regions = 1;
 20008f4:	e0bfff17 	ldw	r2,-4(fp)
 20008f8:	00c00044 	movi	r3,1
 20008fc:	10c00c15 	stw	r3,48(r2)
  flash->dev.region_info[0].offset = 0;
 2000900:	e0bfff17 	ldw	r2,-4(fp)
 2000904:	10000d15 	stw	zero,52(r2)
  flash->page_size = 256;
 2000908:	e0bfff17 	ldw	r2,-4(fp)
 200090c:	00c04004 	movi	r3,256
 2000910:	10c03115 	stw	r3,196(r2)

  /* Consider clearing all BP bits here. */
  return ret_code;
 2000914:	e0bffe17 	ldw	r2,-8(fp)
}
 2000918:	e037883a 	mov	sp,fp
 200091c:	dfc00117 	ldw	ra,4(sp)
 2000920:	df000017 	ldw	fp,0(sp)
 2000924:	dec00204 	addi	sp,sp,8
 2000928:	f800283a 	ret

0200092c <alt_epcs_flash_memcmp>:
  alt_flash_dev* flash_info,
  const void* src_buffer,
  int offset,
  size_t n
)
{
 200092c:	deffee04 	addi	sp,sp,-72
 2000930:	dfc01115 	stw	ra,68(sp)
 2000934:	df001015 	stw	fp,64(sp)
 2000938:	df001004 	addi	fp,sp,64
 200093c:	e13ffc15 	stw	r4,-16(fp)
 2000940:	e17ffd15 	stw	r5,-12(fp)
 2000944:	e1bffe15 	stw	r6,-8(fp)
 2000948:	e1ffff15 	stw	r7,-4(fp)
  /*
   * Compare chunks of memory at a time, for better serial-flash
   * read efficiency.
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
 200094c:	00800804 	movi	r2,32
 2000950:	e0bff115 	stw	r2,-60(fp)
  int current_offset = 0;
 2000954:	e03ff015 	stw	zero,-64(fp)

  while (n > 0)
 2000958:	00002706 	br	20009f8 <alt_epcs_flash_memcmp+0xcc>
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
 200095c:	e0fff117 	ldw	r3,-60(fp)
 2000960:	e0bfff17 	ldw	r2,-4(fp)
 2000964:	1880012e 	bgeu	r3,r2,200096c <alt_epcs_flash_memcmp+0x40>
 2000968:	1805883a 	mov	r2,r3
 200096c:	e0bff215 	stw	r2,-56(fp)
    int this_chunk_cmp;

    if (
      alt_epcs_flash_read(
 2000970:	e0fffe17 	ldw	r3,-8(fp)
 2000974:	e0bff017 	ldw	r2,-64(fp)
 2000978:	1885883a 	add	r2,r3,r2
 200097c:	e0fff404 	addi	r3,fp,-48
 2000980:	e1fff217 	ldw	r7,-56(fp)
 2000984:	180d883a 	mov	r6,r3
 2000988:	100b883a 	mov	r5,r2
 200098c:	e13ffc17 	ldw	r4,-16(fp)
 2000990:	2000f100 	call	2000f10 <alt_epcs_flash_read>
  while (n > 0)
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    int this_chunk_cmp;

    if (
 2000994:	1000020e 	bge	r2,zero,20009a0 <alt_epcs_flash_memcmp+0x74>
    {
      /*
      * If the read fails, I'm not sure what the appropriate action is.
      * Compare success seems wrong, so make it compare fail.
      */
      return -1;
 2000998:	00bfffc4 	movi	r2,-1
 200099c:	00001906 	br	2000a04 <alt_epcs_flash_memcmp+0xd8>
    }

    /* Compare this chunk against the source memory buffer. */
    this_chunk_cmp = memcmp(&((unsigned char*)(src_buffer))[current_offset], chunk_buffer, this_chunk_size);
 20009a0:	e0bff017 	ldw	r2,-64(fp)
 20009a4:	e0fffd17 	ldw	r3,-12(fp)
 20009a8:	1885883a 	add	r2,r3,r2
 20009ac:	e13ff217 	ldw	r4,-56(fp)
 20009b0:	e0fff404 	addi	r3,fp,-48
 20009b4:	200d883a 	mov	r6,r4
 20009b8:	180b883a 	mov	r5,r3
 20009bc:	1009883a 	mov	r4,r2
 20009c0:	200367c0 	call	200367c <memcmp>
 20009c4:	e0bff315 	stw	r2,-52(fp)
    if (this_chunk_cmp)
 20009c8:	e0bff317 	ldw	r2,-52(fp)
 20009cc:	10000226 	beq	r2,zero,20009d8 <alt_epcs_flash_memcmp+0xac>
    {
      return this_chunk_cmp;
 20009d0:	e0bff317 	ldw	r2,-52(fp)
 20009d4:	00000b06 	br	2000a04 <alt_epcs_flash_memcmp+0xd8>
    }

    n -= this_chunk_size;
 20009d8:	e0bff217 	ldw	r2,-56(fp)
 20009dc:	e0ffff17 	ldw	r3,-4(fp)
 20009e0:	1885c83a 	sub	r2,r3,r2
 20009e4:	e0bfff15 	stw	r2,-4(fp)
    current_offset += this_chunk_size;
 20009e8:	e0fff017 	ldw	r3,-64(fp)
 20009ec:	e0bff217 	ldw	r2,-56(fp)
 20009f0:	1885883a 	add	r2,r3,r2
 20009f4:	e0bff015 	stw	r2,-64(fp)
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  int current_offset = 0;

  while (n > 0)
 20009f8:	e0bfff17 	ldw	r2,-4(fp)
 20009fc:	103fd71e 	bne	r2,zero,200095c <__reset+0xfdfff95c>
  }

  /*
   * If execution made it to this point, compare is successful.
   */
  return 0;
 2000a00:	0005883a 	mov	r2,zero
}
 2000a04:	e037883a 	mov	sp,fp
 2000a08:	dfc00117 	ldw	ra,4(sp)
 2000a0c:	df000017 	ldw	fp,0(sp)
 2000a10:	dec00204 	addi	sp,sp,8
 2000a14:	f800283a 	ret

02000a18 <alt_epcs_flash_write>:
 * large buffer to tie up in our programming library, when not all users will
 * want that functionality.
 */
int alt_epcs_flash_write(alt_flash_dev* flash_info, int offset,
                          const void* src_addr, int length)
{
 2000a18:	defff404 	addi	sp,sp,-48
 2000a1c:	dfc00b15 	stw	ra,44(sp)
 2000a20:	df000a15 	stw	fp,40(sp)
 2000a24:	df000a04 	addi	fp,sp,40
 2000a28:	e13ffc15 	stw	r4,-16(fp)
 2000a2c:	e17ffd15 	stw	r5,-12(fp)
 2000a30:	e1bffe15 	stw	r6,-8(fp)
 2000a34:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
 2000a38:	e03ff715 	stw	zero,-36(fp)
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
 2000a3c:	e03ff815 	stw	zero,-32(fp)
 2000a40:	00008306 	br	2000c50 <alt_epcs_flash_write+0x238>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
 2000a44:	e0fffc17 	ldw	r3,-16(fp)
 2000a48:	e0bff817 	ldw	r2,-32(fp)
 2000a4c:	1004913a 	slli	r2,r2,4
 2000a50:	1885883a 	add	r2,r3,r2
 2000a54:	10800d04 	addi	r2,r2,52
 2000a58:	10800017 	ldw	r2,0(r2)
 2000a5c:	e0fffd17 	ldw	r3,-12(fp)
 2000a60:	18807816 	blt	r3,r2,2000c44 <alt_epcs_flash_write+0x22c>
      (offset < (flash_info->region_info[i].offset +
 2000a64:	e0fffc17 	ldw	r3,-16(fp)
 2000a68:	e0bff817 	ldw	r2,-32(fp)
 2000a6c:	1004913a 	slli	r2,r2,4
 2000a70:	1885883a 	add	r2,r3,r2
 2000a74:	10800d04 	addi	r2,r2,52
 2000a78:	10c00017 	ldw	r3,0(r2)
      flash_info->region_info[i].region_size)))
 2000a7c:	e13ffc17 	ldw	r4,-16(fp)
 2000a80:	e0bff817 	ldw	r2,-32(fp)
 2000a84:	1004913a 	slli	r2,r2,4
 2000a88:	2085883a 	add	r2,r4,r2
 2000a8c:	10800e04 	addi	r2,r2,56
 2000a90:	10800017 	ldw	r2,0(r2)
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
      (offset < (flash_info->region_info[i].offset +
 2000a94:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
 2000a98:	e0fffd17 	ldw	r3,-12(fp)
 2000a9c:	1880690e 	bge	r3,r2,2000c44 <alt_epcs_flash_write+0x22c>
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;
 2000aa0:	e0fffc17 	ldw	r3,-16(fp)
 2000aa4:	e0bff817 	ldw	r2,-32(fp)
 2000aa8:	1004913a 	slli	r2,r2,4
 2000aac:	1885883a 	add	r2,r3,r2
 2000ab0:	10800d04 	addi	r2,r2,52
 2000ab4:	10800017 	ldw	r2,0(r2)
 2000ab8:	e0bffa15 	stw	r2,-24(fp)

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
 2000abc:	e03ff915 	stw	zero,-28(fp)
 2000ac0:	00005806 	br	2000c24 <alt_epcs_flash_write+0x20c>
      {
        if ((offset >= current_offset ) &&
 2000ac4:	e0fffd17 	ldw	r3,-12(fp)
 2000ac8:	e0bffa17 	ldw	r2,-24(fp)
 2000acc:	18804916 	blt	r3,r2,2000bf4 <alt_epcs_flash_write+0x1dc>
            (offset < (current_offset +
            flash_info->region_info[i].block_size)))
 2000ad0:	e0fffc17 	ldw	r3,-16(fp)
 2000ad4:	e0bff817 	ldw	r2,-32(fp)
 2000ad8:	10800104 	addi	r2,r2,4
 2000adc:	1004913a 	slli	r2,r2,4
 2000ae0:	1885883a 	add	r2,r3,r2
 2000ae4:	10c00017 	ldw	r3,0(r2)
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) &&
            (offset < (current_offset +
 2000ae8:	e0bffa17 	ldw	r2,-24(fp)
 2000aec:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) &&
 2000af0:	e0fffd17 	ldw	r3,-12(fp)
 2000af4:	18803f0e 	bge	r3,r2,2000bf4 <alt_epcs_flash_write+0x1dc>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash_info->region_info[i].block_size
 2000af8:	e0fffc17 	ldw	r3,-16(fp)
 2000afc:	e0bff817 	ldw	r2,-32(fp)
 2000b00:	10800104 	addi	r2,r2,4
 2000b04:	1004913a 	slli	r2,r2,4
 2000b08:	1885883a 	add	r2,r3,r2
 2000b0c:	10c00017 	ldw	r3,0(r2)
 2000b10:	e0bffa17 	ldw	r2,-24(fp)
 2000b14:	1887883a 	add	r3,r3,r2
 2000b18:	e0bffd17 	ldw	r2,-12(fp)
 2000b1c:	1885c83a 	sub	r2,r3,r2
 2000b20:	e0bffb15 	stw	r2,-20(fp)
                            - offset);
          data_to_write = MIN(data_to_write, length);
 2000b24:	e0fffb17 	ldw	r3,-20(fp)
 2000b28:	e0bfff17 	ldw	r2,-4(fp)
 2000b2c:	1880010e 	bge	r3,r2,2000b34 <alt_epcs_flash_write+0x11c>
 2000b30:	1805883a 	mov	r2,r3
 2000b34:	e0bffb15 	stw	r2,-20(fp)

          if(alt_epcs_flash_memcmp(flash_info, src_addr, offset, data_to_write))
 2000b38:	e0bffb17 	ldw	r2,-20(fp)
 2000b3c:	100f883a 	mov	r7,r2
 2000b40:	e1bffd17 	ldw	r6,-12(fp)
 2000b44:	e17ffe17 	ldw	r5,-8(fp)
 2000b48:	e13ffc17 	ldw	r4,-16(fp)
 2000b4c:	200092c0 	call	200092c <alt_epcs_flash_memcmp>
 2000b50:	10001226 	beq	r2,zero,2000b9c <alt_epcs_flash_write+0x184>
          {
            ret_code = (*flash_info->erase_block)(flash_info, current_offset);
 2000b54:	e0bffc17 	ldw	r2,-16(fp)
 2000b58:	10800817 	ldw	r2,32(r2)
 2000b5c:	e17ffa17 	ldw	r5,-24(fp)
 2000b60:	e13ffc17 	ldw	r4,-16(fp)
 2000b64:	103ee83a 	callr	r2
 2000b68:	e0bff715 	stw	r2,-36(fp)

            if (!ret_code)
 2000b6c:	e0bff717 	ldw	r2,-36(fp)
 2000b70:	10000a1e 	bne	r2,zero,2000b9c <alt_epcs_flash_write+0x184>
            {
              ret_code = (*flash_info->write_block)(
 2000b74:	e0bffc17 	ldw	r2,-16(fp)
 2000b78:	10800917 	ldw	r2,36(r2)
 2000b7c:	e0fffb17 	ldw	r3,-20(fp)
 2000b80:	d8c00015 	stw	r3,0(sp)
 2000b84:	e1fffe17 	ldw	r7,-8(fp)
 2000b88:	e1bffd17 	ldw	r6,-12(fp)
 2000b8c:	e17ffa17 	ldw	r5,-24(fp)
 2000b90:	e13ffc17 	ldw	r4,-16(fp)
 2000b94:	103ee83a 	callr	r2
 2000b98:	e0bff715 	stw	r2,-36(fp)
                                                  data_to_write);
            }
          }

          /* Was this the last block? */
          if ((length == data_to_write) || ret_code)
 2000b9c:	e0ffff17 	ldw	r3,-4(fp)
 2000ba0:	e0bffb17 	ldw	r2,-20(fp)
 2000ba4:	18802e26 	beq	r3,r2,2000c60 <alt_epcs_flash_write+0x248>
 2000ba8:	e0bff717 	ldw	r2,-36(fp)
 2000bac:	10002c1e 	bne	r2,zero,2000c60 <alt_epcs_flash_write+0x248>
          {
            goto finished;
          }

          length -= data_to_write;
 2000bb0:	e0ffff17 	ldw	r3,-4(fp)
 2000bb4:	e0bffb17 	ldw	r2,-20(fp)
 2000bb8:	1885c83a 	sub	r2,r3,r2
 2000bbc:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash_info->region_info[i].block_size;
 2000bc0:	e0fffc17 	ldw	r3,-16(fp)
 2000bc4:	e0bff817 	ldw	r2,-32(fp)
 2000bc8:	10800104 	addi	r2,r2,4
 2000bcc:	1004913a 	slli	r2,r2,4
 2000bd0:	1885883a 	add	r2,r3,r2
 2000bd4:	10c00017 	ldw	r3,0(r2)
 2000bd8:	e0bffa17 	ldw	r2,-24(fp)
 2000bdc:	1885883a 	add	r2,r3,r2
 2000be0:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
 2000be4:	e0bffb17 	ldw	r2,-20(fp)
 2000be8:	e0fffe17 	ldw	r3,-8(fp)
 2000bec:	1885883a 	add	r2,r3,r2
 2000bf0:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash_info->region_info[i].block_size;
 2000bf4:	e0fffc17 	ldw	r3,-16(fp)
 2000bf8:	e0bff817 	ldw	r2,-32(fp)
 2000bfc:	10800104 	addi	r2,r2,4
 2000c00:	1004913a 	slli	r2,r2,4
 2000c04:	1885883a 	add	r2,r3,r2
 2000c08:	10800017 	ldw	r2,0(r2)
 2000c0c:	e0fffa17 	ldw	r3,-24(fp)
 2000c10:	1885883a 	add	r2,r3,r2
 2000c14:	e0bffa15 	stw	r2,-24(fp)
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
 2000c18:	e0bff917 	ldw	r2,-28(fp)
 2000c1c:	10800044 	addi	r2,r2,1
 2000c20:	e0bff915 	stw	r2,-28(fp)
 2000c24:	e0fffc17 	ldw	r3,-16(fp)
 2000c28:	e0bff817 	ldw	r2,-32(fp)
 2000c2c:	1004913a 	slli	r2,r2,4
 2000c30:	1885883a 	add	r2,r3,r2
 2000c34:	10800f04 	addi	r2,r2,60
 2000c38:	10800017 	ldw	r2,0(r2)
 2000c3c:	e0fff917 	ldw	r3,-28(fp)
 2000c40:	18bfa016 	blt	r3,r2,2000ac4 <__reset+0xfdfffac4>
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
 2000c44:	e0bff817 	ldw	r2,-32(fp)
 2000c48:	10800044 	addi	r2,r2,1
 2000c4c:	e0bff815 	stw	r2,-32(fp)
 2000c50:	e0bffc17 	ldw	r2,-16(fp)
 2000c54:	10800c17 	ldw	r2,48(r2)
 2000c58:	e0fff817 	ldw	r3,-32(fp)
 2000c5c:	18bf7916 	blt	r3,r2,2000a44 <__reset+0xfdfffa44>
      }
    }
  }

finished:
  return ret_code;
 2000c60:	e0bff717 	ldw	r2,-36(fp)
}
 2000c64:	e037883a 	mov	sp,fp
 2000c68:	dfc00117 	ldw	ra,4(sp)
 2000c6c:	df000017 	ldw	fp,0(sp)
 2000c70:	dec00204 	addi	sp,sp,8
 2000c74:	f800283a 	ret

02000c78 <alt_epcs_flash_get_info>:
 *
 *  Pass the table of erase blocks to the user
 */
int alt_epcs_flash_get_info(alt_flash_fd* fd, flash_region** info,
                            int* number_of_regions)
{
 2000c78:	defffa04 	addi	sp,sp,-24
 2000c7c:	df000515 	stw	fp,20(sp)
 2000c80:	df000504 	addi	fp,sp,20
 2000c84:	e13ffd15 	stw	r4,-12(fp)
 2000c88:	e17ffe15 	stw	r5,-8(fp)
 2000c8c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
 2000c90:	e03ffb15 	stw	zero,-20(fp)

  alt_flash_dev* flash = (alt_flash_dev*)fd;
 2000c94:	e0bffd17 	ldw	r2,-12(fp)
 2000c98:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
 2000c9c:	e0bffc17 	ldw	r2,-16(fp)
 2000ca0:	10c00c17 	ldw	r3,48(r2)
 2000ca4:	e0bfff17 	ldw	r2,-4(fp)
 2000ca8:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
 2000cac:	e0bffc17 	ldw	r2,-16(fp)
 2000cb0:	10800c17 	ldw	r2,48(r2)
 2000cb4:	1000031e 	bne	r2,zero,2000cc4 <alt_epcs_flash_get_info+0x4c>
  {
    ret_code = -EIO;
 2000cb8:	00bffec4 	movi	r2,-5
 2000cbc:	e0bffb15 	stw	r2,-20(fp)
 2000cc0:	00000b06 	br	2000cf0 <alt_epcs_flash_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 2000cc4:	e0bffc17 	ldw	r2,-16(fp)
 2000cc8:	10800c17 	ldw	r2,48(r2)
 2000ccc:	10800250 	cmplti	r2,r2,9
 2000cd0:	1000031e 	bne	r2,zero,2000ce0 <alt_epcs_flash_get_info+0x68>
  {
    ret_code = -ENOMEM;
 2000cd4:	00bffd04 	movi	r2,-12
 2000cd8:	e0bffb15 	stw	r2,-20(fp)
 2000cdc:	00000406 	br	2000cf0 <alt_epcs_flash_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
 2000ce0:	e0bffc17 	ldw	r2,-16(fp)
 2000ce4:	10c00d04 	addi	r3,r2,52
 2000ce8:	e0bffe17 	ldw	r2,-8(fp)
 2000cec:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
 2000cf0:	e0bffb17 	ldw	r2,-20(fp)
}
 2000cf4:	e037883a 	mov	sp,fp
 2000cf8:	df000017 	ldw	fp,0(sp)
 2000cfc:	dec00104 	addi	sp,sp,4
 2000d00:	f800283a 	ret

02000d04 <alt_epcs_test_address>:


/* This might be a candidate for optimization.  Precompute the last-address? */
static ALT_INLINE int alt_epcs_test_address(alt_flash_dev* flash_info, int offset)
{
 2000d04:	defff904 	addi	sp,sp,-28
 2000d08:	df000615 	stw	fp,24(sp)
 2000d0c:	df000604 	addi	fp,sp,24
 2000d10:	e13ffe15 	stw	r4,-8(fp)
 2000d14:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
 2000d18:	e03ffa15 	stw	zero,-24(fp)
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
 2000d1c:	e0bffe17 	ldw	r2,-8(fp)
 2000d20:	e0bffb15 	stw	r2,-20(fp)

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
 2000d24:	e0bffb17 	ldw	r2,-20(fp)
 2000d28:	10800c17 	ldw	r2,48(r2)
 2000d2c:	10bfffc4 	addi	r2,r2,-1
 2000d30:	e0bffc15 	stw	r2,-16(fp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
 2000d34:	e0fffb17 	ldw	r3,-20(fp)
 2000d38:	e0bffc17 	ldw	r2,-16(fp)
 2000d3c:	1004913a 	slli	r2,r2,4
 2000d40:	1885883a 	add	r2,r3,r2
 2000d44:	10800d04 	addi	r2,r2,52
 2000d48:	10800017 	ldw	r2,0(r2)
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  alt_u32 last_device_address =
    -1 +
 2000d4c:	10ffffc4 	addi	r3,r2,-1
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;
 2000d50:	e13ffb17 	ldw	r4,-20(fp)
 2000d54:	e0bffc17 	ldw	r2,-16(fp)
 2000d58:	1004913a 	slli	r2,r2,4
 2000d5c:	2085883a 	add	r2,r4,r2
 2000d60:	10800e04 	addi	r2,r2,56
 2000d64:	10800017 	ldw	r2,0(r2)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
 2000d68:	1885883a 	add	r2,r3,r2
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  alt_u32 last_device_address =
 2000d6c:	e0bffd15 	stw	r2,-12(fp)
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;

  if (offset > last_device_address)
 2000d70:	e0bfff17 	ldw	r2,-4(fp)
 2000d74:	e0fffd17 	ldw	r3,-12(fp)
 2000d78:	1880022e 	bgeu	r3,r2,2000d84 <alt_epcs_test_address+0x80>
  {
    /* Someone tried to erase a block outside of this device's range. */
    ret_code = -EIO;
 2000d7c:	00bffec4 	movi	r2,-5
 2000d80:	e0bffa15 	stw	r2,-24(fp)
  }
  return ret_code;
 2000d84:	e0bffa17 	ldw	r2,-24(fp)
}
 2000d88:	e037883a 	mov	sp,fp
 2000d8c:	df000017 	ldw	fp,0(sp)
 2000d90:	dec00104 	addi	sp,sp,4
 2000d94:	f800283a 	ret

02000d98 <alt_epcs_flash_erase_block>:
 *
 * Erase the selected erase block ("sector erase", from the POV
 * of the EPCS data sheet).
 */
int alt_epcs_flash_erase_block(alt_flash_dev* flash_info, int block_offset)
{
 2000d98:	defffa04 	addi	sp,sp,-24
 2000d9c:	dfc00515 	stw	ra,20(sp)
 2000da0:	df000415 	stw	fp,16(sp)
 2000da4:	df000404 	addi	fp,sp,16
 2000da8:	e13ffe15 	stw	r4,-8(fp)
 2000dac:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
 2000db0:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
 2000db4:	e0bffe17 	ldw	r2,-8(fp)
 2000db8:	e0bffd15 	stw	r2,-12(fp)

  ret_code = alt_epcs_test_address(flash_info, block_offset);
 2000dbc:	e17fff17 	ldw	r5,-4(fp)
 2000dc0:	e13ffe17 	ldw	r4,-8(fp)
 2000dc4:	2000d040 	call	2000d04 <alt_epcs_test_address>
 2000dc8:	e0bffc15 	stw	r2,-16(fp)

  if (ret_code >= 0)
 2000dcc:	e0bffc17 	ldw	r2,-16(fp)
 2000dd0:	10000916 	blt	r2,zero,2000df8 <alt_epcs_flash_erase_block+0x60>
  {
    /* Send the Sector Erase command, whose 3 address bytes are anywhere
     * within the chosen sector.
     */
    epcs_sector_erase(f->register_base, block_offset, f->four_bytes_mode);
 2000dd4:	e0bffd17 	ldw	r2,-12(fp)
 2000dd8:	10c02e17 	ldw	r3,184(r2)
 2000ddc:	e13fff17 	ldw	r4,-4(fp)
 2000de0:	e0bffd17 	ldw	r2,-12(fp)
 2000de4:	10803217 	ldw	r2,200(r2)
 2000de8:	100d883a 	mov	r6,r2
 2000dec:	200b883a 	mov	r5,r4
 2000df0:	1809883a 	mov	r4,r3
 2000df4:	2001f580 	call	2001f58 <epcs_sector_erase>
  }
  return ret_code;
 2000df8:	e0bffc17 	ldw	r2,-16(fp)
}
 2000dfc:	e037883a 	mov	sp,fp
 2000e00:	dfc00117 	ldw	ra,4(sp)
 2000e04:	df000017 	ldw	fp,0(sp)
 2000e08:	dec00204 	addi	sp,sp,8
 2000e0c:	f800283a 	ret

02000e10 <alt_epcs_flash_write_block>:
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
 2000e10:	defff404 	addi	sp,sp,-48
 2000e14:	dfc00b15 	stw	ra,44(sp)
 2000e18:	df000a15 	stw	fp,40(sp)
 2000e1c:	df000a04 	addi	fp,sp,40
 2000e20:	e13ffc15 	stw	r4,-16(fp)
 2000e24:	e17ffd15 	stw	r5,-12(fp)
 2000e28:	e1bffe15 	stw	r6,-8(fp)
 2000e2c:	e1ffff15 	stw	r7,-4(fp)
  int ret_code;
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
 2000e30:	e0bffc17 	ldw	r2,-16(fp)
 2000e34:	e0bff815 	stw	r2,-32(fp)

  int buffer_offset = 0;
 2000e38:	e03ff715 	stw	zero,-36(fp)
  int length_of_current_write;
  ret_code = alt_epcs_test_address(flash_info, data_offset);
 2000e3c:	e17ffe17 	ldw	r5,-8(fp)
 2000e40:	e13ffc17 	ldw	r4,-16(fp)
 2000e44:	2000d040 	call	2000d04 <alt_epcs_test_address>
 2000e48:	e0bff915 	stw	r2,-28(fp)

  if (ret_code >= 0)
 2000e4c:	e0bff917 	ldw	r2,-28(fp)
 2000e50:	10002916 	blt	r2,zero,2000ef8 <alt_epcs_flash_write_block+0xe8>
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
 2000e54:	00002606 	br	2000ef0 <alt_epcs_flash_write_block+0xe0>
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
 2000e58:	e0bff817 	ldw	r2,-32(fp)
 2000e5c:	10c03117 	ldw	r3,196(r2)
 2000e60:	e0bffe17 	ldw	r2,-8(fp)
 2000e64:	1887883a 	add	r3,r3,r2
 2000e68:	e0bff817 	ldw	r2,-32(fp)
 2000e6c:	10803117 	ldw	r2,196(r2)
 2000e70:	0085c83a 	sub	r2,zero,r2
 2000e74:	1884703a 	and	r2,r3,r2
 2000e78:	e0bffa15 	stw	r2,-24(fp)
      length_of_current_write = MIN(length, next_page_start - data_offset);
 2000e7c:	e0fffa17 	ldw	r3,-24(fp)
 2000e80:	e0bffe17 	ldw	r2,-8(fp)
 2000e84:	1885c83a 	sub	r2,r3,r2
 2000e88:	e0c00217 	ldw	r3,8(fp)
 2000e8c:	1880010e 	bge	r3,r2,2000e94 <alt_epcs_flash_write_block+0x84>
 2000e90:	1805883a 	mov	r2,r3
 2000e94:	e0bffb15 	stw	r2,-20(fp)

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
 2000e98:	e0bff817 	ldw	r2,-32(fp)
 2000e9c:	11002e17 	ldw	r4,184(r2)
 2000ea0:	e0bff717 	ldw	r2,-36(fp)
 2000ea4:	e0ffff17 	ldw	r3,-4(fp)
 2000ea8:	1887883a 	add	r3,r3,r2
 2000eac:	e0bff817 	ldw	r2,-32(fp)
 2000eb0:	10803217 	ldw	r2,200(r2)
 2000eb4:	d8800015 	stw	r2,0(sp)
 2000eb8:	e1fffb17 	ldw	r7,-20(fp)
 2000ebc:	180d883a 	mov	r6,r3
 2000ec0:	e17ffe17 	ldw	r5,-8(fp)
 2000ec4:	20022080 	call	2002208 <epcs_write_buffer>
          f->four_bytes_mode);

      length -= length_of_current_write;
 2000ec8:	e0c00217 	ldw	r3,8(fp)
 2000ecc:	e0bffb17 	ldw	r2,-20(fp)
 2000ed0:	1885c83a 	sub	r2,r3,r2
 2000ed4:	e0800215 	stw	r2,8(fp)
      buffer_offset += length_of_current_write;
 2000ed8:	e0fff717 	ldw	r3,-36(fp)
 2000edc:	e0bffb17 	ldw	r2,-20(fp)
 2000ee0:	1885883a 	add	r2,r3,r2
 2000ee4:	e0bff715 	stw	r2,-36(fp)
      data_offset = next_page_start;
 2000ee8:	e0bffa17 	ldw	r2,-24(fp)
 2000eec:	e0bffe15 	stw	r2,-8(fp)
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
 2000ef0:	e0800217 	ldw	r2,8(fp)
 2000ef4:	103fd81e 	bne	r2,zero,2000e58 <__reset+0xfdfffe58>
      length -= length_of_current_write;
      buffer_offset += length_of_current_write;
      data_offset = next_page_start;
    }
  }
  return ret_code;
 2000ef8:	e0bff917 	ldw	r2,-28(fp)
}
 2000efc:	e037883a 	mov	sp,fp
 2000f00:	dfc00117 	ldw	ra,4(sp)
 2000f04:	df000017 	ldw	fp,0(sp)
 2000f08:	dec00204 	addi	sp,sp,8
 2000f0c:	f800283a 	ret

02000f10 <alt_epcs_flash_read>:
 *  to the beginning.  Reads that start beyond the end of the memory are
 *  flagged as errors with EIO (is there a better error code?).
 */
int alt_epcs_flash_read(alt_flash_dev* flash_info, int offset,
                        void* dest_addr, int length)
{
 2000f10:	defff704 	addi	sp,sp,-36
 2000f14:	dfc00815 	stw	ra,32(sp)
 2000f18:	df000715 	stw	fp,28(sp)
 2000f1c:	df000704 	addi	fp,sp,28
 2000f20:	e13ffc15 	stw	r4,-16(fp)
 2000f24:	e17ffd15 	stw	r5,-12(fp)
 2000f28:	e1bffe15 	stw	r6,-8(fp)
 2000f2c:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
 2000f30:	e03ffa15 	stw	zero,-24(fp)

  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
 2000f34:	e0bffc17 	ldw	r2,-16(fp)
 2000f38:	e0bffb15 	stw	r2,-20(fp)

  ret_code = alt_epcs_test_address(flash_info, offset);
 2000f3c:	e17ffd17 	ldw	r5,-12(fp)
 2000f40:	e13ffc17 	ldw	r4,-16(fp)
 2000f44:	2000d040 	call	2000d04 <alt_epcs_test_address>
 2000f48:	e0bffa15 	stw	r2,-24(fp)

  if (ret_code >= 0)
 2000f4c:	e0bffa17 	ldw	r2,-24(fp)
 2000f50:	10000f16 	blt	r2,zero,2000f90 <alt_epcs_flash_read+0x80>
  {
    ret_code = epcs_read_buffer(f->register_base, offset, dest_addr, length,
 2000f54:	e0bffb17 	ldw	r2,-20(fp)
 2000f58:	10c02e17 	ldw	r3,184(r2)
 2000f5c:	e0bffb17 	ldw	r2,-20(fp)
 2000f60:	10803217 	ldw	r2,200(r2)
 2000f64:	d8800015 	stw	r2,0(sp)
 2000f68:	e1ffff17 	ldw	r7,-4(fp)
 2000f6c:	e1bffe17 	ldw	r6,-8(fp)
 2000f70:	e17ffd17 	ldw	r5,-12(fp)
 2000f74:	1809883a 	mov	r4,r3
 2000f78:	20020540 	call	2002054 <epcs_read_buffer>
 2000f7c:	e0bffa15 	stw	r2,-24(fp)
                                f->four_bytes_mode);

    /* epcs_read_buffer returns the number of buffers read, but
     * alt_epcs_flash_read returns 0 on success, <0 on failure.
     */
    if (ret_code == length)
 2000f80:	e0fffa17 	ldw	r3,-24(fp)
 2000f84:	e0bfff17 	ldw	r2,-4(fp)
 2000f88:	1880011e 	bne	r3,r2,2000f90 <alt_epcs_flash_read+0x80>
    {
      ret_code = 0;
 2000f8c:	e03ffa15 	stw	zero,-24(fp)
    }
  }
  return ret_code;
 2000f90:	e0bffa17 	ldw	r2,-24(fp)
}
 2000f94:	e037883a 	mov	sp,fp
 2000f98:	dfc00117 	ldw	ra,4(sp)
 2000f9c:	df000017 	ldw	fp,0(sp)
 2000fa0:	dec00204 	addi	sp,sp,8
 2000fa4:	f800283a 	ret

02000fa8 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 2000fa8:	defffa04 	addi	sp,sp,-24
 2000fac:	dfc00515 	stw	ra,20(sp)
 2000fb0:	df000415 	stw	fp,16(sp)
 2000fb4:	df000404 	addi	fp,sp,16
 2000fb8:	e13ffd15 	stw	r4,-12(fp)
 2000fbc:	e17ffe15 	stw	r5,-8(fp)
 2000fc0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 2000fc4:	e0bffd17 	ldw	r2,-12(fp)
 2000fc8:	10800017 	ldw	r2,0(r2)
 2000fcc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 2000fd0:	e0bffc17 	ldw	r2,-16(fp)
 2000fd4:	10c00a04 	addi	r3,r2,40
 2000fd8:	e0bffd17 	ldw	r2,-12(fp)
 2000fdc:	10800217 	ldw	r2,8(r2)
 2000fe0:	100f883a 	mov	r7,r2
 2000fe4:	e1bfff17 	ldw	r6,-4(fp)
 2000fe8:	e17ffe17 	ldw	r5,-8(fp)
 2000fec:	1809883a 	mov	r4,r3
 2000ff0:	20015c80 	call	20015c8 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 2000ff4:	e037883a 	mov	sp,fp
 2000ff8:	dfc00117 	ldw	ra,4(sp)
 2000ffc:	df000017 	ldw	fp,0(sp)
 2001000:	dec00204 	addi	sp,sp,8
 2001004:	f800283a 	ret

02001008 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 2001008:	defffa04 	addi	sp,sp,-24
 200100c:	dfc00515 	stw	ra,20(sp)
 2001010:	df000415 	stw	fp,16(sp)
 2001014:	df000404 	addi	fp,sp,16
 2001018:	e13ffd15 	stw	r4,-12(fp)
 200101c:	e17ffe15 	stw	r5,-8(fp)
 2001020:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 2001024:	e0bffd17 	ldw	r2,-12(fp)
 2001028:	10800017 	ldw	r2,0(r2)
 200102c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 2001030:	e0bffc17 	ldw	r2,-16(fp)
 2001034:	10c00a04 	addi	r3,r2,40
 2001038:	e0bffd17 	ldw	r2,-12(fp)
 200103c:	10800217 	ldw	r2,8(r2)
 2001040:	100f883a 	mov	r7,r2
 2001044:	e1bfff17 	ldw	r6,-4(fp)
 2001048:	e17ffe17 	ldw	r5,-8(fp)
 200104c:	1809883a 	mov	r4,r3
 2001050:	20017e40 	call	20017e4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 2001054:	e037883a 	mov	sp,fp
 2001058:	dfc00117 	ldw	ra,4(sp)
 200105c:	df000017 	ldw	fp,0(sp)
 2001060:	dec00204 	addi	sp,sp,8
 2001064:	f800283a 	ret

02001068 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 2001068:	defffc04 	addi	sp,sp,-16
 200106c:	dfc00315 	stw	ra,12(sp)
 2001070:	df000215 	stw	fp,8(sp)
 2001074:	df000204 	addi	fp,sp,8
 2001078:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 200107c:	e0bfff17 	ldw	r2,-4(fp)
 2001080:	10800017 	ldw	r2,0(r2)
 2001084:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 2001088:	e0bffe17 	ldw	r2,-8(fp)
 200108c:	10c00a04 	addi	r3,r2,40
 2001090:	e0bfff17 	ldw	r2,-4(fp)
 2001094:	10800217 	ldw	r2,8(r2)
 2001098:	100b883a 	mov	r5,r2
 200109c:	1809883a 	mov	r4,r3
 20010a0:	20014700 	call	2001470 <altera_avalon_jtag_uart_close>
}
 20010a4:	e037883a 	mov	sp,fp
 20010a8:	dfc00117 	ldw	ra,4(sp)
 20010ac:	df000017 	ldw	fp,0(sp)
 20010b0:	dec00204 	addi	sp,sp,8
 20010b4:	f800283a 	ret

020010b8 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 20010b8:	defffa04 	addi	sp,sp,-24
 20010bc:	dfc00515 	stw	ra,20(sp)
 20010c0:	df000415 	stw	fp,16(sp)
 20010c4:	df000404 	addi	fp,sp,16
 20010c8:	e13ffd15 	stw	r4,-12(fp)
 20010cc:	e17ffe15 	stw	r5,-8(fp)
 20010d0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 20010d4:	e0bffd17 	ldw	r2,-12(fp)
 20010d8:	10800017 	ldw	r2,0(r2)
 20010dc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 20010e0:	e0bffc17 	ldw	r2,-16(fp)
 20010e4:	10800a04 	addi	r2,r2,40
 20010e8:	e1bfff17 	ldw	r6,-4(fp)
 20010ec:	e17ffe17 	ldw	r5,-8(fp)
 20010f0:	1009883a 	mov	r4,r2
 20010f4:	20014d80 	call	20014d8 <altera_avalon_jtag_uart_ioctl>
}
 20010f8:	e037883a 	mov	sp,fp
 20010fc:	dfc00117 	ldw	ra,4(sp)
 2001100:	df000017 	ldw	fp,0(sp)
 2001104:	dec00204 	addi	sp,sp,8
 2001108:	f800283a 	ret

0200110c <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 200110c:	defffb04 	addi	sp,sp,-20
 2001110:	dfc00415 	stw	ra,16(sp)
 2001114:	df000315 	stw	fp,12(sp)
 2001118:	df000304 	addi	fp,sp,12
 200111c:	e13ffd15 	stw	r4,-12(fp)
 2001120:	e17ffe15 	stw	r5,-8(fp)
 2001124:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 2001128:	e0bffd17 	ldw	r2,-12(fp)
 200112c:	00c00044 	movi	r3,1
 2001130:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 2001134:	e0bffd17 	ldw	r2,-12(fp)
 2001138:	10800017 	ldw	r2,0(r2)
 200113c:	10800104 	addi	r2,r2,4
 2001140:	1007883a 	mov	r3,r2
 2001144:	e0bffd17 	ldw	r2,-12(fp)
 2001148:	10800817 	ldw	r2,32(r2)
 200114c:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
 2001150:	e0bfff17 	ldw	r2,-4(fp)
 2001154:	01808034 	movhi	r6,512
 2001158:	31847004 	addi	r6,r6,4544
 200115c:	e17ffd17 	ldw	r5,-12(fp)
 2001160:	1009883a 	mov	r4,r2
 2001164:	2002b7c0 	call	2002b7c <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 2001168:	e0bffd17 	ldw	r2,-12(fp)
 200116c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 2001170:	e0bffd17 	ldw	r2,-12(fp)
 2001174:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 2001178:	d0e01117 	ldw	r3,-32700(gp)
 200117c:	e1fffd17 	ldw	r7,-12(fp)
 2001180:	01808034 	movhi	r6,512
 2001184:	3184f404 	addi	r6,r6,5072
 2001188:	180b883a 	mov	r5,r3
 200118c:	1009883a 	mov	r4,r2
 2001190:	20024c40 	call	20024c4 <alt_alarm_start>
 2001194:	1000040e 	bge	r2,zero,20011a8 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 2001198:	e0fffd17 	ldw	r3,-12(fp)
 200119c:	00a00034 	movhi	r2,32768
 20011a0:	10bfffc4 	addi	r2,r2,-1
 20011a4:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 20011a8:	0001883a 	nop
 20011ac:	e037883a 	mov	sp,fp
 20011b0:	dfc00117 	ldw	ra,4(sp)
 20011b4:	df000017 	ldw	fp,0(sp)
 20011b8:	dec00204 	addi	sp,sp,8
 20011bc:	f800283a 	ret

020011c0 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 20011c0:	defff704 	addi	sp,sp,-36
 20011c4:	df000815 	stw	fp,32(sp)
 20011c8:	df000804 	addi	fp,sp,32
 20011cc:	e13ffe15 	stw	r4,-8(fp)
 20011d0:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 20011d4:	e0bffe17 	ldw	r2,-8(fp)
 20011d8:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
 20011dc:	e0bffa17 	ldw	r2,-24(fp)
 20011e0:	10800017 	ldw	r2,0(r2)
 20011e4:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 20011e8:	e0bffb17 	ldw	r2,-20(fp)
 20011ec:	10800104 	addi	r2,r2,4
 20011f0:	10800037 	ldwio	r2,0(r2)
 20011f4:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 20011f8:	e0bffc17 	ldw	r2,-16(fp)
 20011fc:	1080c00c 	andi	r2,r2,768
 2001200:	10006d26 	beq	r2,zero,20013b8 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 2001204:	e0bffc17 	ldw	r2,-16(fp)
 2001208:	1080400c 	andi	r2,r2,256
 200120c:	10003526 	beq	r2,zero,20012e4 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 2001210:	00800074 	movhi	r2,1
 2001214:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 2001218:	e0bffa17 	ldw	r2,-24(fp)
 200121c:	10800a17 	ldw	r2,40(r2)
 2001220:	10800044 	addi	r2,r2,1
 2001224:	1081ffcc 	andi	r2,r2,2047
 2001228:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
 200122c:	e0bffa17 	ldw	r2,-24(fp)
 2001230:	10c00b17 	ldw	r3,44(r2)
 2001234:	e0bffd17 	ldw	r2,-12(fp)
 2001238:	18801526 	beq	r3,r2,2001290 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 200123c:	e0bffb17 	ldw	r2,-20(fp)
 2001240:	10800037 	ldwio	r2,0(r2)
 2001244:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 2001248:	e0bff817 	ldw	r2,-32(fp)
 200124c:	10a0000c 	andi	r2,r2,32768
 2001250:	10001126 	beq	r2,zero,2001298 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 2001254:	e0bffa17 	ldw	r2,-24(fp)
 2001258:	10800a17 	ldw	r2,40(r2)
 200125c:	e0fff817 	ldw	r3,-32(fp)
 2001260:	1809883a 	mov	r4,r3
 2001264:	e0fffa17 	ldw	r3,-24(fp)
 2001268:	1885883a 	add	r2,r3,r2
 200126c:	10800e04 	addi	r2,r2,56
 2001270:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 2001274:	e0bffa17 	ldw	r2,-24(fp)
 2001278:	10800a17 	ldw	r2,40(r2)
 200127c:	10800044 	addi	r2,r2,1
 2001280:	10c1ffcc 	andi	r3,r2,2047
 2001284:	e0bffa17 	ldw	r2,-24(fp)
 2001288:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 200128c:	003fe206 	br	2001218 <__reset+0xfe000218>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
 2001290:	0001883a 	nop
 2001294:	00000106 	br	200129c <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
 2001298:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 200129c:	e0bff817 	ldw	r2,-32(fp)
 20012a0:	10bfffec 	andhi	r2,r2,65535
 20012a4:	10000f26 	beq	r2,zero,20012e4 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 20012a8:	e0bffa17 	ldw	r2,-24(fp)
 20012ac:	10c00817 	ldw	r3,32(r2)
 20012b0:	00bfff84 	movi	r2,-2
 20012b4:	1886703a 	and	r3,r3,r2
 20012b8:	e0bffa17 	ldw	r2,-24(fp)
 20012bc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 20012c0:	e0bffb17 	ldw	r2,-20(fp)
 20012c4:	10800104 	addi	r2,r2,4
 20012c8:	1007883a 	mov	r3,r2
 20012cc:	e0bffa17 	ldw	r2,-24(fp)
 20012d0:	10800817 	ldw	r2,32(r2)
 20012d4:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 20012d8:	e0bffb17 	ldw	r2,-20(fp)
 20012dc:	10800104 	addi	r2,r2,4
 20012e0:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 20012e4:	e0bffc17 	ldw	r2,-16(fp)
 20012e8:	1080800c 	andi	r2,r2,512
 20012ec:	103fbe26 	beq	r2,zero,20011e8 <__reset+0xfe0001e8>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 20012f0:	e0bffc17 	ldw	r2,-16(fp)
 20012f4:	1004d43a 	srli	r2,r2,16
 20012f8:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 20012fc:	00001406 	br	2001350 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 2001300:	e0bffb17 	ldw	r2,-20(fp)
 2001304:	e0fffa17 	ldw	r3,-24(fp)
 2001308:	18c00d17 	ldw	r3,52(r3)
 200130c:	e13ffa17 	ldw	r4,-24(fp)
 2001310:	20c7883a 	add	r3,r4,r3
 2001314:	18c20e04 	addi	r3,r3,2104
 2001318:	18c00003 	ldbu	r3,0(r3)
 200131c:	18c03fcc 	andi	r3,r3,255
 2001320:	18c0201c 	xori	r3,r3,128
 2001324:	18ffe004 	addi	r3,r3,-128
 2001328:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 200132c:	e0bffa17 	ldw	r2,-24(fp)
 2001330:	10800d17 	ldw	r2,52(r2)
 2001334:	10800044 	addi	r2,r2,1
 2001338:	10c1ffcc 	andi	r3,r2,2047
 200133c:	e0bffa17 	ldw	r2,-24(fp)
 2001340:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 2001344:	e0bff917 	ldw	r2,-28(fp)
 2001348:	10bfffc4 	addi	r2,r2,-1
 200134c:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 2001350:	e0bff917 	ldw	r2,-28(fp)
 2001354:	10000526 	beq	r2,zero,200136c <altera_avalon_jtag_uart_irq+0x1ac>
 2001358:	e0bffa17 	ldw	r2,-24(fp)
 200135c:	10c00d17 	ldw	r3,52(r2)
 2001360:	e0bffa17 	ldw	r2,-24(fp)
 2001364:	10800c17 	ldw	r2,48(r2)
 2001368:	18bfe51e 	bne	r3,r2,2001300 <__reset+0xfe000300>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 200136c:	e0bff917 	ldw	r2,-28(fp)
 2001370:	103f9d26 	beq	r2,zero,20011e8 <__reset+0xfe0001e8>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 2001374:	e0bffa17 	ldw	r2,-24(fp)
 2001378:	10c00817 	ldw	r3,32(r2)
 200137c:	00bfff44 	movi	r2,-3
 2001380:	1886703a 	and	r3,r3,r2
 2001384:	e0bffa17 	ldw	r2,-24(fp)
 2001388:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 200138c:	e0bffa17 	ldw	r2,-24(fp)
 2001390:	10800017 	ldw	r2,0(r2)
 2001394:	10800104 	addi	r2,r2,4
 2001398:	1007883a 	mov	r3,r2
 200139c:	e0bffa17 	ldw	r2,-24(fp)
 20013a0:	10800817 	ldw	r2,32(r2)
 20013a4:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 20013a8:	e0bffb17 	ldw	r2,-20(fp)
 20013ac:	10800104 	addi	r2,r2,4
 20013b0:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 20013b4:	003f8c06 	br	20011e8 <__reset+0xfe0001e8>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
 20013b8:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
 20013bc:	0001883a 	nop
 20013c0:	e037883a 	mov	sp,fp
 20013c4:	df000017 	ldw	fp,0(sp)
 20013c8:	dec00104 	addi	sp,sp,4
 20013cc:	f800283a 	ret

020013d0 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 20013d0:	defff804 	addi	sp,sp,-32
 20013d4:	df000715 	stw	fp,28(sp)
 20013d8:	df000704 	addi	fp,sp,28
 20013dc:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 20013e0:	e0bffb17 	ldw	r2,-20(fp)
 20013e4:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 20013e8:	e0bff917 	ldw	r2,-28(fp)
 20013ec:	10800017 	ldw	r2,0(r2)
 20013f0:	10800104 	addi	r2,r2,4
 20013f4:	10800037 	ldwio	r2,0(r2)
 20013f8:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 20013fc:	e0bffa17 	ldw	r2,-24(fp)
 2001400:	1081000c 	andi	r2,r2,1024
 2001404:	10000b26 	beq	r2,zero,2001434 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 2001408:	e0bff917 	ldw	r2,-28(fp)
 200140c:	10800017 	ldw	r2,0(r2)
 2001410:	10800104 	addi	r2,r2,4
 2001414:	1007883a 	mov	r3,r2
 2001418:	e0bff917 	ldw	r2,-28(fp)
 200141c:	10800817 	ldw	r2,32(r2)
 2001420:	10810014 	ori	r2,r2,1024
 2001424:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 2001428:	e0bff917 	ldw	r2,-28(fp)
 200142c:	10000915 	stw	zero,36(r2)
 2001430:	00000a06 	br	200145c <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 2001434:	e0bff917 	ldw	r2,-28(fp)
 2001438:	10c00917 	ldw	r3,36(r2)
 200143c:	00a00034 	movhi	r2,32768
 2001440:	10bfff04 	addi	r2,r2,-4
 2001444:	10c00536 	bltu	r2,r3,200145c <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 2001448:	e0bff917 	ldw	r2,-28(fp)
 200144c:	10800917 	ldw	r2,36(r2)
 2001450:	10c00044 	addi	r3,r2,1
 2001454:	e0bff917 	ldw	r2,-28(fp)
 2001458:	10c00915 	stw	r3,36(r2)
 200145c:	d0a01117 	ldw	r2,-32700(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 2001460:	e037883a 	mov	sp,fp
 2001464:	df000017 	ldw	fp,0(sp)
 2001468:	dec00104 	addi	sp,sp,4
 200146c:	f800283a 	ret

02001470 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 2001470:	defffd04 	addi	sp,sp,-12
 2001474:	df000215 	stw	fp,8(sp)
 2001478:	df000204 	addi	fp,sp,8
 200147c:	e13ffe15 	stw	r4,-8(fp)
 2001480:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 2001484:	00000506 	br	200149c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 2001488:	e0bfff17 	ldw	r2,-4(fp)
 200148c:	1090000c 	andi	r2,r2,16384
 2001490:	10000226 	beq	r2,zero,200149c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 2001494:	00bffd44 	movi	r2,-11
 2001498:	00000b06 	br	20014c8 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 200149c:	e0bffe17 	ldw	r2,-8(fp)
 20014a0:	10c00d17 	ldw	r3,52(r2)
 20014a4:	e0bffe17 	ldw	r2,-8(fp)
 20014a8:	10800c17 	ldw	r2,48(r2)
 20014ac:	18800526 	beq	r3,r2,20014c4 <altera_avalon_jtag_uart_close+0x54>
 20014b0:	e0bffe17 	ldw	r2,-8(fp)
 20014b4:	10c00917 	ldw	r3,36(r2)
 20014b8:	e0bffe17 	ldw	r2,-8(fp)
 20014bc:	10800117 	ldw	r2,4(r2)
 20014c0:	18bff136 	bltu	r3,r2,2001488 <__reset+0xfe000488>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 20014c4:	0005883a 	mov	r2,zero
}
 20014c8:	e037883a 	mov	sp,fp
 20014cc:	df000017 	ldw	fp,0(sp)
 20014d0:	dec00104 	addi	sp,sp,4
 20014d4:	f800283a 	ret

020014d8 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 20014d8:	defffa04 	addi	sp,sp,-24
 20014dc:	df000515 	stw	fp,20(sp)
 20014e0:	df000504 	addi	fp,sp,20
 20014e4:	e13ffd15 	stw	r4,-12(fp)
 20014e8:	e17ffe15 	stw	r5,-8(fp)
 20014ec:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
 20014f0:	00bff9c4 	movi	r2,-25
 20014f4:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
 20014f8:	e0bffe17 	ldw	r2,-8(fp)
 20014fc:	10da8060 	cmpeqi	r3,r2,27137
 2001500:	1800031e 	bne	r3,zero,2001510 <altera_avalon_jtag_uart_ioctl+0x38>
 2001504:	109a80a0 	cmpeqi	r2,r2,27138
 2001508:	1000181e 	bne	r2,zero,200156c <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
 200150c:	00002906 	br	20015b4 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 2001510:	e0bffd17 	ldw	r2,-12(fp)
 2001514:	10c00117 	ldw	r3,4(r2)
 2001518:	00a00034 	movhi	r2,32768
 200151c:	10bfffc4 	addi	r2,r2,-1
 2001520:	18802126 	beq	r3,r2,20015a8 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
 2001524:	e0bfff17 	ldw	r2,-4(fp)
 2001528:	10800017 	ldw	r2,0(r2)
 200152c:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 2001530:	e0bffc17 	ldw	r2,-16(fp)
 2001534:	10800090 	cmplti	r2,r2,2
 2001538:	1000061e 	bne	r2,zero,2001554 <altera_avalon_jtag_uart_ioctl+0x7c>
 200153c:	e0fffc17 	ldw	r3,-16(fp)
 2001540:	00a00034 	movhi	r2,32768
 2001544:	10bfffc4 	addi	r2,r2,-1
 2001548:	18800226 	beq	r3,r2,2001554 <altera_avalon_jtag_uart_ioctl+0x7c>
 200154c:	e0bffc17 	ldw	r2,-16(fp)
 2001550:	00000206 	br	200155c <altera_avalon_jtag_uart_ioctl+0x84>
 2001554:	00a00034 	movhi	r2,32768
 2001558:	10bfff84 	addi	r2,r2,-2
 200155c:	e0fffd17 	ldw	r3,-12(fp)
 2001560:	18800115 	stw	r2,4(r3)
      rc = 0;
 2001564:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 2001568:	00000f06 	br	20015a8 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 200156c:	e0bffd17 	ldw	r2,-12(fp)
 2001570:	10c00117 	ldw	r3,4(r2)
 2001574:	00a00034 	movhi	r2,32768
 2001578:	10bfffc4 	addi	r2,r2,-1
 200157c:	18800c26 	beq	r3,r2,20015b0 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 2001580:	e0bffd17 	ldw	r2,-12(fp)
 2001584:	10c00917 	ldw	r3,36(r2)
 2001588:	e0bffd17 	ldw	r2,-12(fp)
 200158c:	10800117 	ldw	r2,4(r2)
 2001590:	1885803a 	cmpltu	r2,r3,r2
 2001594:	10c03fcc 	andi	r3,r2,255
 2001598:	e0bfff17 	ldw	r2,-4(fp)
 200159c:	10c00015 	stw	r3,0(r2)
      rc = 0;
 20015a0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 20015a4:	00000206 	br	20015b0 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
 20015a8:	0001883a 	nop
 20015ac:	00000106 	br	20015b4 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
 20015b0:	0001883a 	nop

  default:
    break;
  }

  return rc;
 20015b4:	e0bffb17 	ldw	r2,-20(fp)
}
 20015b8:	e037883a 	mov	sp,fp
 20015bc:	df000017 	ldw	fp,0(sp)
 20015c0:	dec00104 	addi	sp,sp,4
 20015c4:	f800283a 	ret

020015c8 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 20015c8:	defff304 	addi	sp,sp,-52
 20015cc:	dfc00c15 	stw	ra,48(sp)
 20015d0:	df000b15 	stw	fp,44(sp)
 20015d4:	df000b04 	addi	fp,sp,44
 20015d8:	e13ffc15 	stw	r4,-16(fp)
 20015dc:	e17ffd15 	stw	r5,-12(fp)
 20015e0:	e1bffe15 	stw	r6,-8(fp)
 20015e4:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
 20015e8:	e0bffd17 	ldw	r2,-12(fp)
 20015ec:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 20015f0:	00004706 	br	2001710 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 20015f4:	e0bffc17 	ldw	r2,-16(fp)
 20015f8:	10800a17 	ldw	r2,40(r2)
 20015fc:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 2001600:	e0bffc17 	ldw	r2,-16(fp)
 2001604:	10800b17 	ldw	r2,44(r2)
 2001608:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
 200160c:	e0fff717 	ldw	r3,-36(fp)
 2001610:	e0bff817 	ldw	r2,-32(fp)
 2001614:	18800536 	bltu	r3,r2,200162c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 2001618:	e0fff717 	ldw	r3,-36(fp)
 200161c:	e0bff817 	ldw	r2,-32(fp)
 2001620:	1885c83a 	sub	r2,r3,r2
 2001624:	e0bff615 	stw	r2,-40(fp)
 2001628:	00000406 	br	200163c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 200162c:	00c20004 	movi	r3,2048
 2001630:	e0bff817 	ldw	r2,-32(fp)
 2001634:	1885c83a 	sub	r2,r3,r2
 2001638:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 200163c:	e0bff617 	ldw	r2,-40(fp)
 2001640:	10001e26 	beq	r2,zero,20016bc <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 2001644:	e0fffe17 	ldw	r3,-8(fp)
 2001648:	e0bff617 	ldw	r2,-40(fp)
 200164c:	1880022e 	bgeu	r3,r2,2001658 <altera_avalon_jtag_uart_read+0x90>
        n = space;
 2001650:	e0bffe17 	ldw	r2,-8(fp)
 2001654:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 2001658:	e0bffc17 	ldw	r2,-16(fp)
 200165c:	10c00e04 	addi	r3,r2,56
 2001660:	e0bff817 	ldw	r2,-32(fp)
 2001664:	1885883a 	add	r2,r3,r2
 2001668:	e1bff617 	ldw	r6,-40(fp)
 200166c:	100b883a 	mov	r5,r2
 2001670:	e13ff517 	ldw	r4,-44(fp)
 2001674:	20036f80 	call	20036f8 <memcpy>
      ptr   += n;
 2001678:	e0fff517 	ldw	r3,-44(fp)
 200167c:	e0bff617 	ldw	r2,-40(fp)
 2001680:	1885883a 	add	r2,r3,r2
 2001684:	e0bff515 	stw	r2,-44(fp)
      space -= n;
 2001688:	e0fffe17 	ldw	r3,-8(fp)
 200168c:	e0bff617 	ldw	r2,-40(fp)
 2001690:	1885c83a 	sub	r2,r3,r2
 2001694:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 2001698:	e0fff817 	ldw	r3,-32(fp)
 200169c:	e0bff617 	ldw	r2,-40(fp)
 20016a0:	1885883a 	add	r2,r3,r2
 20016a4:	10c1ffcc 	andi	r3,r2,2047
 20016a8:	e0bffc17 	ldw	r2,-16(fp)
 20016ac:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 20016b0:	e0bffe17 	ldw	r2,-8(fp)
 20016b4:	00bfcf16 	blt	zero,r2,20015f4 <__reset+0xfe0005f4>
 20016b8:	00000106 	br	20016c0 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
 20016bc:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 20016c0:	e0fff517 	ldw	r3,-44(fp)
 20016c4:	e0bffd17 	ldw	r2,-12(fp)
 20016c8:	1880141e 	bne	r3,r2,200171c <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 20016cc:	e0bfff17 	ldw	r2,-4(fp)
 20016d0:	1090000c 	andi	r2,r2,16384
 20016d4:	1000131e 	bne	r2,zero,2001724 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 20016d8:	0001883a 	nop
 20016dc:	e0bffc17 	ldw	r2,-16(fp)
 20016e0:	10c00a17 	ldw	r3,40(r2)
 20016e4:	e0bff717 	ldw	r2,-36(fp)
 20016e8:	1880051e 	bne	r3,r2,2001700 <altera_avalon_jtag_uart_read+0x138>
 20016ec:	e0bffc17 	ldw	r2,-16(fp)
 20016f0:	10c00917 	ldw	r3,36(r2)
 20016f4:	e0bffc17 	ldw	r2,-16(fp)
 20016f8:	10800117 	ldw	r2,4(r2)
 20016fc:	18bff736 	bltu	r3,r2,20016dc <__reset+0xfe0006dc>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 2001700:	e0bffc17 	ldw	r2,-16(fp)
 2001704:	10c00a17 	ldw	r3,40(r2)
 2001708:	e0bff717 	ldw	r2,-36(fp)
 200170c:	18800726 	beq	r3,r2,200172c <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 2001710:	e0bffe17 	ldw	r2,-8(fp)
 2001714:	00bfb716 	blt	zero,r2,20015f4 <__reset+0xfe0005f4>
 2001718:	00000506 	br	2001730 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
 200171c:	0001883a 	nop
 2001720:	00000306 	br	2001730 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
 2001724:	0001883a 	nop
 2001728:	00000106 	br	2001730 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
 200172c:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 2001730:	e0fff517 	ldw	r3,-44(fp)
 2001734:	e0bffd17 	ldw	r2,-12(fp)
 2001738:	18801826 	beq	r3,r2,200179c <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 200173c:	0005303a 	rdctl	r2,status
 2001740:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2001744:	e0fffb17 	ldw	r3,-20(fp)
 2001748:	00bfff84 	movi	r2,-2
 200174c:	1884703a 	and	r2,r3,r2
 2001750:	1001703a 	wrctl	status,r2
  
  return context;
 2001754:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 2001758:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 200175c:	e0bffc17 	ldw	r2,-16(fp)
 2001760:	10800817 	ldw	r2,32(r2)
 2001764:	10c00054 	ori	r3,r2,1
 2001768:	e0bffc17 	ldw	r2,-16(fp)
 200176c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 2001770:	e0bffc17 	ldw	r2,-16(fp)
 2001774:	10800017 	ldw	r2,0(r2)
 2001778:	10800104 	addi	r2,r2,4
 200177c:	1007883a 	mov	r3,r2
 2001780:	e0bffc17 	ldw	r2,-16(fp)
 2001784:	10800817 	ldw	r2,32(r2)
 2001788:	18800035 	stwio	r2,0(r3)
 200178c:	e0bffa17 	ldw	r2,-24(fp)
 2001790:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2001794:	e0bff917 	ldw	r2,-28(fp)
 2001798:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 200179c:	e0fff517 	ldw	r3,-44(fp)
 20017a0:	e0bffd17 	ldw	r2,-12(fp)
 20017a4:	18800426 	beq	r3,r2,20017b8 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
 20017a8:	e0fff517 	ldw	r3,-44(fp)
 20017ac:	e0bffd17 	ldw	r2,-12(fp)
 20017b0:	1885c83a 	sub	r2,r3,r2
 20017b4:	00000606 	br	20017d0 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
 20017b8:	e0bfff17 	ldw	r2,-4(fp)
 20017bc:	1090000c 	andi	r2,r2,16384
 20017c0:	10000226 	beq	r2,zero,20017cc <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 20017c4:	00bffd44 	movi	r2,-11
 20017c8:	00000106 	br	20017d0 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
 20017cc:	00bffec4 	movi	r2,-5
}
 20017d0:	e037883a 	mov	sp,fp
 20017d4:	dfc00117 	ldw	ra,4(sp)
 20017d8:	df000017 	ldw	fp,0(sp)
 20017dc:	dec00204 	addi	sp,sp,8
 20017e0:	f800283a 	ret

020017e4 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 20017e4:	defff304 	addi	sp,sp,-52
 20017e8:	dfc00c15 	stw	ra,48(sp)
 20017ec:	df000b15 	stw	fp,44(sp)
 20017f0:	df000b04 	addi	fp,sp,44
 20017f4:	e13ffc15 	stw	r4,-16(fp)
 20017f8:	e17ffd15 	stw	r5,-12(fp)
 20017fc:	e1bffe15 	stw	r6,-8(fp)
 2001800:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 2001804:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 2001808:	e0bffd17 	ldw	r2,-12(fp)
 200180c:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 2001810:	00003706 	br	20018f0 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 2001814:	e0bffc17 	ldw	r2,-16(fp)
 2001818:	10800c17 	ldw	r2,48(r2)
 200181c:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
 2001820:	e0bffc17 	ldw	r2,-16(fp)
 2001824:	10800d17 	ldw	r2,52(r2)
 2001828:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
 200182c:	e0fff917 	ldw	r3,-28(fp)
 2001830:	e0bff517 	ldw	r2,-44(fp)
 2001834:	1880062e 	bgeu	r3,r2,2001850 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 2001838:	e0fff517 	ldw	r3,-44(fp)
 200183c:	e0bff917 	ldw	r2,-28(fp)
 2001840:	1885c83a 	sub	r2,r3,r2
 2001844:	10bfffc4 	addi	r2,r2,-1
 2001848:	e0bff615 	stw	r2,-40(fp)
 200184c:	00000b06 	br	200187c <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 2001850:	e0bff517 	ldw	r2,-44(fp)
 2001854:	10000526 	beq	r2,zero,200186c <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 2001858:	00c20004 	movi	r3,2048
 200185c:	e0bff917 	ldw	r2,-28(fp)
 2001860:	1885c83a 	sub	r2,r3,r2
 2001864:	e0bff615 	stw	r2,-40(fp)
 2001868:	00000406 	br	200187c <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 200186c:	00c1ffc4 	movi	r3,2047
 2001870:	e0bff917 	ldw	r2,-28(fp)
 2001874:	1885c83a 	sub	r2,r3,r2
 2001878:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 200187c:	e0bff617 	ldw	r2,-40(fp)
 2001880:	10001e26 	beq	r2,zero,20018fc <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 2001884:	e0fffe17 	ldw	r3,-8(fp)
 2001888:	e0bff617 	ldw	r2,-40(fp)
 200188c:	1880022e 	bgeu	r3,r2,2001898 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 2001890:	e0bffe17 	ldw	r2,-8(fp)
 2001894:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 2001898:	e0bffc17 	ldw	r2,-16(fp)
 200189c:	10c20e04 	addi	r3,r2,2104
 20018a0:	e0bff917 	ldw	r2,-28(fp)
 20018a4:	1885883a 	add	r2,r3,r2
 20018a8:	e1bff617 	ldw	r6,-40(fp)
 20018ac:	e17ffd17 	ldw	r5,-12(fp)
 20018b0:	1009883a 	mov	r4,r2
 20018b4:	20036f80 	call	20036f8 <memcpy>
      ptr   += n;
 20018b8:	e0fffd17 	ldw	r3,-12(fp)
 20018bc:	e0bff617 	ldw	r2,-40(fp)
 20018c0:	1885883a 	add	r2,r3,r2
 20018c4:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
 20018c8:	e0fffe17 	ldw	r3,-8(fp)
 20018cc:	e0bff617 	ldw	r2,-40(fp)
 20018d0:	1885c83a 	sub	r2,r3,r2
 20018d4:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 20018d8:	e0fff917 	ldw	r3,-28(fp)
 20018dc:	e0bff617 	ldw	r2,-40(fp)
 20018e0:	1885883a 	add	r2,r3,r2
 20018e4:	10c1ffcc 	andi	r3,r2,2047
 20018e8:	e0bffc17 	ldw	r2,-16(fp)
 20018ec:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 20018f0:	e0bffe17 	ldw	r2,-8(fp)
 20018f4:	00bfc716 	blt	zero,r2,2001814 <__reset+0xfe000814>
 20018f8:	00000106 	br	2001900 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
 20018fc:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2001900:	0005303a 	rdctl	r2,status
 2001904:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2001908:	e0fffb17 	ldw	r3,-20(fp)
 200190c:	00bfff84 	movi	r2,-2
 2001910:	1884703a 	and	r2,r3,r2
 2001914:	1001703a 	wrctl	status,r2
  
  return context;
 2001918:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 200191c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 2001920:	e0bffc17 	ldw	r2,-16(fp)
 2001924:	10800817 	ldw	r2,32(r2)
 2001928:	10c00094 	ori	r3,r2,2
 200192c:	e0bffc17 	ldw	r2,-16(fp)
 2001930:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 2001934:	e0bffc17 	ldw	r2,-16(fp)
 2001938:	10800017 	ldw	r2,0(r2)
 200193c:	10800104 	addi	r2,r2,4
 2001940:	1007883a 	mov	r3,r2
 2001944:	e0bffc17 	ldw	r2,-16(fp)
 2001948:	10800817 	ldw	r2,32(r2)
 200194c:	18800035 	stwio	r2,0(r3)
 2001950:	e0bffa17 	ldw	r2,-24(fp)
 2001954:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2001958:	e0bff817 	ldw	r2,-32(fp)
 200195c:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 2001960:	e0bffe17 	ldw	r2,-8(fp)
 2001964:	0080100e 	bge	zero,r2,20019a8 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
 2001968:	e0bfff17 	ldw	r2,-4(fp)
 200196c:	1090000c 	andi	r2,r2,16384
 2001970:	1000101e 	bne	r2,zero,20019b4 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 2001974:	0001883a 	nop
 2001978:	e0bffc17 	ldw	r2,-16(fp)
 200197c:	10c00d17 	ldw	r3,52(r2)
 2001980:	e0bff517 	ldw	r2,-44(fp)
 2001984:	1880051e 	bne	r3,r2,200199c <altera_avalon_jtag_uart_write+0x1b8>
 2001988:	e0bffc17 	ldw	r2,-16(fp)
 200198c:	10c00917 	ldw	r3,36(r2)
 2001990:	e0bffc17 	ldw	r2,-16(fp)
 2001994:	10800117 	ldw	r2,4(r2)
 2001998:	18bff736 	bltu	r3,r2,2001978 <__reset+0xfe000978>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 200199c:	e0bffc17 	ldw	r2,-16(fp)
 20019a0:	10800917 	ldw	r2,36(r2)
 20019a4:	1000051e 	bne	r2,zero,20019bc <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
 20019a8:	e0bffe17 	ldw	r2,-8(fp)
 20019ac:	00bfd016 	blt	zero,r2,20018f0 <__reset+0xfe0008f0>
 20019b0:	00000306 	br	20019c0 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
 20019b4:	0001883a 	nop
 20019b8:	00000106 	br	20019c0 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
 20019bc:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 20019c0:	e0fffd17 	ldw	r3,-12(fp)
 20019c4:	e0bff717 	ldw	r2,-36(fp)
 20019c8:	18800426 	beq	r3,r2,20019dc <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
 20019cc:	e0fffd17 	ldw	r3,-12(fp)
 20019d0:	e0bff717 	ldw	r2,-36(fp)
 20019d4:	1885c83a 	sub	r2,r3,r2
 20019d8:	00000606 	br	20019f4 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
 20019dc:	e0bfff17 	ldw	r2,-4(fp)
 20019e0:	1090000c 	andi	r2,r2,16384
 20019e4:	10000226 	beq	r2,zero,20019f0 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
 20019e8:	00bffd44 	movi	r2,-11
 20019ec:	00000106 	br	20019f4 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 20019f0:	00bffec4 	movi	r2,-5
}
 20019f4:	e037883a 	mov	sp,fp
 20019f8:	dfc00117 	ldw	ra,4(sp)
 20019fc:	df000017 	ldw	fp,0(sp)
 2001a00:	dec00204 	addi	sp,sp,8
 2001a04:	f800283a 	ret

02001a08 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 2001a08:	defff904 	addi	sp,sp,-28
 2001a0c:	dfc00615 	stw	ra,24(sp)
 2001a10:	df000515 	stw	fp,20(sp)
 2001a14:	df000504 	addi	fp,sp,20
 2001a18:	e13ffe15 	stw	r4,-8(fp)
 2001a1c:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 2001a20:	0007883a 	mov	r3,zero
 2001a24:	e0bffe17 	ldw	r2,-8(fp)
 2001a28:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 2001a2c:	e0bffe17 	ldw	r2,-8(fp)
 2001a30:	10800104 	addi	r2,r2,4
 2001a34:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2001a38:	0005303a 	rdctl	r2,status
 2001a3c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2001a40:	e0fffc17 	ldw	r3,-16(fp)
 2001a44:	00bfff84 	movi	r2,-2
 2001a48:	1884703a 	and	r2,r3,r2
 2001a4c:	1001703a 	wrctl	status,r2
  
  return context;
 2001a50:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 2001a54:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
 2001a58:	20030a00 	call	20030a0 <alt_tick>
 2001a5c:	e0bffb17 	ldw	r2,-20(fp)
 2001a60:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2001a64:	e0bffd17 	ldw	r2,-12(fp)
 2001a68:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
 2001a6c:	0001883a 	nop
 2001a70:	e037883a 	mov	sp,fp
 2001a74:	dfc00117 	ldw	ra,4(sp)
 2001a78:	df000017 	ldw	fp,0(sp)
 2001a7c:	dec00204 	addi	sp,sp,8
 2001a80:	f800283a 	ret

02001a84 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 2001a84:	defff904 	addi	sp,sp,-28
 2001a88:	dfc00615 	stw	ra,24(sp)
 2001a8c:	df000515 	stw	fp,20(sp)
 2001a90:	df000504 	addi	fp,sp,20
 2001a94:	e13ffc15 	stw	r4,-16(fp)
 2001a98:	e17ffd15 	stw	r5,-12(fp)
 2001a9c:	e1bffe15 	stw	r6,-8(fp)
 2001aa0:	e1ffff15 	stw	r7,-4(fp)
 2001aa4:	e0bfff17 	ldw	r2,-4(fp)
 2001aa8:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 2001aac:	d0a01117 	ldw	r2,-32700(gp)
 2001ab0:	1000021e 	bne	r2,zero,2001abc <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
 2001ab4:	e0bffb17 	ldw	r2,-20(fp)
 2001ab8:	d0a01115 	stw	r2,-32700(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 2001abc:	e0bffc17 	ldw	r2,-16(fp)
 2001ac0:	10800104 	addi	r2,r2,4
 2001ac4:	00c001c4 	movi	r3,7
 2001ac8:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
 2001acc:	01808034 	movhi	r6,512
 2001ad0:	31868204 	addi	r6,r6,6664
 2001ad4:	e17ffc17 	ldw	r5,-16(fp)
 2001ad8:	e13ffe17 	ldw	r4,-8(fp)
 2001adc:	2002b7c0 	call	2002b7c <alt_irq_register>
#endif  
}
 2001ae0:	0001883a 	nop
 2001ae4:	e037883a 	mov	sp,fp
 2001ae8:	dfc00117 	ldw	ra,4(sp)
 2001aec:	df000017 	ldw	fp,0(sp)
 2001af0:	dec00204 	addi	sp,sp,8
 2001af4:	f800283a 	ret

02001af8 <alt_up_rs232_enable_read_interrupt>:
#include "altera_up_avalon_rs232.h"
#include "altera_up_avalon_rs232_regs.h"


void alt_up_rs232_enable_read_interrupt(alt_up_rs232_dev *rs232)
{
 2001af8:	defffd04 	addi	sp,sp,-12
 2001afc:	df000215 	stw	fp,8(sp)
 2001b00:	df000204 	addi	fp,sp,8
 2001b04:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
 2001b08:	e0bfff17 	ldw	r2,-4(fp)
 2001b0c:	10800a17 	ldw	r2,40(r2)
 2001b10:	10800104 	addi	r2,r2,4
 2001b14:	10800037 	ldwio	r2,0(r2)
 2001b18:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_RS232_CONTROL_RE_MSK;
 2001b1c:	e0bffe17 	ldw	r2,-8(fp)
 2001b20:	10800054 	ori	r2,r2,1
 2001b24:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_RS232_CONTROL(rs232->base, ctrl_reg);
 2001b28:	e0bfff17 	ldw	r2,-4(fp)
 2001b2c:	10800a17 	ldw	r2,40(r2)
 2001b30:	10800104 	addi	r2,r2,4
 2001b34:	1007883a 	mov	r3,r2
 2001b38:	e0bffe17 	ldw	r2,-8(fp)
 2001b3c:	18800035 	stwio	r2,0(r3)
}
 2001b40:	0001883a 	nop
 2001b44:	e037883a 	mov	sp,fp
 2001b48:	df000017 	ldw	fp,0(sp)
 2001b4c:	dec00104 	addi	sp,sp,4
 2001b50:	f800283a 	ret

02001b54 <alt_up_rs232_disable_read_interrupt>:

void alt_up_rs232_disable_read_interrupt(alt_up_rs232_dev *rs232)
{
 2001b54:	defffd04 	addi	sp,sp,-12
 2001b58:	df000215 	stw	fp,8(sp)
 2001b5c:	df000204 	addi	fp,sp,8
 2001b60:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
 2001b64:	e0bfff17 	ldw	r2,-4(fp)
 2001b68:	10800a17 	ldw	r2,40(r2)
 2001b6c:	10800104 	addi	r2,r2,4
 2001b70:	10800037 	ldwio	r2,0(r2)
 2001b74:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_RS232_CONTROL_RE_MSK;
 2001b78:	e0fffe17 	ldw	r3,-8(fp)
 2001b7c:	00bfff84 	movi	r2,-2
 2001b80:	1884703a 	and	r2,r3,r2
 2001b84:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_RS232_CONTROL(rs232->base, ctrl_reg);
 2001b88:	e0bfff17 	ldw	r2,-4(fp)
 2001b8c:	10800a17 	ldw	r2,40(r2)
 2001b90:	10800104 	addi	r2,r2,4
 2001b94:	1007883a 	mov	r3,r2
 2001b98:	e0bffe17 	ldw	r2,-8(fp)
 2001b9c:	18800035 	stwio	r2,0(r3)
}
 2001ba0:	0001883a 	nop
 2001ba4:	e037883a 	mov	sp,fp
 2001ba8:	df000017 	ldw	fp,0(sp)
 2001bac:	dec00104 	addi	sp,sp,4
 2001bb0:	f800283a 	ret

02001bb4 <alt_up_rs232_get_used_space_in_read_FIFO>:

unsigned alt_up_rs232_get_used_space_in_read_FIFO(alt_up_rs232_dev *rs232)
{
 2001bb4:	defffd04 	addi	sp,sp,-12
 2001bb8:	df000215 	stw	fp,8(sp)
 2001bbc:	df000204 	addi	fp,sp,8
 2001bc0:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = 0;
 2001bc4:	e03ffe0d 	sth	zero,-8(fp)
	// we can only read the 16 bits for RAVAIL --- a read of DATA will discard the data
//	ravail = IORD_16DIRECT(IOADDR_ALT_UP_RS232_DATA(rs232->base), 2); 
	ravail = IORD_ALT_UP_RS232_RAVAIL(rs232->base); 
 2001bc8:	e0bfff17 	ldw	r2,-4(fp)
 2001bcc:	10800a17 	ldw	r2,40(r2)
 2001bd0:	10800084 	addi	r2,r2,2
 2001bd4:	1080002b 	ldhuio	r2,0(r2)
 2001bd8:	10bfffcc 	andi	r2,r2,65535
 2001bdc:	e0bffe0d 	sth	r2,-8(fp)
//	return ravail;
	return (ravail & ALT_UP_RS232_RAVAIL_MSK) >> ALT_UP_RS232_RAVAIL_OFST;
 2001be0:	e0bffe0b 	ldhu	r2,-8(fp)
}
 2001be4:	e037883a 	mov	sp,fp
 2001be8:	df000017 	ldw	fp,0(sp)
 2001bec:	dec00104 	addi	sp,sp,4
 2001bf0:	f800283a 	ret

02001bf4 <alt_up_rs232_get_available_space_in_write_FIFO>:

unsigned alt_up_rs232_get_available_space_in_write_FIFO(alt_up_rs232_dev *rs232)
{
 2001bf4:	defffd04 	addi	sp,sp,-12
 2001bf8:	df000215 	stw	fp,8(sp)
 2001bfc:	df000204 	addi	fp,sp,8
 2001c00:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
 2001c04:	e0bfff17 	ldw	r2,-4(fp)
 2001c08:	10800a17 	ldw	r2,40(r2)
 2001c0c:	10800104 	addi	r2,r2,4
 2001c10:	10800037 	ldwio	r2,0(r2)
 2001c14:	e0bffe15 	stw	r2,-8(fp)
	return (ctrl_reg & ALT_UP_RS232_CONTROL_WSPACE_MSK) >> ALT_UP_RS232_CONTROL_WSPACE_OFST;
 2001c18:	e0bffe17 	ldw	r2,-8(fp)
 2001c1c:	1004d43a 	srli	r2,r2,16
}
 2001c20:	e037883a 	mov	sp,fp
 2001c24:	df000017 	ldw	fp,0(sp)
 2001c28:	dec00104 	addi	sp,sp,4
 2001c2c:	f800283a 	ret

02001c30 <alt_up_rs232_check_parity>:

int alt_up_rs232_check_parity(alt_u32 data_reg)
{
 2001c30:	defffd04 	addi	sp,sp,-12
 2001c34:	df000215 	stw	fp,8(sp)
 2001c38:	df000204 	addi	fp,sp,8
 2001c3c:	e13fff15 	stw	r4,-4(fp)
	unsigned parity_error = (data_reg & ALT_UP_RS232_DATA_PE_MSK) >> ALT_UP_RS232_DATA_PE_OFST;
 2001c40:	e0bfff17 	ldw	r2,-4(fp)
 2001c44:	1080800c 	andi	r2,r2,512
 2001c48:	1004d27a 	srli	r2,r2,9
 2001c4c:	e0bffe15 	stw	r2,-8(fp)
	return (parity_error ? -1 : 0);
 2001c50:	e0bffe17 	ldw	r2,-8(fp)
 2001c54:	10000226 	beq	r2,zero,2001c60 <alt_up_rs232_check_parity+0x30>
 2001c58:	00bfffc4 	movi	r2,-1
 2001c5c:	00000106 	br	2001c64 <alt_up_rs232_check_parity+0x34>
 2001c60:	0005883a 	mov	r2,zero
}
 2001c64:	e037883a 	mov	sp,fp
 2001c68:	df000017 	ldw	fp,0(sp)
 2001c6c:	dec00104 	addi	sp,sp,4
 2001c70:	f800283a 	ret

02001c74 <alt_up_rs232_write_data>:

int alt_up_rs232_write_data(alt_up_rs232_dev *rs232, alt_u8 data)
{
 2001c74:	defffd04 	addi	sp,sp,-12
 2001c78:	df000215 	stw	fp,8(sp)
 2001c7c:	df000204 	addi	fp,sp,8
 2001c80:	e13ffe15 	stw	r4,-8(fp)
 2001c84:	2805883a 	mov	r2,r5
 2001c88:	e0bfff05 	stb	r2,-4(fp)
	/*alt_u32 data_reg;
	data_reg = IORD_ALT_UP_RS232_DATA(rs232->base);*/
    
	// we can write directly without thinking about other bit fields for this
	// case ONLY, because only DATA field of the data register is writable
	IOWR_ALT_UP_RS232_DATA(rs232->base, (data>>ALT_UP_RS232_DATA_DATA_OFST) & ALT_UP_RS232_DATA_DATA_MSK);
 2001c8c:	e0bffe17 	ldw	r2,-8(fp)
 2001c90:	10800a17 	ldw	r2,40(r2)
 2001c94:	1007883a 	mov	r3,r2
 2001c98:	e0bfff03 	ldbu	r2,-4(fp)
 2001c9c:	18800035 	stwio	r2,0(r3)
	return 0;
 2001ca0:	0005883a 	mov	r2,zero
}
 2001ca4:	e037883a 	mov	sp,fp
 2001ca8:	df000017 	ldw	fp,0(sp)
 2001cac:	dec00104 	addi	sp,sp,4
 2001cb0:	f800283a 	ret

02001cb4 <alt_up_rs232_read_data>:

int alt_up_rs232_read_data(alt_up_rs232_dev *rs232, alt_u8 *data, alt_u8 *parity_error)
{
 2001cb4:	defffa04 	addi	sp,sp,-24
 2001cb8:	dfc00515 	stw	ra,20(sp)
 2001cbc:	df000415 	stw	fp,16(sp)
 2001cc0:	df000404 	addi	fp,sp,16
 2001cc4:	e13ffd15 	stw	r4,-12(fp)
 2001cc8:	e17ffe15 	stw	r5,-8(fp)
 2001ccc:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_RS232_DATA(rs232->base);
 2001cd0:	e0bffd17 	ldw	r2,-12(fp)
 2001cd4:	10800a17 	ldw	r2,40(r2)
 2001cd8:	10800037 	ldwio	r2,0(r2)
 2001cdc:	e0bffc15 	stw	r2,-16(fp)
	*data = (data_reg & ALT_UP_RS232_DATA_DATA_MSK) >> ALT_UP_RS232_DATA_DATA_OFST;
 2001ce0:	e0bffc17 	ldw	r2,-16(fp)
 2001ce4:	1007883a 	mov	r3,r2
 2001ce8:	e0bffe17 	ldw	r2,-8(fp)
 2001cec:	10c00005 	stb	r3,0(r2)
	*parity_error = alt_up_rs232_check_parity(data_reg);
 2001cf0:	e13ffc17 	ldw	r4,-16(fp)
 2001cf4:	2001c300 	call	2001c30 <alt_up_rs232_check_parity>
 2001cf8:	1007883a 	mov	r3,r2
 2001cfc:	e0bfff17 	ldw	r2,-4(fp)
 2001d00:	10c00005 	stb	r3,0(r2)
	return (((data_reg & ALT_UP_RS232_DATA_RVALID_MSK) >> ALT_UP_RS232_DATA_RVALID_OFST) - 1);
 2001d04:	e0bffc17 	ldw	r2,-16(fp)
 2001d08:	10a0000c 	andi	r2,r2,32768
 2001d0c:	1004d3fa 	srli	r2,r2,15
 2001d10:	10bfffc4 	addi	r2,r2,-1
}
 2001d14:	e037883a 	mov	sp,fp
 2001d18:	dfc00117 	ldw	ra,4(sp)
 2001d1c:	df000017 	ldw	fp,0(sp)
 2001d20:	dec00204 	addi	sp,sp,8
 2001d24:	f800283a 	ret

02001d28 <alt_up_rs232_read_fd>:

int alt_up_rs232_read_fd (alt_fd* fd, char* ptr, int len)
{
 2001d28:	defff804 	addi	sp,sp,-32
 2001d2c:	dfc00715 	stw	ra,28(sp)
 2001d30:	df000615 	stw	fp,24(sp)
 2001d34:	df000604 	addi	fp,sp,24
 2001d38:	e13ffd15 	stw	r4,-12(fp)
 2001d3c:	e17ffe15 	stw	r5,-8(fp)
 2001d40:	e1bfff15 	stw	r6,-4(fp)
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
 2001d44:	e0bffd17 	ldw	r2,-12(fp)
 2001d48:	10800017 	ldw	r2,0(r2)
 2001d4c:	e0bffb15 	stw	r2,-20(fp)
	int count = 0;
 2001d50:	e03ffa15 	stw	zero,-24(fp)
	alt_u8 parity_error;
	while(len--)
 2001d54:	00000c06 	br	2001d88 <alt_up_rs232_read_fd+0x60>
	{
		if (alt_up_rs232_read_data(rs232, (alt_u8 *)ptr++, &parity_error)==0)
 2001d58:	e0bffe17 	ldw	r2,-8(fp)
 2001d5c:	10c00044 	addi	r3,r2,1
 2001d60:	e0fffe15 	stw	r3,-8(fp)
 2001d64:	e0fffc04 	addi	r3,fp,-16
 2001d68:	180d883a 	mov	r6,r3
 2001d6c:	100b883a 	mov	r5,r2
 2001d70:	e13ffb17 	ldw	r4,-20(fp)
 2001d74:	2001cb40 	call	2001cb4 <alt_up_rs232_read_data>
 2001d78:	1000081e 	bne	r2,zero,2001d9c <alt_up_rs232_read_fd+0x74>
			count++;
 2001d7c:	e0bffa17 	ldw	r2,-24(fp)
 2001d80:	10800044 	addi	r2,r2,1
 2001d84:	e0bffa15 	stw	r2,-24(fp)
int alt_up_rs232_read_fd (alt_fd* fd, char* ptr, int len)
{
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
	int count = 0;
	alt_u8 parity_error;
	while(len--)
 2001d88:	e0bfff17 	ldw	r2,-4(fp)
 2001d8c:	10ffffc4 	addi	r3,r2,-1
 2001d90:	e0ffff15 	stw	r3,-4(fp)
 2001d94:	103ff01e 	bne	r2,zero,2001d58 <__reset+0xfe000d58>
 2001d98:	00000106 	br	2001da0 <alt_up_rs232_read_fd+0x78>
	{
		if (alt_up_rs232_read_data(rs232, (alt_u8 *)ptr++, &parity_error)==0)
			count++;
		else
			break;
 2001d9c:	0001883a 	nop
	}
	return count;
 2001da0:	e0bffa17 	ldw	r2,-24(fp)
}
 2001da4:	e037883a 	mov	sp,fp
 2001da8:	dfc00117 	ldw	ra,4(sp)
 2001dac:	df000017 	ldw	fp,0(sp)
 2001db0:	dec00204 	addi	sp,sp,8
 2001db4:	f800283a 	ret

02001db8 <alt_up_rs232_write_fd>:

int alt_up_rs232_write_fd (alt_fd* fd, const char* ptr, int len)
{
 2001db8:	defff904 	addi	sp,sp,-28
 2001dbc:	dfc00615 	stw	ra,24(sp)
 2001dc0:	df000515 	stw	fp,20(sp)
 2001dc4:	df000504 	addi	fp,sp,20
 2001dc8:	e13ffd15 	stw	r4,-12(fp)
 2001dcc:	e17ffe15 	stw	r5,-8(fp)
 2001dd0:	e1bfff15 	stw	r6,-4(fp)
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
 2001dd4:	e0bffd17 	ldw	r2,-12(fp)
 2001dd8:	10800017 	ldw	r2,0(r2)
 2001ddc:	e0bffc15 	stw	r2,-16(fp)
	int count = 0;
 2001de0:	e03ffb15 	stw	zero,-20(fp)
	while(len--)
 2001de4:	00000d06 	br	2001e1c <alt_up_rs232_write_fd+0x64>
	{
		if (alt_up_rs232_write_data(rs232, *ptr)==0)
 2001de8:	e0bffe17 	ldw	r2,-8(fp)
 2001dec:	10800003 	ldbu	r2,0(r2)
 2001df0:	10803fcc 	andi	r2,r2,255
 2001df4:	100b883a 	mov	r5,r2
 2001df8:	e13ffc17 	ldw	r4,-16(fp)
 2001dfc:	2001c740 	call	2001c74 <alt_up_rs232_write_data>
 2001e00:	10000b1e 	bne	r2,zero,2001e30 <alt_up_rs232_write_fd+0x78>
		{
			count++;
 2001e04:	e0bffb17 	ldw	r2,-20(fp)
 2001e08:	10800044 	addi	r2,r2,1
 2001e0c:	e0bffb15 	stw	r2,-20(fp)
			ptr++;
 2001e10:	e0bffe17 	ldw	r2,-8(fp)
 2001e14:	10800044 	addi	r2,r2,1
 2001e18:	e0bffe15 	stw	r2,-8(fp)

int alt_up_rs232_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
	int count = 0;
	while(len--)
 2001e1c:	e0bfff17 	ldw	r2,-4(fp)
 2001e20:	10ffffc4 	addi	r3,r2,-1
 2001e24:	e0ffff15 	stw	r3,-4(fp)
 2001e28:	103fef1e 	bne	r2,zero,2001de8 <__reset+0xfe000de8>
 2001e2c:	00000106 	br	2001e34 <alt_up_rs232_write_fd+0x7c>
		{
			count++;
			ptr++;
		}
		else
			break;
 2001e30:	0001883a 	nop
	}
	return count;
 2001e34:	e0bffb17 	ldw	r2,-20(fp)
}
 2001e38:	e037883a 	mov	sp,fp
 2001e3c:	dfc00117 	ldw	ra,4(sp)
 2001e40:	df000017 	ldw	fp,0(sp)
 2001e44:	dec00204 	addi	sp,sp,8
 2001e48:	f800283a 	ret

02001e4c <alt_up_rs232_open_dev>:

alt_up_rs232_dev* alt_up_rs232_open_dev(const char* name)
{
 2001e4c:	defffc04 	addi	sp,sp,-16
 2001e50:	dfc00315 	stw	ra,12(sp)
 2001e54:	df000215 	stw	fp,8(sp)
 2001e58:	df000204 	addi	fp,sp,8
 2001e5c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_rs232_dev *dev = (alt_up_rs232_dev*)alt_find_dev(name, &alt_dev_list);
 2001e60:	d1600204 	addi	r5,gp,-32760
 2001e64:	e13fff17 	ldw	r4,-4(fp)
 2001e68:	20028d00 	call	20028d0 <alt_find_dev>
 2001e6c:	e0bffe15 	stw	r2,-8(fp)

  return dev;
 2001e70:	e0bffe17 	ldw	r2,-8(fp)
}
 2001e74:	e037883a 	mov	sp,fp
 2001e78:	dfc00117 	ldw	ra,4(sp)
 2001e7c:	df000017 	ldw	fp,0(sp)
 2001e80:	dec00204 	addi	sp,sp,8
 2001e84:	f800283a 	ret

02001e88 <epcs_read_status_register>:
#include "alt_types.h"
#include "epcs_commands.h"
#include "altera_avalon_spi.h"

alt_u8 epcs_read_status_register(alt_u32 base)
{
 2001e88:	defff904 	addi	sp,sp,-28
 2001e8c:	dfc00615 	stw	ra,24(sp)
 2001e90:	df000515 	stw	fp,20(sp)
 2001e94:	df000504 	addi	fp,sp,20
 2001e98:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rdsr = epcs_rdsr;
 2001e9c:	00800144 	movi	r2,5
 2001ea0:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 status;
  alt_avalon_spi_command(
 2001ea4:	d8000215 	stw	zero,8(sp)
 2001ea8:	e0bffe44 	addi	r2,fp,-7
 2001eac:	d8800115 	stw	r2,4(sp)
 2001eb0:	00800044 	movi	r2,1
 2001eb4:	d8800015 	stw	r2,0(sp)
 2001eb8:	e1fffe04 	addi	r7,fp,-8
 2001ebc:	01800044 	movi	r6,1
 2001ec0:	000b883a 	mov	r5,zero
 2001ec4:	e13fff17 	ldw	r4,-4(fp)
 2001ec8:	20031cc0 	call	20031cc <alt_avalon_spi_command>
    1,
    &status,
    0
  );

  return status;
 2001ecc:	e0bffe43 	ldbu	r2,-7(fp)
}
 2001ed0:	e037883a 	mov	sp,fp
 2001ed4:	dfc00117 	ldw	ra,4(sp)
 2001ed8:	df000017 	ldw	fp,0(sp)
 2001edc:	dec00204 	addi	sp,sp,8
 2001ee0:	f800283a 	ret

02001ee4 <epcs_test_wip>:

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
 2001ee4:	defffd04 	addi	sp,sp,-12
 2001ee8:	dfc00215 	stw	ra,8(sp)
 2001eec:	df000115 	stw	fp,4(sp)
 2001ef0:	df000104 	addi	fp,sp,4
 2001ef4:	e13fff15 	stw	r4,-4(fp)
  return epcs_read_status_register(base) & 1;
 2001ef8:	e13fff17 	ldw	r4,-4(fp)
 2001efc:	2001e880 	call	2001e88 <epcs_read_status_register>
 2001f00:	10803fcc 	andi	r2,r2,255
 2001f04:	1080004c 	andi	r2,r2,1
}
 2001f08:	e037883a 	mov	sp,fp
 2001f0c:	dfc00117 	ldw	ra,4(sp)
 2001f10:	df000017 	ldw	fp,0(sp)
 2001f14:	dec00204 	addi	sp,sp,8
 2001f18:	f800283a 	ret

02001f1c <epcs_await_wip_released>:

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
 2001f1c:	defffd04 	addi	sp,sp,-12
 2001f20:	dfc00215 	stw	ra,8(sp)
 2001f24:	df000115 	stw	fp,4(sp)
 2001f28:	df000104 	addi	fp,sp,4
 2001f2c:	e13fff15 	stw	r4,-4(fp)
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
 2001f30:	0001883a 	nop
 2001f34:	e13fff17 	ldw	r4,-4(fp)
 2001f38:	2001ee40 	call	2001ee4 <epcs_test_wip>
 2001f3c:	103ffd1e 	bne	r2,zero,2001f34 <__reset+0xfe000f34>
  {
  }
}
 2001f40:	0001883a 	nop
 2001f44:	e037883a 	mov	sp,fp
 2001f48:	dfc00117 	ldw	ra,4(sp)
 2001f4c:	df000017 	ldw	fp,0(sp)
 2001f50:	dec00204 	addi	sp,sp,8
 2001f54:	f800283a 	ret

02001f58 <epcs_sector_erase>:

void epcs_sector_erase(alt_u32 base, alt_u32 offset, alt_u32 four_bytes_mode)
{
 2001f58:	defff604 	addi	sp,sp,-40
 2001f5c:	dfc00915 	stw	ra,36(sp)
 2001f60:	df000815 	stw	fp,32(sp)
 2001f64:	df000804 	addi	fp,sp,32
 2001f68:	e13ffd15 	stw	r4,-12(fp)
 2001f6c:	e17ffe15 	stw	r5,-8(fp)
 2001f70:	e1bfff15 	stw	r6,-4(fp)
  alt_u8 se[5];
  alt_u8 len;
  
  if(four_bytes_mode)
 2001f74:	e0bfff17 	ldw	r2,-4(fp)
 2001f78:	10001226 	beq	r2,zero,2001fc4 <epcs_sector_erase+0x6c>
  {
      se[0] = epcs_se;  /* Note: Use epcs_se for Micron EPCS256 */
 2001f7c:	00bff604 	movi	r2,-40
 2001f80:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 24) & 0xFF;
 2001f84:	e0bffe17 	ldw	r2,-8(fp)
 2001f88:	1004d63a 	srli	r2,r2,24
 2001f8c:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 16) & 0xFF;
 2001f90:	e0bffe17 	ldw	r2,-8(fp)
 2001f94:	1004d43a 	srli	r2,r2,16
 2001f98:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = (offset >> 8) & 0xFF;
 2001f9c:	e0bffe17 	ldw	r2,-8(fp)
 2001fa0:	1004d23a 	srli	r2,r2,8
 2001fa4:	e0bffc05 	stb	r2,-16(fp)
      se[4] = offset & 0xFF;
 2001fa8:	e0bffe17 	ldw	r2,-8(fp)
 2001fac:	e0bffc45 	stb	r2,-15(fp)
      len   = 5;
 2001fb0:	00800144 	movi	r2,5
 2001fb4:	e0bffb05 	stb	r2,-20(fp)
      epcs_enter_4_bytes_mode(base);
 2001fb8:	e13ffd17 	ldw	r4,-12(fp)
 2001fbc:	200240c0 	call	200240c <epcs_enter_4_bytes_mode>
 2001fc0:	00000c06 	br	2001ff4 <epcs_sector_erase+0x9c>
  }
  else
  {
      se[0] = epcs_se;
 2001fc4:	00bff604 	movi	r2,-40
 2001fc8:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 16) & 0xFF;
 2001fcc:	e0bffe17 	ldw	r2,-8(fp)
 2001fd0:	1004d43a 	srli	r2,r2,16
 2001fd4:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 8) & 0xFF;
 2001fd8:	e0bffe17 	ldw	r2,-8(fp)
 2001fdc:	1004d23a 	srli	r2,r2,8
 2001fe0:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = offset & 0xFF;
 2001fe4:	e0bffe17 	ldw	r2,-8(fp)
 2001fe8:	e0bffc05 	stb	r2,-16(fp)
      len   = 4;
 2001fec:	00800104 	movi	r2,4
 2001ff0:	e0bffb05 	stb	r2,-20(fp)
  }

  /* Execute a WREN instruction */
  epcs_write_enable(base);
 2001ff4:	e13ffd17 	ldw	r4,-12(fp)
 2001ff8:	20021480 	call	2002148 <epcs_write_enable>

  alt_avalon_spi_command(
 2001ffc:	e0bffb03 	ldbu	r2,-20(fp)
 2002000:	e0fffb44 	addi	r3,fp,-19
 2002004:	d8000215 	stw	zero,8(sp)
 2002008:	d8000115 	stw	zero,4(sp)
 200200c:	d8000015 	stw	zero,0(sp)
 2002010:	180f883a 	mov	r7,r3
 2002014:	100d883a 	mov	r6,r2
 2002018:	000b883a 	mov	r5,zero
 200201c:	e13ffd17 	ldw	r4,-12(fp)
 2002020:	20031cc0 	call	20031cc <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
 2002024:	e13ffd17 	ldw	r4,-12(fp)
 2002028:	2001f1c0 	call	2001f1c <epcs_await_wip_released>

  if(four_bytes_mode)
 200202c:	e0bfff17 	ldw	r2,-4(fp)
 2002030:	10000226 	beq	r2,zero,200203c <epcs_sector_erase+0xe4>
  {
    epcs_exit_4_bytes_mode(base);
 2002034:	e13ffd17 	ldw	r4,-12(fp)
 2002038:	20024680 	call	2002468 <epcs_exit_4_bytes_mode>
  }
}
 200203c:	0001883a 	nop
 2002040:	e037883a 	mov	sp,fp
 2002044:	dfc00117 	ldw	ra,4(sp)
 2002048:	df000017 	ldw	fp,0(sp)
 200204c:	dec00204 	addi	sp,sp,8
 2002050:	f800283a 	ret

02002054 <epcs_read_buffer>:

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length,
                        alt_u32 four_bytes_mode)
{
 2002054:	defff404 	addi	sp,sp,-48
 2002058:	dfc00b15 	stw	ra,44(sp)
 200205c:	df000a15 	stw	fp,40(sp)
 2002060:	df000a04 	addi	fp,sp,40
 2002064:	e13ffc15 	stw	r4,-16(fp)
 2002068:	e17ffd15 	stw	r5,-12(fp)
 200206c:	e1bffe15 	stw	r6,-8(fp)
 2002070:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 read_command[5];
  alt_u32 cmd_len;

  read_command[0] = epcs_read;
 2002074:	008000c4 	movi	r2,3
 2002078:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
 200207c:	e0800217 	ldw	r2,8(fp)
 2002080:	10001026 	beq	r2,zero,20020c4 <epcs_read_buffer+0x70>
  {
        read_command[1] = (offset >> 24) & 0xFF;
 2002084:	e0bffd17 	ldw	r2,-12(fp)
 2002088:	1004d63a 	srli	r2,r2,24
 200208c:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 16) & 0xFF;
 2002090:	e0bffd17 	ldw	r2,-12(fp)
 2002094:	1005d43a 	srai	r2,r2,16
 2002098:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = (offset >> 8) & 0xFF;
 200209c:	e0bffd17 	ldw	r2,-12(fp)
 20020a0:	1005d23a 	srai	r2,r2,8
 20020a4:	e0bffac5 	stb	r2,-21(fp)
        read_command[4] = offset & 0xFF;
 20020a8:	e0bffd17 	ldw	r2,-12(fp)
 20020ac:	e0bffb05 	stb	r2,-20(fp)
        cmd_len = 5;
 20020b0:	00800144 	movi	r2,5
 20020b4:	e0bff915 	stw	r2,-28(fp)
        epcs_enter_4_bytes_mode(base);
 20020b8:	e13ffc17 	ldw	r4,-16(fp)
 20020bc:	200240c0 	call	200240c <epcs_enter_4_bytes_mode>
 20020c0:	00000a06 	br	20020ec <epcs_read_buffer+0x98>
  }
  else
  {
        read_command[1] = (offset >> 16) & 0xFF;
 20020c4:	e0bffd17 	ldw	r2,-12(fp)
 20020c8:	1005d43a 	srai	r2,r2,16
 20020cc:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 8) & 0xFF;
 20020d0:	e0bffd17 	ldw	r2,-12(fp)
 20020d4:	1005d23a 	srai	r2,r2,8
 20020d8:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = offset & 0xFF;
 20020dc:	e0bffd17 	ldw	r2,-12(fp)
 20020e0:	e0bffac5 	stb	r2,-21(fp)
        cmd_len = 4;
 20020e4:	00800104 	movi	r2,4
 20020e8:	e0bff915 	stw	r2,-28(fp)
  }

  epcs_await_wip_released(base);
 20020ec:	e13ffc17 	ldw	r4,-16(fp)
 20020f0:	2001f1c0 	call	2001f1c <epcs_await_wip_released>

  alt_avalon_spi_command(
 20020f4:	e0bfff17 	ldw	r2,-4(fp)
 20020f8:	e13ffa04 	addi	r4,fp,-24
 20020fc:	d8000215 	stw	zero,8(sp)
 2002100:	e0fffe17 	ldw	r3,-8(fp)
 2002104:	d8c00115 	stw	r3,4(sp)
 2002108:	d8800015 	stw	r2,0(sp)
 200210c:	200f883a 	mov	r7,r4
 2002110:	e1bff917 	ldw	r6,-28(fp)
 2002114:	000b883a 	mov	r5,zero
 2002118:	e13ffc17 	ldw	r4,-16(fp)
 200211c:	20031cc0 	call	20031cc <alt_avalon_spi_command>
    length,
    (alt_u8*)dest_addr,
    0
  );

  if(four_bytes_mode)
 2002120:	e0800217 	ldw	r2,8(fp)
 2002124:	10000226 	beq	r2,zero,2002130 <epcs_read_buffer+0xdc>
  {
    epcs_exit_4_bytes_mode(base);
 2002128:	e13ffc17 	ldw	r4,-16(fp)
 200212c:	20024680 	call	2002468 <epcs_exit_4_bytes_mode>
  }

  return length;
 2002130:	e0bfff17 	ldw	r2,-4(fp)
}
 2002134:	e037883a 	mov	sp,fp
 2002138:	dfc00117 	ldw	ra,4(sp)
 200213c:	df000017 	ldw	fp,0(sp)
 2002140:	dec00204 	addi	sp,sp,8
 2002144:	f800283a 	ret

02002148 <epcs_write_enable>:

void epcs_write_enable(alt_u32 base)
{
 2002148:	defff904 	addi	sp,sp,-28
 200214c:	dfc00615 	stw	ra,24(sp)
 2002150:	df000515 	stw	fp,20(sp)
 2002154:	df000504 	addi	fp,sp,20
 2002158:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 wren = epcs_wren;
 200215c:	00800184 	movi	r2,6
 2002160:	e0bffe05 	stb	r2,-8(fp)
  alt_avalon_spi_command(
 2002164:	d8000215 	stw	zero,8(sp)
 2002168:	d8000115 	stw	zero,4(sp)
 200216c:	d8000015 	stw	zero,0(sp)
 2002170:	e1fffe04 	addi	r7,fp,-8
 2002174:	01800044 	movi	r6,1
 2002178:	000b883a 	mov	r5,zero
 200217c:	e13fff17 	ldw	r4,-4(fp)
 2002180:	20031cc0 	call	20031cc <alt_avalon_spi_command>
    &wren,
    0,
    (alt_u8*)0,
    0
  );
}
 2002184:	0001883a 	nop
 2002188:	e037883a 	mov	sp,fp
 200218c:	dfc00117 	ldw	ra,4(sp)
 2002190:	df000017 	ldw	fp,0(sp)
 2002194:	dec00204 	addi	sp,sp,8
 2002198:	f800283a 	ret

0200219c <epcs_write_status_register>:

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
 200219c:	defff804 	addi	sp,sp,-32
 20021a0:	dfc00715 	stw	ra,28(sp)
 20021a4:	df000615 	stw	fp,24(sp)
 20021a8:	df000604 	addi	fp,sp,24
 20021ac:	e13ffe15 	stw	r4,-8(fp)
 20021b0:	2805883a 	mov	r2,r5
 20021b4:	e0bfff05 	stb	r2,-4(fp)
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
 20021b8:	00800044 	movi	r2,1
 20021bc:	e0bffd05 	stb	r2,-12(fp)
  wrsr[1] = value;
 20021c0:	e0bfff03 	ldbu	r2,-4(fp)
 20021c4:	e0bffd45 	stb	r2,-11(fp)

  alt_avalon_spi_command(
 20021c8:	d8000215 	stw	zero,8(sp)
 20021cc:	d8000115 	stw	zero,4(sp)
 20021d0:	d8000015 	stw	zero,0(sp)
 20021d4:	e1fffd04 	addi	r7,fp,-12
 20021d8:	01800084 	movi	r6,2
 20021dc:	000b883a 	mov	r5,zero
 20021e0:	e13ffe17 	ldw	r4,-8(fp)
 20021e4:	20031cc0 	call	20031cc <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
 20021e8:	e13ffe17 	ldw	r4,-8(fp)
 20021ec:	2001f1c0 	call	2001f1c <epcs_await_wip_released>
}
 20021f0:	0001883a 	nop
 20021f4:	e037883a 	mov	sp,fp
 20021f8:	dfc00117 	ldw	ra,4(sp)
 20021fc:	df000017 	ldw	fp,0(sp)
 2002200:	dec00204 	addi	sp,sp,8
 2002204:	f800283a 	ret

02002208 <epcs_write_buffer>:

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, 
                         int length, alt_u32 four_bytes_mode)
{
 2002208:	defff404 	addi	sp,sp,-48
 200220c:	dfc00b15 	stw	ra,44(sp)
 2002210:	df000a15 	stw	fp,40(sp)
 2002214:	df000a04 	addi	fp,sp,40
 2002218:	e13ffc15 	stw	r4,-16(fp)
 200221c:	e17ffd15 	stw	r5,-12(fp)
 2002220:	e1bffe15 	stw	r6,-8(fp)
 2002224:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 pp[5];
  alt_u32 cmd_len;
  
  pp[0] = epcs_pp;
 2002228:	00800084 	movi	r2,2
 200222c:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
 2002230:	e0800217 	ldw	r2,8(fp)
 2002234:	10001026 	beq	r2,zero,2002278 <epcs_write_buffer+0x70>
  {
      pp[1] = (offset >> 24) & 0xFF;
 2002238:	e0bffd17 	ldw	r2,-12(fp)
 200223c:	1004d63a 	srli	r2,r2,24
 2002240:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 16) & 0xFF;
 2002244:	e0bffd17 	ldw	r2,-12(fp)
 2002248:	1005d43a 	srai	r2,r2,16
 200224c:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = (offset >> 8) & 0xFF;
 2002250:	e0bffd17 	ldw	r2,-12(fp)
 2002254:	1005d23a 	srai	r2,r2,8
 2002258:	e0bffac5 	stb	r2,-21(fp)
      pp[4] = offset & 0xFF;
 200225c:	e0bffd17 	ldw	r2,-12(fp)
 2002260:	e0bffb05 	stb	r2,-20(fp)
      cmd_len = 5;
 2002264:	00800144 	movi	r2,5
 2002268:	e0bff915 	stw	r2,-28(fp)
      epcs_enter_4_bytes_mode(base);
 200226c:	e13ffc17 	ldw	r4,-16(fp)
 2002270:	200240c0 	call	200240c <epcs_enter_4_bytes_mode>
 2002274:	00000a06 	br	20022a0 <epcs_write_buffer+0x98>
  }
  else
  {
      pp[1] = (offset >> 16) & 0xFF;
 2002278:	e0bffd17 	ldw	r2,-12(fp)
 200227c:	1005d43a 	srai	r2,r2,16
 2002280:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 8) & 0xFF;
 2002284:	e0bffd17 	ldw	r2,-12(fp)
 2002288:	1005d23a 	srai	r2,r2,8
 200228c:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = offset & 0xFF;
 2002290:	e0bffd17 	ldw	r2,-12(fp)
 2002294:	e0bffac5 	stb	r2,-21(fp)
      cmd_len = 4;
 2002298:	00800104 	movi	r2,4
 200229c:	e0bff915 	stw	r2,-28(fp)
  }

  /* First, WREN */
  epcs_write_enable(base);
 20022a0:	e13ffc17 	ldw	r4,-16(fp)
 20022a4:	20021480 	call	2002148 <epcs_write_enable>

  /* Send the PP command */
  alt_avalon_spi_command(
 20022a8:	e0fffa04 	addi	r3,fp,-24
 20022ac:	00800044 	movi	r2,1
 20022b0:	d8800215 	stw	r2,8(sp)
 20022b4:	d8000115 	stw	zero,4(sp)
 20022b8:	d8000015 	stw	zero,0(sp)
 20022bc:	180f883a 	mov	r7,r3
 20022c0:	e1bff917 	ldw	r6,-28(fp)
 20022c4:	000b883a 	mov	r5,zero
 20022c8:	e13ffc17 	ldw	r4,-16(fp)
 20022cc:	20031cc0 	call	20031cc <alt_avalon_spi_command>
    (alt_u8*)0,
    ALT_AVALON_SPI_COMMAND_MERGE
  );

  /* Send the user's buffer */
  alt_avalon_spi_command(
 20022d0:	e0bfff17 	ldw	r2,-4(fp)
 20022d4:	d8000215 	stw	zero,8(sp)
 20022d8:	d8000115 	stw	zero,4(sp)
 20022dc:	d8000015 	stw	zero,0(sp)
 20022e0:	e1fffe17 	ldw	r7,-8(fp)
 20022e4:	100d883a 	mov	r6,r2
 20022e8:	000b883a 	mov	r5,zero
 20022ec:	e13ffc17 	ldw	r4,-16(fp)
 20022f0:	20031cc0 	call	20031cc <alt_avalon_spi_command>
   * if the user's going to go off and ignore the flash for
   * a while, its writes could occur in parallel with user code
   * execution.  Unfortunately, I have to guard all reads/writes
   * with wip-tests, to make that happen.
   */
  epcs_await_wip_released(base);
 20022f4:	e13ffc17 	ldw	r4,-16(fp)
 20022f8:	2001f1c0 	call	2001f1c <epcs_await_wip_released>

  if(four_bytes_mode)
 20022fc:	e0800217 	ldw	r2,8(fp)
 2002300:	10000226 	beq	r2,zero,200230c <epcs_write_buffer+0x104>
  {
    epcs_exit_4_bytes_mode(base);
 2002304:	e13ffc17 	ldw	r4,-16(fp)
 2002308:	20024680 	call	2002468 <epcs_exit_4_bytes_mode>
  }

  return length;
 200230c:	e0bfff17 	ldw	r2,-4(fp)
}
 2002310:	e037883a 	mov	sp,fp
 2002314:	dfc00117 	ldw	ra,4(sp)
 2002318:	df000017 	ldw	fp,0(sp)
 200231c:	dec00204 	addi	sp,sp,8
 2002320:	f800283a 	ret

02002324 <epcs_read_electronic_signature>:


alt_u8 epcs_read_electronic_signature(alt_u32 base)
{
 2002324:	defff804 	addi	sp,sp,-32
 2002328:	dfc00715 	stw	ra,28(sp)
 200232c:	df000615 	stw	fp,24(sp)
 2002330:	df000604 	addi	fp,sp,24
 2002334:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 res_cmd[] = {epcs_res, 0, 0, 0};
 2002338:	00bfeac4 	movi	r2,-85
 200233c:	e0bffd05 	stb	r2,-12(fp)
 2002340:	e03ffd45 	stb	zero,-11(fp)
 2002344:	e03ffd85 	stb	zero,-10(fp)
 2002348:	e03ffdc5 	stb	zero,-9(fp)
  alt_u8 res;

  alt_avalon_spi_command(
 200234c:	d8000215 	stw	zero,8(sp)
 2002350:	e0bffe04 	addi	r2,fp,-8
 2002354:	d8800115 	stw	r2,4(sp)
 2002358:	00800044 	movi	r2,1
 200235c:	d8800015 	stw	r2,0(sp)
 2002360:	e1fffd04 	addi	r7,fp,-12
 2002364:	01800104 	movi	r6,4
 2002368:	000b883a 	mov	r5,zero
 200236c:	e13fff17 	ldw	r4,-4(fp)
 2002370:	20031cc0 	call	20031cc <alt_avalon_spi_command>
    1,
    &res,
    0
  );

  return res;
 2002374:	e0bffe03 	ldbu	r2,-8(fp)
}
 2002378:	e037883a 	mov	sp,fp
 200237c:	dfc00117 	ldw	ra,4(sp)
 2002380:	df000017 	ldw	fp,0(sp)
 2002384:	dec00204 	addi	sp,sp,8
 2002388:	f800283a 	ret

0200238c <epcs_read_device_id>:

alt_u32 epcs_read_device_id(alt_u32 base)
{
 200238c:	defff904 	addi	sp,sp,-28
 2002390:	dfc00615 	stw	ra,24(sp)
 2002394:	df000515 	stw	fp,20(sp)
 2002398:	df000504 	addi	fp,sp,20
 200239c:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rd_id_cmd[] = {epcs_rdid};
 20023a0:	00bfe7c4 	movi	r2,-97
 20023a4:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 id[3];

  alt_avalon_spi_command(
 20023a8:	d8000215 	stw	zero,8(sp)
 20023ac:	e0bffe44 	addi	r2,fp,-7
 20023b0:	d8800115 	stw	r2,4(sp)
 20023b4:	008000c4 	movi	r2,3
 20023b8:	d8800015 	stw	r2,0(sp)
 20023bc:	e1fffe04 	addi	r7,fp,-8
 20023c0:	01800044 	movi	r6,1
 20023c4:	000b883a 	mov	r5,zero
 20023c8:	e13fff17 	ldw	r4,-4(fp)
 20023cc:	20031cc0 	call	20031cc <alt_avalon_spi_command>
    3,
    id,
    0
  );

  return (alt_u32) ((id[0] << 16) | (id[1] << 8) | id[2]);
 20023d0:	e0bffe43 	ldbu	r2,-7(fp)
 20023d4:	10803fcc 	andi	r2,r2,255
 20023d8:	1006943a 	slli	r3,r2,16
 20023dc:	e0bffe83 	ldbu	r2,-6(fp)
 20023e0:	10803fcc 	andi	r2,r2,255
 20023e4:	1004923a 	slli	r2,r2,8
 20023e8:	1886b03a 	or	r3,r3,r2
 20023ec:	e0bffec3 	ldbu	r2,-5(fp)
 20023f0:	10803fcc 	andi	r2,r2,255
 20023f4:	1884b03a 	or	r2,r3,r2
}
 20023f8:	e037883a 	mov	sp,fp
 20023fc:	dfc00117 	ldw	ra,4(sp)
 2002400:	df000017 	ldw	fp,0(sp)
 2002404:	dec00204 	addi	sp,sp,8
 2002408:	f800283a 	ret

0200240c <epcs_enter_4_bytes_mode>:

void epcs_enter_4_bytes_mode(alt_u32 base)
{
 200240c:	defff904 	addi	sp,sp,-28
 2002410:	dfc00615 	stw	ra,24(sp)
 2002414:	df000515 	stw	fp,20(sp)
 2002418:	df000504 	addi	fp,sp,20
 200241c:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 en4b_cmd = epcs_en4b;
 2002420:	00bfedc4 	movi	r2,-73
 2002424:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
 2002428:	e13fff17 	ldw	r4,-4(fp)
 200242c:	20021480 	call	2002148 <epcs_write_enable>

  alt_avalon_spi_command(
 2002430:	d8000215 	stw	zero,8(sp)
 2002434:	d8000115 	stw	zero,4(sp)
 2002438:	d8000015 	stw	zero,0(sp)
 200243c:	e1fffe04 	addi	r7,fp,-8
 2002440:	01800044 	movi	r6,1
 2002444:	000b883a 	mov	r5,zero
 2002448:	e13fff17 	ldw	r4,-4(fp)
 200244c:	20031cc0 	call	20031cc <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  return;
 2002450:	0001883a 	nop
}
 2002454:	e037883a 	mov	sp,fp
 2002458:	dfc00117 	ldw	ra,4(sp)
 200245c:	df000017 	ldw	fp,0(sp)
 2002460:	dec00204 	addi	sp,sp,8
 2002464:	f800283a 	ret

02002468 <epcs_exit_4_bytes_mode>:

void epcs_exit_4_bytes_mode(alt_u32 base)
{
 2002468:	defff904 	addi	sp,sp,-28
 200246c:	dfc00615 	stw	ra,24(sp)
 2002470:	df000515 	stw	fp,20(sp)
 2002474:	df000504 	addi	fp,sp,20
 2002478:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 exit4b_cmd = epcs_dis4b;
 200247c:	00bffa44 	movi	r2,-23
 2002480:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
 2002484:	e13fff17 	ldw	r4,-4(fp)
 2002488:	20021480 	call	2002148 <epcs_write_enable>

  alt_avalon_spi_command(
 200248c:	d8000215 	stw	zero,8(sp)
 2002490:	d8000115 	stw	zero,4(sp)
 2002494:	d8000015 	stw	zero,0(sp)
 2002498:	e1fffe04 	addi	r7,fp,-8
 200249c:	01800044 	movi	r6,1
 20024a0:	000b883a 	mov	r5,zero
 20024a4:	e13fff17 	ldw	r4,-4(fp)
 20024a8:	20031cc0 	call	20031cc <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  return;
 20024ac:	0001883a 	nop
}
 20024b0:	e037883a 	mov	sp,fp
 20024b4:	dfc00117 	ldw	ra,4(sp)
 20024b8:	df000017 	ldw	fp,0(sp)
 20024bc:	dec00204 	addi	sp,sp,8
 20024c0:	f800283a 	ret

020024c4 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 20024c4:	defff504 	addi	sp,sp,-44
 20024c8:	df000a15 	stw	fp,40(sp)
 20024cc:	df000a04 	addi	fp,sp,40
 20024d0:	e13ffc15 	stw	r4,-16(fp)
 20024d4:	e17ffd15 	stw	r5,-12(fp)
 20024d8:	e1bffe15 	stw	r6,-8(fp)
 20024dc:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 20024e0:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 20024e4:	d0a01117 	ldw	r2,-32700(gp)
  
  if (alt_ticks_per_second ())
 20024e8:	10003c26 	beq	r2,zero,20025dc <alt_alarm_start+0x118>
  {
    if (alarm)
 20024ec:	e0bffc17 	ldw	r2,-16(fp)
 20024f0:	10003826 	beq	r2,zero,20025d4 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
 20024f4:	e0bffc17 	ldw	r2,-16(fp)
 20024f8:	e0fffe17 	ldw	r3,-8(fp)
 20024fc:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 2002500:	e0bffc17 	ldw	r2,-16(fp)
 2002504:	e0ffff17 	ldw	r3,-4(fp)
 2002508:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 200250c:	0005303a 	rdctl	r2,status
 2002510:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2002514:	e0fff917 	ldw	r3,-28(fp)
 2002518:	00bfff84 	movi	r2,-2
 200251c:	1884703a 	and	r2,r3,r2
 2002520:	1001703a 	wrctl	status,r2
  
  return context;
 2002524:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
 2002528:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 200252c:	d0a01217 	ldw	r2,-32696(gp)
      
      current_nticks = alt_nticks();
 2002530:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 2002534:	e0fffd17 	ldw	r3,-12(fp)
 2002538:	e0bff617 	ldw	r2,-40(fp)
 200253c:	1885883a 	add	r2,r3,r2
 2002540:	10c00044 	addi	r3,r2,1
 2002544:	e0bffc17 	ldw	r2,-16(fp)
 2002548:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 200254c:	e0bffc17 	ldw	r2,-16(fp)
 2002550:	10c00217 	ldw	r3,8(r2)
 2002554:	e0bff617 	ldw	r2,-40(fp)
 2002558:	1880042e 	bgeu	r3,r2,200256c <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 200255c:	e0bffc17 	ldw	r2,-16(fp)
 2002560:	00c00044 	movi	r3,1
 2002564:	10c00405 	stb	r3,16(r2)
 2002568:	00000206 	br	2002574 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 200256c:	e0bffc17 	ldw	r2,-16(fp)
 2002570:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 2002574:	e0bffc17 	ldw	r2,-16(fp)
 2002578:	d0e00904 	addi	r3,gp,-32732
 200257c:	e0fffa15 	stw	r3,-24(fp)
 2002580:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 2002584:	e0bffb17 	ldw	r2,-20(fp)
 2002588:	e0fffa17 	ldw	r3,-24(fp)
 200258c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 2002590:	e0bffa17 	ldw	r2,-24(fp)
 2002594:	10c00017 	ldw	r3,0(r2)
 2002598:	e0bffb17 	ldw	r2,-20(fp)
 200259c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 20025a0:	e0bffa17 	ldw	r2,-24(fp)
 20025a4:	10800017 	ldw	r2,0(r2)
 20025a8:	e0fffb17 	ldw	r3,-20(fp)
 20025ac:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 20025b0:	e0bffa17 	ldw	r2,-24(fp)
 20025b4:	e0fffb17 	ldw	r3,-20(fp)
 20025b8:	10c00015 	stw	r3,0(r2)
 20025bc:	e0bff817 	ldw	r2,-32(fp)
 20025c0:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 20025c4:	e0bff717 	ldw	r2,-36(fp)
 20025c8:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 20025cc:	0005883a 	mov	r2,zero
 20025d0:	00000306 	br	20025e0 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
 20025d4:	00bffa84 	movi	r2,-22
 20025d8:	00000106 	br	20025e0 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
 20025dc:	00bfde84 	movi	r2,-134
  }
}
 20025e0:	e037883a 	mov	sp,fp
 20025e4:	df000017 	ldw	fp,0(sp)
 20025e8:	dec00104 	addi	sp,sp,4
 20025ec:	f800283a 	ret

020025f0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 20025f0:	defffe04 	addi	sp,sp,-8
 20025f4:	dfc00115 	stw	ra,4(sp)
 20025f8:	df000015 	stw	fp,0(sp)
 20025fc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 2002600:	d0a00517 	ldw	r2,-32748(gp)
 2002604:	10000326 	beq	r2,zero,2002614 <alt_get_errno+0x24>
 2002608:	d0a00517 	ldw	r2,-32748(gp)
 200260c:	103ee83a 	callr	r2
 2002610:	00000106 	br	2002618 <alt_get_errno+0x28>
 2002614:	d0a01404 	addi	r2,gp,-32688
}
 2002618:	e037883a 	mov	sp,fp
 200261c:	dfc00117 	ldw	ra,4(sp)
 2002620:	df000017 	ldw	fp,0(sp)
 2002624:	dec00204 	addi	sp,sp,8
 2002628:	f800283a 	ret

0200262c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 200262c:	defffb04 	addi	sp,sp,-20
 2002630:	dfc00415 	stw	ra,16(sp)
 2002634:	df000315 	stw	fp,12(sp)
 2002638:	df000304 	addi	fp,sp,12
 200263c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 2002640:	e0bfff17 	ldw	r2,-4(fp)
 2002644:	10000816 	blt	r2,zero,2002668 <close+0x3c>
 2002648:	01400304 	movi	r5,12
 200264c:	e13fff17 	ldw	r4,-4(fp)
 2002650:	2003b700 	call	2003b70 <__mulsi3>
 2002654:	1007883a 	mov	r3,r2
 2002658:	00808034 	movhi	r2,512
 200265c:	1093be04 	addi	r2,r2,20216
 2002660:	1885883a 	add	r2,r3,r2
 2002664:	00000106 	br	200266c <close+0x40>
 2002668:	0005883a 	mov	r2,zero
 200266c:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
 2002670:	e0bffd17 	ldw	r2,-12(fp)
 2002674:	10001926 	beq	r2,zero,20026dc <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 2002678:	e0bffd17 	ldw	r2,-12(fp)
 200267c:	10800017 	ldw	r2,0(r2)
 2002680:	10800417 	ldw	r2,16(r2)
 2002684:	10000626 	beq	r2,zero,20026a0 <close+0x74>
 2002688:	e0bffd17 	ldw	r2,-12(fp)
 200268c:	10800017 	ldw	r2,0(r2)
 2002690:	10800417 	ldw	r2,16(r2)
 2002694:	e13ffd17 	ldw	r4,-12(fp)
 2002698:	103ee83a 	callr	r2
 200269c:	00000106 	br	20026a4 <close+0x78>
 20026a0:	0005883a 	mov	r2,zero
 20026a4:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 20026a8:	e13fff17 	ldw	r4,-4(fp)
 20026ac:	2002f800 	call	2002f80 <alt_release_fd>
    if (rval < 0)
 20026b0:	e0bffe17 	ldw	r2,-8(fp)
 20026b4:	1000070e 	bge	r2,zero,20026d4 <close+0xa8>
    {
      ALT_ERRNO = -rval;
 20026b8:	20025f00 	call	20025f0 <alt_get_errno>
 20026bc:	1007883a 	mov	r3,r2
 20026c0:	e0bffe17 	ldw	r2,-8(fp)
 20026c4:	0085c83a 	sub	r2,zero,r2
 20026c8:	18800015 	stw	r2,0(r3)
      return -1;
 20026cc:	00bfffc4 	movi	r2,-1
 20026d0:	00000706 	br	20026f0 <close+0xc4>
    }
    return 0;
 20026d4:	0005883a 	mov	r2,zero
 20026d8:	00000506 	br	20026f0 <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 20026dc:	20025f00 	call	20025f0 <alt_get_errno>
 20026e0:	1007883a 	mov	r3,r2
 20026e4:	00801444 	movi	r2,81
 20026e8:	18800015 	stw	r2,0(r3)
    return -1;
 20026ec:	00bfffc4 	movi	r2,-1
  }
}
 20026f0:	e037883a 	mov	sp,fp
 20026f4:	dfc00117 	ldw	ra,4(sp)
 20026f8:	df000017 	ldw	fp,0(sp)
 20026fc:	dec00204 	addi	sp,sp,8
 2002700:	f800283a 	ret

02002704 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 2002704:	defffc04 	addi	sp,sp,-16
 2002708:	df000315 	stw	fp,12(sp)
 200270c:	df000304 	addi	fp,sp,12
 2002710:	e13ffd15 	stw	r4,-12(fp)
 2002714:	e17ffe15 	stw	r5,-8(fp)
 2002718:	e1bfff15 	stw	r6,-4(fp)
  return len;
 200271c:	e0bfff17 	ldw	r2,-4(fp)
}
 2002720:	e037883a 	mov	sp,fp
 2002724:	df000017 	ldw	fp,0(sp)
 2002728:	dec00104 	addi	sp,sp,4
 200272c:	f800283a 	ret

02002730 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2002730:	defffe04 	addi	sp,sp,-8
 2002734:	dfc00115 	stw	ra,4(sp)
 2002738:	df000015 	stw	fp,0(sp)
 200273c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 2002740:	d0a00517 	ldw	r2,-32748(gp)
 2002744:	10000326 	beq	r2,zero,2002754 <alt_get_errno+0x24>
 2002748:	d0a00517 	ldw	r2,-32748(gp)
 200274c:	103ee83a 	callr	r2
 2002750:	00000106 	br	2002758 <alt_get_errno+0x28>
 2002754:	d0a01404 	addi	r2,gp,-32688
}
 2002758:	e037883a 	mov	sp,fp
 200275c:	dfc00117 	ldw	ra,4(sp)
 2002760:	df000017 	ldw	fp,0(sp)
 2002764:	dec00204 	addi	sp,sp,8
 2002768:	f800283a 	ret

0200276c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 200276c:	defffa04 	addi	sp,sp,-24
 2002770:	dfc00515 	stw	ra,20(sp)
 2002774:	df000415 	stw	fp,16(sp)
 2002778:	df000404 	addi	fp,sp,16
 200277c:	e13ffe15 	stw	r4,-8(fp)
 2002780:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 2002784:	e0bffe17 	ldw	r2,-8(fp)
 2002788:	10000326 	beq	r2,zero,2002798 <alt_dev_llist_insert+0x2c>
 200278c:	e0bffe17 	ldw	r2,-8(fp)
 2002790:	10800217 	ldw	r2,8(r2)
 2002794:	1000061e 	bne	r2,zero,20027b0 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 2002798:	20027300 	call	2002730 <alt_get_errno>
 200279c:	1007883a 	mov	r3,r2
 20027a0:	00800584 	movi	r2,22
 20027a4:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 20027a8:	00bffa84 	movi	r2,-22
 20027ac:	00001306 	br	20027fc <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 20027b0:	e0bffe17 	ldw	r2,-8(fp)
 20027b4:	e0ffff17 	ldw	r3,-4(fp)
 20027b8:	e0fffc15 	stw	r3,-16(fp)
 20027bc:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 20027c0:	e0bffd17 	ldw	r2,-12(fp)
 20027c4:	e0fffc17 	ldw	r3,-16(fp)
 20027c8:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 20027cc:	e0bffc17 	ldw	r2,-16(fp)
 20027d0:	10c00017 	ldw	r3,0(r2)
 20027d4:	e0bffd17 	ldw	r2,-12(fp)
 20027d8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 20027dc:	e0bffc17 	ldw	r2,-16(fp)
 20027e0:	10800017 	ldw	r2,0(r2)
 20027e4:	e0fffd17 	ldw	r3,-12(fp)
 20027e8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 20027ec:	e0bffc17 	ldw	r2,-16(fp)
 20027f0:	e0fffd17 	ldw	r3,-12(fp)
 20027f4:	10c00015 	stw	r3,0(r2)

  return 0;  
 20027f8:	0005883a 	mov	r2,zero
}
 20027fc:	e037883a 	mov	sp,fp
 2002800:	dfc00117 	ldw	ra,4(sp)
 2002804:	df000017 	ldw	fp,0(sp)
 2002808:	dec00204 	addi	sp,sp,8
 200280c:	f800283a 	ret

02002810 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 2002810:	defffd04 	addi	sp,sp,-12
 2002814:	dfc00215 	stw	ra,8(sp)
 2002818:	df000115 	stw	fp,4(sp)
 200281c:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 2002820:	00808034 	movhi	r2,512
 2002824:	108ef204 	addi	r2,r2,15304
 2002828:	e0bfff15 	stw	r2,-4(fp)
 200282c:	00000606 	br	2002848 <_do_ctors+0x38>
        (*ctor) (); 
 2002830:	e0bfff17 	ldw	r2,-4(fp)
 2002834:	10800017 	ldw	r2,0(r2)
 2002838:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 200283c:	e0bfff17 	ldw	r2,-4(fp)
 2002840:	10bfff04 	addi	r2,r2,-4
 2002844:	e0bfff15 	stw	r2,-4(fp)
 2002848:	e0ffff17 	ldw	r3,-4(fp)
 200284c:	00808034 	movhi	r2,512
 2002850:	108ef304 	addi	r2,r2,15308
 2002854:	18bff62e 	bgeu	r3,r2,2002830 <__reset+0xfe001830>
        (*ctor) (); 
}
 2002858:	0001883a 	nop
 200285c:	e037883a 	mov	sp,fp
 2002860:	dfc00117 	ldw	ra,4(sp)
 2002864:	df000017 	ldw	fp,0(sp)
 2002868:	dec00204 	addi	sp,sp,8
 200286c:	f800283a 	ret

02002870 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 2002870:	defffd04 	addi	sp,sp,-12
 2002874:	dfc00215 	stw	ra,8(sp)
 2002878:	df000115 	stw	fp,4(sp)
 200287c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 2002880:	00808034 	movhi	r2,512
 2002884:	108ef204 	addi	r2,r2,15304
 2002888:	e0bfff15 	stw	r2,-4(fp)
 200288c:	00000606 	br	20028a8 <_do_dtors+0x38>
        (*dtor) (); 
 2002890:	e0bfff17 	ldw	r2,-4(fp)
 2002894:	10800017 	ldw	r2,0(r2)
 2002898:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 200289c:	e0bfff17 	ldw	r2,-4(fp)
 20028a0:	10bfff04 	addi	r2,r2,-4
 20028a4:	e0bfff15 	stw	r2,-4(fp)
 20028a8:	e0ffff17 	ldw	r3,-4(fp)
 20028ac:	00808034 	movhi	r2,512
 20028b0:	108ef304 	addi	r2,r2,15308
 20028b4:	18bff62e 	bgeu	r3,r2,2002890 <__reset+0xfe001890>
        (*dtor) (); 
}
 20028b8:	0001883a 	nop
 20028bc:	e037883a 	mov	sp,fp
 20028c0:	dfc00117 	ldw	ra,4(sp)
 20028c4:	df000017 	ldw	fp,0(sp)
 20028c8:	dec00204 	addi	sp,sp,8
 20028cc:	f800283a 	ret

020028d0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 20028d0:	defffa04 	addi	sp,sp,-24
 20028d4:	dfc00515 	stw	ra,20(sp)
 20028d8:	df000415 	stw	fp,16(sp)
 20028dc:	df000404 	addi	fp,sp,16
 20028e0:	e13ffe15 	stw	r4,-8(fp)
 20028e4:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
 20028e8:	e0bfff17 	ldw	r2,-4(fp)
 20028ec:	10800017 	ldw	r2,0(r2)
 20028f0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 20028f4:	e13ffe17 	ldw	r4,-8(fp)
 20028f8:	20038400 	call	2003840 <strlen>
 20028fc:	10800044 	addi	r2,r2,1
 2002900:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 2002904:	00000d06 	br	200293c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 2002908:	e0bffc17 	ldw	r2,-16(fp)
 200290c:	10800217 	ldw	r2,8(r2)
 2002910:	e0fffd17 	ldw	r3,-12(fp)
 2002914:	180d883a 	mov	r6,r3
 2002918:	e17ffe17 	ldw	r5,-8(fp)
 200291c:	1009883a 	mov	r4,r2
 2002920:	200367c0 	call	200367c <memcmp>
 2002924:	1000021e 	bne	r2,zero,2002930 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 2002928:	e0bffc17 	ldw	r2,-16(fp)
 200292c:	00000706 	br	200294c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 2002930:	e0bffc17 	ldw	r2,-16(fp)
 2002934:	10800017 	ldw	r2,0(r2)
 2002938:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 200293c:	e0fffc17 	ldw	r3,-16(fp)
 2002940:	e0bfff17 	ldw	r2,-4(fp)
 2002944:	18bff01e 	bne	r3,r2,2002908 <__reset+0xfe001908>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 2002948:	0005883a 	mov	r2,zero
}
 200294c:	e037883a 	mov	sp,fp
 2002950:	dfc00117 	ldw	ra,4(sp)
 2002954:	df000017 	ldw	fp,0(sp)
 2002958:	dec00204 	addi	sp,sp,8
 200295c:	f800283a 	ret

02002960 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
 2002960:	defffc04 	addi	sp,sp,-16
 2002964:	dfc00315 	stw	ra,12(sp)
 2002968:	df000215 	stw	fp,8(sp)
 200296c:	df000204 	addi	fp,sp,8
 2002970:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
 2002974:	d1600604 	addi	r5,gp,-32744
 2002978:	e13fff17 	ldw	r4,-4(fp)
 200297c:	20028d00 	call	20028d0 <alt_find_dev>
 2002980:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
 2002984:	e0bffe17 	ldw	r2,-8(fp)
 2002988:	10000926 	beq	r2,zero,20029b0 <alt_flash_open_dev+0x50>
 200298c:	e0bffe17 	ldw	r2,-8(fp)
 2002990:	10800317 	ldw	r2,12(r2)
 2002994:	10000626 	beq	r2,zero,20029b0 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
 2002998:	e0bffe17 	ldw	r2,-8(fp)
 200299c:	10800317 	ldw	r2,12(r2)
 20029a0:	e17fff17 	ldw	r5,-4(fp)
 20029a4:	e13ffe17 	ldw	r4,-8(fp)
 20029a8:	103ee83a 	callr	r2
 20029ac:	00000106 	br	20029b4 <alt_flash_open_dev+0x54>
  }

  return dev;
 20029b0:	e0bffe17 	ldw	r2,-8(fp)
}
 20029b4:	e037883a 	mov	sp,fp
 20029b8:	dfc00117 	ldw	ra,4(sp)
 20029bc:	df000017 	ldw	fp,0(sp)
 20029c0:	dec00204 	addi	sp,sp,8
 20029c4:	f800283a 	ret

020029c8 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
 20029c8:	defffd04 	addi	sp,sp,-12
 20029cc:	dfc00215 	stw	ra,8(sp)
 20029d0:	df000115 	stw	fp,4(sp)
 20029d4:	df000104 	addi	fp,sp,4
 20029d8:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
 20029dc:	e0bfff17 	ldw	r2,-4(fp)
 20029e0:	10000826 	beq	r2,zero,2002a04 <alt_flash_close_dev+0x3c>
 20029e4:	e0bfff17 	ldw	r2,-4(fp)
 20029e8:	10800417 	ldw	r2,16(r2)
 20029ec:	10000526 	beq	r2,zero,2002a04 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
 20029f0:	e0bfff17 	ldw	r2,-4(fp)
 20029f4:	10800417 	ldw	r2,16(r2)
 20029f8:	e13fff17 	ldw	r4,-4(fp)
 20029fc:	103ee83a 	callr	r2
  }
  return;
 2002a00:	0001883a 	nop
 2002a04:	0001883a 	nop
}
 2002a08:	e037883a 	mov	sp,fp
 2002a0c:	dfc00117 	ldw	ra,4(sp)
 2002a10:	df000017 	ldw	fp,0(sp)
 2002a14:	dec00204 	addi	sp,sp,8
 2002a18:	f800283a 	ret

02002a1c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 2002a1c:	defff804 	addi	sp,sp,-32
 2002a20:	dfc00715 	stw	ra,28(sp)
 2002a24:	df000615 	stw	fp,24(sp)
 2002a28:	dc000515 	stw	r16,20(sp)
 2002a2c:	df000604 	addi	fp,sp,24
 2002a30:	e13ffb15 	stw	r4,-20(fp)
 2002a34:	e17ffc15 	stw	r5,-16(fp)
 2002a38:	e1bffd15 	stw	r6,-12(fp)
 2002a3c:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
 2002a40:	e1bffe17 	ldw	r6,-8(fp)
 2002a44:	e17ffd17 	ldw	r5,-12(fp)
 2002a48:	e13ffc17 	ldw	r4,-16(fp)
 2002a4c:	2002e240 	call	2002e24 <open>
 2002a50:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
 2002a54:	e0bffa17 	ldw	r2,-24(fp)
 2002a58:	10002216 	blt	r2,zero,2002ae4 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
 2002a5c:	04008034 	movhi	r16,512
 2002a60:	8413be04 	addi	r16,r16,20216
 2002a64:	e0bffa17 	ldw	r2,-24(fp)
 2002a68:	01400304 	movi	r5,12
 2002a6c:	1009883a 	mov	r4,r2
 2002a70:	2003b700 	call	2003b70 <__mulsi3>
 2002a74:	8085883a 	add	r2,r16,r2
 2002a78:	10c00017 	ldw	r3,0(r2)
 2002a7c:	e0bffb17 	ldw	r2,-20(fp)
 2002a80:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 2002a84:	04008034 	movhi	r16,512
 2002a88:	8413be04 	addi	r16,r16,20216
 2002a8c:	e0bffa17 	ldw	r2,-24(fp)
 2002a90:	01400304 	movi	r5,12
 2002a94:	1009883a 	mov	r4,r2
 2002a98:	2003b700 	call	2003b70 <__mulsi3>
 2002a9c:	8085883a 	add	r2,r16,r2
 2002aa0:	10800104 	addi	r2,r2,4
 2002aa4:	10c00017 	ldw	r3,0(r2)
 2002aa8:	e0bffb17 	ldw	r2,-20(fp)
 2002aac:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 2002ab0:	04008034 	movhi	r16,512
 2002ab4:	8413be04 	addi	r16,r16,20216
 2002ab8:	e0bffa17 	ldw	r2,-24(fp)
 2002abc:	01400304 	movi	r5,12
 2002ac0:	1009883a 	mov	r4,r2
 2002ac4:	2003b700 	call	2003b70 <__mulsi3>
 2002ac8:	8085883a 	add	r2,r16,r2
 2002acc:	10800204 	addi	r2,r2,8
 2002ad0:	10c00017 	ldw	r3,0(r2)
 2002ad4:	e0bffb17 	ldw	r2,-20(fp)
 2002ad8:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 2002adc:	e13ffa17 	ldw	r4,-24(fp)
 2002ae0:	2002f800 	call	2002f80 <alt_release_fd>
  }
} 
 2002ae4:	0001883a 	nop
 2002ae8:	e6ffff04 	addi	sp,fp,-4
 2002aec:	dfc00217 	ldw	ra,8(sp)
 2002af0:	df000117 	ldw	fp,4(sp)
 2002af4:	dc000017 	ldw	r16,0(sp)
 2002af8:	dec00304 	addi	sp,sp,12
 2002afc:	f800283a 	ret

02002b00 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 2002b00:	defffb04 	addi	sp,sp,-20
 2002b04:	dfc00415 	stw	ra,16(sp)
 2002b08:	df000315 	stw	fp,12(sp)
 2002b0c:	df000304 	addi	fp,sp,12
 2002b10:	e13ffd15 	stw	r4,-12(fp)
 2002b14:	e17ffe15 	stw	r5,-8(fp)
 2002b18:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 2002b1c:	01c07fc4 	movi	r7,511
 2002b20:	01800044 	movi	r6,1
 2002b24:	e17ffd17 	ldw	r5,-12(fp)
 2002b28:	01008034 	movhi	r4,512
 2002b2c:	2113c104 	addi	r4,r4,20228
 2002b30:	2002a1c0 	call	2002a1c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 2002b34:	01c07fc4 	movi	r7,511
 2002b38:	000d883a 	mov	r6,zero
 2002b3c:	e17ffe17 	ldw	r5,-8(fp)
 2002b40:	01008034 	movhi	r4,512
 2002b44:	2113be04 	addi	r4,r4,20216
 2002b48:	2002a1c0 	call	2002a1c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 2002b4c:	01c07fc4 	movi	r7,511
 2002b50:	01800044 	movi	r6,1
 2002b54:	e17fff17 	ldw	r5,-4(fp)
 2002b58:	01008034 	movhi	r4,512
 2002b5c:	2113c404 	addi	r4,r4,20240
 2002b60:	2002a1c0 	call	2002a1c <alt_open_fd>
}  
 2002b64:	0001883a 	nop
 2002b68:	e037883a 	mov	sp,fp
 2002b6c:	dfc00117 	ldw	ra,4(sp)
 2002b70:	df000017 	ldw	fp,0(sp)
 2002b74:	dec00204 	addi	sp,sp,8
 2002b78:	f800283a 	ret

02002b7c <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
 2002b7c:	defff004 	addi	sp,sp,-64
 2002b80:	df000f15 	stw	fp,60(sp)
 2002b84:	df000f04 	addi	fp,sp,60
 2002b88:	e13ffd15 	stw	r4,-12(fp)
 2002b8c:	e17ffe15 	stw	r5,-8(fp)
 2002b90:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
 2002b94:	00bffa84 	movi	r2,-22
 2002b98:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 2002b9c:	e0bffd17 	ldw	r2,-12(fp)
 2002ba0:	10800828 	cmpgeui	r2,r2,32
 2002ba4:	1000501e 	bne	r2,zero,2002ce8 <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2002ba8:	0005303a 	rdctl	r2,status
 2002bac:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2002bb0:	e0fff617 	ldw	r3,-40(fp)
 2002bb4:	00bfff84 	movi	r2,-2
 2002bb8:	1884703a 	and	r2,r3,r2
 2002bbc:	1001703a 	wrctl	status,r2
  
  return context;
 2002bc0:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
 2002bc4:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
 2002bc8:	00808034 	movhi	r2,512
 2002bcc:	10953c04 	addi	r2,r2,21744
 2002bd0:	e0fffd17 	ldw	r3,-12(fp)
 2002bd4:	180690fa 	slli	r3,r3,3
 2002bd8:	10c5883a 	add	r2,r2,r3
 2002bdc:	e0ffff17 	ldw	r3,-4(fp)
 2002be0:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
 2002be4:	00808034 	movhi	r2,512
 2002be8:	10953c04 	addi	r2,r2,21744
 2002bec:	e0fffd17 	ldw	r3,-12(fp)
 2002bf0:	180690fa 	slli	r3,r3,3
 2002bf4:	10c5883a 	add	r2,r2,r3
 2002bf8:	10800104 	addi	r2,r2,4
 2002bfc:	e0fffe17 	ldw	r3,-8(fp)
 2002c00:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
 2002c04:	e0bfff17 	ldw	r2,-4(fp)
 2002c08:	10001926 	beq	r2,zero,2002c70 <alt_irq_register+0xf4>
 2002c0c:	e0bffd17 	ldw	r2,-12(fp)
 2002c10:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2002c14:	0005303a 	rdctl	r2,status
 2002c18:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2002c1c:	e0fff717 	ldw	r3,-36(fp)
 2002c20:	00bfff84 	movi	r2,-2
 2002c24:	1884703a 	and	r2,r3,r2
 2002c28:	1001703a 	wrctl	status,r2
  
  return context;
 2002c2c:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 2002c30:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
 2002c34:	00c00044 	movi	r3,1
 2002c38:	e0bff217 	ldw	r2,-56(fp)
 2002c3c:	1884983a 	sll	r2,r3,r2
 2002c40:	1007883a 	mov	r3,r2
 2002c44:	d0a01017 	ldw	r2,-32704(gp)
 2002c48:	1884b03a 	or	r2,r3,r2
 2002c4c:	d0a01015 	stw	r2,-32704(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 2002c50:	d0a01017 	ldw	r2,-32704(gp)
 2002c54:	100170fa 	wrctl	ienable,r2
 2002c58:	e0bff817 	ldw	r2,-32(fp)
 2002c5c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2002c60:	e0bff917 	ldw	r2,-28(fp)
 2002c64:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 2002c68:	0005883a 	mov	r2,zero
 2002c6c:	00001906 	br	2002cd4 <alt_irq_register+0x158>
 2002c70:	e0bffd17 	ldw	r2,-12(fp)
 2002c74:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2002c78:	0005303a 	rdctl	r2,status
 2002c7c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2002c80:	e0fffa17 	ldw	r3,-24(fp)
 2002c84:	00bfff84 	movi	r2,-2
 2002c88:	1884703a 	and	r2,r3,r2
 2002c8c:	1001703a 	wrctl	status,r2
  
  return context;
 2002c90:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 2002c94:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
 2002c98:	00c00044 	movi	r3,1
 2002c9c:	e0bff417 	ldw	r2,-48(fp)
 2002ca0:	1884983a 	sll	r2,r3,r2
 2002ca4:	0084303a 	nor	r2,zero,r2
 2002ca8:	1007883a 	mov	r3,r2
 2002cac:	d0a01017 	ldw	r2,-32704(gp)
 2002cb0:	1884703a 	and	r2,r3,r2
 2002cb4:	d0a01015 	stw	r2,-32704(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 2002cb8:	d0a01017 	ldw	r2,-32704(gp)
 2002cbc:	100170fa 	wrctl	ienable,r2
 2002cc0:	e0bffb17 	ldw	r2,-20(fp)
 2002cc4:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2002cc8:	e0bffc17 	ldw	r2,-16(fp)
 2002ccc:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 2002cd0:	0005883a 	mov	r2,zero
 2002cd4:	e0bff115 	stw	r2,-60(fp)
 2002cd8:	e0bff317 	ldw	r2,-52(fp)
 2002cdc:	e0bff515 	stw	r2,-44(fp)
 2002ce0:	e0bff517 	ldw	r2,-44(fp)
 2002ce4:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
 2002ce8:	e0bff117 	ldw	r2,-60(fp)
}
 2002cec:	e037883a 	mov	sp,fp
 2002cf0:	df000017 	ldw	fp,0(sp)
 2002cf4:	dec00104 	addi	sp,sp,4
 2002cf8:	f800283a 	ret

02002cfc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2002cfc:	defffe04 	addi	sp,sp,-8
 2002d00:	dfc00115 	stw	ra,4(sp)
 2002d04:	df000015 	stw	fp,0(sp)
 2002d08:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 2002d0c:	d0a00517 	ldw	r2,-32748(gp)
 2002d10:	10000326 	beq	r2,zero,2002d20 <alt_get_errno+0x24>
 2002d14:	d0a00517 	ldw	r2,-32748(gp)
 2002d18:	103ee83a 	callr	r2
 2002d1c:	00000106 	br	2002d24 <alt_get_errno+0x28>
 2002d20:	d0a01404 	addi	r2,gp,-32688
}
 2002d24:	e037883a 	mov	sp,fp
 2002d28:	dfc00117 	ldw	ra,4(sp)
 2002d2c:	df000017 	ldw	fp,0(sp)
 2002d30:	dec00204 	addi	sp,sp,8
 2002d34:	f800283a 	ret

02002d38 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 2002d38:	defffb04 	addi	sp,sp,-20
 2002d3c:	dfc00415 	stw	ra,16(sp)
 2002d40:	df000315 	stw	fp,12(sp)
 2002d44:	dc000215 	stw	r16,8(sp)
 2002d48:	df000304 	addi	fp,sp,12
 2002d4c:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 2002d50:	e0bffe17 	ldw	r2,-8(fp)
 2002d54:	10800217 	ldw	r2,8(r2)
 2002d58:	10d00034 	orhi	r3,r2,16384
 2002d5c:	e0bffe17 	ldw	r2,-8(fp)
 2002d60:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 2002d64:	e03ffd15 	stw	zero,-12(fp)
 2002d68:	00002306 	br	2002df8 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 2002d6c:	04008034 	movhi	r16,512
 2002d70:	8413be04 	addi	r16,r16,20216
 2002d74:	e0bffd17 	ldw	r2,-12(fp)
 2002d78:	01400304 	movi	r5,12
 2002d7c:	1009883a 	mov	r4,r2
 2002d80:	2003b700 	call	2003b70 <__mulsi3>
 2002d84:	8085883a 	add	r2,r16,r2
 2002d88:	10c00017 	ldw	r3,0(r2)
 2002d8c:	e0bffe17 	ldw	r2,-8(fp)
 2002d90:	10800017 	ldw	r2,0(r2)
 2002d94:	1880151e 	bne	r3,r2,2002dec <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 2002d98:	04008034 	movhi	r16,512
 2002d9c:	8413be04 	addi	r16,r16,20216
 2002da0:	e0bffd17 	ldw	r2,-12(fp)
 2002da4:	01400304 	movi	r5,12
 2002da8:	1009883a 	mov	r4,r2
 2002dac:	2003b700 	call	2003b70 <__mulsi3>
 2002db0:	8085883a 	add	r2,r16,r2
 2002db4:	10800204 	addi	r2,r2,8
 2002db8:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 2002dbc:	10000b0e 	bge	r2,zero,2002dec <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
 2002dc0:	01400304 	movi	r5,12
 2002dc4:	e13ffd17 	ldw	r4,-12(fp)
 2002dc8:	2003b700 	call	2003b70 <__mulsi3>
 2002dcc:	1007883a 	mov	r3,r2
 2002dd0:	00808034 	movhi	r2,512
 2002dd4:	1093be04 	addi	r2,r2,20216
 2002dd8:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 2002ddc:	e0bffe17 	ldw	r2,-8(fp)
 2002de0:	18800226 	beq	r3,r2,2002dec <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 2002de4:	00bffcc4 	movi	r2,-13
 2002de8:	00000806 	br	2002e0c <alt_file_locked+0xd4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 2002dec:	e0bffd17 	ldw	r2,-12(fp)
 2002df0:	10800044 	addi	r2,r2,1
 2002df4:	e0bffd15 	stw	r2,-12(fp)
 2002df8:	d0a00417 	ldw	r2,-32752(gp)
 2002dfc:	1007883a 	mov	r3,r2
 2002e00:	e0bffd17 	ldw	r2,-12(fp)
 2002e04:	18bfd92e 	bgeu	r3,r2,2002d6c <__reset+0xfe001d6c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 2002e08:	0005883a 	mov	r2,zero
}
 2002e0c:	e6ffff04 	addi	sp,fp,-4
 2002e10:	dfc00217 	ldw	ra,8(sp)
 2002e14:	df000117 	ldw	fp,4(sp)
 2002e18:	dc000017 	ldw	r16,0(sp)
 2002e1c:	dec00304 	addi	sp,sp,12
 2002e20:	f800283a 	ret

02002e24 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 2002e24:	defff604 	addi	sp,sp,-40
 2002e28:	dfc00915 	stw	ra,36(sp)
 2002e2c:	df000815 	stw	fp,32(sp)
 2002e30:	df000804 	addi	fp,sp,32
 2002e34:	e13ffd15 	stw	r4,-12(fp)
 2002e38:	e17ffe15 	stw	r5,-8(fp)
 2002e3c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 2002e40:	00bfffc4 	movi	r2,-1
 2002e44:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
 2002e48:	00bffb44 	movi	r2,-19
 2002e4c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
 2002e50:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 2002e54:	d1600204 	addi	r5,gp,-32760
 2002e58:	e13ffd17 	ldw	r4,-12(fp)
 2002e5c:	20028d00 	call	20028d0 <alt_find_dev>
 2002e60:	e0bff815 	stw	r2,-32(fp)
 2002e64:	e0bff817 	ldw	r2,-32(fp)
 2002e68:	1000051e 	bne	r2,zero,2002e80 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 2002e6c:	e13ffd17 	ldw	r4,-12(fp)
 2002e70:	20033c80 	call	20033c8 <alt_find_file>
 2002e74:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
 2002e78:	00800044 	movi	r2,1
 2002e7c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 2002e80:	e0bff817 	ldw	r2,-32(fp)
 2002e84:	10002b26 	beq	r2,zero,2002f34 <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
 2002e88:	e13ff817 	ldw	r4,-32(fp)
 2002e8c:	20034d00 	call	20034d0 <alt_get_fd>
 2002e90:	e0bff915 	stw	r2,-28(fp)
 2002e94:	e0bff917 	ldw	r2,-28(fp)
 2002e98:	1000030e 	bge	r2,zero,2002ea8 <open+0x84>
    {
      status = index;
 2002e9c:	e0bff917 	ldw	r2,-28(fp)
 2002ea0:	e0bffa15 	stw	r2,-24(fp)
 2002ea4:	00002506 	br	2002f3c <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
 2002ea8:	01400304 	movi	r5,12
 2002eac:	e13ff917 	ldw	r4,-28(fp)
 2002eb0:	2003b700 	call	2003b70 <__mulsi3>
 2002eb4:	1007883a 	mov	r3,r2
 2002eb8:	00808034 	movhi	r2,512
 2002ebc:	1093be04 	addi	r2,r2,20216
 2002ec0:	1885883a 	add	r2,r3,r2
 2002ec4:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 2002ec8:	e0fffe17 	ldw	r3,-8(fp)
 2002ecc:	00900034 	movhi	r2,16384
 2002ed0:	10bfffc4 	addi	r2,r2,-1
 2002ed4:	1886703a 	and	r3,r3,r2
 2002ed8:	e0bffc17 	ldw	r2,-16(fp)
 2002edc:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 2002ee0:	e0bffb17 	ldw	r2,-20(fp)
 2002ee4:	1000051e 	bne	r2,zero,2002efc <open+0xd8>
 2002ee8:	e13ffc17 	ldw	r4,-16(fp)
 2002eec:	2002d380 	call	2002d38 <alt_file_locked>
 2002ef0:	e0bffa15 	stw	r2,-24(fp)
 2002ef4:	e0bffa17 	ldw	r2,-24(fp)
 2002ef8:	10001016 	blt	r2,zero,2002f3c <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 2002efc:	e0bff817 	ldw	r2,-32(fp)
 2002f00:	10800317 	ldw	r2,12(r2)
 2002f04:	10000826 	beq	r2,zero,2002f28 <open+0x104>
 2002f08:	e0bff817 	ldw	r2,-32(fp)
 2002f0c:	10800317 	ldw	r2,12(r2)
 2002f10:	e1ffff17 	ldw	r7,-4(fp)
 2002f14:	e1bffe17 	ldw	r6,-8(fp)
 2002f18:	e17ffd17 	ldw	r5,-12(fp)
 2002f1c:	e13ffc17 	ldw	r4,-16(fp)
 2002f20:	103ee83a 	callr	r2
 2002f24:	00000106 	br	2002f2c <open+0x108>
 2002f28:	0005883a 	mov	r2,zero
 2002f2c:	e0bffa15 	stw	r2,-24(fp)
 2002f30:	00000206 	br	2002f3c <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
 2002f34:	00bffb44 	movi	r2,-19
 2002f38:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 2002f3c:	e0bffa17 	ldw	r2,-24(fp)
 2002f40:	1000090e 	bge	r2,zero,2002f68 <open+0x144>
  {
    alt_release_fd (index);  
 2002f44:	e13ff917 	ldw	r4,-28(fp)
 2002f48:	2002f800 	call	2002f80 <alt_release_fd>
    ALT_ERRNO = -status;
 2002f4c:	2002cfc0 	call	2002cfc <alt_get_errno>
 2002f50:	1007883a 	mov	r3,r2
 2002f54:	e0bffa17 	ldw	r2,-24(fp)
 2002f58:	0085c83a 	sub	r2,zero,r2
 2002f5c:	18800015 	stw	r2,0(r3)
    return -1;
 2002f60:	00bfffc4 	movi	r2,-1
 2002f64:	00000106 	br	2002f6c <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
 2002f68:	e0bff917 	ldw	r2,-28(fp)
}
 2002f6c:	e037883a 	mov	sp,fp
 2002f70:	dfc00117 	ldw	ra,4(sp)
 2002f74:	df000017 	ldw	fp,0(sp)
 2002f78:	dec00204 	addi	sp,sp,8
 2002f7c:	f800283a 	ret

02002f80 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 2002f80:	defffc04 	addi	sp,sp,-16
 2002f84:	dfc00315 	stw	ra,12(sp)
 2002f88:	df000215 	stw	fp,8(sp)
 2002f8c:	dc000115 	stw	r16,4(sp)
 2002f90:	df000204 	addi	fp,sp,8
 2002f94:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
 2002f98:	e0bffe17 	ldw	r2,-8(fp)
 2002f9c:	108000d0 	cmplti	r2,r2,3
 2002fa0:	1000111e 	bne	r2,zero,2002fe8 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
 2002fa4:	04008034 	movhi	r16,512
 2002fa8:	8413be04 	addi	r16,r16,20216
 2002fac:	e0bffe17 	ldw	r2,-8(fp)
 2002fb0:	01400304 	movi	r5,12
 2002fb4:	1009883a 	mov	r4,r2
 2002fb8:	2003b700 	call	2003b70 <__mulsi3>
 2002fbc:	8085883a 	add	r2,r16,r2
 2002fc0:	10800204 	addi	r2,r2,8
 2002fc4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 2002fc8:	04008034 	movhi	r16,512
 2002fcc:	8413be04 	addi	r16,r16,20216
 2002fd0:	e0bffe17 	ldw	r2,-8(fp)
 2002fd4:	01400304 	movi	r5,12
 2002fd8:	1009883a 	mov	r4,r2
 2002fdc:	2003b700 	call	2003b70 <__mulsi3>
 2002fe0:	8085883a 	add	r2,r16,r2
 2002fe4:	10000015 	stw	zero,0(r2)
  }
}
 2002fe8:	0001883a 	nop
 2002fec:	e6ffff04 	addi	sp,fp,-4
 2002ff0:	dfc00217 	ldw	ra,8(sp)
 2002ff4:	df000117 	ldw	fp,4(sp)
 2002ff8:	dc000017 	ldw	r16,0(sp)
 2002ffc:	dec00304 	addi	sp,sp,12
 2003000:	f800283a 	ret

02003004 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 2003004:	defffa04 	addi	sp,sp,-24
 2003008:	df000515 	stw	fp,20(sp)
 200300c:	df000504 	addi	fp,sp,20
 2003010:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2003014:	0005303a 	rdctl	r2,status
 2003018:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 200301c:	e0fffc17 	ldw	r3,-16(fp)
 2003020:	00bfff84 	movi	r2,-2
 2003024:	1884703a 	and	r2,r3,r2
 2003028:	1001703a 	wrctl	status,r2
  
  return context;
 200302c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 2003030:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
 2003034:	e0bfff17 	ldw	r2,-4(fp)
 2003038:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 200303c:	e0bffd17 	ldw	r2,-12(fp)
 2003040:	10800017 	ldw	r2,0(r2)
 2003044:	e0fffd17 	ldw	r3,-12(fp)
 2003048:	18c00117 	ldw	r3,4(r3)
 200304c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 2003050:	e0bffd17 	ldw	r2,-12(fp)
 2003054:	10800117 	ldw	r2,4(r2)
 2003058:	e0fffd17 	ldw	r3,-12(fp)
 200305c:	18c00017 	ldw	r3,0(r3)
 2003060:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 2003064:	e0bffd17 	ldw	r2,-12(fp)
 2003068:	e0fffd17 	ldw	r3,-12(fp)
 200306c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 2003070:	e0bffd17 	ldw	r2,-12(fp)
 2003074:	e0fffd17 	ldw	r3,-12(fp)
 2003078:	10c00015 	stw	r3,0(r2)
 200307c:	e0bffb17 	ldw	r2,-20(fp)
 2003080:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2003084:	e0bffe17 	ldw	r2,-8(fp)
 2003088:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 200308c:	0001883a 	nop
 2003090:	e037883a 	mov	sp,fp
 2003094:	df000017 	ldw	fp,0(sp)
 2003098:	dec00104 	addi	sp,sp,4
 200309c:	f800283a 	ret

020030a0 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 20030a0:	defffb04 	addi	sp,sp,-20
 20030a4:	dfc00415 	stw	ra,16(sp)
 20030a8:	df000315 	stw	fp,12(sp)
 20030ac:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 20030b0:	d0a00917 	ldw	r2,-32732(gp)
 20030b4:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 20030b8:	d0a01217 	ldw	r2,-32696(gp)
 20030bc:	10800044 	addi	r2,r2,1
 20030c0:	d0a01215 	stw	r2,-32696(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 20030c4:	00002e06 	br	2003180 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 20030c8:	e0bffd17 	ldw	r2,-12(fp)
 20030cc:	10800017 	ldw	r2,0(r2)
 20030d0:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 20030d4:	e0bffd17 	ldw	r2,-12(fp)
 20030d8:	10800403 	ldbu	r2,16(r2)
 20030dc:	10803fcc 	andi	r2,r2,255
 20030e0:	10000426 	beq	r2,zero,20030f4 <alt_tick+0x54>
 20030e4:	d0a01217 	ldw	r2,-32696(gp)
 20030e8:	1000021e 	bne	r2,zero,20030f4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 20030ec:	e0bffd17 	ldw	r2,-12(fp)
 20030f0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 20030f4:	e0bffd17 	ldw	r2,-12(fp)
 20030f8:	10800217 	ldw	r2,8(r2)
 20030fc:	d0e01217 	ldw	r3,-32696(gp)
 2003100:	18801d36 	bltu	r3,r2,2003178 <alt_tick+0xd8>
 2003104:	e0bffd17 	ldw	r2,-12(fp)
 2003108:	10800403 	ldbu	r2,16(r2)
 200310c:	10803fcc 	andi	r2,r2,255
 2003110:	1000191e 	bne	r2,zero,2003178 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 2003114:	e0bffd17 	ldw	r2,-12(fp)
 2003118:	10800317 	ldw	r2,12(r2)
 200311c:	e0fffd17 	ldw	r3,-12(fp)
 2003120:	18c00517 	ldw	r3,20(r3)
 2003124:	1809883a 	mov	r4,r3
 2003128:	103ee83a 	callr	r2
 200312c:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 2003130:	e0bfff17 	ldw	r2,-4(fp)
 2003134:	1000031e 	bne	r2,zero,2003144 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 2003138:	e13ffd17 	ldw	r4,-12(fp)
 200313c:	20030040 	call	2003004 <alt_alarm_stop>
 2003140:	00000d06 	br	2003178 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 2003144:	e0bffd17 	ldw	r2,-12(fp)
 2003148:	10c00217 	ldw	r3,8(r2)
 200314c:	e0bfff17 	ldw	r2,-4(fp)
 2003150:	1887883a 	add	r3,r3,r2
 2003154:	e0bffd17 	ldw	r2,-12(fp)
 2003158:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 200315c:	e0bffd17 	ldw	r2,-12(fp)
 2003160:	10c00217 	ldw	r3,8(r2)
 2003164:	d0a01217 	ldw	r2,-32696(gp)
 2003168:	1880032e 	bgeu	r3,r2,2003178 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 200316c:	e0bffd17 	ldw	r2,-12(fp)
 2003170:	00c00044 	movi	r3,1
 2003174:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 2003178:	e0bffe17 	ldw	r2,-8(fp)
 200317c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 2003180:	e0fffd17 	ldw	r3,-12(fp)
 2003184:	d0a00904 	addi	r2,gp,-32732
 2003188:	18bfcf1e 	bne	r3,r2,20030c8 <__reset+0xfe0020c8>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 200318c:	0001883a 	nop
}
 2003190:	0001883a 	nop
 2003194:	e037883a 	mov	sp,fp
 2003198:	dfc00117 	ldw	ra,4(sp)
 200319c:	df000017 	ldw	fp,0(sp)
 20031a0:	dec00204 	addi	sp,sp,8
 20031a4:	f800283a 	ret

020031a8 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
 20031a8:	deffff04 	addi	sp,sp,-4
 20031ac:	df000015 	stw	fp,0(sp)
 20031b0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 20031b4:	000170fa 	wrctl	ienable,zero
}
 20031b8:	0001883a 	nop
 20031bc:	e037883a 	mov	sp,fp
 20031c0:	df000017 	ldw	fp,0(sp)
 20031c4:	dec00104 	addi	sp,sp,4
 20031c8:	f800283a 	ret

020031cc <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
 20031cc:	defff404 	addi	sp,sp,-48
 20031d0:	df000b15 	stw	fp,44(sp)
 20031d4:	df000b04 	addi	fp,sp,44
 20031d8:	e13ffc15 	stw	r4,-16(fp)
 20031dc:	e17ffd15 	stw	r5,-12(fp)
 20031e0:	e1bffe15 	stw	r6,-8(fp)
 20031e4:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
 20031e8:	e0ffff17 	ldw	r3,-4(fp)
 20031ec:	e0bffe17 	ldw	r2,-8(fp)
 20031f0:	1885883a 	add	r2,r3,r2
 20031f4:	e0bff815 	stw	r2,-32(fp)
  alt_u8 * read_end = read_data + read_length;
 20031f8:	e0c00217 	ldw	r3,8(fp)
 20031fc:	e0800117 	ldw	r2,4(fp)
 2003200:	1885883a 	add	r2,r3,r2
 2003204:	e0bff915 	stw	r2,-28(fp)

  alt_u32 write_zeros = read_length;
 2003208:	e0800117 	ldw	r2,4(fp)
 200320c:	e0bff515 	stw	r2,-44(fp)
  alt_u32 read_ignore = write_length;
 2003210:	e0bffe17 	ldw	r2,-8(fp)
 2003214:	e0bff615 	stw	r2,-40(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
 2003218:	00800044 	movi	r2,1
 200321c:	e0bff715 	stw	r2,-36(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
 2003220:	e0bffc17 	ldw	r2,-16(fp)
 2003224:	10800504 	addi	r2,r2,20
 2003228:	1009883a 	mov	r4,r2
 200322c:	00c00044 	movi	r3,1
 2003230:	e0bffd17 	ldw	r2,-12(fp)
 2003234:	1884983a 	sll	r2,r3,r2
 2003238:	20800035 	stwio	r2,0(r4)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
 200323c:	e0800317 	ldw	r2,12(fp)
 2003240:	1080008c 	andi	r2,r2,2
 2003244:	1000051e 	bne	r2,zero,200325c <alt_avalon_spi_command+0x90>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
 2003248:	e0bffc17 	ldw	r2,-16(fp)
 200324c:	10800304 	addi	r2,r2,12
 2003250:	1007883a 	mov	r3,r2
 2003254:	00810004 	movi	r2,1024
 2003258:	18800035 	stwio	r2,0(r3)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
 200325c:	e0bffc17 	ldw	r2,-16(fp)
 2003260:	10800037 	ldwio	r2,0(r2)
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 2003264:	e0bffc17 	ldw	r2,-16(fp)
 2003268:	10800204 	addi	r2,r2,8
 200326c:	10800037 	ldwio	r2,0(r2)
 2003270:	e0bffa15 	stw	r2,-24(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
 2003274:	e0bffa17 	ldw	r2,-24(fp)
 2003278:	1080100c 	andi	r2,r2,64
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
 200327c:	10000226 	beq	r2,zero,2003288 <alt_avalon_spi_command+0xbc>
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
 2003280:	e0bff717 	ldw	r2,-36(fp)
 2003284:	1000031e 	bne	r2,zero,2003294 <alt_avalon_spi_command+0xc8>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
 2003288:	e0bffa17 	ldw	r2,-24(fp)
 200328c:	1080200c 	andi	r2,r2,128
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
 2003290:	103ff426 	beq	r2,zero,2003264 <__reset+0xfe002264>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
 2003294:	e0bffa17 	ldw	r2,-24(fp)
 2003298:	1080100c 	andi	r2,r2,64
 200329c:	10001e26 	beq	r2,zero,2003318 <alt_avalon_spi_command+0x14c>
 20032a0:	e0bff717 	ldw	r2,-36(fp)
 20032a4:	00801c0e 	bge	zero,r2,2003318 <alt_avalon_spi_command+0x14c>
    {
      credits--;
 20032a8:	e0bff717 	ldw	r2,-36(fp)
 20032ac:	10bfffc4 	addi	r2,r2,-1
 20032b0:	e0bff715 	stw	r2,-36(fp)

      if (write_data < write_end)
 20032b4:	e0ffff17 	ldw	r3,-4(fp)
 20032b8:	e0bff817 	ldw	r2,-32(fp)
 20032bc:	18800a2e 	bgeu	r3,r2,20032e8 <alt_avalon_spi_command+0x11c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
 20032c0:	e0bffc17 	ldw	r2,-16(fp)
 20032c4:	10800104 	addi	r2,r2,4
 20032c8:	1009883a 	mov	r4,r2
 20032cc:	e0bfff17 	ldw	r2,-4(fp)
 20032d0:	10c00044 	addi	r3,r2,1
 20032d4:	e0ffff15 	stw	r3,-4(fp)
 20032d8:	10800003 	ldbu	r2,0(r2)
 20032dc:	10803fcc 	andi	r2,r2,255
 20032e0:	20800035 	stwio	r2,0(r4)
 20032e4:	00000c06 	br	2003318 <alt_avalon_spi_command+0x14c>
      else if (write_zeros > 0)
 20032e8:	e0bff517 	ldw	r2,-44(fp)
 20032ec:	10000826 	beq	r2,zero,2003310 <alt_avalon_spi_command+0x144>
      {
        write_zeros--;
 20032f0:	e0bff517 	ldw	r2,-44(fp)
 20032f4:	10bfffc4 	addi	r2,r2,-1
 20032f8:	e0bff515 	stw	r2,-44(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
 20032fc:	e0bffc17 	ldw	r2,-16(fp)
 2003300:	10800104 	addi	r2,r2,4
 2003304:	0007883a 	mov	r3,zero
 2003308:	10c00035 	stwio	r3,0(r2)
 200330c:	00000206 	br	2003318 <alt_avalon_spi_command+0x14c>
      }
      else
        credits = -1024;
 2003310:	00bf0004 	movi	r2,-1024
 2003314:	e0bff715 	stw	r2,-36(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
 2003318:	e0bffa17 	ldw	r2,-24(fp)
 200331c:	1080200c 	andi	r2,r2,128
 2003320:	103fd026 	beq	r2,zero,2003264 <__reset+0xfe002264>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
 2003324:	e0bffc17 	ldw	r2,-16(fp)
 2003328:	10800037 	ldwio	r2,0(r2)
 200332c:	e0bffb15 	stw	r2,-20(fp)

      if (read_ignore > 0)
 2003330:	e0bff617 	ldw	r2,-40(fp)
 2003334:	10000426 	beq	r2,zero,2003348 <alt_avalon_spi_command+0x17c>
        read_ignore--;
 2003338:	e0bff617 	ldw	r2,-40(fp)
 200333c:	10bfffc4 	addi	r2,r2,-1
 2003340:	e0bff615 	stw	r2,-40(fp)
 2003344:	00000506 	br	200335c <alt_avalon_spi_command+0x190>
      else
        *read_data++ = (alt_u8)rxdata;
 2003348:	e0800217 	ldw	r2,8(fp)
 200334c:	10c00044 	addi	r3,r2,1
 2003350:	e0c00215 	stw	r3,8(fp)
 2003354:	e0fffb17 	ldw	r3,-20(fp)
 2003358:	10c00005 	stb	r3,0(r2)
      credits++;
 200335c:	e0bff717 	ldw	r2,-36(fp)
 2003360:	10800044 	addi	r2,r2,1
 2003364:	e0bff715 	stw	r2,-36(fp)

      if (read_ignore == 0 && read_data == read_end)
 2003368:	e0bff617 	ldw	r2,-40(fp)
 200336c:	103fbd1e 	bne	r2,zero,2003264 <__reset+0xfe002264>
 2003370:	e0c00217 	ldw	r3,8(fp)
 2003374:	e0bff917 	ldw	r2,-28(fp)
 2003378:	18bfba1e 	bne	r3,r2,2003264 <__reset+0xfe002264>
  }

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 200337c:	e0bffc17 	ldw	r2,-16(fp)
 2003380:	10800204 	addi	r2,r2,8
 2003384:	10800037 	ldwio	r2,0(r2)
 2003388:	e0bffa15 	stw	r2,-24(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
 200338c:	e0bffa17 	ldw	r2,-24(fp)
 2003390:	1080080c 	andi	r2,r2,32
 2003394:	103ff926 	beq	r2,zero,200337c <__reset+0xfe00237c>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
 2003398:	e0800317 	ldw	r2,12(fp)
 200339c:	1080004c 	andi	r2,r2,1
 20033a0:	1000041e 	bne	r2,zero,20033b4 <alt_avalon_spi_command+0x1e8>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
 20033a4:	e0bffc17 	ldw	r2,-16(fp)
 20033a8:	10800304 	addi	r2,r2,12
 20033ac:	0007883a 	mov	r3,zero
 20033b0:	10c00035 	stwio	r3,0(r2)

  return read_length;
 20033b4:	e0800117 	ldw	r2,4(fp)
}
 20033b8:	e037883a 	mov	sp,fp
 20033bc:	df000017 	ldw	fp,0(sp)
 20033c0:	dec00104 	addi	sp,sp,4
 20033c4:	f800283a 	ret

020033c8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 20033c8:	defffb04 	addi	sp,sp,-20
 20033cc:	dfc00415 	stw	ra,16(sp)
 20033d0:	df000315 	stw	fp,12(sp)
 20033d4:	df000304 	addi	fp,sp,12
 20033d8:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 20033dc:	d0a00017 	ldw	r2,-32768(gp)
 20033e0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 20033e4:	00003106 	br	20034ac <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 20033e8:	e0bffd17 	ldw	r2,-12(fp)
 20033ec:	10800217 	ldw	r2,8(r2)
 20033f0:	1009883a 	mov	r4,r2
 20033f4:	20038400 	call	2003840 <strlen>
 20033f8:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 20033fc:	e0bffd17 	ldw	r2,-12(fp)
 2003400:	10c00217 	ldw	r3,8(r2)
 2003404:	e0bffe17 	ldw	r2,-8(fp)
 2003408:	10bfffc4 	addi	r2,r2,-1
 200340c:	1885883a 	add	r2,r3,r2
 2003410:	10800003 	ldbu	r2,0(r2)
 2003414:	10803fcc 	andi	r2,r2,255
 2003418:	1080201c 	xori	r2,r2,128
 200341c:	10bfe004 	addi	r2,r2,-128
 2003420:	10800bd8 	cmpnei	r2,r2,47
 2003424:	1000031e 	bne	r2,zero,2003434 <alt_find_file+0x6c>
    {
      len -= 1;
 2003428:	e0bffe17 	ldw	r2,-8(fp)
 200342c:	10bfffc4 	addi	r2,r2,-1
 2003430:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 2003434:	e0bffe17 	ldw	r2,-8(fp)
 2003438:	e0ffff17 	ldw	r3,-4(fp)
 200343c:	1885883a 	add	r2,r3,r2
 2003440:	10800003 	ldbu	r2,0(r2)
 2003444:	10803fcc 	andi	r2,r2,255
 2003448:	1080201c 	xori	r2,r2,128
 200344c:	10bfe004 	addi	r2,r2,-128
 2003450:	10800be0 	cmpeqi	r2,r2,47
 2003454:	1000081e 	bne	r2,zero,2003478 <alt_find_file+0xb0>
 2003458:	e0bffe17 	ldw	r2,-8(fp)
 200345c:	e0ffff17 	ldw	r3,-4(fp)
 2003460:	1885883a 	add	r2,r3,r2
 2003464:	10800003 	ldbu	r2,0(r2)
 2003468:	10803fcc 	andi	r2,r2,255
 200346c:	1080201c 	xori	r2,r2,128
 2003470:	10bfe004 	addi	r2,r2,-128
 2003474:	10000a1e 	bne	r2,zero,20034a0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 2003478:	e0bffd17 	ldw	r2,-12(fp)
 200347c:	10800217 	ldw	r2,8(r2)
 2003480:	e0fffe17 	ldw	r3,-8(fp)
 2003484:	180d883a 	mov	r6,r3
 2003488:	e17fff17 	ldw	r5,-4(fp)
 200348c:	1009883a 	mov	r4,r2
 2003490:	200367c0 	call	200367c <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 2003494:	1000021e 	bne	r2,zero,20034a0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 2003498:	e0bffd17 	ldw	r2,-12(fp)
 200349c:	00000706 	br	20034bc <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 20034a0:	e0bffd17 	ldw	r2,-12(fp)
 20034a4:	10800017 	ldw	r2,0(r2)
 20034a8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 20034ac:	e0fffd17 	ldw	r3,-12(fp)
 20034b0:	d0a00004 	addi	r2,gp,-32768
 20034b4:	18bfcc1e 	bne	r3,r2,20033e8 <__reset+0xfe0023e8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 20034b8:	0005883a 	mov	r2,zero
}
 20034bc:	e037883a 	mov	sp,fp
 20034c0:	dfc00117 	ldw	ra,4(sp)
 20034c4:	df000017 	ldw	fp,0(sp)
 20034c8:	dec00204 	addi	sp,sp,8
 20034cc:	f800283a 	ret

020034d0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 20034d0:	defffa04 	addi	sp,sp,-24
 20034d4:	dfc00515 	stw	ra,20(sp)
 20034d8:	df000415 	stw	fp,16(sp)
 20034dc:	dc000315 	stw	r16,12(sp)
 20034e0:	df000404 	addi	fp,sp,16
 20034e4:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
 20034e8:	00bffa04 	movi	r2,-24
 20034ec:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 20034f0:	e03ffc15 	stw	zero,-16(fp)
 20034f4:	00001d06 	br	200356c <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
 20034f8:	04008034 	movhi	r16,512
 20034fc:	8413be04 	addi	r16,r16,20216
 2003500:	e0bffc17 	ldw	r2,-16(fp)
 2003504:	01400304 	movi	r5,12
 2003508:	1009883a 	mov	r4,r2
 200350c:	2003b700 	call	2003b70 <__mulsi3>
 2003510:	8085883a 	add	r2,r16,r2
 2003514:	10800017 	ldw	r2,0(r2)
 2003518:	1000111e 	bne	r2,zero,2003560 <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
 200351c:	04008034 	movhi	r16,512
 2003520:	8413be04 	addi	r16,r16,20216
 2003524:	e0bffc17 	ldw	r2,-16(fp)
 2003528:	01400304 	movi	r5,12
 200352c:	1009883a 	mov	r4,r2
 2003530:	2003b700 	call	2003b70 <__mulsi3>
 2003534:	8085883a 	add	r2,r16,r2
 2003538:	e0fffe17 	ldw	r3,-8(fp)
 200353c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
 2003540:	d0e00417 	ldw	r3,-32752(gp)
 2003544:	e0bffc17 	ldw	r2,-16(fp)
 2003548:	1880020e 	bge	r3,r2,2003554 <alt_get_fd+0x84>
      {
        alt_max_fd = i;
 200354c:	e0bffc17 	ldw	r2,-16(fp)
 2003550:	d0a00415 	stw	r2,-32752(gp)
      }
      rc = i;
 2003554:	e0bffc17 	ldw	r2,-16(fp)
 2003558:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 200355c:	00000606 	br	2003578 <alt_get_fd+0xa8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 2003560:	e0bffc17 	ldw	r2,-16(fp)
 2003564:	10800044 	addi	r2,r2,1
 2003568:	e0bffc15 	stw	r2,-16(fp)
 200356c:	e0bffc17 	ldw	r2,-16(fp)
 2003570:	10800810 	cmplti	r2,r2,32
 2003574:	103fe01e 	bne	r2,zero,20034f8 <__reset+0xfe0024f8>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 2003578:	e0bffd17 	ldw	r2,-12(fp)
}
 200357c:	e6ffff04 	addi	sp,fp,-4
 2003580:	dfc00217 	ldw	ra,8(sp)
 2003584:	df000117 	ldw	fp,4(sp)
 2003588:	dc000017 	ldw	r16,0(sp)
 200358c:	dec00304 	addi	sp,sp,12
 2003590:	f800283a 	ret

02003594 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 2003594:	defffe04 	addi	sp,sp,-8
 2003598:	df000115 	stw	fp,4(sp)
 200359c:	df000104 	addi	fp,sp,4
 20035a0:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
 20035a4:	e0bfff17 	ldw	r2,-4(fp)
 20035a8:	10bffe84 	addi	r2,r2,-6
 20035ac:	10c00428 	cmpgeui	r3,r2,16
 20035b0:	18001a1e 	bne	r3,zero,200361c <alt_exception_cause_generated_bad_addr+0x88>
 20035b4:	100690ba 	slli	r3,r2,2
 20035b8:	00808034 	movhi	r2,512
 20035bc:	108d7304 	addi	r2,r2,13772
 20035c0:	1885883a 	add	r2,r3,r2
 20035c4:	10800017 	ldw	r2,0(r2)
 20035c8:	1000683a 	jmp	r2
 20035cc:	0200360c 	andi	r8,zero,216
 20035d0:	0200360c 	andi	r8,zero,216
 20035d4:	0200361c 	xori	r8,zero,216
 20035d8:	0200361c 	xori	r8,zero,216
 20035dc:	0200361c 	xori	r8,zero,216
 20035e0:	0200360c 	andi	r8,zero,216
 20035e4:	02003614 	movui	r8,216
 20035e8:	0200361c 	xori	r8,zero,216
 20035ec:	0200360c 	andi	r8,zero,216
 20035f0:	0200360c 	andi	r8,zero,216
 20035f4:	0200361c 	xori	r8,zero,216
 20035f8:	0200360c 	andi	r8,zero,216
 20035fc:	02003614 	movui	r8,216
 2003600:	0200361c 	xori	r8,zero,216
 2003604:	0200361c 	xori	r8,zero,216
 2003608:	0200360c 	andi	r8,zero,216
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 200360c:	00800044 	movi	r2,1
 2003610:	00000306 	br	2003620 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 2003614:	0005883a 	mov	r2,zero
 2003618:	00000106 	br	2003620 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
 200361c:	0005883a 	mov	r2,zero
  }
}
 2003620:	e037883a 	mov	sp,fp
 2003624:	df000017 	ldw	fp,0(sp)
 2003628:	dec00104 	addi	sp,sp,4
 200362c:	f800283a 	ret

02003630 <atexit>:
 2003630:	200b883a 	mov	r5,r4
 2003634:	000f883a 	mov	r7,zero
 2003638:	000d883a 	mov	r6,zero
 200363c:	0009883a 	mov	r4,zero
 2003640:	20038d81 	jmpi	20038d8 <__register_exitproc>

02003644 <exit>:
 2003644:	defffe04 	addi	sp,sp,-8
 2003648:	000b883a 	mov	r5,zero
 200364c:	dc000015 	stw	r16,0(sp)
 2003650:	dfc00115 	stw	ra,4(sp)
 2003654:	2021883a 	mov	r16,r4
 2003658:	20039f00 	call	20039f0 <__call_exitprocs>
 200365c:	00808034 	movhi	r2,512
 2003660:	10953204 	addi	r2,r2,21704
 2003664:	11000017 	ldw	r4,0(r2)
 2003668:	20800f17 	ldw	r2,60(r4)
 200366c:	10000126 	beq	r2,zero,2003674 <exit+0x30>
 2003670:	103ee83a 	callr	r2
 2003674:	8009883a 	mov	r4,r16
 2003678:	2003b980 	call	2003b98 <_exit>

0200367c <memcmp>:
 200367c:	01c000c4 	movi	r7,3
 2003680:	3980192e 	bgeu	r7,r6,20036e8 <memcmp+0x6c>
 2003684:	2144b03a 	or	r2,r4,r5
 2003688:	11c4703a 	and	r2,r2,r7
 200368c:	10000f26 	beq	r2,zero,20036cc <memcmp+0x50>
 2003690:	20800003 	ldbu	r2,0(r4)
 2003694:	28c00003 	ldbu	r3,0(r5)
 2003698:	10c0151e 	bne	r2,r3,20036f0 <memcmp+0x74>
 200369c:	31bfff84 	addi	r6,r6,-2
 20036a0:	01ffffc4 	movi	r7,-1
 20036a4:	00000406 	br	20036b8 <memcmp+0x3c>
 20036a8:	20800003 	ldbu	r2,0(r4)
 20036ac:	28c00003 	ldbu	r3,0(r5)
 20036b0:	31bfffc4 	addi	r6,r6,-1
 20036b4:	10c00e1e 	bne	r2,r3,20036f0 <memcmp+0x74>
 20036b8:	21000044 	addi	r4,r4,1
 20036bc:	29400044 	addi	r5,r5,1
 20036c0:	31fff91e 	bne	r6,r7,20036a8 <__reset+0xfe0026a8>
 20036c4:	0005883a 	mov	r2,zero
 20036c8:	f800283a 	ret
 20036cc:	20c00017 	ldw	r3,0(r4)
 20036d0:	28800017 	ldw	r2,0(r5)
 20036d4:	18bfee1e 	bne	r3,r2,2003690 <__reset+0xfe002690>
 20036d8:	31bfff04 	addi	r6,r6,-4
 20036dc:	21000104 	addi	r4,r4,4
 20036e0:	29400104 	addi	r5,r5,4
 20036e4:	39bff936 	bltu	r7,r6,20036cc <__reset+0xfe0026cc>
 20036e8:	303fe91e 	bne	r6,zero,2003690 <__reset+0xfe002690>
 20036ec:	003ff506 	br	20036c4 <__reset+0xfe0026c4>
 20036f0:	10c5c83a 	sub	r2,r2,r3
 20036f4:	f800283a 	ret

020036f8 <memcpy>:
 20036f8:	defffd04 	addi	sp,sp,-12
 20036fc:	dfc00215 	stw	ra,8(sp)
 2003700:	dc400115 	stw	r17,4(sp)
 2003704:	dc000015 	stw	r16,0(sp)
 2003708:	00c003c4 	movi	r3,15
 200370c:	2005883a 	mov	r2,r4
 2003710:	1980452e 	bgeu	r3,r6,2003828 <memcpy+0x130>
 2003714:	2906b03a 	or	r3,r5,r4
 2003718:	18c000cc 	andi	r3,r3,3
 200371c:	1800441e 	bne	r3,zero,2003830 <memcpy+0x138>
 2003720:	347ffc04 	addi	r17,r6,-16
 2003724:	8822d13a 	srli	r17,r17,4
 2003728:	28c00104 	addi	r3,r5,4
 200372c:	23400104 	addi	r13,r4,4
 2003730:	8820913a 	slli	r16,r17,4
 2003734:	2b000204 	addi	r12,r5,8
 2003738:	22c00204 	addi	r11,r4,8
 200373c:	84000504 	addi	r16,r16,20
 2003740:	2a800304 	addi	r10,r5,12
 2003744:	22400304 	addi	r9,r4,12
 2003748:	2c21883a 	add	r16,r5,r16
 200374c:	2811883a 	mov	r8,r5
 2003750:	200f883a 	mov	r7,r4
 2003754:	41000017 	ldw	r4,0(r8)
 2003758:	1fc00017 	ldw	ra,0(r3)
 200375c:	63c00017 	ldw	r15,0(r12)
 2003760:	39000015 	stw	r4,0(r7)
 2003764:	53800017 	ldw	r14,0(r10)
 2003768:	6fc00015 	stw	ra,0(r13)
 200376c:	5bc00015 	stw	r15,0(r11)
 2003770:	4b800015 	stw	r14,0(r9)
 2003774:	18c00404 	addi	r3,r3,16
 2003778:	39c00404 	addi	r7,r7,16
 200377c:	42000404 	addi	r8,r8,16
 2003780:	6b400404 	addi	r13,r13,16
 2003784:	63000404 	addi	r12,r12,16
 2003788:	5ac00404 	addi	r11,r11,16
 200378c:	52800404 	addi	r10,r10,16
 2003790:	4a400404 	addi	r9,r9,16
 2003794:	1c3fef1e 	bne	r3,r16,2003754 <__reset+0xfe002754>
 2003798:	89c00044 	addi	r7,r17,1
 200379c:	380e913a 	slli	r7,r7,4
 20037a0:	310003cc 	andi	r4,r6,15
 20037a4:	02c000c4 	movi	r11,3
 20037a8:	11c7883a 	add	r3,r2,r7
 20037ac:	29cb883a 	add	r5,r5,r7
 20037b0:	5900212e 	bgeu	r11,r4,2003838 <memcpy+0x140>
 20037b4:	1813883a 	mov	r9,r3
 20037b8:	2811883a 	mov	r8,r5
 20037bc:	200f883a 	mov	r7,r4
 20037c0:	42800017 	ldw	r10,0(r8)
 20037c4:	4a400104 	addi	r9,r9,4
 20037c8:	39ffff04 	addi	r7,r7,-4
 20037cc:	4abfff15 	stw	r10,-4(r9)
 20037d0:	42000104 	addi	r8,r8,4
 20037d4:	59fffa36 	bltu	r11,r7,20037c0 <__reset+0xfe0027c0>
 20037d8:	213fff04 	addi	r4,r4,-4
 20037dc:	2008d0ba 	srli	r4,r4,2
 20037e0:	318000cc 	andi	r6,r6,3
 20037e4:	21000044 	addi	r4,r4,1
 20037e8:	2109883a 	add	r4,r4,r4
 20037ec:	2109883a 	add	r4,r4,r4
 20037f0:	1907883a 	add	r3,r3,r4
 20037f4:	290b883a 	add	r5,r5,r4
 20037f8:	30000626 	beq	r6,zero,2003814 <memcpy+0x11c>
 20037fc:	198d883a 	add	r6,r3,r6
 2003800:	29c00003 	ldbu	r7,0(r5)
 2003804:	18c00044 	addi	r3,r3,1
 2003808:	29400044 	addi	r5,r5,1
 200380c:	19ffffc5 	stb	r7,-1(r3)
 2003810:	19bffb1e 	bne	r3,r6,2003800 <__reset+0xfe002800>
 2003814:	dfc00217 	ldw	ra,8(sp)
 2003818:	dc400117 	ldw	r17,4(sp)
 200381c:	dc000017 	ldw	r16,0(sp)
 2003820:	dec00304 	addi	sp,sp,12
 2003824:	f800283a 	ret
 2003828:	2007883a 	mov	r3,r4
 200382c:	003ff206 	br	20037f8 <__reset+0xfe0027f8>
 2003830:	2007883a 	mov	r3,r4
 2003834:	003ff106 	br	20037fc <__reset+0xfe0027fc>
 2003838:	200d883a 	mov	r6,r4
 200383c:	003fee06 	br	20037f8 <__reset+0xfe0027f8>

02003840 <strlen>:
 2003840:	208000cc 	andi	r2,r4,3
 2003844:	10002026 	beq	r2,zero,20038c8 <strlen+0x88>
 2003848:	20800007 	ldb	r2,0(r4)
 200384c:	10002026 	beq	r2,zero,20038d0 <strlen+0x90>
 2003850:	2005883a 	mov	r2,r4
 2003854:	00000206 	br	2003860 <strlen+0x20>
 2003858:	10c00007 	ldb	r3,0(r2)
 200385c:	18001826 	beq	r3,zero,20038c0 <strlen+0x80>
 2003860:	10800044 	addi	r2,r2,1
 2003864:	10c000cc 	andi	r3,r2,3
 2003868:	183ffb1e 	bne	r3,zero,2003858 <__reset+0xfe002858>
 200386c:	10c00017 	ldw	r3,0(r2)
 2003870:	01ffbff4 	movhi	r7,65279
 2003874:	39ffbfc4 	addi	r7,r7,-257
 2003878:	00ca303a 	nor	r5,zero,r3
 200387c:	01a02074 	movhi	r6,32897
 2003880:	19c7883a 	add	r3,r3,r7
 2003884:	31a02004 	addi	r6,r6,-32640
 2003888:	1946703a 	and	r3,r3,r5
 200388c:	1986703a 	and	r3,r3,r6
 2003890:	1800091e 	bne	r3,zero,20038b8 <strlen+0x78>
 2003894:	10800104 	addi	r2,r2,4
 2003898:	10c00017 	ldw	r3,0(r2)
 200389c:	19cb883a 	add	r5,r3,r7
 20038a0:	00c6303a 	nor	r3,zero,r3
 20038a4:	28c6703a 	and	r3,r5,r3
 20038a8:	1986703a 	and	r3,r3,r6
 20038ac:	183ff926 	beq	r3,zero,2003894 <__reset+0xfe002894>
 20038b0:	00000106 	br	20038b8 <strlen+0x78>
 20038b4:	10800044 	addi	r2,r2,1
 20038b8:	10c00007 	ldb	r3,0(r2)
 20038bc:	183ffd1e 	bne	r3,zero,20038b4 <__reset+0xfe0028b4>
 20038c0:	1105c83a 	sub	r2,r2,r4
 20038c4:	f800283a 	ret
 20038c8:	2005883a 	mov	r2,r4
 20038cc:	003fe706 	br	200386c <__reset+0xfe00286c>
 20038d0:	0005883a 	mov	r2,zero
 20038d4:	f800283a 	ret

020038d8 <__register_exitproc>:
 20038d8:	defffa04 	addi	sp,sp,-24
 20038dc:	dc000315 	stw	r16,12(sp)
 20038e0:	04008034 	movhi	r16,512
 20038e4:	84153204 	addi	r16,r16,21704
 20038e8:	80c00017 	ldw	r3,0(r16)
 20038ec:	dc400415 	stw	r17,16(sp)
 20038f0:	dfc00515 	stw	ra,20(sp)
 20038f4:	18805217 	ldw	r2,328(r3)
 20038f8:	2023883a 	mov	r17,r4
 20038fc:	10003726 	beq	r2,zero,20039dc <__register_exitproc+0x104>
 2003900:	10c00117 	ldw	r3,4(r2)
 2003904:	010007c4 	movi	r4,31
 2003908:	20c00e16 	blt	r4,r3,2003944 <__register_exitproc+0x6c>
 200390c:	1a000044 	addi	r8,r3,1
 2003910:	8800221e 	bne	r17,zero,200399c <__register_exitproc+0xc4>
 2003914:	18c00084 	addi	r3,r3,2
 2003918:	18c7883a 	add	r3,r3,r3
 200391c:	18c7883a 	add	r3,r3,r3
 2003920:	12000115 	stw	r8,4(r2)
 2003924:	10c7883a 	add	r3,r2,r3
 2003928:	19400015 	stw	r5,0(r3)
 200392c:	0005883a 	mov	r2,zero
 2003930:	dfc00517 	ldw	ra,20(sp)
 2003934:	dc400417 	ldw	r17,16(sp)
 2003938:	dc000317 	ldw	r16,12(sp)
 200393c:	dec00604 	addi	sp,sp,24
 2003940:	f800283a 	ret
 2003944:	00800034 	movhi	r2,0
 2003948:	10800004 	addi	r2,r2,0
 200394c:	10002626 	beq	r2,zero,20039e8 <__register_exitproc+0x110>
 2003950:	01006404 	movi	r4,400
 2003954:	d9400015 	stw	r5,0(sp)
 2003958:	d9800115 	stw	r6,4(sp)
 200395c:	d9c00215 	stw	r7,8(sp)
 2003960:	00000000 	call	0 <__alt_mem_sdram-0x2000000>
 2003964:	d9400017 	ldw	r5,0(sp)
 2003968:	d9800117 	ldw	r6,4(sp)
 200396c:	d9c00217 	ldw	r7,8(sp)
 2003970:	10001d26 	beq	r2,zero,20039e8 <__register_exitproc+0x110>
 2003974:	81000017 	ldw	r4,0(r16)
 2003978:	10000115 	stw	zero,4(r2)
 200397c:	02000044 	movi	r8,1
 2003980:	22405217 	ldw	r9,328(r4)
 2003984:	0007883a 	mov	r3,zero
 2003988:	12400015 	stw	r9,0(r2)
 200398c:	20805215 	stw	r2,328(r4)
 2003990:	10006215 	stw	zero,392(r2)
 2003994:	10006315 	stw	zero,396(r2)
 2003998:	883fde26 	beq	r17,zero,2003914 <__reset+0xfe002914>
 200399c:	18c9883a 	add	r4,r3,r3
 20039a0:	2109883a 	add	r4,r4,r4
 20039a4:	1109883a 	add	r4,r2,r4
 20039a8:	21802215 	stw	r6,136(r4)
 20039ac:	01800044 	movi	r6,1
 20039b0:	12406217 	ldw	r9,392(r2)
 20039b4:	30cc983a 	sll	r6,r6,r3
 20039b8:	4992b03a 	or	r9,r9,r6
 20039bc:	12406215 	stw	r9,392(r2)
 20039c0:	21c04215 	stw	r7,264(r4)
 20039c4:	01000084 	movi	r4,2
 20039c8:	893fd21e 	bne	r17,r4,2003914 <__reset+0xfe002914>
 20039cc:	11006317 	ldw	r4,396(r2)
 20039d0:	218cb03a 	or	r6,r4,r6
 20039d4:	11806315 	stw	r6,396(r2)
 20039d8:	003fce06 	br	2003914 <__reset+0xfe002914>
 20039dc:	18805304 	addi	r2,r3,332
 20039e0:	18805215 	stw	r2,328(r3)
 20039e4:	003fc606 	br	2003900 <__reset+0xfe002900>
 20039e8:	00bfffc4 	movi	r2,-1
 20039ec:	003fd006 	br	2003930 <__reset+0xfe002930>

020039f0 <__call_exitprocs>:
 20039f0:	defff504 	addi	sp,sp,-44
 20039f4:	df000915 	stw	fp,36(sp)
 20039f8:	dd400615 	stw	r21,24(sp)
 20039fc:	dc800315 	stw	r18,12(sp)
 2003a00:	dfc00a15 	stw	ra,40(sp)
 2003a04:	ddc00815 	stw	r23,32(sp)
 2003a08:	dd800715 	stw	r22,28(sp)
 2003a0c:	dd000515 	stw	r20,20(sp)
 2003a10:	dcc00415 	stw	r19,16(sp)
 2003a14:	dc400215 	stw	r17,8(sp)
 2003a18:	dc000115 	stw	r16,4(sp)
 2003a1c:	d9000015 	stw	r4,0(sp)
 2003a20:	2839883a 	mov	fp,r5
 2003a24:	04800044 	movi	r18,1
 2003a28:	057fffc4 	movi	r21,-1
 2003a2c:	00808034 	movhi	r2,512
 2003a30:	10953204 	addi	r2,r2,21704
 2003a34:	12000017 	ldw	r8,0(r2)
 2003a38:	45005217 	ldw	r20,328(r8)
 2003a3c:	44c05204 	addi	r19,r8,328
 2003a40:	a0001c26 	beq	r20,zero,2003ab4 <__call_exitprocs+0xc4>
 2003a44:	a0800117 	ldw	r2,4(r20)
 2003a48:	15ffffc4 	addi	r23,r2,-1
 2003a4c:	b8000d16 	blt	r23,zero,2003a84 <__call_exitprocs+0x94>
 2003a50:	14000044 	addi	r16,r2,1
 2003a54:	8421883a 	add	r16,r16,r16
 2003a58:	8421883a 	add	r16,r16,r16
 2003a5c:	84402004 	addi	r17,r16,128
 2003a60:	a463883a 	add	r17,r20,r17
 2003a64:	a421883a 	add	r16,r20,r16
 2003a68:	e0001e26 	beq	fp,zero,2003ae4 <__call_exitprocs+0xf4>
 2003a6c:	80804017 	ldw	r2,256(r16)
 2003a70:	e0801c26 	beq	fp,r2,2003ae4 <__call_exitprocs+0xf4>
 2003a74:	bdffffc4 	addi	r23,r23,-1
 2003a78:	843fff04 	addi	r16,r16,-4
 2003a7c:	8c7fff04 	addi	r17,r17,-4
 2003a80:	bd7ff91e 	bne	r23,r21,2003a68 <__reset+0xfe002a68>
 2003a84:	00800034 	movhi	r2,0
 2003a88:	10800004 	addi	r2,r2,0
 2003a8c:	10000926 	beq	r2,zero,2003ab4 <__call_exitprocs+0xc4>
 2003a90:	a0800117 	ldw	r2,4(r20)
 2003a94:	1000301e 	bne	r2,zero,2003b58 <__call_exitprocs+0x168>
 2003a98:	a0800017 	ldw	r2,0(r20)
 2003a9c:	10003226 	beq	r2,zero,2003b68 <__call_exitprocs+0x178>
 2003aa0:	a009883a 	mov	r4,r20
 2003aa4:	98800015 	stw	r2,0(r19)
 2003aa8:	00000000 	call	0 <__alt_mem_sdram-0x2000000>
 2003aac:	9d000017 	ldw	r20,0(r19)
 2003ab0:	a03fe41e 	bne	r20,zero,2003a44 <__reset+0xfe002a44>
 2003ab4:	dfc00a17 	ldw	ra,40(sp)
 2003ab8:	df000917 	ldw	fp,36(sp)
 2003abc:	ddc00817 	ldw	r23,32(sp)
 2003ac0:	dd800717 	ldw	r22,28(sp)
 2003ac4:	dd400617 	ldw	r21,24(sp)
 2003ac8:	dd000517 	ldw	r20,20(sp)
 2003acc:	dcc00417 	ldw	r19,16(sp)
 2003ad0:	dc800317 	ldw	r18,12(sp)
 2003ad4:	dc400217 	ldw	r17,8(sp)
 2003ad8:	dc000117 	ldw	r16,4(sp)
 2003adc:	dec00b04 	addi	sp,sp,44
 2003ae0:	f800283a 	ret
 2003ae4:	a0800117 	ldw	r2,4(r20)
 2003ae8:	80c00017 	ldw	r3,0(r16)
 2003aec:	10bfffc4 	addi	r2,r2,-1
 2003af0:	15c01426 	beq	r2,r23,2003b44 <__call_exitprocs+0x154>
 2003af4:	80000015 	stw	zero,0(r16)
 2003af8:	183fde26 	beq	r3,zero,2003a74 <__reset+0xfe002a74>
 2003afc:	95c8983a 	sll	r4,r18,r23
 2003b00:	a0806217 	ldw	r2,392(r20)
 2003b04:	a5800117 	ldw	r22,4(r20)
 2003b08:	2084703a 	and	r2,r4,r2
 2003b0c:	10000b26 	beq	r2,zero,2003b3c <__call_exitprocs+0x14c>
 2003b10:	a0806317 	ldw	r2,396(r20)
 2003b14:	2088703a 	and	r4,r4,r2
 2003b18:	20000c1e 	bne	r4,zero,2003b4c <__call_exitprocs+0x15c>
 2003b1c:	89400017 	ldw	r5,0(r17)
 2003b20:	d9000017 	ldw	r4,0(sp)
 2003b24:	183ee83a 	callr	r3
 2003b28:	a0800117 	ldw	r2,4(r20)
 2003b2c:	15bfbf1e 	bne	r2,r22,2003a2c <__reset+0xfe002a2c>
 2003b30:	98800017 	ldw	r2,0(r19)
 2003b34:	153fcf26 	beq	r2,r20,2003a74 <__reset+0xfe002a74>
 2003b38:	003fbc06 	br	2003a2c <__reset+0xfe002a2c>
 2003b3c:	183ee83a 	callr	r3
 2003b40:	003ff906 	br	2003b28 <__reset+0xfe002b28>
 2003b44:	a5c00115 	stw	r23,4(r20)
 2003b48:	003feb06 	br	2003af8 <__reset+0xfe002af8>
 2003b4c:	89000017 	ldw	r4,0(r17)
 2003b50:	183ee83a 	callr	r3
 2003b54:	003ff406 	br	2003b28 <__reset+0xfe002b28>
 2003b58:	a0800017 	ldw	r2,0(r20)
 2003b5c:	a027883a 	mov	r19,r20
 2003b60:	1029883a 	mov	r20,r2
 2003b64:	003fb606 	br	2003a40 <__reset+0xfe002a40>
 2003b68:	0005883a 	mov	r2,zero
 2003b6c:	003ffb06 	br	2003b5c <__reset+0xfe002b5c>

02003b70 <__mulsi3>:
 2003b70:	0005883a 	mov	r2,zero
 2003b74:	20000726 	beq	r4,zero,2003b94 <__mulsi3+0x24>
 2003b78:	20c0004c 	andi	r3,r4,1
 2003b7c:	2008d07a 	srli	r4,r4,1
 2003b80:	18000126 	beq	r3,zero,2003b88 <__mulsi3+0x18>
 2003b84:	1145883a 	add	r2,r2,r5
 2003b88:	294b883a 	add	r5,r5,r5
 2003b8c:	203ffa1e 	bne	r4,zero,2003b78 <__reset+0xfe002b78>
 2003b90:	f800283a 	ret
 2003b94:	f800283a 	ret

02003b98 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 2003b98:	defffd04 	addi	sp,sp,-12
 2003b9c:	df000215 	stw	fp,8(sp)
 2003ba0:	df000204 	addi	fp,sp,8
 2003ba4:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 2003ba8:	0001883a 	nop
 2003bac:	e0bfff17 	ldw	r2,-4(fp)
 2003bb0:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 2003bb4:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 2003bb8:	10000226 	beq	r2,zero,2003bc4 <_exit+0x2c>
    ALT_SIM_FAIL();
 2003bbc:	002af070 	cmpltui	zero,zero,43969
 2003bc0:	00000106 	br	2003bc8 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
 2003bc4:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 2003bc8:	003fff06 	br	2003bc8 <__reset+0xfe002bc8>
