{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 05:50:41 2013 " "Info: Processing started: Wed Nov 27 05:50:41 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "razor_normal_latch_comparison.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_normal_latch_comparison.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register razor_latch:razor\|reg_32:shadow_latch\|dflipflop:\\G1:13:d\|output register razor_latch:razor\|razor_dflipflop:\\G1:5:d31_1\|output 23.49 MHz 42.57 ns Internal " "Info: Clock \"clock\" has Internal fmax of 23.49 MHz between source register \"razor_latch:razor\|reg_32:shadow_latch\|dflipflop:\\G1:13:d\|output\" and destination register \"razor_latch:razor\|razor_dflipflop:\\G1:5:d31_1\|output\" (period= 42.57 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.783 ns + Longest register register " "Info: + Longest register to register delay is 20.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns razor_latch:razor\|reg_32:shadow_latch\|dflipflop:\\G1:13:d\|output 1 REG LCFF_X46_Y25_N21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y25_N21; Fanout = 9; REG Node = 'razor_latch:razor\|reg_32:shadow_latch\|dflipflop:\\G1:13:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.322 ns) 1.274 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:14:G1:G3:halfadder1\|carryout 2 COMB LCCOMB_X46_Y24_N4 6 " "Info: 2: + IC(0.952 ns) + CELL(0.322 ns) = 1.274 ns; Loc. = LCCOMB_X46_Y24_N4; Fanout = 6; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:14:G1:G3:halfadder1\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:13:d|output razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:14:G1:G3:halfadder1|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.322 ns) 2.459 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:14:G2:halfadder3\|carryout 3 COMB LCCOMB_X47_Y25_N26 1 " "Info: 3: + IC(0.863 ns) + CELL(0.322 ns) = 2.459 ns; Loc. = LCCOMB_X47_Y25_N26; Fanout = 1; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:14:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:14:G1:G3:halfadder1|carryout razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.322 ns) 3.335 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:12:G2:halfadder3\|carryout 4 COMB LCCOMB_X46_Y25_N10 5 " "Info: 4: + IC(0.554 ns) + CELL(0.322 ns) = 3.335 ns; Loc. = LCCOMB_X46_Y25_N10; Fanout = 5; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:12:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3|carryout razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.322 ns) 4.852 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:12:G2:halfadder3\|carryout~3 5 COMB LCCOMB_X45_Y22_N24 2 " "Info: 5: + IC(1.195 ns) + CELL(0.322 ns) = 4.852 ns; Loc. = LCCOMB_X45_Y22_N24; Fanout = 2; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:12:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3|carryout razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.322 ns) 5.494 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:12:G2:halfadder3\|sum~1 6 COMB LCCOMB_X45_Y22_N8 3 " "Info: 6: + IC(0.320 ns) + CELL(0.322 ns) = 5.494 ns; Loc. = LCCOMB_X45_Y22_N8; Fanout = 3; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:12:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.322 ns) 7.381 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:11:G2:halfadder3\|carryout 7 COMB LCCOMB_X44_Y25_N14 9 " "Info: 7: + IC(1.565 ns) + CELL(0.322 ns) = 7.381 ns; Loc. = LCCOMB_X44_Y25_N14; Fanout = 9; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.322 ns) 8.920 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:16:IFF3:9:G2:halfadder3\|carryout~5 8 COMB LCCOMB_X42_Y23_N26 6 " "Info: 8: + IC(1.217 ns) + CELL(0.322 ns) = 8.920 ns; Loc. = LCCOMB_X42_Y23_N26; Fanout = 6; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:16:IFF3:9:G2:halfadder3\|carryout~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3|carryout razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~5 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.178 ns) 10.273 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:16:IFF3:9:G2:halfadder3\|carryout~3 9 COMB LCCOMB_X44_Y22_N26 2 " "Info: 9: + IC(1.175 ns) + CELL(0.178 ns) = 10.273 ns; Loc. = LCCOMB_X44_Y22_N26; Fanout = 2; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:16:IFF3:9:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~5 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.427 ns) 11.008 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:16:IFF3:9:G2:halfadder3\|carryout~4 10 COMB LCCOMB_X44_Y22_N4 5 " "Info: 10: + IC(0.308 ns) + CELL(0.427 ns) = 11.008 ns; Loc. = LCCOMB_X44_Y22_N4; Fanout = 5; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:16:IFF3:9:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~3 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.178 ns) 12.064 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|carryout~4 11 COMB LCCOMB_X44_Y23_N2 2 " "Info: 11: + IC(0.878 ns) + CELL(0.178 ns) = 12.064 ns; Loc. = LCCOMB_X44_Y23_N2; Fanout = 2; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~4 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.521 ns) 12.890 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|carryout~5 12 COMB LCCOMB_X44_Y23_N20 2 " "Info: 12: + IC(0.305 ns) + CELL(0.521 ns) = 12.890 ns; Loc. = LCCOMB_X44_Y23_N20; Fanout = 2; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|carryout~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~4 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~5 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.322 ns) 13.541 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|carryout~6 13 COMB LCCOMB_X44_Y23_N12 2 " "Info: 13: + IC(0.329 ns) + CELL(0.322 ns) = 13.541 ns; Loc. = LCCOMB_X44_Y23_N12; Fanout = 2; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|carryout~6'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~5 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~6 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 14.016 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:10:IFF3:6:G2:halfadder3\|sum~3 14 COMB LCCOMB_X44_Y23_N10 1 " "Info: 14: + IC(0.297 ns) + CELL(0.178 ns) = 14.016 ns; Loc. = LCCOMB_X44_Y23_N10; Fanout = 1; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:10:IFF3:6:G2:halfadder3\|sum~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~6 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3|sum~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 14.490 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:10:IFF3:6:G2:halfadder3\|sum~4 15 COMB LCCOMB_X44_Y23_N22 6 " "Info: 15: + IC(0.296 ns) + CELL(0.178 ns) = 14.490 ns; Loc. = LCCOMB_X44_Y23_N22; Fanout = 6; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:10:IFF3:6:G2:halfadder3\|sum~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3|sum~3 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3|sum~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.485 ns) 16.115 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|carryout~3 16 COMB LCCOMB_X43_Y24_N18 1 " "Info: 16: + IC(1.140 ns) + CELL(0.485 ns) = 16.115 ns; Loc. = LCCOMB_X43_Y24_N18; Fanout = 1; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3|sum~4 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 16.585 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|carryout~4 17 COMB LCCOMB_X43_Y24_N20 3 " "Info: 17: + IC(0.292 ns) + CELL(0.178 ns) = 16.585 ns; Loc. = LCCOMB_X43_Y24_N20; Fanout = 3; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~3 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.542 ns) 17.469 ns razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:6:IFF3:3:G2:halfadder3\|sum 18 COMB LCCOMB_X43_Y24_N30 2 " "Info: 18: + IC(0.342 ns) + CELL(0.542 ns) = 17.469 ns; Loc. = LCCOMB_X43_Y24_N30; Fanout = 2; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:6:IFF3:3:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~4 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:3:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.545 ns) 18.529 ns razor_latch:razor\|comparator_32:comparator\|not_equal~0 19 COMB LCCOMB_X43_Y24_N14 1 " "Info: 19: + IC(0.515 ns) + CELL(0.545 ns) = 18.529 ns; Loc. = LCCOMB_X43_Y24_N14; Fanout = 1; COMB Node = 'razor_latch:razor\|comparator_32:comparator\|not_equal~0'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:3:G2:halfadder3|sum razor_latch:razor|comparator_32:comparator|not_equal~0 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.521 ns) 19.358 ns razor_latch:razor\|enable_comb\[0\]~0 20 COMB LCCOMB_X43_Y24_N26 33 " "Info: 20: + IC(0.308 ns) + CELL(0.521 ns) = 19.358 ns; Loc. = LCCOMB_X43_Y24_N26; Fanout = 33; COMB Node = 'razor_latch:razor\|enable_comb\[0\]~0'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { razor_latch:razor|comparator_32:comparator|not_equal~0 razor_latch:razor|enable_comb[0]~0 } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.178 ns) 20.687 ns razor_latch:razor\|razor_dflipflop:\\G1:5:d31_1\|output~2 21 COMB LCCOMB_X48_Y24_N26 1 " "Info: 21: + IC(1.151 ns) + CELL(0.178 ns) = 20.687 ns; Loc. = LCCOMB_X48_Y24_N26; Fanout = 1; COMB Node = 'razor_latch:razor\|razor_dflipflop:\\G1:5:d31_1\|output~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { razor_latch:razor|enable_comb[0]~0 razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output~2 } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 20.783 ns razor_latch:razor\|razor_dflipflop:\\G1:5:d31_1\|output 22 REG LCFF_X48_Y24_N27 10 " "Info: 22: + IC(0.000 ns) + CELL(0.096 ns) = 20.783 ns; Loc. = LCFF_X48_Y24_N27; Fanout = 10; REG Node = 'razor_latch:razor\|razor_dflipflop:\\G1:5:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output~2 razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.781 ns ( 32.63 % ) " "Info: Total cell delay = 6.781 ns ( 32.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.002 ns ( 67.37 % ) " "Info: Total interconnect delay = 14.002 ns ( 67.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.783 ns" { razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:13:d|output razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:14:G1:G3:halfadder1|carryout razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3|carryout razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3|carryout razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3|carryout razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~5 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~3 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~4 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~4 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~5 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~6 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3|sum~3 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3|sum~4 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~3 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~4 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:3:G2:halfadder3|sum razor_latch:razor|comparator_32:comparator|not_equal~0 razor_latch:razor|enable_comb[0]~0 razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output~2 razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.783 ns" { razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:13:d|output {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:14:G1:G3:halfadder1|carryout {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3|carryout {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3|carryout {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3|carryout {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~5 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~3 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~4 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~4 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~5 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~6 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3|sum~3 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3|sum~4 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~3 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~4 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:3:G2:halfadder3|sum {} razor_latch:razor|comparator_32:comparator|not_equal~0 {} razor_latch:razor|enable_comb[0]~0 {} razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output~2 {} razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output {} } { 0.000ns 0.952ns 0.863ns 0.554ns 1.195ns 0.320ns 1.565ns 1.217ns 1.175ns 0.308ns 0.878ns 0.305ns 0.329ns 0.297ns 0.296ns 1.140ns 0.292ns 0.342ns 0.515ns 0.308ns 1.151ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.322ns 0.322ns 0.322ns 0.322ns 0.322ns 0.178ns 0.427ns 0.178ns 0.521ns 0.322ns 0.178ns 0.178ns 0.485ns 0.178ns 0.542ns 0.545ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.263 ns - Smallest " "Info: - Smallest clock skew is -0.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.025 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 4.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 97 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 97; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_normal_latch_comparison.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_normal_latch_comparison.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.602 ns) 4.025 ns razor_latch:razor\|razor_dflipflop:\\G1:5:d31_1\|output 2 REG LCFF_X48_Y24_N27 10 " "Info: 2: + IC(2.539 ns) + CELL(0.602 ns) = 4.025 ns; Loc. = LCFF_X48_Y24_N27; Fanout = 10; REG Node = 'razor_latch:razor\|razor_dflipflop:\\G1:5:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { clock razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 36.92 % ) " "Info: Total cell delay = 1.486 ns ( 36.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.539 ns ( 63.08 % ) " "Info: Total interconnect delay = 2.539 ns ( 63.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { clock razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.025 ns" { clock {} clock~combout {} razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output {} } { 0.000ns 0.000ns 2.539ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 4.288 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 4.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 97 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 97; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_normal_latch_comparison.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_normal_latch_comparison.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.802 ns) + CELL(0.602 ns) 4.288 ns razor_latch:razor\|reg_32:shadow_latch\|dflipflop:\\G1:13:d\|output 2 REG LCFF_X46_Y25_N21 9 " "Info: 2: + IC(2.802 ns) + CELL(0.602 ns) = 4.288 ns; Loc. = LCFF_X46_Y25_N21; Fanout = 9; REG Node = 'razor_latch:razor\|reg_32:shadow_latch\|dflipflop:\\G1:13:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.404 ns" { clock razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 34.65 % ) " "Info: Total cell delay = 1.486 ns ( 34.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.802 ns ( 65.35 % ) " "Info: Total interconnect delay = 2.802 ns ( 65.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.288 ns" { clock razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.288 ns" { clock {} clock~combout {} razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:13:d|output {} } { 0.000ns 0.000ns 2.802ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { clock razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.025 ns" { clock {} clock~combout {} razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output {} } { 0.000ns 0.000ns 2.539ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.288 ns" { clock razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.288 ns" { clock {} clock~combout {} razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:13:d|output {} } { 0.000ns 0.000ns 2.802ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.783 ns" { razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:13:d|output razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:14:G1:G3:halfadder1|carryout razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3|carryout razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3|carryout razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3|carryout razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~5 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~3 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~4 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~4 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~5 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~6 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3|sum~3 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3|sum~4 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~3 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~4 razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:3:G2:halfadder3|sum razor_latch:razor|comparator_32:comparator|not_equal~0 razor_latch:razor|enable_comb[0]~0 razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output~2 razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.783 ns" { razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:13:d|output {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:14:G1:G3:halfadder1|carryout {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3|carryout {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3|carryout {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3|carryout {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~5 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~3 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~4 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~4 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~5 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|carryout~6 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3|sum~3 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3|sum~4 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~3 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~4 {} razor_latch:razor|comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:3:G2:halfadder3|sum {} razor_latch:razor|comparator_32:comparator|not_equal~0 {} razor_latch:razor|enable_comb[0]~0 {} razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output~2 {} razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output {} } { 0.000ns 0.952ns 0.863ns 0.554ns 1.195ns 0.320ns 1.565ns 1.217ns 1.175ns 0.308ns 0.878ns 0.305ns 0.329ns 0.297ns 0.296ns 1.140ns 0.292ns 0.342ns 0.515ns 0.308ns 1.151ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.322ns 0.322ns 0.322ns 0.322ns 0.322ns 0.178ns 0.427ns 0.178ns 0.521ns 0.322ns 0.178ns 0.178ns 0.485ns 0.178ns 0.542ns 0.545ns 0.521ns 0.178ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { clock razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.025 ns" { clock {} clock~combout {} razor_latch:razor|razor_dflipflop:\G1:5:d31_1|output {} } { 0.000ns 0.000ns 2.539ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.288 ns" { clock razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.288 ns" { clock {} clock~combout {} razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:13:d|output {} } { 0.000ns 0.000ns 2.802ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "razor_latch:razor\|reg_32:shadow_latch\|dflipflop:\\G1:30:d\|output razor_latch:razor\|razor_dflipflop:\\G1:30:d31_1\|output clock 575 ps " "Info: Found hold time violation between source  pin or register \"razor_latch:razor\|reg_32:shadow_latch\|dflipflop:\\G1:30:d\|output\" and destination pin or register \"razor_latch:razor\|razor_dflipflop:\\G1:30:d31_1\|output\" for clock \"clock\" (Hold time is 575 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.551 ns + Largest " "Info: + Largest clock skew is 1.551 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.236 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 97 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 97; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_normal_latch_comparison.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_normal_latch_comparison.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.750 ns) + CELL(0.602 ns) 5.236 ns razor_latch:razor\|razor_dflipflop:\\G1:30:d31_1\|output 2 REG LCFF_X50_Y24_N1 2 " "Info: 2: + IC(3.750 ns) + CELL(0.602 ns) = 5.236 ns; Loc. = LCFF_X50_Y24_N1; Fanout = 2; REG Node = 'razor_latch:razor\|razor_dflipflop:\\G1:30:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.352 ns" { clock razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 28.38 % ) " "Info: Total cell delay = 1.486 ns ( 28.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.750 ns ( 71.62 % ) " "Info: Total interconnect delay = 3.750 ns ( 71.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.236 ns" { clock razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.236 ns" { clock {} clock~combout {} razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output {} } { 0.000ns 0.000ns 3.750ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.685 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 97 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 97; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_normal_latch_comparison.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_normal_latch_comparison.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(0.602 ns) 3.685 ns razor_latch:razor\|reg_32:shadow_latch\|dflipflop:\\G1:30:d\|output 2 REG LCFF_X50_Y24_N19 3 " "Info: 2: + IC(2.199 ns) + CELL(0.602 ns) = 3.685 ns; Loc. = LCFF_X50_Y24_N19; Fanout = 3; REG Node = 'razor_latch:razor\|reg_32:shadow_latch\|dflipflop:\\G1:30:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { clock razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:30:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 40.33 % ) " "Info: Total cell delay = 1.486 ns ( 40.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.199 ns ( 59.67 % ) " "Info: Total interconnect delay = 2.199 ns ( 59.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.685 ns" { clock razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:30:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.685 ns" { clock {} clock~combout {} razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:30:d|output {} } { 0.000ns 0.000ns 2.199ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.236 ns" { clock razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.236 ns" { clock {} clock~combout {} razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output {} } { 0.000ns 0.000ns 3.750ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.685 ns" { clock razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:30:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.685 ns" { clock {} clock~combout {} razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:30:d|output {} } { 0.000ns 0.000ns 2.199ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.985 ns - Shortest register register " "Info: - Shortest register to register delay is 0.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns razor_latch:razor\|reg_32:shadow_latch\|dflipflop:\\G1:30:d\|output 1 REG LCFF_X50_Y24_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y24_N19; Fanout = 3; REG Node = 'razor_latch:razor\|reg_32:shadow_latch\|dflipflop:\\G1:30:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:30:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.521 ns) 0.889 ns razor_latch:razor\|razor_dflipflop:\\G1:30:d31_1\|output~2 2 COMB LCCOMB_X50_Y24_N0 1 " "Info: 2: + IC(0.368 ns) + CELL(0.521 ns) = 0.889 ns; Loc. = LCCOMB_X50_Y24_N0; Fanout = 1; COMB Node = 'razor_latch:razor\|razor_dflipflop:\\G1:30:d31_1\|output~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:30:d|output razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output~2 } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.985 ns razor_latch:razor\|razor_dflipflop:\\G1:30:d31_1\|output 3 REG LCFF_X50_Y24_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.985 ns; Loc. = LCFF_X50_Y24_N1; Fanout = 2; REG Node = 'razor_latch:razor\|razor_dflipflop:\\G1:30:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output~2 razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.617 ns ( 62.64 % ) " "Info: Total cell delay = 0.617 ns ( 62.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.368 ns ( 37.36 % ) " "Info: Total interconnect delay = 0.368 ns ( 37.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:30:d|output razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output~2 razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.985 ns" { razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:30:d|output {} razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output~2 {} razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output {} } { 0.000ns 0.368ns 0.000ns } { 0.000ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.236 ns" { clock razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.236 ns" { clock {} clock~combout {} razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output {} } { 0.000ns 0.000ns 3.750ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.685 ns" { clock razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:30:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.685 ns" { clock {} clock~combout {} razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:30:d|output {} } { 0.000ns 0.000ns 2.199ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:30:d|output razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output~2 razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.985 ns" { razor_latch:razor|reg_32:shadow_latch|dflipflop:\G1:30:d|output {} razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output~2 {} razor_latch:razor|razor_dflipflop:\G1:30:d31_1|output {} } { 0.000ns 0.368ns 0.000ns } { 0.000ns 0.521ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "razor_latch:razor\|razor_dflipflop:\\G1:10:d31_1\|output input1\[10\] clock 4.304 ns register " "Info: tsu for register \"razor_latch:razor\|razor_dflipflop:\\G1:10:d31_1\|output\" (data pin = \"input1\[10\]\", clock pin = \"clock\") is 4.304 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.375 ns + Longest pin register " "Info: + Longest pin to register delay is 8.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns input1\[10\] 1 PIN PIN_B15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_B15; Fanout = 2; PIN Node = 'input1\[10\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[10] } "NODE_NAME" } } { "razor_normal_latch_comparison.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_normal_latch_comparison.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.862 ns) + CELL(0.544 ns) 8.279 ns razor_latch:razor\|razor_dflipflop:\\G1:10:d31_1\|output~2 2 COMB LCCOMB_X44_Y26_N18 1 " "Info: 2: + IC(6.862 ns) + CELL(0.544 ns) = 8.279 ns; Loc. = LCCOMB_X44_Y26_N18; Fanout = 1; COMB Node = 'razor_latch:razor\|razor_dflipflop:\\G1:10:d31_1\|output~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.406 ns" { input1[10] razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output~2 } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.375 ns razor_latch:razor\|razor_dflipflop:\\G1:10:d31_1\|output 3 REG LCFF_X44_Y26_N19 8 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 8.375 ns; Loc. = LCFF_X44_Y26_N19; Fanout = 8; REG Node = 'razor_latch:razor\|razor_dflipflop:\\G1:10:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output~2 razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.513 ns ( 18.07 % ) " "Info: Total cell delay = 1.513 ns ( 18.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.862 ns ( 81.93 % ) " "Info: Total interconnect delay = 6.862 ns ( 81.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.375 ns" { input1[10] razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output~2 razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.375 ns" { input1[10] {} input1[10]~combout {} razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output~2 {} razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output {} } { 0.000ns 0.000ns 6.862ns 0.000ns } { 0.000ns 0.873ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.033 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 4.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 97 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 97; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_normal_latch_comparison.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_normal_latch_comparison.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.547 ns) + CELL(0.602 ns) 4.033 ns razor_latch:razor\|razor_dflipflop:\\G1:10:d31_1\|output 2 REG LCFF_X44_Y26_N19 8 " "Info: 2: + IC(2.547 ns) + CELL(0.602 ns) = 4.033 ns; Loc. = LCFF_X44_Y26_N19; Fanout = 8; REG Node = 'razor_latch:razor\|razor_dflipflop:\\G1:10:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { clock razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 36.85 % ) " "Info: Total cell delay = 1.486 ns ( 36.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.547 ns ( 63.15 % ) " "Info: Total interconnect delay = 2.547 ns ( 63.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.033 ns" { clock razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.033 ns" { clock {} clock~combout {} razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output {} } { 0.000ns 0.000ns 2.547ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.375 ns" { input1[10] razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output~2 razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.375 ns" { input1[10] {} input1[10]~combout {} razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output~2 {} razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output {} } { 0.000ns 0.000ns 6.862ns 0.000ns } { 0.000ns 0.873ns 0.544ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.033 ns" { clock razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.033 ns" { clock {} clock~combout {} razor_latch:razor|razor_dflipflop:\G1:10:d31_1|output {} } { 0.000ns 0.000ns 2.547ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock razor_output\[29\] razor_latch:razor\|razor_dflipflop:\\G1:29:d31_1\|output 11.387 ns register " "Info: tco from clock \"clock\" to destination pin \"razor_output\[29\]\" through register \"razor_latch:razor\|razor_dflipflop:\\G1:29:d31_1\|output\" is 11.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.229 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 97 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 97; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_normal_latch_comparison.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_normal_latch_comparison.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.743 ns) + CELL(0.602 ns) 5.229 ns razor_latch:razor\|razor_dflipflop:\\G1:29:d31_1\|output 2 REG LCFF_X51_Y24_N15 4 " "Info: 2: + IC(3.743 ns) + CELL(0.602 ns) = 5.229 ns; Loc. = LCFF_X51_Y24_N15; Fanout = 4; REG Node = 'razor_latch:razor\|razor_dflipflop:\\G1:29:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.345 ns" { clock razor_latch:razor|razor_dflipflop:\G1:29:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 28.42 % ) " "Info: Total cell delay = 1.486 ns ( 28.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.743 ns ( 71.58 % ) " "Info: Total interconnect delay = 3.743 ns ( 71.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.229 ns" { clock razor_latch:razor|razor_dflipflop:\G1:29:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.229 ns" { clock {} clock~combout {} razor_latch:razor|razor_dflipflop:\G1:29:d31_1|output {} } { 0.000ns 0.000ns 3.743ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.881 ns + Longest register pin " "Info: + Longest register to pin delay is 5.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns razor_latch:razor\|razor_dflipflop:\\G1:29:d31_1\|output 1 REG LCFF_X51_Y24_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y24_N15; Fanout = 4; REG Node = 'razor_latch:razor\|razor_dflipflop:\\G1:29:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { razor_latch:razor|razor_dflipflop:\G1:29:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.875 ns) + CELL(3.006 ns) 5.881 ns razor_output\[29\] 2 PIN PIN_AA18 0 " "Info: 2: + IC(2.875 ns) + CELL(3.006 ns) = 5.881 ns; Loc. = PIN_AA18; Fanout = 0; PIN Node = 'razor_output\[29\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.881 ns" { razor_latch:razor|razor_dflipflop:\G1:29:d31_1|output razor_output[29] } "NODE_NAME" } } { "razor_normal_latch_comparison.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_normal_latch_comparison.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 51.11 % ) " "Info: Total cell delay = 3.006 ns ( 51.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.875 ns ( 48.89 % ) " "Info: Total interconnect delay = 2.875 ns ( 48.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.881 ns" { razor_latch:razor|razor_dflipflop:\G1:29:d31_1|output razor_output[29] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.881 ns" { razor_latch:razor|razor_dflipflop:\G1:29:d31_1|output {} razor_output[29] {} } { 0.000ns 2.875ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.229 ns" { clock razor_latch:razor|razor_dflipflop:\G1:29:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.229 ns" { clock {} clock~combout {} razor_latch:razor|razor_dflipflop:\G1:29:d31_1|output {} } { 0.000ns 0.000ns 3.743ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.881 ns" { razor_latch:razor|razor_dflipflop:\G1:29:d31_1|output razor_output[29] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.881 ns" { razor_latch:razor|razor_dflipflop:\G1:29:d31_1|output {} razor_output[29] {} } { 0.000ns 2.875ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "razor_latch:razor\|razor_dflipflop:d0\|output write_enable clock 2.184 ns register " "Info: th for register \"razor_latch:razor\|razor_dflipflop:d0\|output\" (data pin = \"write_enable\", clock pin = \"clock\") is 2.184 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.257 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 97 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 97; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_normal_latch_comparison.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_normal_latch_comparison.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.771 ns) + CELL(0.602 ns) 5.257 ns razor_latch:razor\|razor_dflipflop:d0\|output 2 REG LCFF_X43_Y24_N1 3 " "Info: 2: + IC(3.771 ns) + CELL(0.602 ns) = 5.257 ns; Loc. = LCFF_X43_Y24_N1; Fanout = 3; REG Node = 'razor_latch:razor\|razor_dflipflop:d0\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.373 ns" { clock razor_latch:razor|razor_dflipflop:d0|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 28.27 % ) " "Info: Total cell delay = 1.486 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.771 ns ( 71.73 % ) " "Info: Total interconnect delay = 3.771 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.257 ns" { clock razor_latch:razor|razor_dflipflop:d0|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.257 ns" { clock {} clock~combout {} razor_latch:razor|razor_dflipflop:d0|output {} } { 0.000ns 0.000ns 3.771ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.359 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns write_enable 1 PIN PIN_D13 129 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_D13; Fanout = 129; PIN Node = 'write_enable'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_enable } "NODE_NAME" } } { "razor_normal_latch_comparison.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_normal_latch_comparison.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.925 ns) + CELL(0.322 ns) 3.263 ns razor_latch:razor\|razor_dflipflop:d0\|output~2 2 COMB LCCOMB_X43_Y24_N0 1 " "Info: 2: + IC(1.925 ns) + CELL(0.322 ns) = 3.263 ns; Loc. = LCCOMB_X43_Y24_N0; Fanout = 1; COMB Node = 'razor_latch:razor\|razor_dflipflop:d0\|output~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.247 ns" { write_enable razor_latch:razor|razor_dflipflop:d0|output~2 } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.359 ns razor_latch:razor\|razor_dflipflop:d0\|output 3 REG LCFF_X43_Y24_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.359 ns; Loc. = LCFF_X43_Y24_N1; Fanout = 3; REG Node = 'razor_latch:razor\|razor_dflipflop:d0\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { razor_latch:razor|razor_dflipflop:d0|output~2 razor_latch:razor|razor_dflipflop:d0|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 42.69 % ) " "Info: Total cell delay = 1.434 ns ( 42.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.925 ns ( 57.31 % ) " "Info: Total interconnect delay = 1.925 ns ( 57.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.359 ns" { write_enable razor_latch:razor|razor_dflipflop:d0|output~2 razor_latch:razor|razor_dflipflop:d0|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.359 ns" { write_enable {} write_enable~combout {} razor_latch:razor|razor_dflipflop:d0|output~2 {} razor_latch:razor|razor_dflipflop:d0|output {} } { 0.000ns 0.000ns 1.925ns 0.000ns } { 0.000ns 1.016ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.257 ns" { clock razor_latch:razor|razor_dflipflop:d0|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.257 ns" { clock {} clock~combout {} razor_latch:razor|razor_dflipflop:d0|output {} } { 0.000ns 0.000ns 3.771ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.359 ns" { write_enable razor_latch:razor|razor_dflipflop:d0|output~2 razor_latch:razor|razor_dflipflop:d0|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.359 ns" { write_enable {} write_enable~combout {} razor_latch:razor|razor_dflipflop:d0|output~2 {} razor_latch:razor|razor_dflipflop:d0|output {} } { 0.000ns 0.000ns 1.925ns 0.000ns } { 0.000ns 1.016ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 05:50:41 2013 " "Info: Processing ended: Wed Nov 27 05:50:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
