INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_rhs/sim/fifo_rhs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rhs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/ug3-seeg/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/ug3-seeg/src/rhs_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/ug3-seeg/src/rhs_spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/ug3-seeg/src/rhs_spi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_spi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/ug3-seeg/src/tb_rhs_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rhs_256
