// Seed: 3339997493
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4, id_5, id_6, id_7;
  assign id_4 = id_7;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wor id_4,
    input wire id_5,
    input supply0 id_6,
    input wand id_7,
    output wire id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri0 id_11
);
  wire id_13;
  wor  id_14 = -1 ? id_9 : -1'b0, id_15;
  initial id_4 = -1;
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_13,
      id_17
  );
  assign id_14 = -1;
  wire id_18;
  wire id_19;
endmodule
