

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Mar 13 20:24:06 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        fir_prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.47|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   89|   89|   90|   90|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   88|   88|         8|          -|          -|    11|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     48|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|      90|     42|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    109|
|Register         |        -|      -|     111|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      8|     201|    199|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+----------------------+---------+-------+----+----+
    |fir_mul_32s_32s_32_6_U1  |fir_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |fir_mul_32s_32s_32_6_U2  |fir_mul_32s_32s_32_6  |        0|      4|  45|  21|
    +-------------------------+----------------------+---------+-------+----+----+
    |Total                    |                      |        0|      8|  90|  42|
    +-------------------------+----------------------+---------+-------+----+----+

    * Memory: 
    +-------------+---------------+---------+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+------+-----+------+-------------+
    |shift_reg_U  |fir_shift_reg  |        1|    11|   32|     1|          352|
    +-------------+---------------+---------+------+-----+------+-------------+
    |Total        |               |        1|    11|   32|     1|          352|
    +-------------+---------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |acc_1_fu_189_p2  |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_178_p2    |     +    |      0|  0|   5|           5|           2|
    |tmp_3_fu_156_p2  |     +    |      0|  0|   4|           4|           2|
    |ap_sig_bdd_63    |    and   |      0|  0|   2|           1|           1|
    |tmp_1_fu_146_p2  |   icmp   |      0|  0|   5|           5|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  48|          47|          38|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_reg_99          |  32|          2|   32|         64|
    |c_address0          |   4|          3|    4|         12|
    |i_reg_112           |   5|          2|    5|         10|
    |p_pn_reg_124        |  32|          2|   32|         64|
    |shift_reg_address0  |   4|          4|    4|         16|
    |shift_reg_d0        |  32|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 109|         16|  109|        262|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+-----+-----------+
    |      Name      | FF | Bits| Const Bits|
    +----------------+----+-----+-----------+
    |acc_reg_99      |  32|   32|          0|
    |ap_CS_fsm       |   4|    4|          0|
    |c_addr_reg_201  |   0|    4|          4|
    |i_1_reg_248     |   5|    5|          0|
    |i_reg_112       |   5|    5|          0|
    |p_pn_reg_124    |  32|   32|          0|
    |tmp_1_reg_209   |   1|    1|          0|
    |tmp_5_reg_218   |  32|   64|         32|
    +----------------+----+-----+-----------+
    |Total           | 111|  147|         36|
    +----------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y           | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld    | out |    1|   ap_vld   |       y      |    pointer   |
|c_address0  | out |    4|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|x           |  in |   32|   ap_none  |       x      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

