// Seed: 2482799480
module module_0;
  wire id_2;
  module_2(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_1;
  always @(1 or posedge id_1) begin
    $display(1);
    id_1 <= {1'h0, 1} - 1;
    id_1 <= 1;
    id_1 <= id_1;
    assert (1);
    id_1 <= 1'd0;
    $display(1);
    return id_1;
  end
  wire id_2, id_3;
  tri0 id_4 = {id_3{id_2}} !== id_4;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
