// Seed: 2692967570
module module_0 ();
  time id_1;
  module_2 modCall_1 ();
  assign id_1[1] = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd56
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire [id_2 : 1] id_6 = id_2;
  module_0 modCall_1 ();
  assign id_6 = id_4;
  logic [-1 : 'b0] id_7, id_8 = id_8;
endmodule
module module_2;
  wire id_1;
  logic [-1 : 1] id_2, id_3 = -1;
endmodule
