{
  "name": "core::core_arch::arm_shared::neon::generated::vshr_n_u64",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:62524:1: 62524:61",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vshr_n_u64(_1: core_arch::arm_shared::neon::uint64x1_t) -> core_arch::arm_shared::neon::uint64x1_t {\n    let mut _0: core_arch::arm_shared::neon::uint64x1_t;\n    let mut _2: bool;\n    let mut _3: core_arch::arm_shared::neon::uint64x1_t;\n    let mut _4: u64;\n    let mut _5: i32;\n    debug a => _1;\n    debug n => N;\n    bb0: {\n        StorageLive(_2);\n        _2 = Eq(N, 64_i32);\n        switchInt(move _2) -> [0: bb2, otherwise: bb1];\n    }\n    bb1: {\n        _0 = core_arch::arm_shared::neon::generated::vdup_n_u64(0_u64) -> [return: bb5, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_2);\n        StorageLive(_3);\n        StorageLive(_5);\n        _5 = N;\n        _4 = move _5 as u64;\n        StorageDead(_5);\n        _3 = core_arch::arm_shared::neon::generated::vdup_n_u64(_4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = intrinsics::simd::simd_shr::<core_arch::arm_shared::neon::uint64x1_t>(_1, move _3) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_3);\n        goto -> bb6;\n    }\n    bb5: {\n        StorageDead(_2);\n        goto -> bb6;\n    }\n    bb6: {\n        return;\n    }\n}\n"
}