#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 16 18:40:15 2021
# Process ID: 19792
# Current directory: C:/lab_05b
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1288 C:\lab_05b\lab_05.xpr
# Log file: C:/lab_05b/vivado.log
# Journal file: C:/lab_05b\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/lab_05b/lab_05.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1162.848 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/zynq_base.bd}
Reading block design file <C:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/zynq_base.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tpg:8.1 - v_tpg_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_74M
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_red
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_green
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_blue
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <zynq_base> from block design file <C:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/zynq_base.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1307.453 ; gain = 144.605
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {5} CONFIG.C_ALL_INPUTS {1} CONFIG.C_INTERRUPT_PRESENT {1} CONFIG.GPIO_BOARD_INTERFACE {btns_5bits}] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_cells xlconcat_1]
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In0]
delete_bd_objs [get_bd_nets axi_timer_0_interrupt]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_5bits [get_bd_cells /axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_5bits
INFO: [BoardRule 102-9] connect_bd_intf_net /btns_5bits /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (74 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (74 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (74 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (74 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4280_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:\lab_05b\lab_05.srcs\sources_1\bd\zynq_base\zynq_base.bd> 
Wrote  : <C:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ui/bd_32a983ce.ui> 
reset_run synth_1
reset_run zynq_base_processing_system7_0_0_synth_1
reset_run zynq_base_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:axi_vdma:6.3-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
Wrote  : <C:\lab_05b\lab_05.srcs\sources_1\bd\zynq_base\zynq_base.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/synth/zynq_base.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/sim/zynq_base.vhd
VHDL Output written to : c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/hdl/zynq_base_wrapper.vhd
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_timer_0_0/zynq_base_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_auto_pc_0/zynq_base_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_auto_cc_0/zynq_base_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_auto_pc_1/zynq_base_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/hw_handoff/zynq_base.hwh
Generated Block Design Tcl file c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/hw_handoff/zynq_base_bd.tcl
Generated Hardware Definition File c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/synth/zynq_base.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP zynq_base_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zynq_base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zynq_base_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP zynq_base_axi_gpio_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zynq_base_axi_timer_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zynq_base_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zynq_base_xbar_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zynq_base_auto_cc_0, cache-ID = e1f23e15f7f2df59; cache size = 25.771 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zynq_base_auto_pc_0, cache-ID = 9d61941bee1d01cb; cache size = 25.771 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zynq_base_auto_pc_1, cache-ID = 8aa0540831931ef6; cache size = 25.771 MB.
[Thu Sep 16 18:51:37 2021] Launched zynq_base_processing_system7_0_0_synth_1, zynq_base_xbar_0_synth_1, zynq_base_axi_timer_0_0_synth_1, zynq_base_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
zynq_base_processing_system7_0_0_synth_1: C:/lab_05b/lab_05.runs/zynq_base_processing_system7_0_0_synth_1/runme.log
zynq_base_xbar_0_synth_1: C:/lab_05b/lab_05.runs/zynq_base_xbar_0_synth_1/runme.log
zynq_base_axi_timer_0_0_synth_1: C:/lab_05b/lab_05.runs/zynq_base_axi_timer_0_0_synth_1/runme.log
zynq_base_axi_gpio_0_0_synth_1: C:/lab_05b/lab_05.runs/zynq_base_axi_gpio_0_0_synth_1/runme.log
synth_1: C:/lab_05b/lab_05.runs/synth_1/runme.log
[Thu Sep 16 18:51:37 2021] Launched impl_1...
Run output will be captured here: C:/lab_05b/lab_05.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:55 ; elapsed = 00:01:14 . Memory (MB): peak = 1837.699 ; gain = 273.023
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_processing_system7_0_0/zynq_base_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_clk_wiz_0_0/zynq_base_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_v_tc_0_0/zynq_base_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_v_axi4s_vid_out_0_0/zynq_base_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_v_tpg_0_0/zynq_base_v_tpg_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_xbar_0/zynq_base_xbar_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_ps7_0_axi_periph_0/zynq_base_ps7_0_axi_periph_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_rst_clk_wiz_0_74M_0/zynq_base_rst_clk_wiz_0_74M_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_xlslice_0_0/zynq_base_xlslice_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_xlslice_red_0/zynq_base_xlslice_red_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_xlslice_red1_1/zynq_base_xlslice_red1_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_xbar_1/zynq_base_xbar_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_axi_mem_intercon_1/zynq_base_axi_mem_intercon_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_rst_ps7_0_100M_1/zynq_base_rst_ps7_0_100M_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_axi_gpio_0_0/zynq_base_axi_gpio_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_axi_timer_0_0/zynq_base_axi_timer_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_xlconcat_0_0/zynq_base_xlconcat_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_auto_pc_0/zynq_base_auto_pc_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_auto_cc_0/zynq_base_auto_cc_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/ip/zynq_base_auto_pc_1/zynq_base_auto_pc_1.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file C:/lab_05b/zynq_base_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/lab_05b/zynq_base_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 7 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/lab_05b/zynq_base_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.262 ; gain = 180.562
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 16 20:24:56 2021...
