[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  25702       tick       3121246       1452526       1399980       3121246 
      2  25702       tick       4241288       2075276       2053227       4241288 
      3  25702       tick       4233222       2071572       2053621       4233222 
      4  25702       tick       4234711       2071943       2054181       4234711 
      5  25702       tick       4238032       2073813       2055174       4238032 
      6  25702       tick       4238730       2074727       2055359       4238730 
      7  25702       tick       4237884       2074146       2054881       4237884 
      8  25702       tick       4226007       2068501       2053475       4226007 
      9  25702       tick       4229788       2070013       2049495       4229788 
     10  25702       tick       4232700       2070800       2051723       4232700 
     11  25702       tick       4233096       2071128       2044126       4233096 
     12  25702       tick       4239384       2075254       2052787       4239384 
     13  25702       tick       4233490       2071399       2055492       4233490 
     14  25702       tick       4231089       2070165       2047310       4231089 
     15  25702       tick       4234145       2072218       2057243       4234145 
     16  25702       tick       4230256       2071136       2056009       4230256 
     17  25702       tick       4240432       2075172       2053204       4240432 
     18  25702       tick       4225316       2068445       2053520       4225316 
     19  25702       tick       4225907       2067666       2048399       4225907 
     20  25702       tick       4234718       2072145       2047607       4234718 
     21  25702       tick       4234475       2072705       2054824       4234475 
     22  25702       exit       2097710       1027021       1012408       2097710 
