+ ga_results_dir=/home/balkon00/PrintedTrees/results/ga/har_12_01_2022__14_25/
+ keep=50
+ synclk=50
+ [[ / == \/ ]]
+ len=60
+ ga_results_dir=/home/balkon00/PrintedTrees/results/ga/har_12_01_2022__14_25
+ maindir=/home/balkon00/PrintedTrees
+ testdir=/home/balkon00/PrintedTrees/test/pareto
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/sim
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/hdl
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results
+ resdir=/home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25
+ rm -rf '/home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/*'
+ resfile=/home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/results.txt
+ reportsdir=/home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports
+ rm -rf '/home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/*'
+ netldir=/home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists
+ rm -rf '/home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/*'
+ libpath=/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
+ lib=PPDK_Standard_Library_1.0V_25C_TYP_X1.db
+ libverilog=PPDK_Standard_Library_1.0V_25C_TYP_X1.v
+ '[' -f /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db ']'
+ sed -i '/ENV_LIBRARY_PATH=/ c\export ENV_LIBRARY_PATH="/home/balkon00/PrintedTrees/EGFET_PDK/lib_files"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_LIBRARY_DB=/ c\export ENV_LIBRARY_DB="PPDK_Standard_Library_1.0V_25C_TYP_X1.db"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_CLK_PERIOD=/ c\export ENV_CLK_PERIOD="50000000"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_LIBRARY_VERILOG_PATH=/ c\export ENV_LIBRARY_VERILOG_PATH="/home/balkon00/PrintedTrees/EGFET_PDK/lib_files"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ area_rpt=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ delay_rpt_dc=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
+ power_rpt=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ python3 /home/balkon00/PrintedTrees/src/evaluation/test_clf.py --load-from /home/balkon00/PrintedTrees/results/ga/har_12_01_2022__14_25 --load-mode init --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/acc
INFO Extracted fronts from: /home/balkon00/PrintedTrees/results/ga/har_12_01_2022__14_25/population105.pkl
INFO Results were saved to: /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/acc
INFO Logfile for this run: /home/balkon00/PrintedTrees/logs/test_clf.log
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/acc --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/acc/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt --new-inputs
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102 <= 158)?
     (X56 <= 70)?
       (X63 <= 61)?
         (X118 <= 203)?
           (X88 <= 86)?
            336
          :
            1
        :
           (X293 <= 118)?
            3
          :
            3
      :
         (X54 <= 227)?
           (X51 <= 196)?
            16
          :
             (X198 <= 100)?
              4
            :
              24
        :
           (X55 <= 147)?
            7
          :
            25
    :
       (X51 <= 130)?
         (X139 <= 1)?
           (X58 <= 6)?
             (X139 <= 0)?
              53
            :
               (X417 <= 0)?
                 (X57 <= 4)?
                   (X453 <= 138)?
                    28
                  :
                     (X252 <= 1)?
                      8
                    :
                      3
                :
                   (X306 <= 0)?
                    15
                  :
                    2
              :
                 (X14 <= 237)?
                   (X305 <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41 <= 114)?
              14
            :
              29
        :
           (X181 <= 20)?
             (X51 <= 106)?
               (X54 <= 32)?
                11
              :
                 (X50 <= 138)?
                   (X448 <= 52)?
                     (X435 <= 0)?
                       (X147 <= 136)?
                         (X536 <= 152)?
                          32
                        :
                          1
                      :
                         (X554 <= 132)?
                          6
                        :
                          3
                    :
                       (X115 <= 85)?
                         (X144 <= 90)?
                           (X357 <= 2)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115 <= 115)?
                       (X485 <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559 <= 116)?
                     (X187 <= 45)?
                      1
                    :
                      37
                  :
                     (X54 <= 78)?
                       (X23 <= 45)?
                        2
                      :
                        8
                    :
                       (X434 <= 15)?
                        24
                      :
                        1
            :
               (X560 <= 161)?
                 (X40 <= 249)?
                   (X32 <= 150)?
                    45
                  :
                     (X14 <= 240)?
                       (X557 <= 33)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189 <= 94)?
                   (X492 <= 0)?
                    1
                  :
                    35
                :
                   (X224 <= 106)?
                    6
                  :
                     (X300 <= 80)?
                       (X554 <= 196)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150 <= 161)?
               (X498 <= 3)?
                3
              :
                4
            :
               (X196 <= 113)?
                 (X214 <= 110)?
                  3
                :
                  1
              :
                6
      :
         (X57 <= 5)?
           (X41 <= 100)?
            18
          :
             (X145 <= 148)?
               (X41 <= 123)?
                7
              :
                8
            :
              54
        :
           (X179 <= 22)?
             (X36 <= 51)?
               (X214 <= 7)?
                3
              :
                2
            :
              232
          :
             (X427 <= 45)?
              2
            :
              3
  :
     (X65 <= 75)?
       (X69 <= 62)?
         (X560 <= 132)?
           (X371 <= 91)?
             (X264 <= 105)?
              2
            :
              5
          :
             (X494 <= 5)?
              10
            :
               (X65 <= 28)?
                2
              :
                2
        :
           (X330 <= 6)?
             (X490 <= 7)?
              18
            :
               (X507 <= 52)?
                1
              :
                3
          :
             (X158 <= 155)?
               (X246 <= 85)?
                 (X515 <= 143)?
                  109
                :
                  1
              :
                 (X203 <= 73)?
                  2
                :
                   (X407 <= 31)?
                    1
                  :
                    1
            :
               (X486 <= 11)?
                 (X12 <= 189)?
                   (X89 <= 61)?
                     (X491 <= 24)?
                      12
                    :
                      1
                  :
                     (X302 <= 86)?
                      10
                    :
                      1
                :
                   (X331 <= 18)?
                    1
                  :
                    4
              :
                25
      :
         (X330 <= 10)?
           (X434 <= 43)?
             (X28 <= 123)?
               (X343 <= 12)?
                2
              :
                 (X270 <= 46)?
                  2
                :
                  2
            :
               (X77 <= 255)?
                103
              :
                1
          :
             (X276 <= 28)?
              7
            :
               (X185 <= 175)?
                10
              :
                1
        :
           (X57 <= 4)?
             (X257 <= 168)?
               (X464 <= 10)?
                 (X175 <= 79)?
                   (X74 <= 200)?
                    4
                  :
                    2
                :
                   (X288 <= 219)?
                    8
                  :
                    1
              :
                 (X390 <= 14)?
                  1
                :
                  31
            :
               (X335 <= 20)?
                2
              :
                21
          :
             (X14 <= 115)?
               (X374 <= 64)?
                5
              :
                34
            :
               (X40 <= 207)?
                 (X76 <= 182)?
                  3
                :
                   (X140 <= 76)?
                    14
                  :
                    2
              :
                 (X203 <= 61)?
                   (X41 <= 148)?
                    3
                  :
                    10
                :
                   (X552 <= 147)?
                     (X238 <= 135)?
                       (X295 <= 87)?
                         (X141 <= 40)?
                          1
                        :
                          20
                      :
                         (X230 <= 64)?
                           (X117 <= 80)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56 <= 237)?
                        72
                      :
                        1
                  :
                     (X243 <= 71)?
                      1
                    :
                      4
    :
       (X509 <= 81)?
         (X37 <= 163)?
           (X476 <= 5)?
             (X394 <= 10)?
               (X102 <= 216)?
                 (X560 <= 153)?
                  3
                :
                   (X221 <= 203)?
                     (X339 <= 14)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317 <= 22)?
                 (X449 <= 20)?
                   (X387 <= 3)?
                    2
                  :
                    39
                :
                   (X102 <= 209)?
                    8
                  :
                     (X396 <= 8)?
                      1
                    :
                      2
              :
                 (X427 <= 40)?
                   (X100 <= 87)?
                    24
                  :
                     (X369 <= 74)?
                       (X152 <= 137)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178 <= 7)?
                     (X358 <= 3)?
                      1
                    :
                      8
                  :
                     (X204 <= 22)?
                       (X266 <= 110)?
                        3
                      :
                        1
                    :
                       (X128 <= 44)?
                         (X546 <= 39)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41 <= 78)?
              13
            :
               (X42 <= 133)?
                 (X559 <= 121)?
                   (X43 <= 5)?
                     (X440 <= 32)?
                       (X10 <= 65)?
                         (X510 <= 175)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28 <= 157)?
                       (X68 <= 204)?
                         (X418 <= 56)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280 <= 101)?
                        3
                      :
                        7
                :
                   (X434 <= 26)?
                     (X6 <= 77)?
                       (X133 <= 207)?
                         (X558 <= 41)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467 <= 0)?
                       (X68 <= 198)?
                        4
                      :
                        2
                    :
                       (X555 <= 28)?
                         (X2 <= 79)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111 <= 152)?
                  5
                :
                  5
        :
           (X55 <= 175)?
             (X197 <= 113)?
               (X41 <= 105)?
                 (X415 <= 11)?
                  1
                :
                  1
              :
                23
            :
               (X2 <= 82)?
                4
              :
                 (X50 <= 166)?
                  20
                :
                   (X86 <= 88)?
                    1
                  :
                    1
          :
             (X41 <= 170)?
               (X158 <= 195)?
                27
              :
                 (X454 <= 108)?
                  1
                :
                  1
            :
              17
      :
         (X9 <= 124)?
           (X50 <= 84)?
            9
          :
             (X276 <= 59)?
               (X321 <= 34)?
                 (X560 <= 207)?
                  32
                :
                  2
              :
                 (X504 <= 95)?
                   (X410 <= 65)?
                     (X365 <= 95)?
                      3
                    :
                      13
                  :
                     (X301 <= 8)?
                      1
                    :
                      5
                :
                  13
            :
               (X131 <= 26)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/acc/accuracy.txt
+ accuracy=8.354e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/acc/
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/acc/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/acc/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 96 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:03 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:03 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:03 474050240.0      0.00       0.0 1099379840.0                           13938443.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04 474050240.0      0.00       0.0 1099379840.0                           13938443.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 559616230.0      0.00       0.0 1221516160.0 net3922                   18684330.0000
    0:00:05 557385300.0      0.00       0.0 1193927808.0 net4063                   18563428.0000
    0:00:05 556906850.0      0.00       0.0 1191492096.0 net4080                   18534258.0000
    0:00:07 556906850.0      0.00       0.0 1191030272.0 net5482                   18534258.0000
    0:00:07 556080900.0      0.00       0.0 1189826432.0 net4974                   18499706.0000
    0:00:09 554903550.0      0.00       0.0 1188834688.0 net4068                   18454526.0000
    0:00:10 550543820.0      0.00       0.0 1184913024.0 net5904                   18293548.0000
    0:00:12 550543820.0      0.00       0.0 1184913024.0                           18293548.0000
    0:00:12 550543820.0      0.00       0.0 1184913024.0                           18293548.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12 550543820.0      0.00       0.0 1184913024.0                           18293548.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:15 549922950.0      0.00       0.0 1183649664.0                           18268600.0000
    0:00:16 556965880.0      0.00       0.0 1188420224.0 net4126                   18553754.0000
    0:00:18 556573430.0      0.00       0.0 1188153728.0 net20547                  18538694.0000
    0:00:20 555788530.0      0.00       0.0 1187487744.0 net4068                   18508574.0000
    0:00:23 551079130.0      0.00       0.0 1183951360.0                           18327856.0000
    0:00:23 551079130.0      0.00       0.0 1183951360.0                           18327856.0000
    0:00:23 551079130.0      0.00       0.0 1183951360.0                           18327856.0000
    0:00:23 551079130.0      0.00       0.0 1183951360.0                           18327856.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=551079130.000000
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=33694376.000
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2886 leaf cells, ports, hiers and 2882 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 14:54:20 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      3204
        Number of annotated net delay arcs  :      3204
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964144609.230469 ns, Total Simulation Time : 4999964144609.230469 ns

======================================================================
Summary:
Total number of nets = 2882
Number of annotated nets = 2882 (100.00%)
Total number of leaf cells = 1778
Number of fully annotated leaf cells = 1778 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.35 MB
CPU usage for this session: 24 seconds 
Elapsed time for this session: 24 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0261
+ echo -e 'Sol\tAccuracy\tArea\tDelay\tPower'
+ echo -e 'acc\t8.354e-01\t551079130.000000\t33694376.000\t0.0261'
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/acc.sv
+ python3 /home/balkon00/PrintedTrees/src/evaluation/test_clf.py --load-from /home/balkon00/PrintedTrees/results/ga/har_12_01_2022__14_25 --load-mode all --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25 --keep-pareto-solutions 50
INFO Extracted fronts from: /home/balkon00/PrintedTrees/results/ga/har_12_01_2022__14_25/population105.pkl
INFO Results were saved to: /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25
INFO Logfile for this run: /home/balkon00/PrintedTrees/logs/test_clf.log
++ find /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25 -type d -name '[0-9]*'
++ sed 's_.*/\([0-9][0-9]*\)_\1_g'
++ awk 'BEGIN {max=0} {if ($1 > max) max=$1} END {print max}'
+ pareto_sols=31
++ seq 0 31
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/0 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/0/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:3] <= 20)?
     (X56[7:2] <= 19)?
       (X63[7:3] <= 8)?
         (X118[7:3] <= 27)?
           (X88[7:3] <= 12)?
            336
          :
            1
        :
           (X293[7:4] <= 9)?
            3
          :
            3
      :
         (X54[7:3] <= 27)?
           (X51[7:2] <= 49)?
            16
          :
             (X198[7:4] <= 6)?
              4
            :
              24
        :
           (X55[7:3] <= 19)?
            7
          :
            25
    :
       (X51[7:2] <= 33)?
         (X139 <= 1)?
           (X58[7:2] <= 3)?
             (X139[7:3] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:3] <= 1)?
                   (X453[7:3] <= 18)?
                    28
                  :
                     (X252[7:2] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:4] <= 1)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 16)?
                   (X305[7:3] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:4] <= 5)?
              14
            :
              29
        :
           (X181[7:3] <= 2)?
             (X51[7:3] <= 13)?
               (X54[7:2] <= 9)?
                11
              :
                 (X50[7:3] <= 17)?
                   (X448[7:3] <= 7)?
                     (X435[7:4] <= 1)?
                       (X147[7:5] <= 7)?
                         (X536[7:4] <= 11)?
                          32
                        :
                          1
                      :
                         (X554[7:3] <= 17)?
                          6
                        :
                          3
                    :
                       (X115[7:4] <= 7)?
                         (X144[7:3] <= 14)?
                           (X357[7:2] <= 3)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:4] <= 7)?
                       (X485[7:3] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:3] <= 15)?
                     (X187[7:3] <= 8)?
                      1
                    :
                      37
                  :
                     (X54[7:2] <= 21)?
                       (X23[7:3] <= 6)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 2)?
                        24
                      :
                        1
            :
               (X560[7:4] <= 10)?
                 (X40[7:3] <= 32)?
                   (X32[7:4] <= 12)?
                    45
                  :
                     (X14[7:3] <= 30)?
                       (X557[7:4] <= 3)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:4] <= 6)?
                   (X492[7:3] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:4] <= 7)?
                    6
                  :
                     (X300[7:5] <= 4)?
                       (X554[7:2] <= 50)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:3] <= 20)?
               (X498[7:2] <= 1)?
                3
              :
                4
            :
               (X196[7:3] <= 15)?
                 (X214[7:3] <= 15)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:3] <= 0)?
           (X41[7:5] <= 3)?
            18
          :
             (X145[7:2] <= 37)?
               (X41[7:3] <= 15)?
                7
              :
                8
            :
              54
        :
           (X179[7:2] <= 7)?
             (X36[7:3] <= 7)?
               (X214[7:4] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:4] <= 5)?
       (X69[7:4] <= 6)?
         (X560[7:3] <= 17)?
           (X371[7:3] <= 13)?
             (X264[7:3] <= 13)?
              2
            :
              5
          :
             (X494[7:3] <= 1)?
              10
            :
               (X65[7:3] <= 4)?
                2
              :
                2
        :
           (X330[7:3] <= 1)?
             (X490[7:5] <= 1)?
              18
            :
               (X507[7:2] <= 14)?
                1
              :
                3
          :
             (X158[7:2] <= 38)?
               (X246[7:3] <= 11)?
                 (X515[7:3] <= 18)?
                  109
                :
                  1
              :
                 (X203[7:4] <= 7)?
                  2
                :
                   (X407[7:3] <= 4)?
                    1
                  :
                    1
            :
               (X486[7:2] <= 4)?
                 (X12[7:2] <= 47)?
                   (X89[7:3] <= 9)?
                     (X491[7:3] <= 3)?
                      12
                    :
                      1
                  :
                     (X302[7:3] <= 11)?
                      10
                    :
                      1
                :
                   (X331[7:3] <= 2)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:3] <= 1)?
           (X434[7:4] <= 3)?
             (X28[7:3] <= 15)?
               (X343[7:4] <= 3)?
                2
              :
                 (X270[7:2] <= 11)?
                  2
                :
                  2
            :
               (X77[7:2] <= 64)?
                103
              :
                1
          :
             (X276[7:3] <= 4)?
              7
            :
               (X185[7:3] <= 24)?
                10
              :
                1
        :
           (X57[7:3] <= 1)?
             (X257[7:2] <= 45)?
               (X464[7:3] <= 1)?
                 (X175[7:2] <= 20)?
                   (X74[7:2] <= 51)?
                    4
                  :
                    2
                :
                   (X288[7:4] <= 14)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 2)?
                  1
                :
                  31
            :
               (X335[7:2] <= 5)?
                2
              :
                21
          :
             (X14[7:2] <= 30)?
               (X374[7:2] <= 17)?
                5
              :
                34
            :
               (X40[7:4] <= 16)?
                 (X76[7:3] <= 24)?
                  3
                :
                   (X140[7:3] <= 9)?
                    14
                  :
                    2
              :
                 (X203[7:3] <= 8)?
                   (X41[7:3] <= 20)?
                    3
                  :
                    10
                :
                   (X552[7:3] <= 18)?
                     (X238[7:4] <= 9)?
                       (X295[7:4] <= 4)?
                         (X141[7:3] <= 5)?
                          1
                        :
                          20
                      :
                         (X230[7:2] <= 17)?
                           (X117[7:4] <= 5)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:2] <= 60)?
                        72
                      :
                        1
                  :
                     (X243[7:4] <= 3)?
                      1
                    :
                      4
    :
       (X509[7:2] <= 22)?
         (X37[7:3] <= 21)?
           (X476[7:3] <= 0)?
             (X394[7:4] <= 1)?
               (X102[7:4] <= 15)?
                 (X560[7:4] <= 12)?
                  3
                :
                   (X221[7:3] <= 26)?
                     (X339[7:3] <= 2)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:3] <= 3)?
                 (X449[7:2] <= 5)?
                   (X387[7:2] <= 1)?
                    2
                  :
                    39
                :
                   (X102[7:4] <= 15)?
                    8
                  :
                     (X396[7:3] <= 2)?
                      1
                    :
                      2
              :
                 (X427[7:4] <= 4)?
                   (X100[7:3] <= 11)?
                    24
                  :
                     (X369[7:4] <= 5)?
                       (X152[7:3] <= 18)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:3] <= 1)?
                     (X358[7:3] <= 1)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 1)?
                       (X266[7:2] <= 29)?
                        3
                      :
                        1
                    :
                       (X128[7:3] <= 5)?
                         (X546[7:3] <= 6)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:2] <= 20)?
              13
            :
               (X42[7:3] <= 17)?
                 (X559[7:3] <= 15)?
                   (X43[7:3] <= 2)?
                     (X440[7:3] <= 4)?
                       (X10[7:4] <= 4)?
                         (X510[7:4] <= 13)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:2] <= 41)?
                       (X68[7:4] <= 14)?
                         (X418[7:3] <= 7)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:3] <= 13)?
                        3
                      :
                        7
                :
                   (X434[7:2] <= 8)?
                     (X6[7:3] <= 10)?
                       (X133[7:4] <= 13)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 1)?
                       (X68[7:4] <= 14)?
                        4
                      :
                        2
                    :
                       (X555[7:2] <= 7)?
                         (X2[7:3] <= 10)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:2] <= 38)?
                  5
                :
                  5
        :
           (X55[7:3] <= 23)?
             (X197[7:3] <= 14)?
               (X41[7:3] <= 15)?
                 (X415[7:3] <= 1)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:5] <= 3)?
                4
              :
                 (X50[7:3] <= 21)?
                  20
                :
                   (X86[7:3] <= 13)?
                    1
                  :
                    1
          :
             (X41[7:4] <= 10)?
               (X158[7:3] <= 25)?
                27
              :
                 (X454[7:3] <= 15)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:3] <= 17)?
           (X50[7:2] <= 21)?
            9
          :
             (X276[7:2] <= 17)?
               (X321[7:3] <= 4)?
                 (X560[7:3] <= 27)?
                  32
                :
                  2
              :
                 (X504[7:3] <= 15)?
                   (X410[7:3] <= 7)?
                     (X365[7:4] <= 7)?
                      3
                    :
                      13
                  :
                     (X301[7:2] <= 2)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:3] <= 3)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/0/accuracy.txt
+ accuracy=8.299e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/0/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/0/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 534 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 254687800.0      0.00       0.0 594903296.0                           7397464.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 299468180.0      0.00       0.0 640805440.0 net3246                   9722972.0000
    0:00:05 299361010.0      0.00       0.0 637271040.0 net3364                   9722937.0000
    0:00:06 297491350.0      0.00       0.0 632876096.0 net3394                   9648363.0000
    0:00:08 294351750.0      0.00       0.0 630553536.0                           9527883.0000
    0:00:08 294351750.0      0.00       0.0 630553536.0                           9527883.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 294351750.0      0.00       0.0 630553536.0                           9527883.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:09 293566850.0      0.00       0.0 629790528.0                           9497764.0000
    0:00:10 299089810.0      0.00       0.0 635729728.0 net3209                   9717729.0000
    0:00:11 299089810.0      0.00       0.0 635438208.0 net12133                  9717729.0000
    0:00:12 298069440.0      0.00       0.0 633273984.0 net12699                  9677990.0000
    0:00:14 294537390.0      0.00       0.0 630484928.0                           9542451.0000
    0:00:14 294537390.0      0.00       0.0 630484928.0                           9542451.0000
    0:00:14 294537390.0      0.00       0.0 630484928.0                           9542451.0000
    0:00:14 294537390.0      0.00       0.0 630484928.0                           9542451.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=294537390.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=30989738.000
+ '[' 30989738 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2061 leaf cells, ports, hiers and 2057 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 14:56:17 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1727
        Number of annotated net delay arcs  :      1727
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964970087.570312 ns, Total Simulation Time : 4999964970087.570312 ns

======================================================================
Summary:
Total number of nets = 2057
Number of annotated nets = 2057 (100.00%)
Total number of leaf cells = 953
Number of fully annotated leaf cells = 953 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.13 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 18 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0137
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/0.sv
+ echo -e '0\t8.299e-01\t294537390.000000\t30989738.000\t0.0137'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/1 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/1/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:3] <= 20)?
     (X56[7:2] <= 18)?
       (X63[7:3] <= 8)?
         (X118[7:3] <= 27)?
           (X88[7:3] <= 12)?
            336
          :
            1
        :
           (X293[7:4] <= 9)?
            3
          :
            3
      :
         (X54[7:3] <= 27)?
           (X51[7:2] <= 49)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:4] <= 9)?
            7
          :
            25
    :
       (X51[7:2] <= 33)?
         (X139 <= 1)?
           (X58[7:2] <= 3)?
             (X139[7:2] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 1)?
                   (X453[7:3] <= 17)?
                    28
                  :
                     (X252[7:2] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:4] <= 1)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 16)?
                   (X305[7:3] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:4] <= 6)?
              14
            :
              29
        :
           (X181[7:3] <= 2)?
             (X51[7:3] <= 13)?
               (X54[7:2] <= 9)?
                11
              :
                 (X50[7:3] <= 17)?
                   (X448[7:3] <= 7)?
                     (X435[7:4] <= 2)?
                       (X147[7:5] <= 7)?
                         (X536[7:4] <= 11)?
                          32
                        :
                          1
                      :
                         (X554[7:3] <= 17)?
                          6
                        :
                          3
                    :
                       (X115[7:4] <= 7)?
                         (X144[7:3] <= 14)?
                           (X357[7:2] <= 3)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:4] <= 7)?
                       (X485[7:3] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:3] <= 15)?
                     (X187[7:3] <= 8)?
                      1
                    :
                      37
                  :
                     (X54[7:2] <= 21)?
                       (X23[7:3] <= 6)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 3)?
                        24
                      :
                        1
            :
               (X560[7:4] <= 10)?
                 (X40[7:3] <= 32)?
                   (X32[7:4] <= 11)?
                    45
                  :
                     (X14[7:3] <= 30)?
                       (X557[7:3] <= 5)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:4] <= 6)?
                   (X492[7:2] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:4] <= 7)?
                    6
                  :
                     (X300[7:5] <= 4)?
                       (X554[7:3] <= 25)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:3] <= 20)?
               (X498[7:3] <= 0)?
                3
              :
                4
            :
               (X196[7:3] <= 15)?
                 (X214[7:4] <= 8)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:3] <= 0)?
           (X41[7:5] <= 3)?
            18
          :
             (X145[7:2] <= 37)?
               (X41[7:3] <= 15)?
                7
              :
                8
            :
              54
        :
           (X179[7:2] <= 6)?
             (X36[7:3] <= 7)?
               (X214[7:4] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:4] <= 5)?
       (X69[7:4] <= 6)?
         (X560[7:3] <= 17)?
           (X371[7:3] <= 13)?
             (X264[7:3] <= 13)?
              2
            :
              5
          :
             (X494[7:3] <= 1)?
              10
            :
               (X65[7:4] <= 2)?
                2
              :
                2
        :
           (X330[7:3] <= 1)?
             (X490[7:5] <= 1)?
              18
            :
               (X507[7:2] <= 13)?
                1
              :
                3
          :
             (X158[7:2] <= 38)?
               (X246[7:3] <= 12)?
                 (X515[7:4] <= 10)?
                  109
                :
                  1
              :
                 (X203[7:4] <= 7)?
                  2
                :
                   (X407[7:3] <= 4)?
                    1
                  :
                    1
            :
               (X486[7:2] <= 4)?
                 (X12[7:2] <= 47)?
                   (X89[7:3] <= 10)?
                     (X491[7:4] <= 2)?
                      12
                    :
                      1
                  :
                     (X302[7:3] <= 11)?
                      10
                    :
                      1
                :
                   (X331[7:3] <= 2)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:3] <= 1)?
           (X434[7:4] <= 3)?
             (X28[7:3] <= 15)?
               (X343[7:4] <= 3)?
                2
              :
                 (X270[7:2] <= 11)?
                  2
                :
                  2
            :
               (X77[7:2] <= 64)?
                103
              :
                1
          :
             (X276[7:3] <= 3)?
              7
            :
               (X185[7:3] <= 24)?
                10
              :
                1
        :
           (X57[7:3] <= 1)?
             (X257[7:2] <= 44)?
               (X464[7:3] <= 1)?
                 (X175[7:2] <= 20)?
                   (X74[7:2] <= 51)?
                    4
                  :
                    2
                :
                   (X288[7:4] <= 14)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 2)?
                  1
                :
                  31
            :
               (X335[7:2] <= 5)?
                2
              :
                21
          :
             (X14[7:2] <= 29)?
               (X374[7:2] <= 16)?
                5
              :
                34
            :
               (X40[7:4] <= 16)?
                 (X76[7:3] <= 24)?
                  3
                :
                   (X140[7:3] <= 9)?
                    14
                  :
                    2
              :
                 (X203[7:3] <= 8)?
                   (X41[7:3] <= 20)?
                    3
                  :
                    10
                :
                   (X552[7:3] <= 18)?
                     (X238[7:5] <= 6)?
                       (X295[7:4] <= 4)?
                         (X141[7:3] <= 5)?
                          1
                        :
                          20
                      :
                         (X230[7:2] <= 17)?
                           (X117[7:4] <= 5)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:2] <= 59)?
                        72
                      :
                        1
                  :
                     (X243[7:4] <= 3)?
                      1
                    :
                      4
    :
       (X509[7:2] <= 23)?
         (X37[7:2] <= 42)?
           (X476[7:3] <= 0)?
             (X394[7:4] <= 2)?
               (X102[7:4] <= 15)?
                 (X560[7:4] <= 12)?
                  3
                :
                   (X221[7:3] <= 26)?
                     (X339[7:3] <= 2)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:3] <= 3)?
                 (X449[7:3] <= 4)?
                   (X387[7:1] <= 1)?
                    2
                  :
                    39
                :
                   (X102[7:4] <= 15)?
                    8
                  :
                     (X396[7:3] <= 2)?
                      1
                    :
                      2
              :
                 (X427[7:4] <= 4)?
                   (X100[7:3] <= 11)?
                    24
                  :
                     (X369[7:5] <= 2)?
                       (X152[7:3] <= 18)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:3] <= 1)?
                     (X358[7:3] <= 1)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 1)?
                       (X266[7:2] <= 28)?
                        3
                      :
                        1
                    :
                       (X128[7:3] <= 5)?
                         (X546[7:3] <= 7)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:2] <= 20)?
              13
            :
               (X42[7:3] <= 17)?
                 (X559[7:3] <= 15)?
                   (X43[7:3] <= 2)?
                     (X440[7:3] <= 4)?
                       (X10[7:4] <= 4)?
                         (X510[7:4] <= 13)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:2] <= 41)?
                       (X68[7:4] <= 13)?
                         (X418[7:2] <= 14)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:3] <= 13)?
                        3
                      :
                        7
                :
                   (X434[7:2] <= 8)?
                     (X6[7:3] <= 10)?
                       (X133[7:4] <= 13)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 1)?
                       (X68[7:4] <= 14)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 3)?
                         (X2[7:3] <= 10)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:2] <= 39)?
                  5
                :
                  5
        :
           (X55[7:3] <= 23)?
             (X197[7:3] <= 15)?
               (X41[7:3] <= 15)?
                 (X415[7:2] <= 3)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:5] <= 3)?
                4
              :
                 (X50[7:3] <= 21)?
                  20
                :
                   (X86[7:3] <= 13)?
                    1
                  :
                    1
          :
             (X41[7:4] <= 10)?
               (X158[7:3] <= 25)?
                27
              :
                 (X454[7:3] <= 15)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:3] <= 17)?
           (X50[7:2] <= 21)?
            9
          :
             (X276[7:2] <= 16)?
               (X321[7:4] <= 2)?
                 (X560[7:3] <= 27)?
                  32
                :
                  2
              :
                 (X504[7:3] <= 15)?
                   (X410[7:3] <= 7)?
                     (X365[7:4] <= 8)?
                      3
                    :
                      13
                  :
                     (X301[7:2] <= 2)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:3] <= 3)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/1/accuracy.txt
+ accuracy=8.284e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/1/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/1/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 540 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 254987500.0      0.00       0.0 598093184.0                           7453711.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 299769640.0      0.00       0.0 641958400.0 net3076                   9873098.0000
    0:00:05 299640860.0      0.00       0.0 638714496.0 net3647                   9863668.0000
    0:00:06 298064010.0      0.00       0.0 636591744.0 net3682                   9803696.0000
    0:00:07 294924410.0      0.00       0.0 633927296.0 net3764                   9683217.0000
    0:00:08 294924410.0      0.00       0.0 633927296.0                           9683217.0000
    0:00:08 294924410.0      0.00       0.0 633927296.0                           9683217.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 294924410.0      0.00       0.0 633927296.0                           9683217.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:09 295359640.0      0.00       0.0 634673536.0                           9693597.0000
    0:00:10 300204390.0      0.00       0.0 638867584.0 net2856                   9883632.0000
    0:00:11 300204390.0      0.00       0.0 638763456.0 net3425                   9883632.0000
    0:00:13 297899980.0      0.00       0.0 636555968.0 net3684                   9798524.0000
    0:00:13 295545280.0      0.00       0.0 634690368.0 net12964                  9708164.0000
    0:00:14 295545280.0      0.00       0.0 634690368.0                           9708164.0000
    0:00:14 295545280.0      0.00       0.0 634690368.0                           9708164.0000
    0:00:14 295545280.0      0.00       0.0 634690368.0                           9708164.0000
    0:00:14 295545280.0      0.00       0.0 634690368.0                           9708164.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=295545280.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=30289166.000
+ '[' 30289166 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2065 leaf cells, ports, hiers and 2061 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 14:58:05 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1730
        Number of annotated net delay arcs  :      1730
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966108082.700195 ns, Total Simulation Time : 4999966108082.700195 ns

======================================================================
Summary:
Total number of nets = 2061
Number of annotated nets = 2061 (100.00%)
Total number of leaf cells = 957
Number of fully annotated leaf cells = 957 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.85 MB
CPU usage for this session: 18 seconds 
Elapsed time for this session: 18 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0139
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/1.sv
+ echo -e '1\t8.284e-01\t295545280.000000\t30289166.000\t0.0139'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/2 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/2/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:3] <= 20)?
     (X56[7:2] <= 18)?
       (X63[7:3] <= 8)?
         (X118[7:3] <= 27)?
           (X88[7:3] <= 12)?
            336
          :
            1
        :
           (X293[7:4] <= 9)?
            3
          :
            3
      :
         (X54[7:3] <= 27)?
           (X51[7:3] <= 25)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:4] <= 9)?
            7
          :
            25
    :
       (X51[7:2] <= 33)?
         (X139 <= 1)?
           (X58[7:2] <= 3)?
             (X139[7:3] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 1)?
                   (X453[7:3] <= 17)?
                    28
                  :
                     (X252[7:3] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:4] <= 1)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 16)?
                   (X305[7:3] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:4] <= 5)?
              14
            :
              29
        :
           (X181[7:3] <= 2)?
             (X51[7:3] <= 13)?
               (X54[7:2] <= 9)?
                11
              :
                 (X50[7:3] <= 17)?
                   (X448[7:3] <= 7)?
                     (X435[7:4] <= 1)?
                       (X147[7:5] <= 7)?
                         (X536[7:4] <= 10)?
                          32
                        :
                          1
                      :
                         (X554[7:3] <= 17)?
                          6
                        :
                          3
                    :
                       (X115[7:4] <= 6)?
                         (X144[7:3] <= 14)?
                           (X357[7:2] <= 3)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:4] <= 7)?
                       (X485[7:3] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:3] <= 15)?
                     (X187[7:3] <= 8)?
                      1
                    :
                      37
                  :
                     (X54[7:2] <= 21)?
                       (X23[7:3] <= 6)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 2)?
                        24
                      :
                        1
            :
               (X560[7:4] <= 10)?
                 (X40[7:3] <= 32)?
                   (X32[7:4] <= 11)?
                    45
                  :
                     (X14[7:3] <= 30)?
                       (X557[7:4] <= 3)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:4] <= 6)?
                   (X492[7:3] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:4] <= 7)?
                    6
                  :
                     (X300[7:5] <= 4)?
                       (X554[7:3] <= 25)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:3] <= 20)?
               (X498[7:3] <= 0)?
                3
              :
                4
            :
               (X196[7:3] <= 15)?
                 (X214[7:4] <= 8)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:3] <= 0)?
           (X41[7:5] <= 3)?
            18
          :
             (X145[7:2] <= 37)?
               (X41[7:3] <= 15)?
                7
              :
                8
            :
              54
        :
           (X179[7:2] <= 7)?
             (X36[7:3] <= 7)?
               (X214[7:4] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:4] <= 5)?
       (X69[7:4] <= 6)?
         (X560[7:3] <= 17)?
           (X371[7:3] <= 13)?
             (X264[7:3] <= 13)?
              2
            :
              5
          :
             (X494[7:3] <= 2)?
              10
            :
               (X65[7:4] <= 2)?
                2
              :
                2
        :
           (X330[7:3] <= 1)?
             (X490[7:5] <= 1)?
              18
            :
               (X507[7:2] <= 13)?
                1
              :
                3
          :
             (X158[7:2] <= 38)?
               (X246[7:3] <= 11)?
                 (X515[7:4] <= 9)?
                  109
                :
                  1
              :
                 (X203[7:4] <= 7)?
                  2
                :
                   (X407[7:3] <= 4)?
                    1
                  :
                    1
            :
               (X486[7:2] <= 4)?
                 (X12[7:2] <= 47)?
                   (X89[7:3] <= 9)?
                     (X491[7:3] <= 3)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 5)?
                      10
                    :
                      1
                :
                   (X331[7:3] <= 2)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:3] <= 1)?
           (X434[7:4] <= 3)?
             (X28[7:3] <= 15)?
               (X343[7:4] <= 3)?
                2
              :
                 (X270[7:2] <= 10)?
                  2
                :
                  2
            :
               (X77[7:2] <= 64)?
                103
              :
                1
          :
             (X276[7:3] <= 4)?
              7
            :
               (X185[7:3] <= 23)?
                10
              :
                1
        :
           (X57[7:3] <= 1)?
             (X257[7:2] <= 44)?
               (X464[7:3] <= 1)?
                 (X175[7:2] <= 20)?
                   (X74[7:2] <= 51)?
                    4
                  :
                    2
                :
                   (X288[7:4] <= 14)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 2)?
                  1
                :
                  31
            :
               (X335[7:2] <= 5)?
                2
              :
                21
          :
             (X14[7:2] <= 29)?
               (X374[7:2] <= 16)?
                5
              :
                34
            :
               (X40[7:4] <= 16)?
                 (X76[7:3] <= 24)?
                  3
                :
                   (X140[7:3] <= 9)?
                    14
                  :
                    2
              :
                 (X203[7:3] <= 8)?
                   (X41[7:3] <= 20)?
                    3
                  :
                    10
                :
                   (X552[7:3] <= 18)?
                     (X238[7:5] <= 5)?
                       (X295[7:3] <= 10)?
                         (X141[7:3] <= 5)?
                          1
                        :
                          20
                      :
                         (X230[7:2] <= 17)?
                           (X117[7:4] <= 5)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:2] <= 59)?
                        72
                      :
                        1
                  :
                     (X243[7:4] <= 3)?
                      1
                    :
                      4
    :
       (X509[7:2] <= 22)?
         (X37[7:2] <= 42)?
           (X476[7:3] <= 0)?
             (X394[7:4] <= 1)?
               (X102[7:4] <= 15)?
                 (X560[7:4] <= 12)?
                  3
                :
                   (X221[7:3] <= 26)?
                     (X339[7:3] <= 2)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:3] <= 4)?
                 (X449[7:3] <= 4)?
                   (X387[7:2] <= 1)?
                    2
                  :
                    39
                :
                   (X102[7:4] <= 15)?
                    8
                  :
                     (X396[7:3] <= 1)?
                      1
                    :
                      2
              :
                 (X427[7:4] <= 4)?
                   (X100[7:3] <= 11)?
                    24
                  :
                     (X369[7:5] <= 2)?
                       (X152[7:3] <= 18)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:3] <= 1)?
                     (X358[7:3] <= 1)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 1)?
                       (X266[7:2] <= 28)?
                        3
                      :
                        1
                    :
                       (X128[7:3] <= 5)?
                         (X546[7:3] <= 7)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:2] <= 20)?
              13
            :
               (X42[7:3] <= 17)?
                 (X559[7:3] <= 15)?
                   (X43[7:3] <= 2)?
                     (X440[7:3] <= 4)?
                       (X10[7:4] <= 4)?
                         (X510[7:4] <= 13)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:2] <= 41)?
                       (X68[7:4] <= 13)?
                         (X418[7:3] <= 7)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:3] <= 13)?
                        3
                      :
                        7
                :
                   (X434[7:2] <= 7)?
                     (X6[7:3] <= 10)?
                       (X133[7:4] <= 13)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 1)?
                       (X68[7:4] <= 14)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 3)?
                         (X2[7:3] <= 10)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:2] <= 38)?
                  5
                :
                  5
        :
           (X55[7:3] <= 23)?
             (X197[7:3] <= 15)?
               (X41[7:3] <= 15)?
                 (X415[7:3] <= 1)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:5] <= 3)?
                4
              :
                 (X50[7:3] <= 21)?
                  20
                :
                   (X86[7:3] <= 13)?
                    1
                  :
                    1
          :
             (X41[7:4] <= 10)?
               (X158[7:3] <= 25)?
                27
              :
                 (X454[7:3] <= 15)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:3] <= 17)?
           (X50[7:2] <= 21)?
            9
          :
             (X276[7:2] <= 16)?
               (X321[7:4] <= 2)?
                 (X560[7:3] <= 27)?
                  32
                :
                  2
              :
                 (X504[7:3] <= 15)?
                   (X410[7:3] <= 7)?
                     (X365[7:4] <= 7)?
                      3
                    :
                      13
                  :
                     (X301[7:2] <= 2)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:3] <= 3)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/2/accuracy.txt
+ accuracy=8.276e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/2/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/2/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 545 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 253441620.0      0.00       0.0 587050944.0                           7509709.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 299407320.0      0.00       0.0 637316288.0 net2913                   9903444.0000
    0:00:04 299192980.0      0.00       0.0 631951552.0 net3382                   9903373.0000
    0:00:04 298172610.0      0.00       0.0 629110656.0 net2822                   9863634.0000
    0:00:05 298129830.0      0.00       0.0 628908096.0 net3561                   9868314.0000
    0:00:06 293398820.0      0.00       0.0 624469440.0 net3696                   9678200.0000
    0:00:07 293398820.0      0.00       0.0 624469440.0                           9678200.0000
    0:00:07 293398820.0      0.00       0.0 624469440.0                           9678200.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 293398820.0      0.00       0.0 624469440.0                           9678200.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:08 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:09 291392910.0      0.00       0.0 621293312.0                           9560641.0000
    0:00:09 296459030.0      0.00       0.0 625412672.0 net2978                   9760832.0000
    0:00:10 296687450.0      0.00       0.0 626228992.0 net2877                   9770719.0000
    0:00:11 295110600.0      0.00       0.0 624053696.0 net3636                   9710748.0000
    0:00:12 291971000.0      0.00       0.0 621383040.0 net11955                  9590269.0000
    0:00:13 291971000.0      0.00       0.0 621383040.0                           9590269.0000
    0:00:13 291971000.0      0.00       0.0 621383040.0                           9590269.0000
    0:00:13 291971000.0      0.00       0.0 621383040.0                           9590269.0000
    0:00:13 291971000.0      0.00       0.0 621383040.0                           9590269.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=291971000.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=26659878.000
+ '[' 26659878 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2042 leaf cells, ports, hiers and 2038 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 14:59:49 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1691
        Number of annotated net delay arcs  :      1691
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999962268288.209961 ns, Total Simulation Time : 4999962268288.209961 ns

======================================================================
Summary:
Total number of nets = 2038
Number of annotated nets = 2038 (100.00%)
Total number of leaf cells = 934
Number of fully annotated leaf cells = 934 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.85 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0137
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/2.sv
+ echo -e '2\t8.276e-01\t291971000.000000\t26659878.000\t0.0137'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/3 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/3/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:3] <= 20)?
     (X56[7:2] <= 19)?
       (X63[7:3] <= 8)?
         (X118[7:3] <= 27)?
           (X88[7:3] <= 12)?
            336
          :
            1
        :
           (X293[7:4] <= 8)?
            3
          :
            3
      :
         (X54[7:3] <= 27)?
           (X51[7:2] <= 50)?
            16
          :
             (X198[7:4] <= 6)?
              4
            :
              24
        :
           (X55[7:4] <= 10)?
            7
          :
            25
    :
       (X51[7:2] <= 33)?
         (X139 <= 1)?
           (X58[7:2] <= 3)?
             (X139[7:3] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 1)?
                   (X453[7:3] <= 17)?
                    28
                  :
                     (X252[7:2] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:4] <= 1)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 16)?
                   (X305[7:3] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:4] <= 5)?
              14
            :
              29
        :
           (X181[7:3] <= 2)?
             (X51[7:3] <= 13)?
               (X54[7:2] <= 8)?
                11
              :
                 (X50[7:3] <= 18)?
                   (X448[7:3] <= 7)?
                     (X435[7:4] <= 1)?
                       (X147[7:5] <= 7)?
                         (X536[7:4] <= 11)?
                          32
                        :
                          1
                      :
                         (X554[7:3] <= 17)?
                          6
                        :
                          3
                    :
                       (X115[7:4] <= 7)?
                         (X144[7:4] <= 9)?
                           (X357[7:2] <= 3)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:4] <= 7)?
                       (X485[7:3] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:3] <= 15)?
                     (X187[7:3] <= 8)?
                      1
                    :
                      37
                  :
                     (X54[7:2] <= 22)?
                       (X23[7:3] <= 6)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 3)?
                        24
                      :
                        1
            :
               (X560[7:4] <= 10)?
                 (X40[7:3] <= 32)?
                   (X32[7:4] <= 12)?
                    45
                  :
                     (X14[7:3] <= 30)?
                       (X557[7:3] <= 5)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:4] <= 6)?
                   (X492[7:3] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:4] <= 7)?
                    6
                  :
                     (X300[7:5] <= 4)?
                       (X554[7:2] <= 50)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:3] <= 20)?
               (X498[7:3] <= 0)?
                3
              :
                4
            :
               (X196[7:3] <= 15)?
                 (X214[7:3] <= 15)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:3] <= 0)?
           (X41[7:5] <= 3)?
            18
          :
             (X145[7:2] <= 37)?
               (X41[7:3] <= 15)?
                7
              :
                8
            :
              54
        :
           (X179[7:2] <= 6)?
             (X36[7:3] <= 7)?
               (X214[7:4] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:4] <= 5)?
       (X69[7:4] <= 6)?
         (X560[7:3] <= 17)?
           (X371[7:3] <= 13)?
             (X264[7:3] <= 13)?
              2
            :
              5
          :
             (X494[7:3] <= 1)?
              10
            :
               (X65[7:3] <= 4)?
                2
              :
                2
        :
           (X330[7:3] <= 1)?
             (X490[7:5] <= 1)?
              18
            :
               (X507[7:2] <= 14)?
                1
              :
                3
          :
             (X158[7:2] <= 38)?
               (X246[7:3] <= 11)?
                 (X515[7:3] <= 18)?
                  109
                :
                  1
              :
                 (X203[7:4] <= 7)?
                  2
                :
                   (X407[7:3] <= 4)?
                    1
                  :
                    1
            :
               (X486[7:2] <= 4)?
                 (X12[7:2] <= 47)?
                   (X89[7:3] <= 10)?
                     (X491[7:4] <= 2)?
                      12
                    :
                      1
                  :
                     (X302[7:3] <= 11)?
                      10
                    :
                      1
                :
                   (X331[7:3] <= 2)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:3] <= 1)?
           (X434[7:4] <= 3)?
             (X28[7:3] <= 15)?
               (X343[7:4] <= 3)?
                2
              :
                 (X270[7:2] <= 11)?
                  2
                :
                  2
            :
               (X77[7:2] <= 64)?
                103
              :
                1
          :
             (X276[7:3] <= 4)?
              7
            :
               (X185[7:3] <= 24)?
                10
              :
                1
        :
           (X57[7:3] <= 1)?
             (X257[7:2] <= 44)?
               (X464[7:3] <= 1)?
                 (X175[7:2] <= 20)?
                   (X74[7:2] <= 51)?
                    4
                  :
                    2
                :
                   (X288[7:4] <= 14)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 2)?
                  1
                :
                  31
            :
               (X335[7:2] <= 5)?
                2
              :
                21
          :
             (X14[7:3] <= 15)?
               (X374[7:2] <= 17)?
                5
              :
                34
            :
               (X40[7:4] <= 16)?
                 (X76[7:3] <= 24)?
                  3
                :
                   (X140[7:3] <= 9)?
                    14
                  :
                    2
              :
                 (X203[7:3] <= 8)?
                   (X41[7:3] <= 20)?
                    3
                  :
                    10
                :
                   (X552[7:3] <= 18)?
                     (X238[7:4] <= 9)?
                       (X295[7:4] <= 4)?
                         (X141[7:3] <= 5)?
                          1
                        :
                          20
                      :
                         (X230[7:2] <= 17)?
                           (X117[7:4] <= 5)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:3] <= 31)?
                        72
                      :
                        1
                  :
                     (X243[7:4] <= 3)?
                      1
                    :
                      4
    :
       (X509[7:2] <= 23)?
         (X37[7:2] <= 42)?
           (X476[7:3] <= 0)?
             (X394[7:4] <= 1)?
               (X102[7:4] <= 15)?
                 (X560[7:4] <= 11)?
                  3
                :
                   (X221[7:3] <= 26)?
                     (X339[7:3] <= 2)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:3] <= 3)?
                 (X449[7:3] <= 4)?
                   (X387[7:2] <= 1)?
                    2
                  :
                    39
                :
                   (X102[7:4] <= 15)?
                    8
                  :
                     (X396[7:3] <= 2)?
                      1
                    :
                      2
              :
                 (X427[7:4] <= 4)?
                   (X100[7:3] <= 11)?
                    24
                  :
                     (X369[7:4] <= 5)?
                       (X152[7:3] <= 18)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:3] <= 1)?
                     (X358[7:3] <= 1)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 1)?
                       (X266[7:2] <= 28)?
                        3
                      :
                        1
                    :
                       (X128[7:3] <= 5)?
                         (X546[7:3] <= 7)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:2] <= 20)?
              13
            :
               (X42[7:3] <= 17)?
                 (X559[7:3] <= 15)?
                   (X43[7:4] <= 1)?
                     (X440[7:3] <= 4)?
                       (X10[7:4] <= 4)?
                         (X510[7:4] <= 13)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:3] <= 22)?
                       (X68[7:4] <= 14)?
                         (X418[7:2] <= 14)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:3] <= 13)?
                        3
                      :
                        7
                :
                   (X434[7:2] <= 8)?
                     (X6[7:3] <= 10)?
                       (X133[7:4] <= 13)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 1)?
                       (X68[7:4] <= 14)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 3)?
                         (X2[7:3] <= 10)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:2] <= 39)?
                  5
                :
                  5
        :
           (X55[7:3] <= 23)?
             (X197[7:3] <= 15)?
               (X41[7:3] <= 15)?
                 (X415[7:2] <= 3)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:5] <= 3)?
                4
              :
                 (X50[7:3] <= 21)?
                  20
                :
                   (X86[7:3] <= 13)?
                    1
                  :
                    1
          :
             (X41[7:4] <= 11)?
               (X158[7:3] <= 25)?
                27
              :
                 (X454[7:3] <= 15)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:3] <= 17)?
           (X50[7:2] <= 21)?
            9
          :
             (X276[7:2] <= 17)?
               (X321[7:4] <= 2)?
                 (X560[7:3] <= 26)?
                  32
                :
                  2
              :
                 (X504[7:3] <= 15)?
                   (X410[7:3] <= 7)?
                     (X365[7:4] <= 8)?
                      3
                    :
                      13
                  :
                     (X301[7:2] <= 2)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:3] <= 3)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/3/accuracy.txt
+ accuracy=8.260e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/3/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/3/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 540 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 254952750.0      0.00       0.0 595894464.0                           7376459.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 303949110.0      0.00       0.0 643619968.0 net3566                   9923374.0000
    0:00:05 303949110.0      0.00       0.0 643432640.0 net3024                   9923374.0000
    0:00:05 301532210.0      0.00       0.0 639199808.0 net3490                   9829386.0000
    0:00:06 301139760.0      0.00       0.0 638803776.0 net3690                   9814326.0000
    0:00:07 298392610.0      0.00       0.0 636372096.0 net2852                   9708907.0000
    0:00:08 298392610.0      0.00       0.0 636372096.0                           9708907.0000
    0:00:08 298392610.0      0.00       0.0 636372096.0                           9708907.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 298392610.0      0.00       0.0 636372096.0                           9708907.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:10 298349390.0      0.00       0.0 635365504.0                           9690117.0000
    0:00:11 303179580.0      0.00       0.0 639443840.0 net2872                   9870489.0000
    0:00:12 302616050.0      0.00       0.0 639099392.0 net3314                   9850525.0000
    0:00:13 301096540.0      0.00       0.0 637522240.0 net3722                   9795537.0000
    0:00:15 298349390.0      0.00       0.0 635383168.0                           9690117.0000
    0:00:15 298349390.0      0.00       0.0 635383168.0                           9690117.0000
    0:00:15 298349390.0      0.00       0.0 635383168.0                           9690117.0000
    0:00:15 298349390.0      0.00       0.0 635383168.0                           9690117.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=298349390.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29944726.000
+ '[' 29944726 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2079 leaf cells, ports, hiers and 2075 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:01:44 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1746
        Number of annotated net delay arcs  :      1746
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964170703.150391 ns, Total Simulation Time : 4999964170703.150391 ns

======================================================================
Summary:
Total number of nets = 2075
Number of annotated nets = 2075 (100.00%)
Total number of leaf cells = 971
Number of fully annotated leaf cells = 971 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.13 MB
CPU usage for this session: 18 seconds 
Elapsed time for this session: 18 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0138
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/3.sv
+ echo -e '3\t8.260e-01\t298349390.000000\t29944726.000\t0.0138'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/4 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/4/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:3] <= 20)?
     (X56[7:3] <= 9)?
       (X63[7:3] <= 8)?
         (X118[7:3] <= 27)?
           (X88[7:3] <= 12)?
            336
          :
            1
        :
           (X293[7:4] <= 9)?
            3
          :
            3
      :
         (X54[7:3] <= 27)?
           (X51[7:3] <= 25)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:4] <= 10)?
            7
          :
            25
    :
       (X51[7:2] <= 33)?
         (X139 <= 1)?
           (X58[7:2] <= 3)?
             (X139[7:3] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 1)?
                   (X453[7:3] <= 17)?
                    28
                  :
                     (X252[7:2] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 1)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 16)?
                   (X305[7:3] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:4] <= 5)?
              14
            :
              29
        :
           (X181[7:3] <= 2)?
             (X51[7:3] <= 13)?
               (X54[7:2] <= 9)?
                11
              :
                 (X50[7:3] <= 17)?
                   (X448[7:3] <= 7)?
                     (X435[7:4] <= 1)?
                       (X147[7:5] <= 7)?
                         (X536[7:4] <= 11)?
                          32
                        :
                          1
                      :
                         (X554[7:3] <= 17)?
                          6
                        :
                          3
                    :
                       (X115[7:4] <= 7)?
                         (X144[7:4] <= 9)?
                           (X357[7:2] <= 3)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:4] <= 7)?
                       (X485[7:3] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:3] <= 15)?
                     (X187[7:3] <= 8)?
                      1
                    :
                      37
                  :
                     (X54[7:2] <= 21)?
                       (X23[7:3] <= 6)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 2)?
                        24
                      :
                        1
            :
               (X560[7:4] <= 10)?
                 (X40[7:3] <= 32)?
                   (X32[7:4] <= 11)?
                    45
                  :
                     (X14[7:3] <= 30)?
                       (X557[7:4] <= 3)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:4] <= 6)?
                   (X492[7:3] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:4] <= 7)?
                    6
                  :
                     (X300[7:5] <= 4)?
                       (X554[7:3] <= 25)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:3] <= 20)?
               (X498[7:3] <= 0)?
                3
              :
                4
            :
               (X196[7:3] <= 15)?
                 (X214[7:4] <= 8)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:3] <= 0)?
           (X41[7:5] <= 3)?
            18
          :
             (X145[7:2] <= 37)?
               (X41[7:3] <= 15)?
                7
              :
                8
            :
              54
        :
           (X179[7:2] <= 7)?
             (X36[7:3] <= 7)?
               (X214[7:4] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:4] <= 5)?
       (X69[7:4] <= 6)?
         (X560[7:3] <= 17)?
           (X371[7:3] <= 13)?
             (X264[7:3] <= 12)?
              2
            :
              5
          :
             (X494[7:3] <= 1)?
              10
            :
               (X65[7:4] <= 2)?
                2
              :
                2
        :
           (X330[7:3] <= 1)?
             (X490[7:5] <= 1)?
              18
            :
               (X507[7:2] <= 13)?
                1
              :
                3
          :
             (X158[7:2] <= 38)?
               (X246[7:3] <= 11)?
                 (X515[7:4] <= 9)?
                  109
                :
                  1
              :
                 (X203[7:4] <= 7)?
                  2
                :
                   (X407[7:3] <= 4)?
                    1
                  :
                    1
            :
               (X486[7:2] <= 4)?
                 (X12[7:2] <= 47)?
                   (X89[7:3] <= 9)?
                     (X491[7:3] <= 3)?
                      12
                    :
                      1
                  :
                     (X302[7:3] <= 11)?
                      10
                    :
                      1
                :
                   (X331[7:3] <= 2)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:3] <= 1)?
           (X434[7:4] <= 3)?
             (X28[7:3] <= 15)?
               (X343[7:4] <= 3)?
                2
              :
                 (X270[7:2] <= 11)?
                  2
                :
                  2
            :
               (X77[7:2] <= 64)?
                103
              :
                1
          :
             (X276[7:3] <= 3)?
              7
            :
               (X185[7:3] <= 23)?
                10
              :
                1
        :
           (X57[7:3] <= 1)?
             (X257[7:2] <= 45)?
               (X464[7:3] <= 1)?
                 (X175[7:2] <= 20)?
                   (X74[7:2] <= 51)?
                    4
                  :
                    2
                :
                   (X288[7:4] <= 14)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 1)?
                  1
                :
                  31
            :
               (X335[7:2] <= 5)?
                2
              :
                21
          :
             (X14[7:3] <= 14)?
               (X374[7:3] <= 8)?
                5
              :
                34
            :
               (X40[7:4] <= 16)?
                 (X76[7:3] <= 24)?
                  3
                :
                   (X140[7:3] <= 9)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 4)?
                   (X41[7:3] <= 20)?
                    3
                  :
                    10
                :
                   (X552[7:3] <= 18)?
                     (X238[7:5] <= 6)?
                       (X295[7:3] <= 10)?
                         (X141[7:3] <= 5)?
                          1
                        :
                          20
                      :
                         (X230[7:2] <= 17)?
                           (X117[7:4] <= 5)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:2] <= 59)?
                        72
                      :
                        1
                  :
                     (X243[7:4] <= 3)?
                      1
                    :
                      4
    :
       (X509[7:2] <= 22)?
         (X37[7:3] <= 21)?
           (X476[7:3] <= 0)?
             (X394[7:4] <= 1)?
               (X102[7:4] <= 15)?
                 (X560[7:4] <= 11)?
                  3
                :
                   (X221[7:3] <= 26)?
                     (X339[7:3] <= 2)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:3] <= 3)?
                 (X449[7:3] <= 3)?
                   (X387[7:2] <= 1)?
                    2
                  :
                    39
                :
                   (X102[7:4] <= 15)?
                    8
                  :
                     (X396[7:3] <= 2)?
                      1
                    :
                      2
              :
                 (X427[7:4] <= 4)?
                   (X100[7:3] <= 11)?
                    24
                  :
                     (X369[7:5] <= 2)?
                       (X152[7:3] <= 18)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:3] <= 1)?
                     (X358[7:3] <= 1)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 1)?
                       (X266[7:2] <= 28)?
                        3
                      :
                        1
                    :
                       (X128[7:3] <= 5)?
                         (X546[7:3] <= 6)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:2] <= 20)?
              13
            :
               (X42[7:3] <= 17)?
                 (X559[7:3] <= 15)?
                   (X43[7:3] <= 2)?
                     (X440[7:3] <= 4)?
                       (X10[7:4] <= 4)?
                         (X510[7:4] <= 13)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:2] <= 41)?
                       (X68[7:4] <= 13)?
                         (X418[7:3] <= 7)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:3] <= 13)?
                        3
                      :
                        7
                :
                   (X434[7:2] <= 8)?
                     (X6[7:3] <= 10)?
                       (X133[7:4] <= 13)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 1)?
                       (X68[7:4] <= 14)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 3)?
                         (X2[7:3] <= 10)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:2] <= 38)?
                  5
                :
                  5
        :
           (X55[7:3] <= 23)?
             (X197[7:3] <= 14)?
               (X41[7:3] <= 15)?
                 (X415[7:3] <= 1)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:5] <= 3)?
                4
              :
                 (X50[7:3] <= 21)?
                  20
                :
                   (X86[7:3] <= 12)?
                    1
                  :
                    1
          :
             (X41[7:4] <= 10)?
               (X158[7:3] <= 25)?
                27
              :
                 (X454[7:3] <= 15)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:3] <= 17)?
           (X50[7:2] <= 21)?
            9
          :
             (X276[7:2] <= 16)?
               (X321[7:3] <= 4)?
                 (X560[7:3] <= 27)?
                  32
                :
                  2
              :
                 (X504[7:3] <= 15)?
                   (X410[7:3] <= 7)?
                     (X365[7:4] <= 7)?
                      3
                    :
                      13
                  :
                     (X301[7:2] <= 2)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:3] <= 3)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/4/accuracy.txt
+ accuracy=8.252e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/4/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/4/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 548 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 248798700.0      0.00       0.0 580169728.0                           7271725.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 297933960.0      0.00       0.0 628256448.0 net3120                   9875828.0000
    0:00:05 297869570.0      0.00       0.0 626424960.0 net3159                   9871113.0000
    0:00:05 296028130.0      0.00       0.0 623022080.0 net2872                   9782197.0000
    0:00:06 295635680.0      0.00       0.0 622669632.0 net3917                   9767137.0000
    0:00:07 292474470.0      0.00       0.0 619738624.0 net3038                   9637263.0000
    0:00:08 292474470.0      0.00       0.0 619738624.0                           9637263.0000
    0:00:08 292474470.0      0.00       0.0 619738624.0                           9637263.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 292474470.0      0.00       0.0 619738624.0                           9637263.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:09 290262190.0      0.00       0.0 616748608.0                           9542681.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:10 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:10 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:10 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:10 290262190.0      0.00       0.0 616748608.0                           9542681.0000
    0:00:10 295549680.0      0.00       0.0 620917824.0 net2983                   9753027.0000
    0:00:11 295778100.0      0.00       0.0 621883840.0 net3474                   9762914.0000
    0:00:13 294372330.0      0.00       0.0 619792320.0 net3607                   9707847.0000
    0:00:14 292017630.0      0.00       0.0 618092672.0                           9617488.0000
    0:00:14 292017630.0      0.00       0.0 618092672.0                           9617488.0000
    0:00:14 292017630.0      0.00       0.0 618092672.0                           9617488.0000
    0:00:14 292017630.0      0.00       0.0 618092672.0                           9617488.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=292017630.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=35967956.000
+ '[' 35967956 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2047 leaf cells, ports, hiers and 2043 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:03:34 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1693
        Number of annotated net delay arcs  :      1693
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965493114.400391 ns, Total Simulation Time : 4999965493114.400391 ns

======================================================================
Summary:
Total number of nets = 2043
Number of annotated nets = 2043 (100.00%)
Total number of leaf cells = 939
Number of fully annotated leaf cells = 939 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.10 MB
CPU usage for this session: 18 seconds 
Elapsed time for this session: 18 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0137
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/4.sv
+ echo -e '4\t8.252e-01\t292017630.000000\t35967956.000\t0.0137'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/5 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/5/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:3] <= 20)?
     (X56[7:2] <= 18)?
       (X63[7:3] <= 8)?
         (X118[7:3] <= 27)?
           (X88[7:3] <= 12)?
            336
          :
            1
        :
           (X293[7:4] <= 9)?
            3
          :
            3
      :
         (X54[7:3] <= 27)?
           (X51[7:2] <= 49)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:3] <= 18)?
            7
          :
            25
    :
       (X51[7:2] <= 33)?
         (X139 <= 1)?
           (X58[7:2] <= 3)?
             (X139[7:3] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 1)?
                   (X453[7:3] <= 17)?
                    28
                  :
                     (X252[7:2] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:4] <= 1)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 16)?
                   (X305[7:3] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:4] <= 5)?
              14
            :
              29
        :
           (X181[7:3] <= 2)?
             (X51[7:3] <= 13)?
               (X54[7:2] <= 9)?
                11
              :
                 (X50[7:3] <= 17)?
                   (X448[7:3] <= 7)?
                     (X435[7:4] <= 1)?
                       (X147[7:5] <= 7)?
                         (X536[7:4] <= 11)?
                          32
                        :
                          1
                      :
                         (X554[7:3] <= 17)?
                          6
                        :
                          3
                    :
                       (X115[7:4] <= 7)?
                         (X144[7:3] <= 14)?
                           (X357[7:2] <= 3)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:4] <= 7)?
                       (X485[7:3] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:3] <= 15)?
                     (X187[7:3] <= 7)?
                      1
                    :
                      37
                  :
                     (X54[7:2] <= 21)?
                       (X23[7:3] <= 6)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 2)?
                        24
                      :
                        1
            :
               (X560[7:4] <= 10)?
                 (X40[7:3] <= 32)?
                   (X32[7:4] <= 11)?
                    45
                  :
                     (X14[7:4] <= 15)?
                       (X557[7:4] <= 3)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:4] <= 6)?
                   (X492[7:3] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:4] <= 7)?
                    6
                  :
                     (X300[7:5] <= 4)?
                       (X554[7:3] <= 25)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:3] <= 20)?
               (X498[7:3] <= 0)?
                3
              :
                4
            :
               (X196[7:3] <= 15)?
                 (X214[7:4] <= 8)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:3] <= 0)?
           (X41[7:5] <= 3)?
            18
          :
             (X145[7:2] <= 37)?
               (X41[7:3] <= 15)?
                7
              :
                8
            :
              54
        :
           (X179[7:2] <= 7)?
             (X36[7:3] <= 7)?
               (X214[7:4] <= 2)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:4] <= 5)?
       (X69[7:4] <= 6)?
         (X560[7:3] <= 17)?
           (X371[7:3] <= 13)?
             (X264[7:3] <= 12)?
              2
            :
              5
          :
             (X494[7:3] <= 1)?
              10
            :
               (X65[7:3] <= 4)?
                2
              :
                2
        :
           (X330[7:3] <= 1)?
             (X490[7:5] <= 1)?
              18
            :
               (X507[7:2] <= 13)?
                1
              :
                3
          :
             (X158[7:3] <= 18)?
               (X246[7:3] <= 11)?
                 (X515[7:4] <= 9)?
                  109
                :
                  1
              :
                 (X203[7:4] <= 7)?
                  2
                :
                   (X407[7:3] <= 4)?
                    1
                  :
                    1
            :
               (X486[7:2] <= 4)?
                 (X12[7:2] <= 47)?
                   (X89[7:3] <= 9)?
                     (X491[7:3] <= 3)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 5)?
                      10
                    :
                      1
                :
                   (X331[7:4] <= 1)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:3] <= 1)?
           (X434[7:4] <= 3)?
             (X28[7:3] <= 15)?
               (X343[7:4] <= 3)?
                2
              :
                 (X270[7:2] <= 11)?
                  2
                :
                  2
            :
               (X77[7:2] <= 64)?
                103
              :
                1
          :
             (X276[7:3] <= 3)?
              7
            :
               (X185[7:3] <= 24)?
                10
              :
                1
        :
           (X57[7:3] <= 1)?
             (X257[7:2] <= 44)?
               (X464[7:3] <= 1)?
                 (X175[7:2] <= 20)?
                   (X74[7:2] <= 51)?
                    4
                  :
                    2
                :
                   (X288[7:4] <= 14)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 2)?
                  1
                :
                  31
            :
               (X335[7:2] <= 5)?
                2
              :
                21
          :
             (X14[7:2] <= 29)?
               (X374[7:3] <= 8)?
                5
              :
                34
            :
               (X40[7:4] <= 16)?
                 (X76[7:3] <= 24)?
                  3
                :
                   (X140[7:3] <= 9)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 4)?
                   (X41[7:3] <= 20)?
                    3
                  :
                    10
                :
                   (X552[7:3] <= 18)?
                     (X238[7:5] <= 5)?
                       (X295[7:4] <= 4)?
                         (X141[7:3] <= 5)?
                          1
                        :
                          20
                      :
                         (X230[7:2] <= 17)?
                           (X117[7:4] <= 5)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:2] <= 59)?
                        72
                      :
                        1
                  :
                     (X243[7:4] <= 3)?
                      1
                    :
                      4
    :
       (X509[7:2] <= 22)?
         (X37[7:3] <= 21)?
           (X476[7:4] <= 0)?
             (X394[7:4] <= 1)?
               (X102[7:4] <= 15)?
                 (X560[7:4] <= 12)?
                  3
                :
                   (X221[7:3] <= 26)?
                     (X339[7:4] <= 1)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:3] <= 3)?
                 (X449[7:3] <= 4)?
                   (X387[7:2] <= 1)?
                    2
                  :
                    39
                :
                   (X102[7:4] <= 15)?
                    8
                  :
                     (X396[7:3] <= 1)?
                      1
                    :
                      2
              :
                 (X427[7:4] <= 4)?
                   (X100[7:3] <= 11)?
                    24
                  :
                     (X369[7:5] <= 2)?
                       (X152[7:3] <= 18)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:3] <= 1)?
                     (X358[7:3] <= 1)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 1)?
                       (X266[7:2] <= 29)?
                        3
                      :
                        1
                    :
                       (X128[7:3] <= 5)?
                         (X546[7:3] <= 6)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:2] <= 20)?
              13
            :
               (X42[7:3] <= 17)?
                 (X559[7:3] <= 15)?
                   (X43[7:3] <= 1)?
                     (X440[7:3] <= 4)?
                       (X10[7:4] <= 4)?
                         (X510[7:4] <= 13)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:2] <= 41)?
                       (X68[7:4] <= 13)?
                         (X418[7:3] <= 7)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:3] <= 13)?
                        3
                      :
                        7
                :
                   (X434[7:2] <= 8)?
                     (X6[7:3] <= 10)?
                       (X133[7:4] <= 13)?
                         (X558[7:4] <= 2)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 1)?
                       (X68[7:4] <= 14)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 3)?
                         (X2[7:3] <= 10)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:3] <= 19)?
                  5
                :
                  5
        :
           (X55[7:3] <= 23)?
             (X197[7:3] <= 14)?
               (X41[7:3] <= 15)?
                 (X415[7:3] <= 1)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:5] <= 3)?
                4
              :
                 (X50[7:3] <= 21)?
                  20
                :
                   (X86[7:3] <= 13)?
                    1
                  :
                    1
          :
             (X41[7:4] <= 10)?
               (X158[7:3] <= 25)?
                27
              :
                 (X454[7:3] <= 15)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:3] <= 17)?
           (X50[7:2] <= 21)?
            9
          :
             (X276[7:2] <= 16)?
               (X321[7:4] <= 2)?
                 (X560[7:3] <= 27)?
                  32
                :
                  2
              :
                 (X504[7:3] <= 14)?
                   (X410[7:3] <= 7)?
                     (X365[7:4] <= 7)?
                      3
                    :
                      13
                  :
                     (X301[7:2] <= 2)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:3] <= 3)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/5/accuracy.txt
+ accuracy=8.245e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/5/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/5/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 548 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 251449290.0      0.00       0.0 588536896.0                           7294723.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 300341570.0      0.00       0.0 636723200.0 net3945                   9879276.0000
    0:00:05 300341570.0      0.00       0.0 636409088.0 net3583                   9879276.0000
    0:00:06 299385590.0      0.00       0.0 635262400.0 net3862                   9844252.0000
    0:00:06 295853540.0      0.00       0.0 631914496.0 net3965                   9708713.0000
    0:00:08 295853540.0      0.00       0.0 631914496.0                           9708713.0000
    0:00:08 295853540.0      0.00       0.0 631914496.0                           9708713.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 295853540.0      0.00       0.0 631914496.0                           9708713.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:09 295068640.0      0.00       0.0 631056448.0                           9678593.0000
    0:00:10 299742310.0      0.00       0.0 635308480.0 net3956                   9863724.0000
    0:00:11 299178780.0      0.00       0.0 634700032.0 net11599                  9843759.0000
    0:00:12 299178780.0      0.00       0.0 634686912.0 net2853                   9843759.0000
    0:00:14 296039180.0      0.00       0.0 631747200.0                           9723280.0000
    0:00:14 296039180.0      0.00       0.0 631747200.0                           9723280.0000
    0:00:14 296039180.0      0.00       0.0 631747200.0                           9723280.0000
    0:00:14 296039180.0      0.00       0.0 631747200.0                           9723280.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=296039180.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=26846370.000
+ '[' 26846370 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2062 leaf cells, ports, hiers and 2058 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:05:24 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1716
        Number of annotated net delay arcs  :      1716
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999963477705.280273 ns, Total Simulation Time : 4999963477705.280273 ns

======================================================================
Summary:
Total number of nets = 2058
Number of annotated nets = 2058 (100.00%)
Total number of leaf cells = 954
Number of fully annotated leaf cells = 954 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.87 MB
CPU usage for this session: 18 seconds 
Elapsed time for this session: 18 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0138
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/5.sv
+ echo -e '5\t8.245e-01\t296039180.000000\t26846370.000\t0.0138'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/6 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/6/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:3] <= 20)?
     (X56[7:2] <= 18)?
       (X63[7:3] <= 8)?
         (X118[7:3] <= 27)?
           (X88[7:3] <= 11)?
            336
          :
            1
        :
           (X293[7:4] <= 8)?
            3
          :
            3
      :
         (X54[7:3] <= 26)?
           (X51[7:3] <= 25)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:4] <= 10)?
            7
          :
            25
    :
       (X51[7:2] <= 33)?
         (X139[7:1] <= 1)?
           (X58[7:3] <= 2)?
             (X139[7:3] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 1)?
                   (X453[7:3] <= 17)?
                    28
                  :
                     (X252[7:2] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:4] <= 1)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:3] <= 1)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:4] <= 5)?
              14
            :
              29
        :
           (X181[7:3] <= 2)?
             (X51[7:4] <= 7)?
               (X54[7:2] <= 8)?
                11
              :
                 (X50[7:3] <= 17)?
                   (X448[7:3] <= 7)?
                     (X435[7:5] <= 2)?
                       (X147[7:4] <= 11)?
                         (X536[7:4] <= 11)?
                          32
                        :
                          1
                      :
                         (X554[7:4] <= 8)?
                          6
                        :
                          3
                    :
                       (X115[7:4] <= 6)?
                         (X144[7:3] <= 13)?
                           (X357[7:2] <= 3)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:4] <= 7)?
                       (X485[7:3] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:3] <= 15)?
                     (X187[7:3] <= 8)?
                      1
                    :
                      37
                  :
                     (X54[7:2] <= 21)?
                       (X23[7:4] <= 3)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 2)?
                        24
                      :
                        1
            :
               (X560[7:4] <= 10)?
                 (X40[7:3] <= 32)?
                   (X32[7:4] <= 11)?
                    45
                  :
                     (X14[7:3] <= 30)?
                       (X557[7:4] <= 2)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:4] <= 6)?
                   (X492[7:3] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:4] <= 7)?
                    6
                  :
                     (X300[7:5] <= 4)?
                       (X554[7:3] <= 25)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:3] <= 20)?
               (X498[7:3] <= 0)?
                3
              :
                4
            :
               (X196[7:3] <= 15)?
                 (X214[7:4] <= 7)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:3] <= 0)?
           (X41[7:5] <= 3)?
            18
          :
             (X145[7:3] <= 18)?
               (X41[7:3] <= 15)?
                7
              :
                8
            :
              54
        :
           (X179[7:2] <= 7)?
             (X36[7:3] <= 6)?
               (X214[7:4] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:3] <= 6)?
              2
            :
              3
  :
     (X65[7:4] <= 5)?
       (X69[7:4] <= 5)?
         (X560[7:3] <= 17)?
           (X371[7:3] <= 13)?
             (X264[7:4] <= 7)?
              2
            :
              5
          :
             (X494[7:3] <= 1)?
              10
            :
               (X65[7:4] <= 2)?
                2
              :
                2
        :
           (X330[7:4] <= 0)?
             (X490[7:5] <= 1)?
              18
            :
               (X507[7:2] <= 13)?
                1
              :
                3
          :
             (X158[7:2] <= 38)?
               (X246[7:3] <= 12)?
                 (X515[7:4] <= 9)?
                  109
                :
                  1
              :
                 (X203[7:5] <= 3)?
                  2
                :
                   (X407[7:3] <= 4)?
                    1
                  :
                    1
            :
               (X486[7:2] <= 3)?
                 (X12[7:2] <= 47)?
                   (X89[7:3] <= 10)?
                     (X491[7:3] <= 3)?
                      12
                    :
                      1
                  :
                     (X302[7:3] <= 11)?
                      10
                    :
                      1
                :
                   (X331[7:3] <= 2)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:3] <= 1)?
           (X434[7:4] <= 3)?
             (X28[7:3] <= 15)?
               (X343[7:5] <= 2)?
                2
              :
                 (X270[7:3] <= 5)?
                  2
                :
                  2
            :
               (X77[7:2] <= 64)?
                103
              :
                1
          :
             (X276[7:3] <= 4)?
              7
            :
               (X185[7:3] <= 23)?
                10
              :
                1
        :
           (X57[7:4] <= 0)?
             (X257[7:2] <= 44)?
               (X464[7:3] <= 1)?
                 (X175[7:2] <= 19)?
                   (X74[7:3] <= 26)?
                    4
                  :
                    2
                :
                   (X288[7:4] <= 14)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 2)?
                  1
                :
                  31
            :
               (X335[7:2] <= 5)?
                2
              :
                21
          :
             (X14[7:2] <= 29)?
               (X374[7:3] <= 8)?
                5
              :
                34
            :
               (X40[7:4] <= 15)?
                 (X76[7:3] <= 23)?
                  3
                :
                   (X140[7:3] <= 9)?
                    14
                  :
                    2
              :
                 (X203[7:3] <= 7)?
                   (X41[7:3] <= 20)?
                    3
                  :
                    10
                :
                   (X552[7:3] <= 18)?
                     (X238[7:5] <= 6)?
                       (X295[7:4] <= 3)?
                         (X141[7:3] <= 5)?
                          1
                        :
                          20
                      :
                         (X230[7:2] <= 17)?
                           (X117[7:5] <= 3)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:2] <= 59)?
                        72
                      :
                        1
                  :
                     (X243[7:4] <= 3)?
                      1
                    :
                      4
    :
       (X509[7:2] <= 23)?
         (X37[7:2] <= 42)?
           (X476[7:4] <= 0)?
             (X394[7:4] <= 1)?
               (X102[7:4] <= 14)?
                 (X560[7:4] <= 12)?
                  3
                :
                   (X221[7:3] <= 26)?
                     (X339[7:3] <= 2)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:3] <= 3)?
                 (X449[7:3] <= 4)?
                   (X387[7:1] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:4] <= 14)?
                    8
                  :
                     (X396[7:3] <= 1)?
                      1
                    :
                      2
              :
                 (X427[7:4] <= 4)?
                   (X100[7:3] <= 11)?
                    24
                  :
                     (X369[7:5] <= 2)?
                       (X152[7:3] <= 18)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:3] <= 1)?
                     (X358[7:3] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 0)?
                       (X266[7:3] <= 14)?
                        3
                      :
                        1
                    :
                       (X128[7:3] <= 5)?
                         (X546[7:4] <= 4)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:2] <= 20)?
              13
            :
               (X42[7:3] <= 17)?
                 (X559[7:3] <= 15)?
                   (X43[7:4] <= 1)?
                     (X440[7:3] <= 4)?
                       (X10[7:4] <= 4)?
                         (X510[7:4] <= 13)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:2] <= 41)?
                       (X68[7:4] <= 13)?
                         (X418[7:3] <= 7)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:3] <= 13)?
                        3
                      :
                        7
                :
                   (X434[7:3] <= 4)?
                     (X6[7:4] <= 5)?
                       (X133[7:4] <= 13)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:5] <= 7)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 3)?
                         (X2[7:3] <= 10)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:2] <= 39)?
                  5
                :
                  5
        :
           (X55[7:3] <= 23)?
             (X197[7:3] <= 15)?
               (X41[7:3] <= 15)?
                 (X415[7:3] <= 1)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:3] <= 21)?
                  20
                :
                   (X86[7:3] <= 13)?
                    1
                  :
                    1
          :
             (X41[7:4] <= 10)?
               (X158[7:3] <= 24)?
                27
              :
                 (X454[7:3] <= 15)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:3] <= 17)?
           (X50[7:2] <= 21)?
            9
          :
             (X276[7:2] <= 16)?
               (X321[7:3] <= 3)?
                 (X560[7:4] <= 13)?
                  32
                :
                  2
              :
                 (X504[7:3] <= 15)?
                   (X410[7:4] <= 3)?
                     (X365[7:4] <= 8)?
                      3
                    :
                      13
                  :
                     (X301[7:2] <= 2)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:4] <= 2)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/6/accuracy.txt
+ accuracy=7.594e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/6/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/6/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 524 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 250896110.0      0.00       0.0 588205312.0                           7359972.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 295975890.0      0.00       0.0 631527744.0 net2985                   9686698.0000
    0:00:05 295975890.0      0.00       0.0 631476736.0 net3360                   9686698.0000
    0:00:05 295747470.0      0.00       0.0 630495552.0 net3588                   9676810.0000
    0:00:06 295355020.0      0.00       0.0 630112512.0 net3624                   9661750.0000
    0:00:06 291430520.0      0.00       0.0 626271488.0 net3599                   9511151.0000
    0:00:08 291430520.0      0.00       0.0 626165888.0                           9511151.0000
    0:00:08 291430520.0      0.00       0.0 626165888.0                           9511151.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 291430520.0      0.00       0.0 626165888.0                           9511151.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:09 289075820.0      0.00       0.0 624294272.0                           9420792.0000
    0:00:11 294363310.0      0.00       0.0 628511744.0 net12813                  9631138.0000
    0:00:12 293970860.0      0.00       0.0 628102208.0 net3624                   9616078.0000
    0:00:14 291616160.0      0.00       0.0 626026944.0                           9525719.0000
    0:00:14 291616160.0      0.00       0.0 626026944.0                           9525719.0000
    0:00:14 291616160.0      0.00       0.0 626026944.0                           9525719.0000
    0:00:14 291616160.0      0.00       0.0 626026944.0                           9525719.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=291616160.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=28779830.000
+ '[' 28779830 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2050 leaf cells, ports, hiers and 2046 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:07:11 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1702
        Number of annotated net delay arcs  :      1702
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964442338.209961 ns, Total Simulation Time : 4999964442338.209961 ns

======================================================================
Summary:
Total number of nets = 2046
Number of annotated nets = 2046 (100.00%)
Total number of leaf cells = 942
Number of fully annotated leaf cells = 942 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.96 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 18 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0137
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/6.sv
+ echo -e '6\t7.594e-01\t291616160.000000\t28779830.000\t0.0137'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/7 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/7/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:3] <= 18)?
     (X56[7:2] <= 18)?
       (X63[7:3] <= 8)?
         (X118[7:5] <= 8)?
           (X88[7:4] <= 6)?
            336
          :
            1
        :
           (X293[7:5] <= 2)?
            3
          :
            3
      :
         (X54[7:3] <= 24)?
           (X51[7:3] <= 22)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:4] <= 9)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:3] <= 0)?
           (X58[7:3] <= 0)?
             (X139[7:2] <= 1)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 0)?
                   (X453[7:6] <= 1)?
                    28
                  :
                     (X252[7:3] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 16)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 1)?
             (X51[7:4] <= 7)?
               (X54[7:2] <= 8)?
                11
              :
                 (X50[7:3] <= 14)?
                   (X448[7:4] <= 3)?
                     (X435[7:6] <= 1)?
                       (X147[7:5] <= 2)?
                         (X536[7:5] <= 5)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 2)?
                          6
                        :
                          3
                    :
                       (X115[7:5] <= 5)?
                         (X144[7:4] <= 5)?
                           (X357[7:2] <= 2)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 5)?
                       (X485[7:4] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:4] <= 7)?
                     (X187[7:3] <= 4)?
                      1
                    :
                      37
                  :
                     (X54[7:4] <= 7)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:5] <= 5)?
                 (X40[7:3] <= 32)?
                   (X32[7:6] <= 2)?
                    45
                  :
                     (X14[7:4] <= 15)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:5] <= 3)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 4)?
                    6
                  :
                     (X300[7:6] <= 0)?
                       (X554[7:2] <= 50)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:4] <= 8)?
               (X498[7:3] <= 0)?
                3
              :
                4
            :
               (X196[7:4] <= 6)?
                 (X214[7:4] <= 6)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:6] <= 0)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 6)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 2)?
             (X36[7:5] <= 1)?
               (X214[7:4] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:4] <= 4)?
       (X69[7:4] <= 4)?
         (X560[7:5] <= 4)?
           (X371[7:6] <= 1)?
             (X264[7:5] <= 0)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:6] <= 0)?
              18
            :
               (X507[7:2] <= 13)?
                1
              :
                3
          :
             (X158[7:3] <= 18)?
               (X246[7:3] <= 11)?
                 (X515[7:4] <= 6)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:3] <= 4)?
                    1
                  :
                    1
            :
               (X486[7:5] <= 0)?
                 (X12[7:2] <= 47)?
                   (X89[7:4] <= 5)?
                     (X491[7:5] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:3] <= 10)?
                      10
                    :
                      1
                :
                   (X331[7:4] <= 1)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:2] <= 2)?
           (X434[7:5] <= 0)?
             (X28[7:3] <= 15)?
               (X343[7:4] <= 3)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:2] <= 62)?
                103
              :
                1
          :
             (X276[7:5] <= 1)?
              7
            :
               (X185[7:3] <= 18)?
                10
              :
                1
        :
           (X57[7:4] <= 0)?
             (X257[7:2] <= 39)?
               (X464[7:4] <= 1)?
                 (X175[7:6] <= 0)?
                   (X74[7:4] <= 9)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 6)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:2] <= 28)?
               (X374[7:2] <= 16)?
                5
              :
                34
            :
               (X40[7:4] <= 13)?
                 (X76[7:3] <= 22)?
                  3
                :
                   (X140[7:4] <= 5)?
                    14
                  :
                    2
              :
                 (X203[7:5] <= 1)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:4] <= 9)?
                     (X238[7:6] <= 2)?
                       (X295[7:4] <= 2)?
                         (X141[7:5] <= 1)?
                          1
                        :
                          20
                      :
                         (X230[7:6] <= 0)?
                           (X117[7:5] <= 0)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 9)?
         (X37[7:2] <= 39)?
           (X476[7:3] <= 0)?
             (X394[7:6] <= 1)?
               (X102[7:6] <= 2)?
                 (X560[7:3] <= 19)?
                  3
                :
                   (X221[7:3] <= 25)?
                     (X339[7:5] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:3] <= 1)?
                 (X449[7:2] <= 5)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:4] <= 13)?
                    8
                  :
                     (X396[7:4] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 3)?
                   (X100[7:6] <= 0)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:3] <= 16)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:5] <= 0)?
                     (X358[7:4] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:5] <= 0)?
                       (X266[7:5] <= 4)?
                        3
                      :
                        1
                    :
                       (X128[7:4] <= 2)?
                         (X546[7:6] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 2)?
              13
            :
               (X42[7:3] <= 17)?
                 (X559[7:5] <= 3)?
                   (X43[7:5] <= 1)?
                     (X440[7:3] <= 4)?
                       (X10[7:5] <= 0)?
                         (X510[7:6] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:4] <= 7)?
                       (X68[7:6] <= 3)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:5] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:4] <= 1)?
                     (X6[7:4] <= 5)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:5] <= 7)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:5] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 9)?
             (X197[7:5] <= 2)?
               (X41[7:3] <= 13)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:6] <= 2)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 1)?
               (X158[7:4] <= 12)?
                27
              :
                 (X454[7:6] <= 2)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:4] <= 6)?
           (X50[7:2] <= 18)?
            9
          :
             (X276[7:5] <= 1)?
               (X321[7:4] <= 0)?
                 (X560[7:4] <= 14)?
                  32
                :
                  2
              :
                 (X504[7:6] <= 4)?
                   (X410[7:4] <= 1)?
                     (X365[7:4] <= 6)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/7/accuracy.txt
+ accuracy=7.382e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/7/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/7/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 658 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 220707630.0      0.00       0.0 522403904.0                           6533397.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:03 256550170.0      0.00       0.0 548918528.0 net2718                   8372896.5000
    0:00:04 256550170.0      0.00       0.0 548501120.0 net3421                   8372896.5000
    0:00:05 254631160.0      0.00       0.0 545740416.0 net3395                   8303116.0000
    0:00:06 253846260.0      0.00       0.0 545129920.0 net2719                   8272996.5000
    0:00:06 252668910.0      0.00       0.0 543857024.0 net3036                   8227816.5000
    0:00:07 252668910.0      0.00       0.0 543837312.0                           8227816.5000
    0:00:07 252668910.0      0.00       0.0 543837312.0                           8227816.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 252668910.0      0.00       0.0 543837312.0                           8227816.5000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:08 251884010.0      0.00       0.0 543086272.0                           8197697.0000
    0:00:10 256964230.0      0.00       0.0 549265024.0 net3350                   8397351.0000
    0:00:11 254816800.0      0.00       0.0 545485056.0 net3473                   8317683.5000
    0:00:12 253247000.0      0.00       0.0 544124864.0                           8257444.0000
    0:00:12 253247000.0      0.00       0.0 544124864.0                           8257444.0000
    0:00:12 253247000.0      0.00       0.0 544124864.0                           8257444.0000
    0:00:12 253247000.0      0.00       0.0 544124864.0                           8257444.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=253247000.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=28654130.000
+ '[' 28654130 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1923 leaf cells, ports, hiers and 1919 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:08:52 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1473
        Number of annotated net delay arcs  :      1473
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964968612.400391 ns, Total Simulation Time : 4999964968612.400391 ns

======================================================================
Summary:
Total number of nets = 1919
Number of annotated nets = 1919 (100.00%)
Total number of leaf cells = 815
Number of fully annotated leaf cells = 815 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.01 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0118
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/7.sv
+ echo -e '7\t7.382e-01\t253247000.000000\t28654130.000\t0.0118'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/8 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/8/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:3] <= 18)?
     (X56[7:2] <= 18)?
       (X63[7:3] <= 8)?
         (X118[7:5] <= 8)?
           (X88[7:4] <= 6)?
            336
          :
            1
        :
           (X293[7:5] <= 2)?
            3
          :
            3
      :
         (X54[7:3] <= 25)?
           (X51[7:3] <= 22)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:4] <= 9)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:3] <= 0)?
           (X58[7:3] <= 0)?
             (X139[7:2] <= 1)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 0)?
                   (X453[7:6] <= 1)?
                    28
                  :
                     (X252[7:3] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 16)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 1)?
              14
            :
              29
        :
           (X181[7:5] <= 1)?
             (X51[7:4] <= 7)?
               (X54[7:2] <= 8)?
                11
              :
                 (X50[7:3] <= 14)?
                   (X448[7:4] <= 4)?
                     (X435[7:5] <= 1)?
                       (X147[7:4] <= 7)?
                         (X536[7:5] <= 5)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 3)?
                          6
                        :
                          3
                    :
                       (X115[7:5] <= 5)?
                         (X144[7:4] <= 6)?
                           (X357[7:2] <= 2)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 6)?
                       (X485[7:4] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:4] <= 7)?
                     (X187[7:3] <= 5)?
                      1
                    :
                      37
                  :
                     (X54[7:4] <= 7)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:5] <= 5)?
                 (X40[7:3] <= 32)?
                   (X32[7:5] <= 5)?
                    45
                  :
                     (X14[7:4] <= 15)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:5] <= 3)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 5)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:2] <= 50)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:4] <= 8)?
               (X498[7:3] <= 0)?
                3
              :
                4
            :
               (X196[7:4] <= 6)?
                 (X214[7:4] <= 6)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 1)?
            18
          :
             (X145[7:5] <= 5)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 2)?
             (X36[7:5] <= 1)?
               (X214[7:4] <= 0)?
                3
              :
                2
            :
              232
          :
             (X427[7:3] <= 6)?
              2
            :
              3
  :
     (X65[7:4] <= 5)?
       (X69[7:4] <= 4)?
         (X560[7:5] <= 4)?
           (X371[7:5] <= 3)?
             (X264[7:5] <= 1)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:2] <= 14)?
                1
              :
                3
          :
             (X158[7:3] <= 18)?
               (X246[7:3] <= 11)?
                 (X515[7:4] <= 6)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:3] <= 4)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:2] <= 47)?
                   (X89[7:4] <= 5)?
                     (X491[7:5] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:3] <= 10)?
                      10
                    :
                      1
                :
                   (X331[7:4] <= 1)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:2] <= 2)?
           (X434[7:5] <= 0)?
             (X28[7:3] <= 16)?
               (X343[7:4] <= 3)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:2] <= 63)?
                103
              :
                1
          :
             (X276[7:4] <= 2)?
              7
            :
               (X185[7:3] <= 19)?
                10
              :
                1
        :
           (X57[7:4] <= 0)?
             (X257[7:2] <= 39)?
               (X464[7:4] <= 1)?
                 (X175[7:6] <= 1)?
                   (X74[7:4] <= 9)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 6)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:2] <= 29)?
               (X374[7:2] <= 16)?
                5
              :
                34
            :
               (X40[7:4] <= 13)?
                 (X76[7:3] <= 23)?
                  3
                :
                   (X140[7:4] <= 5)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:4] <= 9)?
                     (X238[7:6] <= 2)?
                       (X295[7:4] <= 2)?
                         (X141[7:5] <= 1)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 1)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 9)?
         (X37[7:2] <= 40)?
           (X476[7:3] <= 0)?
             (X394[7:6] <= 1)?
               (X102[7:6] <= 2)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:3] <= 25)?
                     (X339[7:5] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:3] <= 1)?
                 (X449[7:2] <= 5)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:4] <= 13)?
                    8
                  :
                     (X396[7:4] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 3)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:3] <= 16)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:5] <= 0)?
                     (X358[7:4] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:5] <= 0)?
                       (X266[7:5] <= 4)?
                        3
                      :
                        1
                    :
                       (X128[7:4] <= 2)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 2)?
              13
            :
               (X42[7:3] <= 17)?
                 (X559[7:5] <= 4)?
                   (X43[7:5] <= 1)?
                     (X440[7:3] <= 4)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 5)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:4] <= 7)?
                       (X68[7:6] <= 3)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:5] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:4] <= 1)?
                     (X6[7:4] <= 5)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:5] <= 7)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:5] <= 2)?
                  5
                :
                  5
        :
           (X55[7:4] <= 9)?
             (X197[7:5] <= 2)?
               (X41[7:3] <= 13)?
                 (X415[7:4] <= 1)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:5] <= 4)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 2)?
               (X158[7:4] <= 12)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:4] <= 6)?
           (X50[7:2] <= 18)?
            9
          :
             (X276[7:5] <= 1)?
               (X321[7:4] <= 0)?
                 (X560[7:4] <= 14)?
                  32
                :
                  2
              :
                 (X504[7:6] <= 3)?
                   (X410[7:4] <= 2)?
                     (X365[7:4] <= 6)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/8/accuracy.txt
+ accuracy=7.218e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/8/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/8/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 640 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 220003490.0      0.00       0.0 518823296.0                           6513878.5000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:03 264582310.0      0.00       0.0 563036800.0 net3486                   8768370.0000
    0:00:04 263932300.0      0.00       0.0 556500672.0 net3126                   8734450.0000
    0:00:05 262569770.0      0.00       0.0 553577408.0 net3289                   8684903.0000
    0:00:06 262177320.0      0.00       0.0 553220288.0 net3490                   8669843.0000
    0:00:06 259037720.0      0.00       0.0 550068864.0 net3334                   8549363.0000
    0:00:07 259037720.0      0.00       0.0 550068864.0                           8549363.0000
    0:00:07 259037720.0      0.00       0.0 550068864.0                           8549363.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 259037720.0      0.00       0.0 550068864.0                           8549363.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:08 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:09 258274430.0      0.00       0.0 549546752.0                           8528638.0000
    0:00:10 263911130.0      0.00       0.0 555714176.0 net3516                   8748525.0000
    0:00:11 261599670.0      0.00       0.0 552553472.0 net11166                  8663685.0000
    0:00:11 259637420.0      0.00       0.0 550567552.0 net11180                  8588386.0000
    0:00:12 259637420.0      0.00       0.0 550567552.0                           8588386.0000
    0:00:12 259637420.0      0.00       0.0 550567552.0                           8588386.0000
    0:00:12 259637420.0      0.00       0.0 550567552.0                           8588386.0000
    0:00:12 259637420.0      0.00       0.0 550567552.0                           8588386.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=259637420.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=30960792.000
+ '[' 30960792 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1931 leaf cells, ports, hiers and 1927 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:10:31 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1483
        Number of annotated net delay arcs  :      1483
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999967765720.759766 ns, Total Simulation Time : 4999967765720.759766 ns

======================================================================
Summary:
Total number of nets = 1927
Number of annotated nets = 1927 (100.00%)
Total number of leaf cells = 823
Number of fully annotated leaf cells = 823 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.97 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0123
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/8.sv
+ echo -e '8\t7.218e-01\t259637420.000000\t30960792.000\t0.0123'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/9 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/9/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:3] <= 18)?
     (X56[7:3] <= 9)?
       (X63[7:3] <= 8)?
         (X118[7:5] <= 7)?
           (X88[7:4] <= 6)?
            336
          :
            1
        :
           (X293[7:5] <= 2)?
            3
          :
            3
      :
         (X54[7:3] <= 24)?
           (X51[7:3] <= 23)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:4] <= 9)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:3] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:3] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:2] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 1)?
             (X51[7:4] <= 7)?
               (X54[7:2] <= 8)?
                11
              :
                 (X50[7:3] <= 14)?
                   (X448[7:3] <= 7)?
                     (X435[7:6] <= 1)?
                       (X147[7:5] <= 1)?
                         (X536[7:5] <= 5)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 2)?
                          6
                        :
                          3
                    :
                       (X115[7:5] <= 4)?
                         (X144[7:4] <= 6)?
                           (X357[7:2] <= 2)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 4)?
                       (X485[7:4] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:3] <= 15)?
                     (X187[7:3] <= 4)?
                      1
                    :
                      37
                  :
                     (X54[7:4] <= 6)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:5] <= 5)?
                 (X40[7:3] <= 32)?
                   (X32[7:5] <= 5)?
                    45
                  :
                     (X14[7:4] <= 15)?
                       (X557[7:4] <= 2)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 3)?
                    6
                  :
                     (X300[7:6] <= 0)?
                       (X554[7:3] <= 25)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:4] <= 8)?
               (X498[7:3] <= 0)?
                3
              :
                4
            :
               (X196[7:4] <= 6)?
                 (X214[7:4] <= 6)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 0)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:4] <= 2)?
             (X36[7:5] <= 2)?
               (X214[7:4] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:4] <= 4)?
       (X69[7:4] <= 4)?
         (X560[7:5] <= 3)?
           (X371[7:5] <= 3)?
             (X264[7:5] <= 0)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:2] <= 13)?
                1
              :
                3
          :
             (X158[7:3] <= 18)?
               (X246[7:3] <= 11)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:5] <= 2)?
                  2
                :
                   (X407[7:3] <= 4)?
                    1
                  :
                    1
            :
               (X486[7:5] <= 0)?
                 (X12[7:3] <= 24)?
                   (X89[7:4] <= 5)?
                     (X491[7:5] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:3] <= 10)?
                      10
                    :
                      1
                :
                   (X331[7:4] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:3] <= 0)?
           (X434[7:5] <= 0)?
             (X28[7:3] <= 15)?
               (X343[7:4] <= 2)?
                2
              :
                 (X270[7:5] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:4] <= 2)?
              7
            :
               (X185[7:4] <= 8)?
                10
              :
                1
        :
           (X57[7:4] <= 0)?
             (X257[7:2] <= 40)?
               (X464[7:4] <= 0)?
                 (X175[7:5] <= 1)?
                   (X74[7:4] <= 10)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 6)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:5] <= 0)?
                2
              :
                21
          :
             (X14[7:2] <= 28)?
               (X374[7:3] <= 8)?
                5
              :
                34
            :
               (X40[7:4] <= 13)?
                 (X76[7:3] <= 22)?
                  3
                :
                   (X140[7:4] <= 5)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 4)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:4] <= 9)?
                     (X238[7:6] <= 1)?
                       (X295[7:4] <= 2)?
                         (X141[7:5] <= 1)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 1)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 9)?
         (X37[7:2] <= 39)?
           (X476[7:3] <= 0)?
             (X394[7:6] <= 1)?
               (X102[7:6] <= 2)?
                 (X560[7:4] <= 10)?
                  3
                :
                   (X221[7:3] <= 26)?
                     (X339[7:5] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:3] <= 0)?
                 (X449[7:3] <= 3)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:4] <= 14)?
                    8
                  :
                     (X396[7:3] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 3)?
                   (X100[7:5] <= 2)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:3] <= 17)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:5] <= 0)?
                     (X358[7:4] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:5] <= 0)?
                       (X266[7:5] <= 3)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:4] <= 5)?
              13
            :
               (X42[7:3] <= 17)?
                 (X559[7:5] <= 3)?
                   (X43[7:5] <= 0)?
                     (X440[7:2] <= 7)?
                       (X10[7:5] <= 0)?
                         (X510[7:6] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:4] <= 7)?
                       (X68[7:5] <= 6)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:5] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:4] <= 1)?
                     (X6[7:3] <= 10)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:5] <= 7)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:5] <= 1)?
                  5
                :
                  5
        :
           (X55[7:5] <= 2)?
             (X197[7:5] <= 3)?
               (X41[7:3] <= 13)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 10)?
                  20
                :
                   (X86[7:6] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 1)?
               (X158[7:4] <= 12)?
                27
              :
                 (X454[7:6] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:4] <= 5)?
           (X50[7:3] <= 8)?
            9
          :
             (X276[7:5] <= 1)?
               (X321[7:4] <= 1)?
                 (X560[7:4] <= 13)?
                  32
                :
                  2
              :
                 (X504[7:6] <= 3)?
                   (X410[7:5] <= 0)?
                     (X365[7:4] <= 5)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/9/accuracy.txt
+ accuracy=7.132e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/9/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/9/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 647 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:02 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:02 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:02 227005100.0      0.00       0.0 535742208.0                           6795812.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 227005100.0      0.00       0.0 535742208.0                           6795812.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 264040470.0      0.00       0.0 565479360.0 net3324                   8713470.0000
    0:00:04 264040470.0      0.00       0.0 565435136.0 net3344                   8713470.0000
    0:00:04 263476940.0      0.00       0.0 564738048.0 net3470                   8693506.0000
    0:00:05 263084490.0      0.00       0.0 564407296.0 net3546                   8678446.0000
    0:00:07 261122240.0      0.00       0.0 562620224.0                           8603146.0000
    0:00:07 261122240.0      0.00       0.0 562620224.0                           8603146.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 261122240.0      0.00       0.0 562620224.0                           8603146.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:08 261143850.0      0.00       0.0 562796480.0                           8612541.0000
    0:00:10 264647220.0      0.00       0.0 566694144.0 net11546                  8752224.0000
    0:00:11 262506840.0      0.00       0.0 563941120.0 net3878                   8672288.0000
    0:00:12 262114390.0      0.00       0.0 563836160.0                           8657228.0000
    0:00:12 262114390.0      0.00       0.0 563836160.0                           8657228.0000
    0:00:12 262114390.0      0.00       0.0 563836160.0                           8657228.0000
    0:00:12 262114390.0      0.00       0.0 563836160.0                           8657228.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=262114390.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=30549770.000
+ '[' 30549770 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1951 leaf cells, ports, hiers and 1947 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:12:10 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1507
        Number of annotated net delay arcs  :      1507
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966931932.959961 ns, Total Simulation Time : 4999966931932.959961 ns

======================================================================
Summary:
Total number of nets = 1947
Number of annotated nets = 1947 (100.00%)
Total number of leaf cells = 843
Number of fully annotated leaf cells = 843 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.88 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0124
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/9.sv
+ echo -e '9\t7.132e-01\t262114390.000000\t30549770.000\t0.0124'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/10 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/10/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:3] <= 18)?
     (X56[7:3] <= 9)?
       (X63[7:3] <= 8)?
         (X118[7:5] <= 7)?
           (X88[7:4] <= 6)?
            336
          :
            1
        :
           (X293[7:5] <= 3)?
            3
          :
            3
      :
         (X54[7:3] <= 24)?
           (X51[7:3] <= 23)?
            16
          :
             (X198[7:5] <= 2)?
              4
            :
              24
        :
           (X55[7:4] <= 9)?
            7
          :
            25
    :
       (X51[7:3] <= 14)?
         (X139[7:3] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:3] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 0)?
                   (X453[7:5] <= 2)?
                    28
                  :
                     (X252[7:2] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 1)?
             (X51[7:4] <= 7)?
               (X54[7:2] <= 8)?
                11
              :
                 (X50[7:3] <= 14)?
                   (X448[7:3] <= 7)?
                     (X435[7:6] <= 1)?
                       (X147[7:5] <= 1)?
                         (X536[7:5] <= 5)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 2)?
                          6
                        :
                          3
                    :
                       (X115[7:5] <= 4)?
                         (X144[7:4] <= 5)?
                           (X357[7:2] <= 2)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 4)?
                       (X485[7:4] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:3] <= 15)?
                     (X187[7:3] <= 4)?
                      1
                    :
                      37
                  :
                     (X54[7:4] <= 6)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:5] <= 5)?
                 (X40[7:3] <= 32)?
                   (X32[7:5] <= 5)?
                    45
                  :
                     (X14[7:4] <= 15)?
                       (X557[7:4] <= 2)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:5] <= 3)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 3)?
                    6
                  :
                     (X300[7:6] <= 0)?
                       (X554[7:3] <= 25)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:4] <= 9)?
               (X498[7:3] <= 0)?
                3
              :
                4
            :
               (X196[7:3] <= 13)?
                 (X214[7:4] <= 7)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 0)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:4] <= 2)?
             (X36[7:5] <= 2)?
               (X214[7:4] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:4] <= 4)?
       (X69[7:4] <= 4)?
         (X560[7:5] <= 3)?
           (X371[7:5] <= 3)?
             (X264[7:5] <= 0)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:2] <= 13)?
                1
              :
                3
          :
             (X158[7:3] <= 18)?
               (X246[7:3] <= 11)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:5] <= 2)?
                  2
                :
                   (X407[7:3] <= 4)?
                    1
                  :
                    1
            :
               (X486[7:5] <= 0)?
                 (X12[7:3] <= 24)?
                   (X89[7:4] <= 5)?
                     (X491[7:5] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:3] <= 10)?
                      10
                    :
                      1
                :
                   (X331[7:4] <= 1)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:3] <= 0)?
           (X434[7:5] <= 0)?
             (X28[7:3] <= 15)?
               (X343[7:4] <= 2)?
                2
              :
                 (X270[7:5] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:4] <= 2)?
              7
            :
               (X185[7:3] <= 19)?
                10
              :
                1
        :
           (X57[7:4] <= 0)?
             (X257[7:2] <= 40)?
               (X464[7:4] <= 0)?
                 (X175[7:5] <= 1)?
                   (X74[7:4] <= 10)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 6)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:5] <= 0)?
                2
              :
                21
          :
             (X14[7:2] <= 28)?
               (X374[7:3] <= 8)?
                5
              :
                34
            :
               (X40[7:4] <= 13)?
                 (X76[7:3] <= 22)?
                  3
                :
                   (X140[7:4] <= 5)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 4)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:4] <= 9)?
                     (X238[7:5] <= 3)?
                       (X295[7:4] <= 2)?
                         (X141[7:5] <= 1)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 1)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 10)?
         (X37[7:3] <= 18)?
           (X476[7:3] <= 0)?
             (X394[7:6] <= 1)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 10)?
                  3
                :
                   (X221[7:3] <= 26)?
                     (X339[7:5] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:4] <= 0)?
                 (X449[7:2] <= 5)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:4] <= 13)?
                    8
                  :
                     (X396[7:3] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:5] <= 3)?
                   (X100[7:5] <= 2)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:3] <= 17)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:5] <= 0)?
                     (X358[7:4] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 0)?
                       (X266[7:5] <= 3)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:4] <= 5)?
              13
            :
               (X42[7:3] <= 17)?
                 (X559[7:5] <= 3)?
                   (X43[7:5] <= 0)?
                     (X440[7:3] <= 3)?
                       (X10[7:5] <= 0)?
                         (X510[7:6] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:4] <= 7)?
                       (X68[7:5] <= 6)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:5] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:4] <= 2)?
                     (X6[7:4] <= 5)?
                       (X133[7:4] <= 12)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:4] <= 13)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 2)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:5] <= 1)?
                  5
                :
                  5
        :
           (X55[7:5] <= 2)?
             (X197[7:5] <= 3)?
               (X41[7:3] <= 13)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:6] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 1)?
               (X158[7:4] <= 12)?
                27
              :
                 (X454[7:6] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:4] <= 5)?
           (X50[7:3] <= 8)?
            9
          :
             (X276[7:5] <= 1)?
               (X321[7:4] <= 1)?
                 (X560[7:4] <= 13)?
                  32
                :
                  2
              :
                 (X504[7:6] <= 3)?
                   (X410[7:5] <= 0)?
                     (X365[7:4] <= 5)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/10/accuracy.txt
+ accuracy=7.108e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/10/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/10/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 643 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 230453630.0      0.00       0.0 537732096.0                           6847428.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 270606180.0      0.00       0.0 572899072.0 net3585                   8908598.0000
    0:00:05 270606180.0      0.00       0.0 572658688.0 net3134                   8908598.0000
    0:00:05 270336710.0      0.00       0.0 571545920.0 net2914                   8894278.0000
    0:00:06 270336710.0      0.00       0.0 571441664.0 net3213                   8894278.0000
    0:00:07 266804660.0      0.00       0.0 567702784.0 net3002                   8758739.0000
    0:00:08 266804660.0      0.00       0.0 567631680.0                           8758739.0000
    0:00:08 266804660.0      0.00       0.0 567631680.0                           8758739.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 266804660.0      0.00       0.0 567631680.0                           8758739.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:09 265998150.0      0.00       0.0 566496512.0                           8719224.0000
    0:00:11 268581270.0      0.00       0.0 569870272.0 net11251                  8819471.0000
    0:00:12 267175500.0      0.00       0.0 567720000.0 net3577                   8764404.0000
    0:00:13 266390600.0      0.00       0.0 566914112.0                           8734284.0000
    0:00:13 266390600.0      0.00       0.0 566914112.0                           8734284.0000
    0:00:13 266390600.0      0.00       0.0 566914112.0                           8734284.0000
    0:00:13 266390600.0      0.00       0.0 566914112.0                           8734284.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=266390600.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=26205816.000
+ '[' 26205816 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading work.AND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1959 leaf cells, ports, hiers and 1955 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:13:50 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1530
        Number of annotated net delay arcs  :      1530
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966522198.440430 ns, Total Simulation Time : 4999966522198.440430 ns

======================================================================
Summary:
Total number of nets = 1955
Number of annotated nets = 1955 (100.00%)
Total number of leaf cells = 851
Number of fully annotated leaf cells = 851 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.94 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0126
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/10.sv
+ echo -e '10\t7.108e-01\t266390600.000000\t26205816.000\t0.0126'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/11 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/11/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:3] <= 19)?
     (X56[7:3] <= 9)?
       (X63[7:3] <= 8)?
         (X118[7:5] <= 8)?
           (X88[7:4] <= 6)?
            336
          :
            1
        :
           (X293[7:5] <= 3)?
            3
          :
            3
      :
         (X54[7:3] <= 25)?
           (X51[7:3] <= 23)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:4] <= 9)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:3] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:3] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 0)?
                   (X453[7:6] <= 1)?
                    28
                  :
                     (X252[7:2] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 1)?
             (X51[7:4] <= 7)?
               (X54[7:2] <= 8)?
                11
              :
                 (X50[7:3] <= 15)?
                   (X448[7:3] <= 7)?
                     (X435[7:5] <= 1)?
                       (X147[7:4] <= 7)?
                         (X536[7:4] <= 10)?
                          32
                        :
                          1
                      :
                         (X554[7:4] <= 7)?
                          6
                        :
                          3
                    :
                       (X115[7:5] <= 4)?
                         (X144[7:4] <= 5)?
                           (X357[7:2] <= 2)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 4)?
                       (X485[7:4] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:3] <= 15)?
                     (X187[7:3] <= 4)?
                      1
                    :
                      37
                  :
                     (X54[7:4] <= 6)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 2)?
                        24
                      :
                        1
            :
               (X560[7:4] <= 10)?
                 (X40[7:3] <= 32)?
                   (X32[7:5] <= 5)?
                    45
                  :
                     (X14[7:4] <= 15)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 3)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:3] <= 24)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:4] <= 9)?
               (X498[7:2] <= 0)?
                3
              :
                4
            :
               (X196[7:4] <= 6)?
                 (X214[7:4] <= 7)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 1)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:4] <= 2)?
             (X36[7:5] <= 2)?
               (X214[7:4] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:3] <= 6)?
              2
            :
              3
  :
     (X65[7:4] <= 4)?
       (X69[7:4] <= 4)?
         (X560[7:6] <= 1)?
           (X371[7:5] <= 3)?
             (X264[7:4] <= 4)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:5] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:2] <= 13)?
                1
              :
                3
          :
             (X158[7:3] <= 18)?
               (X246[7:3] <= 11)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:4] <= 2)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 5)?
                     (X491[7:5] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:3] <= 10)?
                      10
                    :
                      1
                :
                   (X331[7:4] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:3] <= 0)?
           (X434[7:5] <= 0)?
             (X28[7:3] <= 16)?
               (X343[7:4] <= 3)?
                2
              :
                 (X270[7:5] <= 0)?
                  2
                :
                  2
            :
               (X77[7:2] <= 63)?
                103
              :
                1
          :
             (X276[7:4] <= 2)?
              7
            :
               (X185[7:3] <= 18)?
                10
              :
                1
        :
           (X57[7:4] <= 0)?
             (X257[7:2] <= 40)?
               (X464[7:4] <= 1)?
                 (X175[7:6] <= 0)?
                   (X74[7:4] <= 10)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 7)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:2] <= 29)?
               (X374[7:2] <= 16)?
                5
              :
                34
            :
               (X40[7:4] <= 13)?
                 (X76[7:3] <= 22)?
                  3
                :
                   (X140[7:4] <= 5)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 4)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:4] <= 9)?
                     (X238[7:6] <= 2)?
                       (X295[7:4] <= 3)?
                         (X141[7:5] <= 1)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 1)?
                           (X117[7:5] <= 2)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:2] <= 19)?
         (X37[7:2] <= 39)?
           (X476[7:3] <= 0)?
             (X394[7:6] <= 1)?
               (X102[7:6] <= 2)?
                 (X560[7:4] <= 10)?
                  3
                :
                   (X221[7:3] <= 25)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:3] <= 1)?
                 (X449[7:3] <= 3)?
                   (X387[7:3] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:4] <= 14)?
                    8
                  :
                     (X396[7:3] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:5] <= 3)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:3] <= 16)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:5] <= 0)?
                     (X358[7:4] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 0)?
                       (X266[7:5] <= 3)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 1)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:4] <= 5)?
              13
            :
               (X42[7:3] <= 17)?
                 (X559[7:5] <= 3)?
                   (X43[7:5] <= 1)?
                     (X440[7:2] <= 8)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 5)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:4] <= 7)?
                       (X68[7:6] <= 3)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:5] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:4] <= 1)?
                     (X6[7:4] <= 5)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 1)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:5] <= 8)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:5] <= 3)?
                  5
                :
                  5
        :
           (X55[7:4] <= 8)?
             (X197[7:5] <= 2)?
               (X41[7:3] <= 13)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:5] <= 5)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 2)?
               (X158[7:4] <= 12)?
                27
              :
                 (X454[7:5] <= 4)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:4] <= 5)?
           (X50[7:2] <= 19)?
            9
          :
             (X276[7:5] <= 1)?
               (X321[7:4] <= 0)?
                 (X560[7:4] <= 14)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 5)?
                   (X410[7:5] <= 0)?
                     (X365[7:4] <= 6)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/11/accuracy.txt
+ accuracy=7.085e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/11/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/11/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 639 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 227880770.0      0.00       0.0 538470912.0                           6639337.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 272447730.0      0.00       0.0 584833216.0 net3337                   8988090.0000
    0:00:04 272447730.0      0.00       0.0 584659456.0 net3251                   8988090.0000
    0:00:04 272219310.0      0.00       0.0 583642048.0 net3276                   8978202.0000
    0:00:06 271826860.0      0.00       0.0 583251904.0 net3568                   8963142.0000
    0:00:06 269015320.0      0.00       0.0 579743424.0 net3516                   8853008.0000
    0:00:07 269015320.0      0.00       0.0 579596992.0 net2951                   8853008.0000
    0:00:07 269015320.0      0.00       0.0 579596992.0                           8853008.0000
    0:00:07 269015320.0      0.00       0.0 579596992.0                           8853008.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 269015320.0      0.00       0.0 579596992.0                           8853008.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 268208810.0      0.00       0.0 578485440.0                           8813493.0000
    0:00:09 270955960.0      0.00       0.0 581173504.0 net3181                   8918913.0000
    0:00:12 270563510.0      0.00       0.0 580781696.0 net3568                   8903853.0000
    0:00:14 268208810.0      0.00       0.0 578665472.0                           8813493.0000
    0:00:14 268208810.0      0.00       0.0 578665472.0                           8813493.0000
    0:00:14 268208810.0      0.00       0.0 578665472.0                           8813493.0000
    0:00:14 268208810.0      0.00       0.0 578665472.0                           8813493.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=268208810.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=27800548.000
+ '[' 27800548 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading work.AND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1968 leaf cells, ports, hiers and 1964 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:15:35 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1551
        Number of annotated net delay arcs  :      1551
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965540379.200195 ns, Total Simulation Time : 4999965540379.200195 ns

======================================================================
Summary:
Total number of nets = 1964
Number of annotated nets = 1964 (100.00%)
Total number of leaf cells = 860
Number of fully annotated leaf cells = 860 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.95 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0127
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/11.sv
+ echo -e '11\t7.085e-01\t268208810.000000\t27800548.000\t0.0127'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/12 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/12/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:3] <= 18)?
     (X56[7:2] <= 18)?
       (X63[7:3] <= 8)?
         (X118[7:5] <= 7)?
           (X88[7:4] <= 6)?
            336
          :
            1
        :
           (X293[7:5] <= 3)?
            3
          :
            3
      :
         (X54[7:3] <= 24)?
           (X51[7:3] <= 23)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:4] <= 9)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:3] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:3] <= 1)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:2] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 1)?
             (X51[7:4] <= 7)?
               (X54[7:2] <= 8)?
                11
              :
                 (X50[7:3] <= 14)?
                   (X448[7:3] <= 7)?
                     (X435[7:6] <= 1)?
                       (X147[7:5] <= 2)?
                         (X536[7:4] <= 10)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 2)?
                          6
                        :
                          3
                    :
                       (X115[7:5] <= 4)?
                         (X144[7:4] <= 5)?
                           (X357[7:2] <= 2)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:6] <= 3)?
                       (X485[7:4] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:4] <= 7)?
                     (X187[7:3] <= 4)?
                      1
                    :
                      37
                  :
                     (X54[7:4] <= 7)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:5] <= 0)?
                        24
                      :
                        1
            :
               (X560[7:5] <= 5)?
                 (X40[7:3] <= 32)?
                   (X32[7:6] <= 2)?
                    45
                  :
                     (X14[7:4] <= 15)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 4)?
                    6
                  :
                     (X300[7:6] <= 0)?
                       (X554[7:2] <= 50)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:4] <= 8)?
               (X498[7:3] <= 0)?
                3
              :
                4
            :
               (X196[7:4] <= 6)?
                 (X214[7:4] <= 6)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:6] <= 0)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 6)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 2)?
             (X36[7:5] <= 2)?
               (X214[7:4] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:4] <= 5)?
       (X69[7:4] <= 4)?
         (X560[7:6] <= 2)?
           (X371[7:6] <= 1)?
             (X264[7:5] <= 0)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:6] <= 0)?
              18
            :
               (X507[7:2] <= 13)?
                1
              :
                3
          :
             (X158[7:3] <= 18)?
               (X246[7:3] <= 11)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:3] <= 4)?
                    1
                  :
                    1
            :
               (X486[7:5] <= 0)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 5)?
                     (X491[7:5] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:3] <= 10)?
                      10
                    :
                      1
                :
                   (X331[7:4] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:3] <= 0)?
           (X434[7:5] <= 0)?
             (X28[7:3] <= 15)?
               (X343[7:4] <= 3)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:2] <= 63)?
                103
              :
                1
          :
             (X276[7:4] <= 2)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:4] <= 0)?
             (X257[7:2] <= 40)?
               (X464[7:3] <= 1)?
                 (X175[7:6] <= 0)?
                   (X74[7:4] <= 10)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 6)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:5] <= 0)?
                2
              :
                21
          :
             (X14[7:2] <= 28)?
               (X374[7:2] <= 16)?
                5
              :
                34
            :
               (X40[7:4] <= 13)?
                 (X76[7:3] <= 22)?
                  3
                :
                   (X140[7:4] <= 5)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 4)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:4] <= 9)?
                     (X238[7:6] <= 2)?
                       (X295[7:4] <= 2)?
                         (X141[7:5] <= 1)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 1)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:2] <= 19)?
         (X37[7:2] <= 39)?
           (X476[7:3] <= 0)?
             (X394[7:6] <= 1)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 10)?
                  3
                :
                   (X221[7:3] <= 25)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:3] <= 1)?
                 (X449[7:2] <= 5)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:4] <= 14)?
                    8
                  :
                     (X396[7:3] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 3)?
                   (X100[7:5] <= 2)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:3] <= 16)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:5] <= 0)?
                     (X358[7:4] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 0)?
                       (X266[7:5] <= 3)?
                        3
                      :
                        1
                    :
                       (X128[7:4] <= 2)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:4] <= 5)?
              13
            :
               (X42[7:3] <= 16)?
                 (X559[7:5] <= 3)?
                   (X43[7:5] <= 0)?
                     (X440[7:2] <= 8)?
                       (X10[7:5] <= 0)?
                         (X510[7:6] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:4] <= 7)?
                       (X68[7:6] <= 3)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:4] <= 1)?
                     (X6[7:4] <= 5)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 1)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:5] <= 7)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:5] <= 1)?
                  5
                :
                  5
        :
           (X55[7:4] <= 9)?
             (X197[7:5] <= 2)?
               (X41[7:3] <= 13)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:6] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 1)?
               (X158[7:4] <= 12)?
                27
              :
                 (X454[7:6] <= 2)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:4] <= 5)?
           (X50[7:2] <= 18)?
            9
          :
             (X276[7:5] <= 1)?
               (X321[7:4] <= 0)?
                 (X560[7:4] <= 14)?
                  32
                :
                  2
              :
                 (X504[7:6] <= 4)?
                   (X410[7:4] <= 1)?
                     (X365[7:4] <= 6)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/12/accuracy.txt
+ accuracy=6.936e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/12/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/12/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 646 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 216787270.0      0.00       0.0 510640320.0                           6481802.5000
    0:00:02 216787270.0      0.00       0.0 510640320.0                           6481802.5000
    0:00:02 216787270.0      0.00       0.0 510640320.0                           6481802.5000
    0:00:02 216787270.0      0.00       0.0 510640320.0                           6481802.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 216703440.0      0.00       0.0 509709472.0                           6482050.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 253738810.0      0.00       0.0 540096640.0 net3737                   8399708.0000
    0:00:04 253738810.0      0.00       0.0 539844672.0 net3289                   8399708.0000
    0:00:05 252390380.0      0.00       0.0 538706816.0 net2827                   8349624.0000
    0:00:05 250428130.0      0.00       0.0 537178368.0 net2964                   8274324.5000
    0:00:06 250428130.0      0.00       0.0 537147840.0                           8274324.5000
    0:00:06 250428130.0      0.00       0.0 537147840.0                           8274324.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 250428130.0      0.00       0.0 537147840.0                           8274324.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:08 250035680.0      0.00       0.0 536771200.0                           8259264.5000
    0:00:09 254581050.0      0.00       0.0 541128896.0 net2818                   8434811.0000
    0:00:10 254188600.0      0.00       0.0 540784512.0 net3266                   8419751.0000
    0:00:11 251049000.0      0.00       0.0 537998528.0 net10784                  8299272.0000
    0:00:12 251049000.0      0.00       0.0 537998528.0                           8299272.0000
    0:00:12 251049000.0      0.00       0.0 537998528.0                           8299272.0000
    0:00:12 251049000.0      0.00       0.0 537998528.0                           8299272.0000
    0:00:12 251049000.0      0.00       0.0 537998528.0                           8299272.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=251049000.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=27505082.000
+ '[' 27505082 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1904 leaf cells, ports, hiers and 1900 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:17:17 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1433
        Number of annotated net delay arcs  :      1433
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965180953.209961 ns, Total Simulation Time : 4999965180953.209961 ns

======================================================================
Summary:
Total number of nets = 1900
Number of annotated nets = 1900 (100.00%)
Total number of leaf cells = 796
Number of fully annotated leaf cells = 796 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.79 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0117
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/12.sv
+ echo -e '12\t6.936e-01\t251049000.000000\t27505082.000\t0.0117'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/13 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/13/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 9)?
       (X63[7:4] <= 3)?
         (X118[7:5] <= 5)?
           (X88[7:5] <= 4)?
            336
          :
            1
        :
           (X293[7:6] <= 0)?
            3
          :
            3
      :
         (X54[7:4] <= 10)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:4] <= 9)?
            7
          :
            25
    :
       (X51[7:3] <= 16)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:5] <= 1)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:5] <= 7)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 6)?
               (X54[7:3] <= 4)?
                11
              :
                 (X50[7:3] <= 14)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 3)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 2)?
                          6
                        :
                          3
                    :
                       (X115[7:5] <= 4)?
                         (X144[7:4] <= 2)?
                           (X357[7:2] <= 2)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 1)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:5] <= 4)?
                     (X187[7:5] <= 0)?
                      1
                    :
                      37
                  :
                     (X54[7:5] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 2)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 3)?
                    45
                  :
                     (X14[7:5] <= 5)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:5] <= 3)?
                   (X492[7:5] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 0)?
                    6
                  :
                     (X300[7:6] <= 0)?
                       (X554[7:4] <= 10)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:6] <= 1)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:5] <= 2)?
                 (X214[7:6] <= 0)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 0)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 2)?
             (X36[7:5] <= 1)?
               (X214[7:5] <= 0)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 1)?
       (X69[7:4] <= 1)?
         (X560[7:5] <= 1)?
           (X371[7:6] <= 0)?
             (X264[7:5] <= 0)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:4] <= 8)?
                  109
                :
                  1
              :
                 (X203[7:5] <= 2)?
                  2
                :
                   (X407[7:6] <= 0)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 5)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 2)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:5] <= 0)?
             (X28[7:4] <= 8)?
               (X343[7:4] <= 2)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:2] <= 64)?
                103
              :
                1
          :
             (X276[7:4] <= 2)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:6] <= 0)?
             (X257[7:6] <= 1)?
               (X464[7:6] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 7)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:5] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 6)?
               (X374[7:5] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:6] <= 1)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:5] <= 4)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 1)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:6] <= 0)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:5] <= 8)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 9)?
         (X37[7:3] <= 19)?
           (X476[7:5] <= 0)?
             (X394[7:6] <= 1)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 5)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:4] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:4] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 0)?
                   (X100[7:6] <= 0)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:5] <= 3)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:6] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 0)?
                       (X266[7:5] <= 3)?
                        3
                      :
                        1
                    :
                       (X128[7:4] <= 2)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:4] <= 1)?
              13
            :
               (X42[7:5] <= 4)?
                 (X559[7:5] <= 4)?
                   (X43[7:6] <= 0)?
                     (X440[7:3] <= 3)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:6] <= 0)?
                       (X68[7:6] <= 2)?
                         (X418[7:3] <= 4)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:6] <= 0)?
                     (X6[7:4] <= 2)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:5] <= 5)?
                        4
                      :
                        2
                    :
                       (X555[7:4] <= 0)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:6] <= 0)?
               (X41[7:4] <= 5)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:5] <= 2)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 2)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:6] <= 0)?
           (X50[7:3] <= 9)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 4)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:5] <= 0)?
                     (X365[7:5] <= 3)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:4] <= 2)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/13/accuracy.txt
+ accuracy=6.912e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/13/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/13/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 734 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:02 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:02 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:02 206047020.0      0.00       0.0 481152448.0                           6115366.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 206047020.0      0.00       0.0 481152448.0                           6115366.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 252303270.0      0.00       0.0 527405824.0 net3284                   8440332.0000
    0:00:04 252032070.0      0.00       0.0 525175040.0 net3249                   8435125.0000
    0:00:05 250233850.0      0.00       0.0 522790272.0 net3338                   8364997.5000
    0:00:06 246701800.0      0.00       0.0 519351072.0 net2888                   8229458.5000
    0:00:06 245916900.0      0.00       0.0 518684512.0 net3159                   8199338.5000
    0:00:07 245916900.0      0.00       0.0 518667072.0                           8199338.5000
    0:00:07 245916900.0      0.00       0.0 518667072.0                           8199338.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 245916900.0      0.00       0.0 518667072.0                           8199338.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:08 244368710.0      0.00       0.0 517598304.0                           8148494.0000
    0:00:10 252260930.0      0.00       0.0 525268352.0 net3281                   8468482.0000
    0:00:11 249841840.0      0.00       0.0 522031296.0 net2752                   8373407.5000
    0:00:12 246702240.0      0.00       0.0 519265312.0 net10570                  8252928.0000
    0:00:13 246702240.0      0.00       0.0 519265312.0                           8252928.0000
    0:00:13 246702240.0      0.00       0.0 519265312.0                           8252928.0000
    0:00:13 246702240.0      0.00       0.0 519265312.0                           8252928.0000
    0:00:13 246702240.0      0.00       0.0 519265312.0                           8252928.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=246702240.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=30382592.000
+ '[' 30382592 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1880 leaf cells, ports, hiers and 1876 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:18:57 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1380
        Number of annotated net delay arcs  :      1380
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965785899.459961 ns, Total Simulation Time : 4999965785899.459961 ns

======================================================================
Summary:
Total number of nets = 1876
Number of annotated nets = 1876 (100.00%)
Total number of leaf cells = 772
Number of fully annotated leaf cells = 772 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.70 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0118
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/13.sv
+ echo -e '13\t6.912e-01\t246702240.000000\t30382592.000\t0.0118'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/14 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/14/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 8)?
       (X63[7:3] <= 7)?
         (X118[7:6] <= 1)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:5] <= 1)?
            3
          :
            3
      :
         (X54[7:4] <= 11)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:4] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 1)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:4] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 7)?
               (X54[7:3] <= 3)?
                11
              :
                 (X50[7:4] <= 8)?
                   (X448[7:5] <= 3)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 4)?
                         (X536[7:5] <= 3)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 4)?
                          6
                        :
                          3
                    :
                       (X115[7:5] <= 3)?
                         (X144[7:4] <= 3)?
                           (X357[7:2] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 1)?
                       (X485[7:5] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:5] <= 4)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:5] <= 1)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 2)?
                        24
                      :
                        1
            :
               (X560[7:5] <= 5)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 2)?
                    45
                  :
                     (X14[7:5] <= 6)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 1)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:4] <= 10)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 1)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 3)?
             (X36[7:5] <= 1)?
               (X214[7:5] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:5] <= 2)?
       (X69[7:4] <= 0)?
         (X560[7:5] <= 2)?
           (X371[7:5] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:3] <= 11)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:5] <= 2)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:3] <= 2)?
                 (X12[7:2] <= 47)?
                   (X89[7:4] <= 4)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 2)?
                      10
                    :
                      1
                :
                   (X331[7:4] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:5] <= 0)?
             (X28[7:4] <= 9)?
               (X343[7:4] <= 3)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:4] <= 2)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 1)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 7)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 12)?
                 (X76[7:5] <= 6)?
                  3
                :
                   (X140[7:5] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:4] <= 9)?
                    3
                  :
                    10
                :
                   (X552[7:5] <= 4)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 0)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:6] <= 0)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 9)?
         (X37[7:3] <= 17)?
           (X476[7:5] <= 0)?
             (X394[7:5] <= 1)?
               (X102[7:6] <= 2)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 5)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:4] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:5] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:5] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:5] <= 2)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:6] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 0)?
                       (X266[7:6] <= 2)?
                        3
                      :
                        1
                    :
                       (X128[7:4] <= 2)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 8)?
                 (X559[7:5] <= 3)?
                   (X43[7:6] <= 0)?
                     (X440[7:3] <= 3)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:5] <= 2)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:5] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:5] <= 4)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 8)?
             (X197[7:5] <= 0)?
               (X41[7:4] <= 5)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:5] <= 4)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:2] <= 19)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:5] <= 6)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:5] <= 0)?
                     (X365[7:5] <= 3)?
                      3
                    :
                      13
                  :
                     (X301[7:4] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/14/accuracy.txt
+ accuracy=6.889e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/14/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/14/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 711 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:02 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:02 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 205581860.0      0.00       0.0 485712896.0                           6124380.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 249075440.0      0.00       0.0 521843584.0 net3217                   8334572.0000
    0:00:04 249075440.0      0.00       0.0 521640288.0 net2791                   8334572.0000
    0:00:05 246121500.0      0.00       0.0 517528064.0 net2955                   8215389.5000
    0:00:06 245729050.0      0.00       0.0 517248480.0 net3517                   8200330.0000
    0:00:07 241412100.0      0.00       0.0 513162080.0                           8034671.0000
    0:00:07 241412100.0      0.00       0.0 513162080.0                           8034671.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 241412100.0      0.00       0.0 513162080.0                           8034671.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:09 240213140.0      0.00       0.0 511544928.0                           7980096.0000
    0:00:10 247976120.0      0.00       0.0 518709536.0 net2963                   8280455.0000
    0:00:10 246842010.0      0.00       0.0 516859968.0 net2955                   8240794.5000
    0:00:11 246449560.0      0.00       0.0 516578752.0 net10845                  8225734.5000
    0:00:13 240955260.0      0.00       0.0 511226944.0                           8014896.0000
    0:00:13 240955260.0      0.00       0.0 511226944.0                           8014896.0000
    0:00:13 240955260.0      0.00       0.0 511226944.0                           8014896.0000
    0:00:13 240955260.0      0.00       0.0 511226944.0                           8014896.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=240955260.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=28889312.000
+ '[' 28889312 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1870 leaf cells, ports, hiers and 1866 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:20:38 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1363
        Number of annotated net delay arcs  :      1363
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999971731818.959961 ns, Total Simulation Time : 4999971731818.959961 ns

======================================================================
Summary:
Total number of nets = 1866
Number of annotated nets = 1866 (100.00%)
Total number of leaf cells = 762
Number of fully annotated leaf cells = 762 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.99 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0115
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/14.sv
+ echo -e '14\t6.889e-01\t240955260.000000\t28889312.000\t0.0115'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/15 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/15/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 8)?
       (X63[7:3] <= 7)?
         (X118[7:6] <= 1)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:5] <= 1)?
            3
          :
            3
      :
         (X54[7:4] <= 11)?
           (X51[7:5] <= 4)?
            16
          :
             (X198[7:6] <= 2)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:4] <= 7)?
         (X139[7:4] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 1)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 6)?
               (X54[7:3] <= 3)?
                11
              :
                 (X50[7:3] <= 15)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 4)?
                         (X536[7:5] <= 2)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 4)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 2)?
                           (X357[7:2] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 1)?
                       (X485[7:5] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 2)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:5] <= 1)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 2)?
                        24
                      :
                        1
            :
               (X560[7:5] <= 5)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 2)?
                    45
                  :
                     (X14[7:5] <= 6)?
                       (X557[7:4] <= 2)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 1)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:4] <= 10)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:5] <= 2)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 1)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 2)?
             (X36[7:5] <= 2)?
               (X214[7:5] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 1)?
       (X69[7:4] <= 0)?
         (X560[7:5] <= 2)?
           (X371[7:5] <= 0)?
             (X264[7:5] <= 2)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:3] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 4)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 1)?
                      10
                    :
                      1
                :
                   (X331[7:4] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:5] <= 0)?
             (X28[7:5] <= 4)?
               (X343[7:5] <= 1)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:4] <= 2)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 1)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:6] <= 2)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 12)?
                 (X76[7:5] <= 6)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:5] <= 4)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 0)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:6] <= 0)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 9)?
         (X37[7:3] <= 17)?
           (X476[7:5] <= 0)?
             (X394[7:6] <= 1)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 5)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:4] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:6] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 1)?
                   (X100[7:5] <= 2)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:5] <= 2)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:6] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 0)?
                       (X266[7:6] <= 2)?
                        3
                      :
                        1
                    :
                       (X128[7:4] <= 2)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 8)?
                 (X559[7:4] <= 7)?
                   (X43[7:6] <= 0)?
                     (X440[7:3] <= 3)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 4)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:6] <= 0)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:5] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 0)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:5] <= 0)?
               (X41[7:4] <= 5)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:6] <= 0)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 2)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:2] <= 19)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:5] <= 6)?
                  32
                :
                  2
              :
                 (X504[7:6] <= 1)?
                   (X410[7:6] <= 0)?
                     (X365[7:5] <= 3)?
                      3
                    :
                      13
                  :
                     (X301[7:4] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/15/accuracy.txt
+ accuracy=6.881e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/15/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/15/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 725 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 216675990.0      0.00       0.0 509294656.0                           6301753.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 259735700.0      0.00       0.0 546671360.0 net3325                   8548350.0000
    0:00:05 259735700.0      0.00       0.0 546648128.0 net3002                   8548350.0000
    0:00:06 256560390.0      0.00       0.0 541917376.0 net3502                   8419012.0000
    0:00:07 254205690.0      0.00       0.0 539686464.0 net3328                   8328652.5000
    0:00:08 254205690.0      0.00       0.0 539668736.0                           8328652.5000
    0:00:08 254205690.0      0.00       0.0 539668736.0                           8328652.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 254205690.0      0.00       0.0 539668736.0                           8328652.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:09 253199420.0      0.00       0.0 538424960.0                           8288377.5000
    0:00:10 258850680.0      0.00       0.0 543613440.0 net3496                   8517927.0000
    0:00:11 258458230.0      0.00       0.0 543226304.0 net11818                  8502867.0000
    0:00:12 256317850.0      0.00       0.0 540622976.0 net3496                   8422931.0000
    0:00:14 254748050.0      0.00       0.0 539176640.0                           8362692.0000
    0:00:14 254748050.0      0.00       0.0 539176640.0                           8362692.0000
    0:00:14 254748050.0      0.00       0.0 539176640.0                           8362692.0000
    0:00:14 254748050.0      0.00       0.0 539176640.0                           8362692.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=254748050.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=31191392.000
+ '[' 31191392 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1923 leaf cells, ports, hiers and 1919 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:22:23 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1466
        Number of annotated net delay arcs  :      1466
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999963219764.910156 ns, Total Simulation Time : 4999963219764.910156 ns

======================================================================
Summary:
Total number of nets = 1919
Number of annotated nets = 1919 (100.00%)
Total number of leaf cells = 815
Number of fully annotated leaf cells = 815 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.00 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0120
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/15.sv
+ echo -e '15\t6.881e-01\t254748050.000000\t31191392.000\t0.0120'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/16 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/16/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:6] <= 1)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:5] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 3)?
           (X51[7:5] <= 2)?
            16
          :
             (X198[7:5] <= 2)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:4] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 1)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 6)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 6)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 2)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 3)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 3)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 2)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 1)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 2)?
                    45
                  :
                     (X14[7:5] <= 5)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:5] <= 2)?
                   (X492[7:5] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 1)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:5] <= 3)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:6] <= 0)?
           (X41[7:5] <= 2)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:4] <= 1)?
             (X36[7:5] <= 1)?
               (X214[7:5] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:5] <= 2)?
       (X69[7:5] <= 0)?
         (X560[7:6] <= 0)?
           (X371[7:5] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 24)?
                   (X89[7:4] <= 3)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 2)?
                      10
                    :
                      1
                :
                   (X331[7:4] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:5] <= 0)?
             (X28[7:4] <= 8)?
               (X343[7:5] <= 1)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:5] <= 1)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 0)?
               (X464[7:5] <= 0)?
                 (X175[7:5] <= 0)?
                   (X74[7:5] <= 2)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 7)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:5] <= 4)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:5] <= 3)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 1)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:6] <= 0)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 9)?
         (X37[7:3] <= 17)?
           (X476[7:5] <= 0)?
             (X394[7:5] <= 0)?
               (X102[7:6] <= 2)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 4)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:5] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:5] <= 3)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:6] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:5] <= 0)?
                       (X266[7:6] <= 2)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 8)?
                 (X559[7:5] <= 3)?
                   (X43[7:5] <= 0)?
                     (X440[7:4] <= 1)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:5] <= 2)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:6] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 0)?
                        4
                      :
                        2
                    :
                       (X555[7:4] <= 0)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:6] <= 0)?
               (X41[7:4] <= 5)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 0)?
                4
              :
                 (X50[7:4] <= 10)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 2)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:3] <= 9)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:6] <= 0)?
                     (X365[7:5] <= 3)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:4] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/16/accuracy.txt
+ accuracy=6.810e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/16/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/16/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 730 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 206573110.0      0.00       0.0 486320192.0                           6144793.5000
    0:00:03 206573110.0      0.00       0.0 486320192.0                           6144793.5000
    0:00:03 206573110.0      0.00       0.0 486320192.0                           6144793.5000
    0:00:03 206573110.0      0.00       0.0 486320192.0                           6144793.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 206553670.0      0.00       0.0 486614528.0                           6149756.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 249860750.0      0.00       0.0 522318560.0 net2681                   8285170.5000
    0:00:05 249817970.0      0.00       0.0 521633248.0 net3300                   8289850.5000
    0:00:05 248019750.0      0.00       0.0 519132384.0 net3003                   8219723.5000
    0:00:06 247627300.0      0.00       0.0 518699040.0 net3373                   8204663.5000
    0:00:06 244487700.0      0.00       0.0 515643456.0 net3548                   8084184.5000
    0:00:08 244316620.0      0.00       0.0 515444800.0                           8079280.0000
    0:00:08 244316620.0      0.00       0.0 515444800.0                           8079280.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 244316620.0      0.00       0.0 515444800.0                           8079280.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:09 242703600.0      0.00       0.0 513396000.0                           8000250.5000
    0:00:10 248896780.0      0.00       0.0 519051072.0 net4151                   8240369.5000
    0:00:12 247206190.0      0.00       0.0 517307072.0 net11117                  8180477.0000
    0:00:12 244066590.0      0.00       0.0 514398368.0 net11122                  8059997.5000
    0:00:13 243674140.0      0.00       0.0 513991936.0                           8044937.5000
    0:00:13 243674140.0      0.00       0.0 513991936.0                           8044937.5000
    0:00:13 243674140.0      0.00       0.0 513991936.0                           8044937.5000
    0:00:13 243674140.0      0.00       0.0 513991936.0                           8044937.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=243674140.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=31108984.000
+ '[' 31108984 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1880 leaf cells, ports, hiers and 1876 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:24:05 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1374
        Number of annotated net delay arcs  :      1374
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999967135314.459961 ns, Total Simulation Time : 4999967135314.459961 ns

======================================================================
Summary:
Total number of nets = 1876
Number of annotated nets = 1876 (100.00%)
Total number of leaf cells = 772
Number of fully annotated leaf cells = 772 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.96 MB
CPU usage for this session: 16 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0114
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/16.sv
+ echo -e '16\t6.810e-01\t243674140.000000\t31108984.000\t0.0114'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/17 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/17/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 7)?
       (X63[7:3] <= 7)?
         (X118[7:6] <= 1)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:5] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 3)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 2)?
              4
            :
              24
        :
           (X55[7:4] <= 9)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:5] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 5)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 6)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 2)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 3)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 3)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 2)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 1)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 2)?
                    45
                  :
                     (X14[7:5] <= 5)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 1)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:5] <= 3)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 2)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:4] <= 1)?
             (X36[7:5] <= 1)?
               (X214[7:5] <= 0)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 1)?
       (X69[7:5] <= 0)?
         (X560[7:6] <= 0)?
           (X371[7:6] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:5] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 4)?
               (X246[7:5] <= 3)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 24)?
                   (X89[7:4] <= 4)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 2)?
                      10
                    :
                      1
                :
                   (X331[7:4] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:5] <= 0)?
             (X28[7:4] <= 8)?
               (X343[7:5] <= 1)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 32)?
                103
              :
                1
          :
             (X276[7:5] <= 1)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 0)?
               (X464[7:5] <= 0)?
                 (X175[7:5] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 7)?
                    8
                  :
                    1
              :
                 (X390[7:4] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:6] <= 1)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:5] <= 3)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 1)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 0)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 9)?
         (X37[7:3] <= 17)?
           (X476[7:5] <= 0)?
             (X394[7:5] <= 0)?
               (X102[7:6] <= 2)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 4)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:5] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:5] <= 3)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:6] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:5] <= 0)?
                       (X266[7:6] <= 2)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:5] <= 4)?
                 (X559[7:4] <= 7)?
                   (X43[7:5] <= 0)?
                     (X440[7:4] <= 1)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:6] <= 0)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:6] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:5] <= 4)?
                        4
                      :
                        2
                    :
                       (X555[7:4] <= 0)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:6] <= 0)?
               (X41[7:5] <= 1)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 0)?
                4
              :
                 (X50[7:4] <= 10)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 2)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:3] <= 9)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:6] <= 1)?
                   (X410[7:5] <= 0)?
                     (X365[7:5] <= 3)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:4] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/17/accuracy.txt
+ accuracy=6.803e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/17/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/17/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 736 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 201024480.0      0.00       0.0 473855904.0                           5887390.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 241688450.0      0.00       0.0 509755072.0 net2739                   7906288.0000
    0:00:05 241688450.0      0.00       0.0 509687424.0 net3269                   7906288.0000
    0:00:06 236525340.0      0.00       0.0 504454112.0 net3339                   7716926.5000
    0:00:06 233385740.0      0.00       0.0 501465920.0 net3409                   7596447.5000
    0:00:07 233385740.0      0.00       0.0 501451264.0 net3704                   7596447.5000
    0:00:08 233385740.0      0.00       0.0 501451264.0                           7596447.5000
    0:00:08 233385740.0      0.00       0.0 501451264.0                           7596447.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 233385740.0      0.00       0.0 501451264.0                           7596447.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:09 231794330.0      0.00       0.0 499657760.0                           7526813.0000
    0:00:11 242223760.0      0.00       0.0 508629184.0 net3288                   7940595.5000
    0:00:12 237453100.0      0.00       0.0 503832864.0 net3339                   7766293.5000
    0:00:13 234313500.0      0.00       0.0 500880192.0                           7645814.5000
    0:00:13 234313500.0      0.00       0.0 500880192.0                           7645814.5000
    0:00:13 234313500.0      0.00       0.0 500880192.0                           7645814.5000
    0:00:13 234313500.0      0.00       0.0 500880192.0                           7645814.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=234313500.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29549946.000
+ '[' 29549946 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1864 leaf cells, ports, hiers and 1860 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:25:46 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1352
        Number of annotated net delay arcs  :      1352
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965316272.160156 ns, Total Simulation Time : 4999965316272.160156 ns

======================================================================
Summary:
Total number of nets = 1860
Number of annotated nets = 1860 (100.00%)
Total number of leaf cells = 756
Number of fully annotated leaf cells = 756 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.76 MB
CPU usage for this session: 16 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0110
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/17.sv
+ echo -e '17\t6.803e-01\t234313500.000000\t29549946.000\t0.0110'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/18 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/18/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:5] <= 5)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:5] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 4)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:4] <= 7)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:5] <= 7)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 1)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 7)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 7)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 3)?
                          32
                        :
                          1
                      :
                         (X554[7:4] <= 7)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 2)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 2)?
                       (X485[7:5] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 1)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 1)?
                    45
                  :
                     (X14[7:4] <= 13)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 0)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:5] <= 3)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 2)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 1)?
             (X36[7:5] <= 1)?
               (X214[7:5] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 1)?
       (X69[7:4] <= 1)?
         (X560[7:6] <= 0)?
           (X371[7:5] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:5] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:5] <= 2)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 4)?
                     (X491[7:5] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 2)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:5] <= 0)?
             (X28[7:4] <= 8)?
               (X343[7:4] <= 2)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:5] <= 1)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 1)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 7)?
                    8
                  :
                    1
              :
                 (X390[7:4] <= 0)?
                  1
                :
                  31
            :
               (X335[7:5] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 12)?
                 (X76[7:5] <= 5)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:4] <= 7)?
                     (X238[7:5] <= 1)?
                       (X295[7:5] <= 1)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 1)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 9)?
         (X37[7:3] <= 17)?
           (X476[7:5] <= 0)?
             (X394[7:5] <= 0)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 5)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:5] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:5] <= 3)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:5] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 0)?
                       (X266[7:5] <= 3)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 7)?
                 (X559[7:5] <= 4)?
                   (X43[7:5] <= 0)?
                     (X440[7:4] <= 1)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:5] <= 3)?
                       (X68[7:6] <= 2)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:5] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:5] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 12)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:5] <= 1)?
               (X41[7:4] <= 4)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 0)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:5] <= 4)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:2] <= 19)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:6] <= 0)?
                     (X365[7:5] <= 3)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/18/accuracy.txt
+ accuracy=6.693e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/18/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/18/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 723 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 192877010.0      0.00       0.0 452858240.0                           5661677.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 232845270.0      0.00       0.0 485627264.0 net3488                   7632510.5000
    0:00:04 232845270.0      0.00       0.0 485369024.0 net3008                   7632510.5000
    0:00:05 231718210.0      0.00       0.0 483985664.0 net3398                   7592582.0000
    0:00:05 228186160.0      0.00       0.0 480577376.0 net3274                   7457043.0000
    0:00:07 227793710.0      0.00       0.0 480244928.0                           7441983.0000
    0:00:07 227793710.0      0.00       0.0 480244928.0                           7441983.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 227793710.0      0.00       0.0 480244928.0                           7441983.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:08 227401260.0      0.00       0.0 479901376.0                           7426923.0000
    0:00:09 232281740.0      0.00       0.0 484546720.0 net10259                  7612546.0000
    0:00:10 231718210.0      0.00       0.0 484000256.0 net10716                  7592582.0000
    0:00:11 228186160.0      0.00       0.0 480613856.0 net10719                  7457043.0000
    0:00:12 227793710.0      0.00       0.0 480281408.0                           7441983.0000
    0:00:12 227793710.0      0.00       0.0 480281408.0                           7441983.0000
    0:00:12 227793710.0      0.00       0.0 480281408.0                           7441983.0000
    0:00:12 227793710.0      0.00       0.0 480281408.0                           7441983.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=227793710.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=26779696.000
+ '[' 26779696 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1836 leaf cells, ports, hiers and 1832 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:27:21 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1302
        Number of annotated net delay arcs  :      1302
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999967363993.580078 ns, Total Simulation Time : 4999967363993.580078 ns

======================================================================
Summary:
Total number of nets = 1832
Number of annotated nets = 1832 (100.00%)
Total number of leaf cells = 728
Number of fully annotated leaf cells = 728 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.05 MB
CPU usage for this session: 16 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0107
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/18.sv
+ echo -e '18\t6.693e-01\t227793710.000000\t26779696.000\t0.0107'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/19 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/19/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:5] <= 5)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:5] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 3)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 7)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 7)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 3)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 3)?
                          6
                        :
                          3
                    :
                       (X115[7:5] <= 3)?
                         (X144[7:4] <= 2)?
                           (X357[7:3] <= 0)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 2)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 1)?
                     (X187[7:4] <= 2)?
                      1
                    :
                      37
                  :
                     (X54[7:5] <= 2)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 2)?
                    45
                  :
                     (X14[7:4] <= 13)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 1)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:5] <= 4)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 2)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 1)?
             (X36[7:5] <= 1)?
               (X214[7:5] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 1)?
       (X69[7:4] <= 1)?
         (X560[7:6] <= 0)?
           (X371[7:5] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:5] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:5] <= 3)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 4)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 1)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:5] <= 1)?
             (X28[7:4] <= 8)?
               (X343[7:4] <= 2)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:5] <= 1)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 1)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 7)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:5] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:5] <= 5)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:4] <= 7)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 1)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 1)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:4] <= 2)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 9)?
         (X37[7:3] <= 18)?
           (X476[7:5] <= 0)?
             (X394[7:5] <= 0)?
               (X102[7:6] <= 2)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 4)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:6] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:5] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:5] <= 3)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:5] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:5] <= 0)?
                       (X266[7:5] <= 3)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 1)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 7)?
                 (X559[7:5] <= 3)?
                   (X43[7:5] <= 0)?
                     (X440[7:4] <= 1)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:5] <= 2)?
                       (X68[7:5] <= 5)?
                         (X418[7:4] <= 1)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:5] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:5] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 12)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X555[7:4] <= 0)?
                         (X2[7:5] <= 0)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 8)?
             (X197[7:6] <= 0)?
               (X41[7:4] <= 5)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 10)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 1)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:2] <= 19)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:6] <= 0)?
                     (X365[7:5] <= 3)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/19/accuracy.txt
+ accuracy=6.685e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/19/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/19/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 727 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:02 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:02 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:02 192902040.0      0.00       0.0 451802048.0                           5676472.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 192902040.0      0.00       0.0 451802048.0                           5676472.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 234175870.0      0.00       0.0 490556544.0 net2622                   7758526.5000
    0:00:04 234175870.0      0.00       0.0 490452544.0 net2914                   7758526.5000
    0:00:06 230680010.0      0.00       0.0 485388320.0 net3271                   7628775.0000
    0:00:06 225949000.0      0.00       0.0 480262208.0 net2736                   7438661.0000
    0:00:07 225949000.0      0.00       0.0 480262208.0                           7438661.0000
    0:00:07 225949000.0      0.00       0.0 480262208.0                           7438661.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 225949000.0      0.00       0.0 480262208.0                           7438661.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:08 225556550.0      0.00       0.0 479806848.0                           7423601.0000
    0:00:09 232927080.0      0.00       0.0 486688096.0 net3088                   7708900.0000
    0:00:11 229666690.0      0.00       0.0 483507968.0 net3271                   7588767.5000
    0:00:12 225742190.0      0.00       0.0 479673696.0                           7438168.5000
    0:00:12 225742190.0      0.00       0.0 479673696.0                           7438168.5000
    0:00:12 225742190.0      0.00       0.0 479673696.0                           7438168.5000
    0:00:12 225742190.0      0.00       0.0 479673696.0                           7438168.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=225742190.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
+ delay=27046754.000
+ '[' 27046754 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1829 leaf cells, ports, hiers and 1825 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:28:54 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1291
        Number of annotated net delay arcs  :      1291
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966794073.629883 ns, Total Simulation Time : 4999966794073.629883 ns

======================================================================
Summary:
Total number of nets = 1825
Number of annotated nets = 1825 (100.00%)
Total number of leaf cells = 721
Number of fully annotated leaf cells = 721 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.99 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 16 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0105
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_19.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_19.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_19.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/19.sv
+ echo -e '19\t6.685e-01\t225742190.000000\t27046754.000\t0.0105'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/20 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/20/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:5] <= 5)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:5] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 3)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:4] <= 7)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 7)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 7)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 3)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 3)?
                          6
                        :
                          3
                    :
                       (X115[7:5] <= 3)?
                         (X144[7:4] <= 2)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 2)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 1)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 1)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 2)?
                    45
                  :
                     (X14[7:4] <= 13)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 0)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:5] <= 4)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 2)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 1)?
             (X36[7:5] <= 1)?
               (X214[7:5] <= 0)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 1)?
       (X69[7:4] <= 1)?
         (X560[7:6] <= 0)?
           (X371[7:5] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:5] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:5] <= 3)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 4)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 1)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:6] <= 0)?
             (X28[7:4] <= 8)?
               (X343[7:4] <= 2)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:5] <= 1)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 1)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 7)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:5] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:5] <= 5)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:5] <= 1)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:4] <= 6)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 1)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 1)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 9)?
         (X37[7:3] <= 18)?
           (X476[7:5] <= 0)?
             (X394[7:5] <= 0)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 4)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:6] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:6] <= 1)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:5] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:5] <= 0)?
                       (X266[7:6] <= 2)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 7)?
                 (X559[7:5] <= 3)?
                   (X43[7:5] <= 0)?
                     (X440[7:4] <= 1)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:5] <= 2)?
                       (X68[7:5] <= 5)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:5] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:5] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 12)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 0)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:6] <= 0)?
               (X41[7:4] <= 4)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 10)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:5] <= 3)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:2] <= 19)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:6] <= 0)?
                     (X365[7:5] <= 3)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/20/accuracy.txt
+ accuracy=6.638e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/20/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/20/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 731 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 191972150.0      0.00       0.0 452975776.0                           5716084.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 233658770.0      0.00       0.0 486231904.0 net3050                   7841905.0000
    0:00:04 234051220.0      0.00       0.0 486273376.0 net3171                   7856965.0000
    0:00:05 233095240.0      0.00       0.0 485530816.0 net3178                   7821940.5000
    0:00:05 227144100.0      0.00       0.0 479360256.0 net3226                   7591327.0000
    0:00:06 226751650.0      0.00       0.0 478955680.0 net3198                   7576267.0000
    0:00:06 226751650.0      0.00       0.0 478955680.0                           7576267.0000
    0:00:06 226751650.0      0.00       0.0 478955680.0                           7576267.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 226751650.0      0.00       0.0 478955680.0                           7576267.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 225302660.0      0.00       0.0 476232352.0                           7502410.0000
    0:00:08 234112960.0      0.00       0.0 483803744.0 net2858                   7847476.5000
    0:00:09 233720510.0      0.00       0.0 483418816.0 net3306                   7832416.5000
    0:00:10 232159950.0      0.00       0.0 481589504.0 net3408                   7772996.0000
    0:00:10 227450550.0      0.00       0.0 477840096.0 net10398                  7592277.0000
    0:00:11 227058100.0      0.00       0.0 477433664.0                           7577217.0000
    0:00:11 227058100.0      0.00       0.0 477433664.0                           7577217.0000
    0:00:11 227058100.0      0.00       0.0 477433664.0                           7577217.0000
    0:00:11 227058100.0      0.00       0.0 477433664.0                           7577217.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=227058100.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=28115408.000
+ '[' 28115408 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1825 leaf cells, ports, hiers and 1821 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:30:26 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1278
        Number of annotated net delay arcs  :      1278
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999968267125.339844 ns, Total Simulation Time : 4999968267125.339844 ns

======================================================================
Summary:
Total number of nets = 1821
Number of annotated nets = 1821 (100.00%)
Total number of leaf cells = 717
Number of fully annotated leaf cells = 717 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.94 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0108
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_20.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_20.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_20.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/20.sv
+ echo -e '20\t6.638e-01\t227058100.000000\t28115408.000\t0.0108'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/21 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/21/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:5] <= 5)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:5] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 3)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 2)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 7)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 7)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 4)?
                         (X536[7:5] <= 3)?
                          32
                        :
                          1
                      :
                         (X554[7:4] <= 7)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 3)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 2)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:5] <= 3)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 2)?
                    45
                  :
                     (X14[7:4] <= 13)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 1)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:5] <= 4)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:5] <= 2)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:6] <= 0)?
           (X41[7:5] <= 1)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 1)?
             (X36[7:5] <= 1)?
               (X214[7:5] <= 0)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:5] <= 2)?
       (X69[7:4] <= 0)?
         (X560[7:6] <= 0)?
           (X371[7:6] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 4)?
                     (X491[7:5] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 2)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:5] <= 0)?
             (X28[7:4] <= 9)?
               (X343[7:4] <= 2)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:5] <= 1)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 1)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 7)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:5] <= 5)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:4] <= 7)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 1)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 1)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 8)?
         (X37[7:3] <= 17)?
           (X476[7:5] <= 0)?
             (X394[7:5] <= 0)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 5)?
                     (X339[7:5] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:6] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:6] <= 1)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:5] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 0)?
                       (X266[7:5] <= 3)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 7)?
                 (X559[7:5] <= 3)?
                   (X43[7:5] <= 0)?
                     (X440[7:3] <= 3)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:5] <= 1)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:5] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:5] <= 0)?
               (X41[7:4] <= 5)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 10)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 2)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:3] <= 9)?
            9
          :
             (X276[7:6] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:6] <= 0)?
                     (X365[7:5] <= 3)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/21/accuracy.txt
+ accuracy=6.544e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/21/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/21/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 725 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 192942340.0      0.00       0.0 457305536.0                           5738230.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 234952160.0      0.00       0.0 497570688.0 net2995                   7878668.0000
    0:00:04 234952160.0      0.00       0.0 497478400.0 net2997                   7878668.0000
    0:00:05 233018590.0      0.00       0.0 495346528.0 net2653                   7799224.5000
    0:00:05 229094090.0      0.00       0.0 491409792.0 net3270                   7648625.5000
    0:00:06 229094090.0      0.00       0.0 491409792.0                           7648625.5000
    0:00:06 229094090.0      0.00       0.0 491409792.0                           7648625.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 229094090.0      0.00       0.0 491409792.0                           7648625.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:08 228309190.0      0.00       0.0 490606080.0                           7618506.0000
    0:00:09 234481200.0      0.00       0.0 495523840.0 net3326                   7872700.0000
    0:00:10 233183060.0      0.00       0.0 494255776.0 net2653                   7827867.0000
    0:00:10 230043460.0      0.00       0.0 491298400.0 net10009                  7707387.5000
    0:00:11 230043460.0      0.00       0.0 491280576.0                           7707387.5000
    0:00:11 230043460.0      0.00       0.0 491280576.0                           7707387.5000
    0:00:11 230043460.0      0.00       0.0 491280576.0                           7707387.5000
    0:00:11 230043460.0      0.00       0.0 491280576.0                           7707387.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=230043460.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=30230154.000
+ '[' 30230154 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1838 leaf cells, ports, hiers and 1834 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:31:58 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1299
        Number of annotated net delay arcs  :      1299
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966036189.440430 ns, Total Simulation Time : 4999966036189.440430 ns

======================================================================
Summary:
Total number of nets = 1834
Number of annotated nets = 1834 (100.00%)
Total number of leaf cells = 730
Number of fully annotated leaf cells = 730 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.69 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 16 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0109
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_21.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_21.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_21.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/21.sv
+ echo -e '21\t6.544e-01\t230043460.000000\t30230154.000\t0.0109'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/22 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/22/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:5] <= 5)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:6] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 4)?
           (X51[7:5] <= 4)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 2)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 7)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 7)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 3)?
                          32
                        :
                          1
                      :
                         (X554[7:4] <= 7)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 2)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 1)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 1)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:5] <= 5)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 1)?
                    45
                  :
                     (X14[7:4] <= 13)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:5] <= 2)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 1)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:5] <= 3)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 2)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 1)?
             (X36[7:5] <= 1)?
               (X214[7:5] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 1)?
       (X69[7:4] <= 1)?
         (X560[7:6] <= 0)?
           (X371[7:6] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:5] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 4)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 2)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:5] <= 0)?
             (X28[7:4] <= 9)?
               (X343[7:5] <= 1)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:5] <= 1)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 1)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 7)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:6] <= 1)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:4] <= 7)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 1)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 1)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 8)?
         (X37[7:3] <= 18)?
           (X476[7:5] <= 0)?
             (X394[7:6] <= 0)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 5)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:6] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:6] <= 1)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:5] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 0)?
                       (X266[7:6] <= 2)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 7)?
                 (X559[7:5] <= 3)?
                   (X43[7:5] <= 0)?
                     (X440[7:3] <= 3)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:5] <= 2)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:5] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 1)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:5] <= 0)?
               (X41[7:4] <= 5)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:5] <= 3)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:2] <= 19)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:5] <= 0)?
                     (X365[7:5] <= 3)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/22/accuracy.txt
+ accuracy=6.520e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/22/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/22/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 729 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 187436170.0      0.00       0.0 438974080.0                           5561349.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 224029320.0      0.00       0.0 476670080.0 net3161                   7434917.5000
    0:00:04 224029320.0      0.00       0.0 476268544.0 net3275                   7434917.5000
    0:00:05 222631060.0      0.00       0.0 473428768.0 net2801                   7389781.5000
    0:00:06 220276360.0      0.00       0.0 470995360.0 net3217                   7299422.0000
    0:00:06 219099010.0      0.00       0.0 469698016.0                           7254242.5000
    0:00:06 219099010.0      0.00       0.0 469698016.0                           7254242.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 219099010.0      0.00       0.0 469698016.0                           7254242.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:08 217529210.0      0.00       0.0 468223488.0                           7194003.0000
    0:00:09 224343260.0      0.00       0.0 475213088.0 net10232                  7459069.0000
    0:00:10 221246900.0      0.00       0.0 471456000.0 net3476                   7344109.5000
    0:00:10 220854450.0      0.00       0.0 471119264.0 net10246                  7329049.5000
    0:00:11 219284650.0      0.00       0.0 469488928.0                           7268809.5000
    0:00:11 219284650.0      0.00       0.0 469488928.0                           7268809.5000
    0:00:11 219284650.0      0.00       0.0 469488928.0                           7268809.5000
    0:00:11 219284650.0      0.00       0.0 469488928.0                           7268809.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=219284650.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=27144604.000
+ '[' 27144604 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1807 leaf cells, ports, hiers and 1803 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:33:27 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1252
        Number of annotated net delay arcs  :      1252
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964413787.639648 ns, Total Simulation Time : 4999964413787.639648 ns

======================================================================
Summary:
Total number of nets = 1803
Number of annotated nets = 1803 (100.00%)
Total number of leaf cells = 699
Number of fully annotated leaf cells = 699 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.06 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0104
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_22.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_22.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_22.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/22.sv
+ echo -e '22\t6.520e-01\t219284650.000000\t27144604.000\t0.0104'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/23 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/23/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:5] <= 5)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:6] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 3)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:4] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 7)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 7)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 3)?
                          32
                        :
                          1
                      :
                         (X554[7:4] <= 7)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 3)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 2)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 1)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 1)?
                    45
                  :
                     (X14[7:4] <= 13)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:5] <= 3)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 0)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:5] <= 3)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:5] <= 3)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 2)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 1)?
             (X36[7:5] <= 2)?
               (X214[7:5] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:5] <= 2)?
       (X69[7:4] <= 1)?
         (X560[7:5] <= 2)?
           (X371[7:5] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:5] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 4)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 2)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:5] <= 1)?
             (X28[7:4] <= 9)?
               (X343[7:4] <= 2)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:4] <= 2)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 1)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 7)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:6] <= 1)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:4] <= 7)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 2)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 1)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 8)?
         (X37[7:3] <= 18)?
           (X476[7:5] <= 0)?
             (X394[7:5] <= 0)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 5)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:6] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:6] <= 1)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:5] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 0)?
                       (X266[7:5] <= 3)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 7)?
                 (X559[7:5] <= 3)?
                   (X43[7:5] <= 0)?
                     (X440[7:3] <= 3)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:5] <= 2)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:5] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:6] <= 0)?
               (X41[7:4] <= 5)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 10)?
                  20
                :
                   (X86[7:4] <= 6)?
                    1
                  :
                    1
          :
             (X41[7:5] <= 3)?
               (X158[7:3] <= 23)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:2] <= 19)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:6] <= 0)?
                     (X365[7:5] <= 3)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/23/accuracy.txt
+ accuracy=6.364e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/23/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/23/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 722 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 189000920.0      0.00       0.0 440269792.0                           5558490.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 228024130.0      0.00       0.0 475463776.0 net2968                   7512547.5000
    0:00:03 228024130.0      0.00       0.0 475394560.0 net3085                   7512547.5000
    0:00:03 224708590.0      0.00       0.0 470912576.0 net2887                   7388519.5000
    0:00:04 224708590.0      0.00       0.0 470815232.0 net3335                   7388519.5000
    0:00:05 221154930.0      0.00       0.0 467032928.0 net3042                   7243585.5000
    0:00:05 221154930.0      0.00       0.0 467032928.0                           7243585.5000
    0:00:05 221154930.0      0.00       0.0 467032928.0                           7243585.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 221154930.0      0.00       0.0 467032928.0                           7243585.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 219171070.0      0.00       0.0 464898656.0                           7158891.0000
    0:00:07 226098860.0      0.00       0.0 470947104.0 net3163                   7423878.5000
    0:00:08 224408270.0      0.00       0.0 469445088.0 net2638                   7363985.5000
    0:00:09 222888760.0      0.00       0.0 467913600.0 net3251                   7308997.5000
    0:00:10 220926510.0      0.00       0.0 466127808.0                           7233698.0000
    0:00:10 220926510.0      0.00       0.0 466127808.0                           7233698.0000
    0:00:10 220926510.0      0.00       0.0 466127808.0                           7233698.0000
    0:00:10 220926510.0      0.00       0.0 466127808.0                           7233698.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=220926510.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=26568648.000
+ '[' 26568648 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1810 leaf cells, ports, hiers and 1806 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:34:54 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1262
        Number of annotated net delay arcs  :      1262
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999963163158.020508 ns, Total Simulation Time : 4999963163158.020508 ns

======================================================================
Summary:
Total number of nets = 1806
Number of annotated nets = 1806 (100.00%)
Total number of leaf cells = 702
Number of fully annotated leaf cells = 702 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.79 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0104
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_23.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_23.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_23.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/23.sv
+ echo -e '23\t6.364e-01\t220926510.000000\t26568648.000\t0.0104'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/24 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/24/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:5] <= 5)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:6] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 3)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 3)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:5] <= 7)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 7)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 7)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 3)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 3)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 2)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 2)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 1)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 1)?
                    45
                  :
                     (X14[7:4] <= 13)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 0)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:5] <= 3)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 2)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 1)?
             (X36[7:5] <= 1)?
               (X214[7:5] <= 0)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 1)?
       (X69[7:4] <= 1)?
         (X560[7:6] <= 0)?
           (X371[7:5] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:5] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 4)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 1)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:6] <= 0)?
             (X28[7:4] <= 8)?
               (X343[7:5] <= 1)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:5] <= 1)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 1)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 2)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 7)?
                    8
                  :
                    1
              :
                 (X390[7:4] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 12)?
                 (X76[7:6] <= 1)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:4] <= 7)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 1)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 0)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 8)?
         (X37[7:4] <= 7)?
           (X476[7:5] <= 0)?
             (X394[7:5] <= 0)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 4)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:6] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:6] <= 1)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:5] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:5] <= 0)?
                       (X266[7:6] <= 2)?
                        3
                      :
                        1
                    :
                       (X128[7:4] <= 2)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 7)?
                 (X559[7:5] <= 3)?
                   (X43[7:5] <= 0)?
                     (X440[7:4] <= 1)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:5] <= 2)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:5] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 0)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:6] <= 0)?
               (X41[7:4] <= 4)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 10)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:5] <= 3)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:2] <= 19)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:6] <= 0)?
                     (X365[7:5] <= 3)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/24/accuracy.txt
+ accuracy=6.270e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/24/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/24/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 734 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 191629620.0      0.00       0.0 452568352.0                           5700380.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 231085420.0      0.00       0.0 490162560.0 net3205                   7773167.5000
    0:00:03 230400160.0      0.00       0.0 487403712.0 net2944                   7743505.0000
    0:00:04 227696250.0      0.00       0.0 483934560.0 net3236                   7643605.0000
    0:00:05 225319940.0      0.00       0.0 481181888.0 net3219                   7543851.0000
    0:00:06 225319940.0      0.00       0.0 481161728.0                           7543851.0000
    0:00:06 225319940.0      0.00       0.0 481161728.0                           7543851.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 225319940.0      0.00       0.0 481161728.0                           7543851.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:07 225298330.0      0.00       0.0 480678688.0                           7534456.0000
    0:00:08 230884740.0      0.00       0.0 486540000.0 net3330                   7749091.5000
    0:00:09 227838670.0      0.00       0.0 482713088.0 net2927                   7639382.5000
    0:00:10 225483970.0      0.00       0.0 480731296.0                           7549023.5000
    0:00:10 225483970.0      0.00       0.0 480731296.0                           7549023.5000
    0:00:10 225483970.0      0.00       0.0 480731296.0                           7549023.5000
    0:00:10 225483970.0      0.00       0.0 480731296.0                           7549023.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=225483970.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=25637276.000
+ '[' 25637276 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1831 leaf cells, ports, hiers and 1827 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:36:22 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1279
        Number of annotated net delay arcs  :      1279
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999967693404.330078 ns, Total Simulation Time : 4999967693404.330078 ns

======================================================================
Summary:
Total number of nets = 1827
Number of annotated nets = 1827 (100.00%)
Total number of leaf cells = 723
Number of fully annotated leaf cells = 723 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.78 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0107
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_24.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_24.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_24.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/24.sv
+ echo -e '24\t6.270e-01\t225483970.000000\t25637276.000\t0.0107'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/25 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/25/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:5] <= 4)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:6] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 3)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 2)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:6] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 7)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 7)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 2)?
                          32
                        :
                          1
                      :
                         (X554[7:4] <= 7)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 2)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 2)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:5] <= 3)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 1)?
                    45
                  :
                     (X14[7:4] <= 13)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 0)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:5] <= 3)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 1)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 1)?
             (X36[7:5] <= 2)?
               (X214[7:5] <= 0)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 1)?
       (X69[7:4] <= 0)?
         (X560[7:6] <= 0)?
           (X371[7:6] <= 0)?
             (X264[7:4] <= 4)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:5] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 4)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 2)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:6] <= 0)?
             (X28[7:4] <= 8)?
               (X343[7:5] <= 1)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:5] <= 1)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 1)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:6] <= 3)?
                    8
                  :
                    1
              :
                 (X390[7:4] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:6] <= 2)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:5] <= 1)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:5] <= 3)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 1)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 1)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 7)?
         (X37[7:4] <= 8)?
           (X476[7:5] <= 0)?
             (X394[7:6] <= 0)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 4)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:6] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:5] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:5] <= 3)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:6] <= 0)?
                     (X358[7:5] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:5] <= 0)?
                       (X266[7:6] <= 2)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 7)?
                 (X559[7:5] <= 3)?
                   (X43[7:6] <= 0)?
                     (X440[7:3] <= 3)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:5] <= 2)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:5] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:6] <= 0)?
               (X41[7:4] <= 5)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 1)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:2] <= 19)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:6] <= 0)?
                     (X365[7:6] <= 1)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/25/accuracy.txt
+ accuracy=6.223e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/25/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/25/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 739 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 186185920.0      0.00       0.0 436740128.0                           5404787.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 227808980.0      0.00       0.0 474834912.0 net2862                   7483112.0000
    0:00:03 227766200.0      0.00       0.0 473663392.0 net3127                   7487792.0000
    0:00:05 223771200.0      0.00       0.0 469764064.0 net3210                   7342791.0000
    0:00:05 221352110.0      0.00       0.0 466672480.0 net3212                   7247716.5000
    0:00:05 220959660.0      0.00       0.0 466200704.0 net3024                   7232657.0000
    0:00:06 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:06 220959660.0      0.00       0.0 466200704.0                           7232657.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 220959660.0      0.00       0.0 466200704.0                           7232657.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:07 220959660.0      0.00       0.0 466200704.0                           7232657.0000
    0:00:08 226132010.0      0.00       0.0 471108320.0 net9972                   7422837.5000
    0:00:09 222921910.0      0.00       0.0 467794496.0 net2882                   7307956.5000
    0:00:09 221352110.0      0.00       0.0 466540736.0 net10470                  7247716.5000
    0:00:10 221352110.0      0.00       0.0 466540736.0                           7247716.5000
    0:00:10 221352110.0      0.00       0.0 466540736.0                           7247716.5000
    0:00:10 221352110.0      0.00       0.0 466540736.0                           7247716.5000
    0:00:10 221352110.0      0.00       0.0 466540736.0                           7247716.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=221352110.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29744728.000
+ '[' 29744728 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1816 leaf cells, ports, hiers and 1812 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:37:51 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1267
        Number of annotated net delay arcs  :      1267
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964915494.089844 ns, Total Simulation Time : 4999964915494.089844 ns

======================================================================
Summary:
Total number of nets = 1812
Number of annotated nets = 1812 (100.00%)
Total number of leaf cells = 708
Number of fully annotated leaf cells = 708 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.91 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0103
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_25.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_25.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_25.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/25.sv
+ echo -e '25\t6.223e-01\t221352110.000000\t29744728.000\t0.0103'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/26 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/26/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:5] <= 4)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:6] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 3)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 2)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 2)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 7)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 6)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 2)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 3)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 2)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 2)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 1)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 1)?
                    45
                  :
                     (X14[7:4] <= 13)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 0)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:5] <= 3)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 1)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 1)?
             (X36[7:5] <= 1)?
               (X214[7:5] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 1)?
       (X69[7:4] <= 0)?
         (X560[7:6] <= 0)?
           (X371[7:6] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:5] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 4)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 2)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:5] <= 0)?
             (X28[7:4] <= 9)?
               (X343[7:4] <= 2)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:5] <= 1)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 1)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 7)?
                    8
                  :
                    1
              :
                 (X390[7:3] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:6] <= 1)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:4] <= 7)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 1)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 1)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 8)?
         (X37[7:4] <= 7)?
           (X476[7:5] <= 0)?
             (X394[7:5] <= 0)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 5)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:6] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:6] <= 1)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:6] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:4] <= 0)?
                       (X266[7:6] <= 2)?
                        3
                      :
                        1
                    :
                       (X128[7:4] <= 2)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 7)?
                 (X559[7:5] <= 3)?
                   (X43[7:6] <= 0)?
                     (X440[7:3] <= 3)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:5] <= 2)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:5] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X555[7:3] <= 1)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:6] <= 0)?
               (X41[7:4] <= 5)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 1)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:2] <= 19)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:6] <= 0)?
                     (X365[7:5] <= 3)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/26/accuracy.txt
+ accuracy=6.215e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/26/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/26/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 734 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:02 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:02 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:02 187426850.0      0.00       0.0 440724128.0                           5487109.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:02 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 187426850.0      0.00       0.0 440724128.0                           5487109.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 229372260.0      0.00       0.0 481304224.0 net3369                   7636103.5000
    0:00:04 229372260.0      0.00       0.0 481215200.0 net3174                   7636103.5000
    0:00:05 226661300.0      0.00       0.0 476863328.0 net2819                   7536471.5000
    0:00:06 221559450.0      0.00       0.0 472346464.0 net2595                   7340692.5000
    0:00:06 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:06 221559450.0      0.00       0.0 472346464.0                           7340692.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 221559450.0      0.00       0.0 472346464.0                           7340692.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:07 221559450.0      0.00       0.0 472346464.0                           7340692.5000
    0:00:09 228730220.0      0.00       0.0 479001024.0 net10000                  7625230.5000
    0:00:10 225462780.0      0.00       0.0 475141632.0 net9935                   7505366.5000
    0:00:10 222323180.0      0.00       0.0 472413376.0 net10015                  7384887.5000
    0:00:11 222323180.0      0.00       0.0 472413376.0                           7384887.5000
    0:00:11 222323180.0      0.00       0.0 472413376.0                           7384887.5000
    0:00:11 222323180.0      0.00       0.0 472413376.0                           7384887.5000
    0:00:11 222323180.0      0.00       0.0 472413376.0                           7384887.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=222323180.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=25649352.000
+ '[' 25649352 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1819 leaf cells, ports, hiers and 1815 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:39:19 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1272
        Number of annotated net delay arcs  :      1272
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999963445240.839844 ns, Total Simulation Time : 4999963445240.839844 ns

======================================================================
Summary:
Total number of nets = 1815
Number of annotated nets = 1815 (100.00%)
Total number of leaf cells = 711
Number of fully annotated leaf cells = 711 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.03 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0106
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_26.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_26.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_26.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/26.sv
+ echo -e '26\t6.215e-01\t222323180.000000\t25649352.000\t0.0106'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/27 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/27/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:6] <= 1)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:6] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 3)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 2)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:5] <= 7)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 1)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 5)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 6)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 2)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 3)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 2)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 2)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 0)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 1)?
                    45
                  :
                     (X14[7:4] <= 13)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:5] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 0)?
                    6
                  :
                     (X300[7:6] <= 0)?
                       (X554[7:5] <= 3)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 1)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 1)?
             (X36[7:6] <= 0)?
               (X214[7:5] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 1)?
       (X69[7:5] <= 0)?
         (X560[7:6] <= 0)?
           (X371[7:6] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:6] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 3)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 2)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:6] <= 0)?
             (X28[7:5] <= 4)?
               (X343[7:5] <= 1)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:5] <= 0)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 0)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:6] <= 3)?
                    8
                  :
                    1
              :
                 (X390[7:4] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:6] <= 1)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:5] <= 3)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 1)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 0)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 7)?
         (X37[7:4] <= 7)?
           (X476[7:5] <= 0)?
             (X394[7:6] <= 0)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 4)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:6] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:6] <= 1)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:6] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:5] <= 0)?
                       (X266[7:5] <= 3)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 7)?
                 (X559[7:5] <= 3)?
                   (X43[7:6] <= 0)?
                     (X440[7:3] <= 3)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 4)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:5] <= 3)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:5] <= 0)?
                     (X6[7:4] <= 2)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:5] <= 4)?
                        4
                      :
                        2
                    :
                       (X555[7:4] <= 0)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:5] <= 0)?
               (X41[7:5] <= 1)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 0)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 2)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:3] <= 9)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:6] <= 0)?
                     (X365[7:6] <= 1)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/27/accuracy.txt
+ accuracy=6.183e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/27/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/27/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 747 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 188021040.0      0.00       0.0 438503392.0                           5576878.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 223453120.0      0.00       0.0 468362816.0 net3249                   7283263.5000
    0:00:04 223453120.0      0.00       0.0 468274624.0 net3146                   7283263.5000
    0:00:06 220537080.0      0.00       0.0 464070176.0 net2685                   7174027.0000
    0:00:06 216590970.0      0.00       0.0 459996320.0 net3193                   7014033.0000
    0:00:07 216590970.0      0.00       0.0 459949504.0                           7014033.0000
    0:00:07 216590970.0      0.00       0.0 459949504.0                           7014033.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 216590970.0      0.00       0.0 459949504.0                           7014033.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:08 215413620.0      0.00       0.0 458696288.0                           6968853.5000
    0:00:09 222027910.0      0.00       0.0 465879296.0 net2957                   7233159.0000
    0:00:11 218924500.0      0.00       0.0 461228928.0 net3255                   7118467.5000
    0:00:12 218139600.0      0.00       0.0 460427328.0                           7088347.5000
    0:00:12 218139600.0      0.00       0.0 460427328.0                           7088347.5000
    0:00:12 218139600.0      0.00       0.0 460427328.0                           7088347.5000
    0:00:12 218139600.0      0.00       0.0 460427328.0                           7088347.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=218139600.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=26450410.000
+ '[' 26450410 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1803 leaf cells, ports, hiers and 1799 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:40:48 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1248
        Number of annotated net delay arcs  :      1248
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964944804.889648 ns, Total Simulation Time : 4999964944804.889648 ns

======================================================================
Summary:
Total number of nets = 1799
Number of annotated nets = 1799 (100.00%)
Total number of leaf cells = 695
Number of fully annotated leaf cells = 695 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.95 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0102
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_27.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_27.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_27.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/27.sv
+ echo -e '27\t6.183e-01\t218139600.000000\t26450410.000\t0.0102'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/28 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/28/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:6] <= 1)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:6] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 3)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 2)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:4] <= 7)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 1)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:5] <= 1)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 6)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 2)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 3)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 2)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 1)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 0)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 1)?
                    45
                  :
                     (X14[7:5] <= 5)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:4] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 0)?
                    6
                  :
                     (X300[7:6] <= 0)?
                       (X554[7:5] <= 3)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 1)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 1)?
             (X36[7:6] <= 0)?
               (X214[7:5] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 1)?
       (X69[7:5] <= 0)?
         (X560[7:6] <= 0)?
           (X371[7:6] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:6] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:5] <= 0)?
             (X490[7:6] <= 0)?
              18
            :
               (X507[7:5] <= 2)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 3)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 2)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:5] <= 0)?
             (X28[7:5] <= 4)?
               (X343[7:5] <= 1)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:5] <= 0)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 0)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:5] <= 7)?
                    8
                  :
                    1
              :
                 (X390[7:4] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:5] <= 5)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:5] <= 3)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 0)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:5] <= 0)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 7)?
         (X37[7:4] <= 7)?
           (X476[7:5] <= 0)?
             (X394[7:6] <= 0)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 5)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:6] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:6] <= 1)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:6] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:5] <= 0)?
                       (X266[7:5] <= 3)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 7)?
                 (X559[7:5] <= 4)?
                   (X43[7:5] <= 0)?
                     (X440[7:3] <= 3)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:6] <= 0)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:5] <= 0)?
                     (X6[7:4] <= 2)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X555[7:4] <= 0)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:5] <= 0)?
               (X41[7:5] <= 0)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 0)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 2)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:3] <= 9)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:6] <= 0)?
                     (X365[7:5] <= 3)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/28/accuracy.txt
+ accuracy=6.160e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/28/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/28/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 746 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 191838910.0      0.00       0.0 452444896.0                           5689935.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 233401560.0      0.00       0.0 484572352.0 net3215                   7712333.0000
    0:00:04 233401560.0      0.00       0.0 484351168.0 net3079                   7712333.0000
    0:00:05 229536590.0      0.00       0.0 480547584.0 net3478                   7567804.0000
    0:00:05 226396990.0      0.00       0.0 477566624.0 net3488                   7447325.0000
    0:00:06 226004540.0      0.00       0.0 477175808.0                           7432265.0000
    0:00:06 226004540.0      0.00       0.0 477175808.0                           7432265.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 226004540.0      0.00       0.0 477175808.0                           7432265.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:08 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:08 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:08 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:08 224063900.0      0.00       0.0 475676672.0                           7366360.5000
    0:00:09 234172340.0      0.00       0.0 485168608.0 net3253                   7756259.5000
    0:00:10 230528740.0      0.00       0.0 481546592.0 net2980                   7621886.0000
    0:00:10 227389140.0      0.00       0.0 478582688.0 net10678                  7501407.0000
    0:00:11 227389140.0      0.00       0.0 478582688.0                           7501407.0000
    0:00:11 227389140.0      0.00       0.0 478582688.0                           7501407.0000
    0:00:11 227389140.0      0.00       0.0 478582688.0                           7501407.0000
    0:00:11 227389140.0      0.00       0.0 478582688.0                           7501407.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=227389140.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=26254958.000
+ '[' 26254958 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1824 leaf cells, ports, hiers and 1820 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:42:16 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1283
        Number of annotated net delay arcs  :      1283
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999968179104.969727 ns, Total Simulation Time : 4999968179104.969727 ns

======================================================================
Summary:
Total number of nets = 1820
Number of annotated nets = 1820 (100.00%)
Total number of leaf cells = 716
Number of fully annotated leaf cells = 716 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.88 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0108
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_28.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_28.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_28.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/28.sv
+ echo -e '28\t6.160e-01\t227389140.000000\t26254958.000\t0.0108'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/29 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/29/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 3)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:6] <= 1)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:5] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 3)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 2)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 1)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 6)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 6)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 2)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 3)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 3)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 1)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 1)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 2)?
                    45
                  :
                     (X14[7:5] <= 5)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:5] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 1)?
                    6
                  :
                     (X300[7:6] <= 0)?
                       (X554[7:5] <= 3)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:6] <= 0)?
           (X41[7:5] <= 2)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:4] <= 1)?
             (X36[7:6] <= 0)?
               (X214[7:5] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 1)?
       (X69[7:5] <= 0)?
         (X560[7:6] <= 0)?
           (X371[7:6] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 3)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 1)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:6] <= 0)?
             (X28[7:4] <= 8)?
               (X343[7:5] <= 1)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:5] <= 0)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:6] <= 0)?
             (X257[7:6] <= 0)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:6] <= 3)?
                    8
                  :
                    1
              :
                 (X390[7:4] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:6] <= 1)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:4] <= 3)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:5] <= 3)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 0)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:6] <= 0)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 8)?
         (X37[7:4] <= 7)?
           (X476[7:5] <= 0)?
             (X394[7:5] <= 0)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 4)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:6] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:6] <= 1)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:6] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:5] <= 0)?
                       (X266[7:5] <= 3)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 7)?
                 (X559[7:5] <= 3)?
                   (X43[7:5] <= 0)?
                     (X440[7:4] <= 1)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:6] <= 0)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:6] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X555[7:4] <= 0)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:6] <= 0)?
               (X41[7:5] <= 1)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:5] <= 4)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:3] <= 9)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:6] <= 1)?
                   (X410[7:6] <= 0)?
                     (X365[7:6] <= 1)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:4] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/29/accuracy.txt
+ accuracy=6.097e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/29/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/29/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 745 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 191267520.0      0.00       0.0 447223232.0                           5640873.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 230714030.0      0.00       0.0 482578368.0 net2904                   7620204.5000
    0:00:04 230485610.0      0.00       0.0 481458880.0 net3203                   7610317.0000
    0:00:04 228566600.0      0.00       0.0 478685248.0 net2779                   7540537.0000
    0:00:05 228566600.0      0.00       0.0 478584896.0 net2778                   7540537.0000
    0:00:05 225034550.0      0.00       0.0 475206112.0 net3568                   7404998.0000
    0:00:05 225034550.0      0.00       0.0 475103456.0 net3149                   7404998.0000
    0:00:06 225034550.0      0.00       0.0 475022528.0                           7404998.0000
    0:00:06 225034550.0      0.00       0.0 475022528.0                           7404998.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 225034550.0      0.00       0.0 475022528.0                           7404998.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:07 223443140.0      0.00       0.0 473264960.0                           7335363.5000
    0:00:08 230035820.0      0.00       0.0 480030240.0 net10131                  7590274.0000
    0:00:10 226768380.0      0.00       0.0 476161536.0 net3293                   7470410.0000
    0:00:11 224806130.0      0.00       0.0 474179104.0                           7395110.5000
    0:00:11 224806130.0      0.00       0.0 474179104.0                           7395110.5000
    0:00:11 224806130.0      0.00       0.0 474179104.0                           7395110.5000
    0:00:11 224806130.0      0.00       0.0 474179104.0                           7395110.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=224806130.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29333924.000
+ '[' 29333924 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1828 leaf cells, ports, hiers and 1824 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:43:47 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1284
        Number of annotated net delay arcs  :      1284
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999968092903.330078 ns, Total Simulation Time : 4999968092903.330078 ns

======================================================================
Summary:
Total number of nets = 1824
Number of annotated nets = 1824 (100.00%)
Total number of leaf cells = 720
Number of fully annotated leaf cells = 720 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.81 MB
CPU usage for this session: 16 seconds 
Elapsed time for this session: 16 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0106
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_29.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_29.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_29.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/29.sv
+ echo -e '29\t6.097e-01\t224806130.000000\t29333924.000\t0.0106'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/30 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/30/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 3)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:6] <= 1)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:6] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 3)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 2)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:5] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 1)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:4] <= 6)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 6)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 2)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 3)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 2)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 2)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 0)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 1)?
                    45
                  :
                     (X14[7:5] <= 5)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:5] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 1)?
                    6
                  :
                     (X300[7:6] <= 0)?
                       (X554[7:5] <= 3)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:5] <= 0)?
           (X41[7:5] <= 1)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 1)?
             (X36[7:6] <= 0)?
               (X214[7:5] <= 1)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 1)?
       (X69[7:5] <= 0)?
         (X560[7:6] <= 0)?
           (X371[7:6] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:6] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 3)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 1)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:6] <= 0)?
             (X28[7:4] <= 8)?
               (X343[7:5] <= 1)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:5] <= 0)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:5] <= 0)?
             (X257[7:6] <= 0)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:6] <= 3)?
                    8
                  :
                    1
              :
                 (X390[7:4] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:5] <= 5)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:5] <= 1)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:5] <= 3)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 1)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:6] <= 0)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 7)?
         (X37[7:4] <= 7)?
           (X476[7:5] <= 0)?
             (X394[7:6] <= 0)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 4)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:6] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:5] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:6] <= 1)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:6] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:5] <= 0)?
                       (X266[7:5] <= 3)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:4] <= 7)?
                 (X559[7:5] <= 3)?
                   (X43[7:6] <= 0)?
                     (X440[7:4] <= 1)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:6] <= 0)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:6] <= 0)?
                     (X6[7:4] <= 2)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X555[7:4] <= 0)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:6] <= 0)?
               (X41[7:5] <= 1)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 0)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 1)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:3] <= 9)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:5] <= 3)?
                   (X410[7:6] <= 0)?
                     (X365[7:6] <= 1)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/30/accuracy.txt
+ accuracy=5.799e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/30/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/30/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 750 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 187128010.0      0.00       0.0 440495840.0                           5556241.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 228234210.0      0.00       0.0 474820000.0 net2954                   7492613.0000
    0:00:04 228234210.0      0.00       0.0 474718816.0 net3056                   7492613.0000
    0:00:05 224003740.0      0.00       0.0 469079136.0 net3202                   7337993.0000
    0:00:05 218116990.0      0.00       0.0 463456992.0 net3354                   7112094.5000
    0:00:05 217702930.0      0.00       0.0 462729120.0 net3004                   7087639.5000
    0:00:06 217702930.0      0.00       0.0 462656096.0                           7087639.5000
    0:00:06 217702930.0      0.00       0.0 462656096.0                           7087639.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 217702930.0      0.00       0.0 462656096.0                           7087639.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:07 216175910.0      0.00       0.0 461855808.0                           7022720.0000
    0:00:08 227399020.0      0.00       0.0 473573216.0 net2970                   7457242.0000
    0:00:09 227399020.0      0.00       0.0 473548832.0 net2599                   7457242.0000
    0:00:10 221649040.0      0.00       0.0 466324352.0 net10853                  7247633.5000
    0:00:11 218116990.0      0.00       0.0 462981440.0                           7112094.5000
    0:00:11 218116990.0      0.00       0.0 462981440.0                           7112094.5000
    0:00:11 218116990.0      0.00       0.0 462981440.0                           7112094.5000
    0:00:11 218116990.0      0.00       0.0 462981440.0                           7112094.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=218116990.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=28361954.000
+ '[' 28361954 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1803 leaf cells, ports, hiers and 1799 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:45:16 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1247
        Number of annotated net delay arcs  :      1247
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999967263514.009766 ns, Total Simulation Time : 4999967263514.009766 ns

======================================================================
Summary:
Total number of nets = 1799
Number of annotated nets = 1799 (100.00%)
Total number of leaf cells = 695
Number of fully annotated leaf cells = 695 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.90 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0103
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_30.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_30.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_30.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/30.sv
+ echo -e '30\t5.799e-01\t218116990.000000\t28361954.000\t0.0103'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/evaluation/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/31 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/31/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);
input [7:0] X2;
input [7:0] X6;
input [7:0] X9;
input [7:0] X10;
input [7:0] X12;
input [7:0] X14;
input [7:0] X23;
input [7:0] X28;
input [7:0] X32;
input [7:0] X36;
input [7:0] X37;
input [7:0] X40;
input [7:0] X41;
input [7:0] X42;
input [7:0] X43;
input [7:0] X50;
input [7:0] X51;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X63;
input [7:0] X65;
input [7:0] X68;
input [7:0] X69;
input [7:0] X74;
input [7:0] X76;
input [7:0] X77;
input [7:0] X86;
input [7:0] X88;
input [7:0] X89;
input [7:0] X100;
input [7:0] X102;
input [7:0] X111;
input [7:0] X115;
input [7:0] X117;
input [7:0] X118;
input [7:0] X128;
input [7:0] X131;
input [7:0] X133;
input [7:0] X139;
input [7:0] X140;
input [7:0] X141;
input [7:0] X144;
input [7:0] X145;
input [7:0] X147;
input [7:0] X150;
input [7:0] X152;
input [7:0] X158;
input [7:0] X175;
input [7:0] X178;
input [7:0] X179;
input [7:0] X181;
input [7:0] X185;
input [7:0] X187;
input [7:0] X189;
input [7:0] X196;
input [7:0] X197;
input [7:0] X198;
input [7:0] X203;
input [7:0] X204;
input [7:0] X214;
input [7:0] X221;
input [7:0] X224;
input [7:0] X230;
input [7:0] X238;
input [7:0] X243;
input [7:0] X246;
input [7:0] X252;
input [7:0] X257;
input [7:0] X264;
input [7:0] X266;
input [7:0] X270;
input [7:0] X276;
input [7:0] X280;
input [7:0] X288;
input [7:0] X293;
input [7:0] X295;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X305;
input [7:0] X306;
input [7:0] X317;
input [7:0] X321;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X339;
input [7:0] X343;
input [7:0] X357;
input [7:0] X358;
input [7:0] X365;
input [7:0] X369;
input [7:0] X371;
input [7:0] X374;
input [7:0] X387;
input [7:0] X390;
input [7:0] X394;
input [7:0] X396;
input [7:0] X407;
input [7:0] X410;
input [7:0] X415;
input [7:0] X417;
input [7:0] X418;
input [7:0] X427;
input [7:0] X434;
input [7:0] X435;
input [7:0] X440;
input [7:0] X448;
input [7:0] X449;
input [7:0] X453;
input [7:0] X454;
input [7:0] X464;
input [7:0] X467;
input [7:0] X476;
input [7:0] X485;
input [7:0] X486;
input [7:0] X490;
input [7:0] X491;
input [7:0] X492;
input [7:0] X494;
input [7:0] X498;
input [7:0] X504;
input [7:0] X507;
input [7:0] X509;
input [7:0] X510;
input [7:0] X515;
input [7:0] X536;
input [7:0] X546;
input [7:0] X552;
input [7:0] X554;
input [7:0] X555;
input [7:0] X557;
input [7:0] X558;
input [7:0] X559;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 3)?
     (X56[7:3] <= 7)?
       (X63[7:4] <= 3)?
         (X118[7:6] <= 1)?
           (X88[7:5] <= 3)?
            336
          :
            1
        :
           (X293[7:6] <= 0)?
            3
          :
            3
      :
         (X54[7:5] <= 3)?
           (X51[7:5] <= 3)?
            16
          :
             (X198[7:5] <= 2)?
              4
            :
              24
        :
           (X55[7:5] <= 5)?
            7
          :
            25
    :
       (X51[7:3] <= 15)?
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X139[7:6] <= 0)?
              53
            :
               (X417[7:3] <= 1)?
                 (X57[7:5] <= 0)?
                   (X453[7:6] <= 0)?
                    28
                  :
                     (X252[7:4] <= 0)?
                      8
                    :
                      3
                :
                   (X306[7:5] <= 0)?
                    15
                  :
                    2
              :
                 (X14[7:4] <= 15)?
                   (X305[7:6] <= 0)?
                    3
                  :
                    2
                :
                  54
          :
             (X41[7:5] <= 1)?
              14
            :
              29
        :
           (X181[7:5] <= 0)?
             (X51[7:5] <= 2)?
               (X54[7:4] <= 1)?
                11
              :
                 (X50[7:4] <= 6)?
                   (X448[7:5] <= 2)?
                     (X435[7:5] <= 0)?
                       (X147[7:5] <= 3)?
                         (X536[7:5] <= 2)?
                          32
                        :
                          1
                      :
                         (X554[7:5] <= 3)?
                          6
                        :
                          3
                    :
                       (X115[7:6] <= 1)?
                         (X144[7:4] <= 2)?
                           (X357[7:3] <= 1)?
                            3
                          :
                            4
                        :
                          26
                      :
                        256
                  :
                     (X115[7:5] <= 1)?
                       (X485[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      8
                :
                   (X559[7:6] <= 1)?
                     (X187[7:4] <= 1)?
                      1
                    :
                      37
                  :
                     (X54[7:6] <= 0)?
                       (X23[7:4] <= 0)?
                        2
                      :
                        8
                    :
                       (X434[7:4] <= 1)?
                        24
                      :
                        1
            :
               (X560[7:6] <= 3)?
                 (X40[7:4] <= 16)?
                   (X32[7:5] <= 1)?
                    45
                  :
                     (X14[7:5] <= 5)?
                       (X557[7:5] <= 1)?
                        1
                      :
                        4
                    :
                      8
                :
                  10
              :
                 (X189[7:6] <= 1)?
                   (X492[7:5] <= 0)?
                    1
                  :
                    35
                :
                   (X224[7:5] <= 0)?
                    6
                  :
                     (X300[7:5] <= 0)?
                       (X554[7:5] <= 3)?
                        3
                      :
                        1
                    :
                      13
          :
             (X150[7:5] <= 3)?
               (X498[7:4] <= 0)?
                3
              :
                4
            :
               (X196[7:6] <= 1)?
                 (X214[7:6] <= 1)?
                  3
                :
                  1
              :
                6
      :
         (X57[7:6] <= 0)?
           (X41[7:5] <= 1)?
            18
          :
             (X145[7:6] <= 2)?
               (X41[7:4] <= 7)?
                7
              :
                8
            :
              54
        :
           (X179[7:5] <= 1)?
             (X36[7:6] <= 0)?
               (X214[7:5] <= 0)?
                3
              :
                2
            :
              232
          :
             (X427[7:4] <= 3)?
              2
            :
              3
  :
     (X65[7:6] <= 0)?
       (X69[7:5] <= 0)?
         (X560[7:6] <= 1)?
           (X371[7:6] <= 0)?
             (X264[7:4] <= 5)?
              2
            :
              5
          :
             (X494[7:5] <= 0)?
              10
            :
               (X65[7:6] <= 0)?
                2
              :
                2
        :
           (X330[7:6] <= 0)?
             (X490[7:5] <= 0)?
              18
            :
               (X507[7:4] <= 3)?
                1
              :
                3
          :
             (X158[7:5] <= 3)?
               (X246[7:4] <= 5)?
                 (X515[7:4] <= 7)?
                  109
                :
                  1
              :
                 (X203[7:6] <= 1)?
                  2
                :
                   (X407[7:5] <= 1)?
                    1
                  :
                    1
            :
               (X486[7:4] <= 1)?
                 (X12[7:3] <= 23)?
                   (X89[7:4] <= 3)?
                     (X491[7:6] <= 0)?
                      12
                    :
                      1
                  :
                     (X302[7:4] <= 2)?
                      10
                    :
                      1
                :
                   (X331[7:5] <= 0)?
                    1
                  :
                    4
              :
                25
      :
         (X330[7:5] <= 0)?
           (X434[7:6] <= 0)?
             (X28[7:4] <= 8)?
               (X343[7:5] <= 1)?
                2
              :
                 (X270[7:6] <= 0)?
                  2
                :
                  2
            :
               (X77[7:3] <= 31)?
                103
              :
                1
          :
             (X276[7:5] <= 0)?
              7
            :
               (X185[7:4] <= 7)?
                10
              :
                1
        :
           (X57[7:6] <= 0)?
             (X257[7:6] <= 0)?
               (X464[7:5] <= 0)?
                 (X175[7:6] <= 0)?
                   (X74[7:5] <= 3)?
                    4
                  :
                    2
                :
                   (X288[7:6] <= 3)?
                    8
                  :
                    1
              :
                 (X390[7:4] <= 0)?
                  1
                :
                  31
            :
               (X335[7:6] <= 0)?
                2
              :
                21
          :
             (X14[7:4] <= 7)?
               (X374[7:6] <= 0)?
                5
              :
                34
            :
               (X40[7:4] <= 11)?
                 (X76[7:6] <= 2)?
                  3
                :
                   (X140[7:6] <= 0)?
                    14
                  :
                    2
              :
                 (X203[7:5] <= 1)?
                   (X41[7:5] <= 5)?
                    3
                  :
                    10
                :
                   (X552[7:5] <= 3)?
                     (X238[7:6] <= 0)?
                       (X295[7:5] <= 0)?
                         (X141[7:6] <= 0)?
                          1
                        :
                          20
                      :
                         (X230[7:6] <= 0)?
                           (X117[7:5] <= 1)?
                            1
                          :
                            8
                        :
                          6
                    :
                       (X56[7:6] <= 4)?
                        72
                      :
                        1
                  :
                     (X243[7:5] <= 0)?
                      1
                    :
                      4
    :
       (X509[7:3] <= 7)?
         (X37[7:4] <= 7)?
           (X476[7:5] <= 0)?
             (X394[7:6] <= 0)?
               (X102[7:6] <= 1)?
                 (X560[7:4] <= 9)?
                  3
                :
                   (X221[7:5] <= 4)?
                     (X339[7:6] <= 0)?
                      4
                    :
                      4
                  :
                    57
              :
                3
            :
               (X317[7:5] <= 0)?
                 (X449[7:5] <= 1)?
                   (X387[7:4] <= 0)?
                    2
                  :
                    39
                :
                   (X102[7:5] <= 7)?
                    8
                  :
                     (X396[7:6] <= 0)?
                      1
                    :
                      2
              :
                 (X427[7:6] <= 1)?
                   (X100[7:5] <= 3)?
                    24
                  :
                     (X369[7:5] <= 0)?
                       (X152[7:6] <= 1)?
                        2
                      :
                        7
                    :
                      13
                :
                   (X178[7:6] <= 0)?
                     (X358[7:6] <= 0)?
                      1
                    :
                      8
                  :
                     (X204[7:5] <= 0)?
                       (X266[7:6] <= 2)?
                        3
                      :
                        1
                    :
                       (X128[7:5] <= 0)?
                         (X546[7:5] <= 0)?
                          1
                        :
                          2
                      :
                        17
          :
             (X41[7:5] <= 0)?
              13
            :
               (X42[7:5] <= 3)?
                 (X559[7:5] <= 3)?
                   (X43[7:6] <= 0)?
                     (X440[7:4] <= 1)?
                       (X10[7:5] <= 0)?
                         (X510[7:5] <= 3)?
                          4
                        :
                          3
                      :
                        69
                    :
                      3
                  :
                     (X28[7:5] <= 2)?
                       (X68[7:6] <= 1)?
                         (X418[7:4] <= 0)?
                          11
                        :
                          2
                      :
                        4
                    :
                       (X280[7:6] <= 0)?
                        3
                      :
                        7
                :
                   (X434[7:6] <= 0)?
                     (X6[7:4] <= 3)?
                       (X133[7:4] <= 11)?
                         (X558[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        46
                    :
                      7
                  :
                     (X467[7:3] <= 0)?
                       (X68[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X555[7:4] <= 0)?
                         (X2[7:5] <= 1)?
                          2
                        :
                          9
                      :
                        192
              :
                 (X111[7:6] <= 0)?
                  5
                :
                  5
        :
           (X55[7:4] <= 7)?
             (X197[7:6] <= 0)?
               (X41[7:5] <= 0)?
                 (X415[7:5] <= 0)?
                  1
                :
                  1
              :
                23
            :
               (X2[7:6] <= 1)?
                4
              :
                 (X50[7:4] <= 9)?
                  20
                :
                   (X86[7:5] <= 3)?
                    1
                  :
                    1
          :
             (X41[7:6] <= 1)?
               (X158[7:4] <= 11)?
                27
              :
                 (X454[7:5] <= 3)?
                  1
                :
                  1
            :
              17
      :
         (X9[7:5] <= 1)?
           (X50[7:3] <= 9)?
            9
          :
             (X276[7:5] <= 0)?
               (X321[7:6] <= 0)?
                 (X560[7:6] <= 3)?
                  32
                :
                  2
              :
                 (X504[7:6] <= 1)?
                   (X410[7:6] <= 0)?
                     (X365[7:6] <= 1)?
                      3
                    :
                      13
                  :
                     (X301[7:5] <= 0)?
                      1
                    :
                      5
                :
                  13
            :
               (X131[7:5] <= 0)?
                1
              :
                7
        :
          66
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X2_reg;
reg [7:0] X6_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X12_reg;
reg [7:0] X14_reg;
reg [7:0] X23_reg;
reg [7:0] X28_reg;
reg [7:0] X32_reg;
reg [7:0] X36_reg;
reg [7:0] X37_reg;
reg [7:0] X40_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X43_reg;
reg [7:0] X50_reg;
reg [7:0] X51_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X68_reg;
reg [7:0] X69_reg;
reg [7:0] X74_reg;
reg [7:0] X76_reg;
reg [7:0] X77_reg;
reg [7:0] X86_reg;
reg [7:0] X88_reg;
reg [7:0] X89_reg;
reg [7:0] X100_reg;
reg [7:0] X102_reg;
reg [7:0] X111_reg;
reg [7:0] X115_reg;
reg [7:0] X117_reg;
reg [7:0] X118_reg;
reg [7:0] X128_reg;
reg [7:0] X131_reg;
reg [7:0] X133_reg;
reg [7:0] X139_reg;
reg [7:0] X140_reg;
reg [7:0] X141_reg;
reg [7:0] X144_reg;
reg [7:0] X145_reg;
reg [7:0] X147_reg;
reg [7:0] X150_reg;
reg [7:0] X152_reg;
reg [7:0] X158_reg;
reg [7:0] X175_reg;
reg [7:0] X178_reg;
reg [7:0] X179_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X187_reg;
reg [7:0] X189_reg;
reg [7:0] X196_reg;
reg [7:0] X197_reg;
reg [7:0] X198_reg;
reg [7:0] X203_reg;
reg [7:0] X204_reg;
reg [7:0] X214_reg;
reg [7:0] X221_reg;
reg [7:0] X224_reg;
reg [7:0] X230_reg;
reg [7:0] X238_reg;
reg [7:0] X243_reg;
reg [7:0] X246_reg;
reg [7:0] X252_reg;
reg [7:0] X257_reg;
reg [7:0] X264_reg;
reg [7:0] X266_reg;
reg [7:0] X270_reg;
reg [7:0] X276_reg;
reg [7:0] X280_reg;
reg [7:0] X288_reg;
reg [7:0] X293_reg;
reg [7:0] X295_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X305_reg;
reg [7:0] X306_reg;
reg [7:0] X317_reg;
reg [7:0] X321_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X339_reg;
reg [7:0] X343_reg;
reg [7:0] X357_reg;
reg [7:0] X358_reg;
reg [7:0] X365_reg;
reg [7:0] X369_reg;
reg [7:0] X371_reg;
reg [7:0] X374_reg;
reg [7:0] X387_reg;
reg [7:0] X390_reg;
reg [7:0] X394_reg;
reg [7:0] X396_reg;
reg [7:0] X407_reg;
reg [7:0] X410_reg;
reg [7:0] X415_reg;
reg [7:0] X417_reg;
reg [7:0] X418_reg;
reg [7:0] X427_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X440_reg;
reg [7:0] X448_reg;
reg [7:0] X449_reg;
reg [7:0] X453_reg;
reg [7:0] X454_reg;
reg [7:0] X464_reg;
reg [7:0] X467_reg;
reg [7:0] X476_reg;
reg [7:0] X485_reg;
reg [7:0] X486_reg;
reg [7:0] X490_reg;
reg [7:0] X491_reg;
reg [7:0] X492_reg;
reg [7:0] X494_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X507_reg;
reg [7:0] X509_reg;
reg [7:0] X510_reg;
reg [7:0] X515_reg;
reg [7:0] X536_reg;
reg [7:0] X546_reg;
reg [7:0] X552_reg;
reg [7:0] X554_reg;
reg [7:0] X555_reg;
reg [7:0] X557_reg;
reg [7:0] X558_reg;
reg [7:0] X559_reg;
reg [7:0] X560_reg;
wire [7:0] X2;
wire [7:0] X6;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X12;
wire [7:0] X14;
wire [7:0] X23;
wire [7:0] X28;
wire [7:0] X32;
wire [7:0] X36;
wire [7:0] X37;
wire [7:0] X40;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X43;
wire [7:0] X50;
wire [7:0] X51;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X68;
wire [7:0] X69;
wire [7:0] X74;
wire [7:0] X76;
wire [7:0] X77;
wire [7:0] X86;
wire [7:0] X88;
wire [7:0] X89;
wire [7:0] X100;
wire [7:0] X102;
wire [7:0] X111;
wire [7:0] X115;
wire [7:0] X117;
wire [7:0] X118;
wire [7:0] X128;
wire [7:0] X131;
wire [7:0] X133;
wire [7:0] X139;
wire [7:0] X140;
wire [7:0] X141;
wire [7:0] X144;
wire [7:0] X145;
wire [7:0] X147;
wire [7:0] X150;
wire [7:0] X152;
wire [7:0] X158;
wire [7:0] X175;
wire [7:0] X178;
wire [7:0] X179;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X187;
wire [7:0] X189;
wire [7:0] X196;
wire [7:0] X197;
wire [7:0] X198;
wire [7:0] X203;
wire [7:0] X204;
wire [7:0] X214;
wire [7:0] X221;
wire [7:0] X224;
wire [7:0] X230;
wire [7:0] X238;
wire [7:0] X243;
wire [7:0] X246;
wire [7:0] X252;
wire [7:0] X257;
wire [7:0] X264;
wire [7:0] X266;
wire [7:0] X270;
wire [7:0] X276;
wire [7:0] X280;
wire [7:0] X288;
wire [7:0] X293;
wire [7:0] X295;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X305;
wire [7:0] X306;
wire [7:0] X317;
wire [7:0] X321;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X339;
wire [7:0] X343;
wire [7:0] X357;
wire [7:0] X358;
wire [7:0] X365;
wire [7:0] X369;
wire [7:0] X371;
wire [7:0] X374;
wire [7:0] X387;
wire [7:0] X390;
wire [7:0] X394;
wire [7:0] X396;
wire [7:0] X407;
wire [7:0] X410;
wire [7:0] X415;
wire [7:0] X417;
wire [7:0] X418;
wire [7:0] X427;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X440;
wire [7:0] X448;
wire [7:0] X449;
wire [7:0] X453;
wire [7:0] X454;
wire [7:0] X464;
wire [7:0] X467;
wire [7:0] X476;
wire [7:0] X485;
wire [7:0] X486;
wire [7:0] X490;
wire [7:0] X491;
wire [7:0] X492;
wire [7:0] X494;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X507;
wire [7:0] X509;
wire [7:0] X510;
wire [7:0] X515;
wire [7:0] X536;
wire [7:0] X546;
wire [7:0] X552;
wire [7:0] X554;
wire [7:0] X555;
wire [7:0] X557;
wire [7:0] X558;
wire [7:0] X559;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X2, X6, X9, X10, X12, X14, X23, X28, X32, X36, X37, X40, X41, X42, X43, X50, X51, X54, X55, X56, X57, X58, X63, X65, X68, X69, X74, X76, X77, X86, X88, X89, X100, X102, X111, X115, X117, X118, X128, X131, X133, X139, X140, X141, X144, X145, X147, X150, X152, X158, X175, X178, X179, X181, X185, X187, X189, X196, X197, X198, X203, X204, X214, X221, X224, X230, X238, X243, X246, X252, X257, X264, X266, X270, X276, X280, X288, X293, X295, X300, X301, X302, X305, X306, X317, X321, X330, X331, X335, X339, X343, X357, X358, X365, X369, X371, X374, X387, X390, X394, X396, X407, X410, X415, X417, X418, X427, X434, X435, X440, X448, X449, X453, X454, X464, X467, X476, X485, X486, X490, X491, X492, X494, X498, X504, X507, X509, X510, X515, X536, X546, X552, X554, X555, X557, X558, X559, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X2_reg, X6_reg, X9_reg, X10_reg, X12_reg, X14_reg, X23_reg, X28_reg, X32_reg, X36_reg, X37_reg, X40_reg, X41_reg, X42_reg, X43_reg, X50_reg, X51_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X63_reg, X65_reg, X68_reg, X69_reg, X74_reg, X76_reg, X77_reg, X86_reg, X88_reg, X89_reg, X100_reg, X102_reg, X111_reg, X115_reg, X117_reg, X118_reg, X128_reg, X131_reg, X133_reg, X139_reg, X140_reg, X141_reg, X144_reg, X145_reg, X147_reg, X150_reg, X152_reg, X158_reg, X175_reg, X178_reg, X179_reg, X181_reg, X185_reg, X187_reg, X189_reg, X196_reg, X197_reg, X198_reg, X203_reg, X204_reg, X214_reg, X221_reg, X224_reg, X230_reg, X238_reg, X243_reg, X246_reg, X252_reg, X257_reg, X264_reg, X266_reg, X270_reg, X276_reg, X280_reg, X288_reg, X293_reg, X295_reg, X300_reg, X301_reg, X302_reg, X305_reg, X306_reg, X317_reg, X321_reg, X330_reg, X331_reg, X335_reg, X339_reg, X343_reg, X357_reg, X358_reg, X365_reg, X369_reg, X371_reg, X374_reg, X387_reg, X390_reg, X394_reg, X396_reg, X407_reg, X410_reg, X415_reg, X417_reg, X418_reg, X427_reg, X434_reg, X435_reg, X440_reg, X448_reg, X449_reg, X453_reg, X454_reg, X464_reg, X467_reg, X476_reg, X485_reg, X486_reg, X490_reg, X491_reg, X492_reg, X494_reg, X498_reg, X504_reg, X507_reg, X509_reg, X510_reg, X515_reg, X536_reg, X546_reg, X552_reg, X554_reg, X555_reg, X557_reg, X558_reg, X559_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X2 = X2_reg;
assign X6 = X6_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X12 = X12_reg;
assign X14 = X14_reg;
assign X23 = X23_reg;
assign X28 = X28_reg;
assign X32 = X32_reg;
assign X36 = X36_reg;
assign X37 = X37_reg;
assign X40 = X40_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X43 = X43_reg;
assign X50 = X50_reg;
assign X51 = X51_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X68 = X68_reg;
assign X69 = X69_reg;
assign X74 = X74_reg;
assign X76 = X76_reg;
assign X77 = X77_reg;
assign X86 = X86_reg;
assign X88 = X88_reg;
assign X89 = X89_reg;
assign X100 = X100_reg;
assign X102 = X102_reg;
assign X111 = X111_reg;
assign X115 = X115_reg;
assign X117 = X117_reg;
assign X118 = X118_reg;
assign X128 = X128_reg;
assign X131 = X131_reg;
assign X133 = X133_reg;
assign X139 = X139_reg;
assign X140 = X140_reg;
assign X141 = X141_reg;
assign X144 = X144_reg;
assign X145 = X145_reg;
assign X147 = X147_reg;
assign X150 = X150_reg;
assign X152 = X152_reg;
assign X158 = X158_reg;
assign X175 = X175_reg;
assign X178 = X178_reg;
assign X179 = X179_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X187 = X187_reg;
assign X189 = X189_reg;
assign X196 = X196_reg;
assign X197 = X197_reg;
assign X198 = X198_reg;
assign X203 = X203_reg;
assign X204 = X204_reg;
assign X214 = X214_reg;
assign X221 = X221_reg;
assign X224 = X224_reg;
assign X230 = X230_reg;
assign X238 = X238_reg;
assign X243 = X243_reg;
assign X246 = X246_reg;
assign X252 = X252_reg;
assign X257 = X257_reg;
assign X264 = X264_reg;
assign X266 = X266_reg;
assign X270 = X270_reg;
assign X276 = X276_reg;
assign X280 = X280_reg;
assign X288 = X288_reg;
assign X293 = X293_reg;
assign X295 = X295_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X305 = X305_reg;
assign X306 = X306_reg;
assign X317 = X317_reg;
assign X321 = X321_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X339 = X339_reg;
assign X343 = X343_reg;
assign X357 = X357_reg;
assign X358 = X358_reg;
assign X365 = X365_reg;
assign X369 = X369_reg;
assign X371 = X371_reg;
assign X374 = X374_reg;
assign X387 = X387_reg;
assign X390 = X390_reg;
assign X394 = X394_reg;
assign X396 = X396_reg;
assign X407 = X407_reg;
assign X410 = X410_reg;
assign X415 = X415_reg;
assign X417 = X417_reg;
assign X418 = X418_reg;
assign X427 = X427_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X440 = X440_reg;
assign X448 = X448_reg;
assign X449 = X449_reg;
assign X453 = X453_reg;
assign X454 = X454_reg;
assign X464 = X464_reg;
assign X467 = X467_reg;
assign X476 = X476_reg;
assign X485 = X485_reg;
assign X486 = X486_reg;
assign X490 = X490_reg;
assign X491 = X491_reg;
assign X492 = X492_reg;
assign X494 = X494_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X507 = X507_reg;
assign X509 = X509_reg;
assign X510 = X510_reg;
assign X515 = X515_reg;
assign X536 = X536_reg;
assign X546 = X546_reg;
assign X552 = X552_reg;
assign X554 = X554_reg;
assign X555 = X555_reg;
assign X557 = X557_reg;
assign X558 = X558_reg;
assign X559 = X559_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/31/accuracy.txt
+ accuracy=5.431e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/31/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/31/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:141: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 752 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 190462720.0      0.00       0.0 449959200.0                           5732478.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 227121870.0      0.00       0.0 477510944.0 net3288                   7423352.5000
    0:00:03 227514320.0      0.00       0.0 477561792.0 net2955                   7438412.0000
    0:00:05 223098210.0      0.00       0.0 471918560.0 net3220                   7269224.5000
    0:00:05 219566160.0      0.00       0.0 469046080.0 net3490                   7133685.5000
    0:00:05 217603910.0      0.00       0.0 467470880.0 net2629                   7058386.0000
    0:00:06 217603910.0      0.00       0.0 467443424.0                           7058386.0000
    0:00:06 217603910.0      0.00       0.0 467443424.0                           7058386.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 217603910.0      0.00       0.0 467443424.0                           7058386.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:07 216426560.0      0.00       0.0 466224320.0                           7013206.0000
    0:00:08 227635570.0      0.00       0.0 475883904.0 net10368                  7448264.5000
    0:00:08 227243120.0      0.00       0.0 475492608.0 net3001                   7433204.5000
    0:00:09 223077040.0      0.00       0.0 471356512.0 net3220                   7283299.5000
    0:00:10 219937440.0      0.00       0.0 468806624.0 net10498                  7162820.0000
    0:00:11 218367640.0      0.00       0.0 467587072.0                           7102580.5000
    0:00:11 218367640.0      0.00       0.0 467587072.0                           7102580.5000
    0:00:11 218367640.0      0.00       0.0 467587072.0                           7102580.5000
    0:00:11 218367640.0      0.00       0.0 467587072.0                           7102580.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=218367640.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=27562826.000
+ '[' 27562826 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(307)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1804 leaf cells, ports, hiers and 1800 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Wed Jan 12 15:46:44 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1252
        Number of annotated net delay arcs  :      1252
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964718375.780273 ns, Total Simulation Time : 4999964718375.780273 ns

======================================================================
Summary:
Total number of nets = 1800
Number of annotated nets = 1800 (100.00%)
Total number of leaf cells = 696
Number of fully annotated leaf cells = 696 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1104 , annotated synthesis invariant points = 1104, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.97 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0102
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/area_31.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/delay_31.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/reports/power_31.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_12_01_2022__14_25/netlists/31.sv
+ echo -e '31\t5.431e-01\t218367640.000000\t27562826.000\t0.0102'
