
CAN_Board_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004348  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08004528  08004528  00005528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004624  08004624  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  08004624  08004624  00005624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800462c  0800462c  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800462c  0800462c  0000562c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004630  08004630  00005630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004634  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  20000068  0800469c  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000288  0800469c  00006288  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ef0d  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020d7  00000000  00000000  00014fa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa0  00000000  00000000  00017080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bf7  00000000  00000000  00018020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001edc3  00000000  00000000  00018c17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fbaa  00000000  00000000  000379da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6ea3  00000000  00000000  00047584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010e427  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049d4  00000000  00000000  0010e46c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00112e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004510 	.word	0x08004510

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08004510 	.word	0x08004510

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c4:	f000 fb7f 	bl	80009c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002c8:	f000 f828 	bl	800031c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002cc:	f000 f900 	bl	80004d0 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80002d0:	f000 f864 	bl	800039c <MX_FDCAN1_Init>
  MX_TIM2_Init();
 80002d4:	f000 f8ae 	bl	8000434 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 80002d8:	480c      	ldr	r0, [pc, #48]	@ (800030c <main+0x4c>)
 80002da:	f000 fe4f 	bl	8000f7c <HAL_FDCAN_Start>
 80002de:	4603      	mov	r3, r0
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d008      	beq.n	80002f6 <main+0x36>
      printf("Error starting FDCAN!\n");
 80002e4:	480a      	ldr	r0, [pc, #40]	@ (8000310 <main+0x50>)
 80002e6:	f003 fb5b 	bl	80039a0 <puts>
      fflush(stdout);
 80002ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000314 <main+0x54>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	689b      	ldr	r3, [r3, #8]
 80002f0:	4618      	mov	r0, r3
 80002f2:	f003 fa17 	bl	8003724 <fflush>
  }
  HAL_TIM_Base_Start_IT(&htim2);
 80002f6:	4808      	ldr	r0, [pc, #32]	@ (8000318 <main+0x58>)
 80002f8:	f002 fc8c 	bl	8002c14 <HAL_TIM_Base_Start_IT>
  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80002fc:	2200      	movs	r2, #0
 80002fe:	2101      	movs	r1, #1
 8000300:	4802      	ldr	r0, [pc, #8]	@ (800030c <main+0x4c>)
 8000302:	f000 ffc1 	bl	8001288 <HAL_FDCAN_ActivateNotification>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000306:	bf00      	nop
 8000308:	e7fd      	b.n	8000306 <main+0x46>
 800030a:	bf00      	nop
 800030c:	20000084 	.word	0x20000084
 8000310:	08004528 	.word	0x08004528
 8000314:	20000018 	.word	0x20000018
 8000318:	200000e8 	.word	0x200000e8

0800031c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b094      	sub	sp, #80	@ 0x50
 8000320:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000322:	f107 0318 	add.w	r3, r7, #24
 8000326:	2238      	movs	r2, #56	@ 0x38
 8000328:	2100      	movs	r1, #0
 800032a:	4618      	mov	r0, r3
 800032c:	f003 fc18 	bl	8003b60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000330:	1d3b      	adds	r3, r7, #4
 8000332:	2200      	movs	r2, #0
 8000334:	601a      	str	r2, [r3, #0]
 8000336:	605a      	str	r2, [r3, #4]
 8000338:	609a      	str	r2, [r3, #8]
 800033a:	60da      	str	r2, [r3, #12]
 800033c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800033e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000342:	f001 fc75 	bl	8001c30 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000346:	2302      	movs	r3, #2
 8000348:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800034a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800034e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000350:	2340      	movs	r3, #64	@ 0x40
 8000352:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000354:	2300      	movs	r3, #0
 8000356:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000358:	f107 0318 	add.w	r3, r7, #24
 800035c:	4618      	mov	r0, r3
 800035e:	f001 fd1b 	bl	8001d98 <HAL_RCC_OscConfig>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000368:	f000 f932 	bl	80005d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800036c:	230f      	movs	r3, #15
 800036e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000370:	2301      	movs	r3, #1
 8000372:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000374:	2300      	movs	r3, #0
 8000376:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000378:	2300      	movs	r3, #0
 800037a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800037c:	2300      	movs	r3, #0
 800037e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000380:	1d3b      	adds	r3, r7, #4
 8000382:	2100      	movs	r1, #0
 8000384:	4618      	mov	r0, r3
 8000386:	f002 f819 	bl	80023bc <HAL_RCC_ClockConfig>
 800038a:	4603      	mov	r3, r0
 800038c:	2b00      	cmp	r3, #0
 800038e:	d001      	beq.n	8000394 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000390:	f000 f91e 	bl	80005d0 <Error_Handler>
  }
}
 8000394:	bf00      	nop
 8000396:	3750      	adds	r7, #80	@ 0x50
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}

0800039c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80003a0:	4b21      	ldr	r3, [pc, #132]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003a2:	4a22      	ldr	r2, [pc, #136]	@ (800042c <MX_FDCAN1_Init+0x90>)
 80003a4:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80003a6:	4b20      	ldr	r3, [pc, #128]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 80003ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80003b2:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80003b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80003ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003bc:	2201      	movs	r2, #1
 80003be:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80003c0:	4b19      	ldr	r3, [pc, #100]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80003c6:	4b18      	ldr	r3, [pc, #96]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80003cc:	4b16      	ldr	r3, [pc, #88]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003ce:	2201      	movs	r2, #1
 80003d0:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 80003d2:	4b15      	ldr	r3, [pc, #84]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003d4:	2202      	movs	r2, #2
 80003d6:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 29;
 80003d8:	4b13      	ldr	r3, [pc, #76]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003da:	221d      	movs	r2, #29
 80003dc:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80003de:	4b12      	ldr	r3, [pc, #72]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003e0:	2202      	movs	r2, #2
 80003e2:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80003e4:	4b10      	ldr	r3, [pc, #64]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003e6:	2201      	movs	r2, #1
 80003e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 15;
 80003ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003ec:	220f      	movs	r2, #15
 80003ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 16;
 80003f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003f2:	2210      	movs	r2, #16
 80003f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 15;
 80003f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003f8:	220f      	movs	r2, #15
 80003fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 80003fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 80003fe:	2200      	movs	r2, #0
 8000400:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000402:	4b09      	ldr	r3, [pc, #36]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 8000404:	2200      	movs	r2, #0
 8000406:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000408:	4b07      	ldr	r3, [pc, #28]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 800040a:	2200      	movs	r2, #0
 800040c:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800040e:	4806      	ldr	r0, [pc, #24]	@ (8000428 <MX_FDCAN1_Init+0x8c>)
 8000410:	f000 fc5a 	bl	8000cc8 <HAL_FDCAN_Init>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d004      	beq.n	8000424 <MX_FDCAN1_Init+0x88>
  {
	  printf("FD CAN init issue\n");
 800041a:	4805      	ldr	r0, [pc, #20]	@ (8000430 <MX_FDCAN1_Init+0x94>)
 800041c:	f003 fac0 	bl	80039a0 <puts>
    Error_Handler();
 8000420:	f000 f8d6 	bl	80005d0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000424:	bf00      	nop
 8000426:	bd80      	pop	{r7, pc}
 8000428:	20000084 	.word	0x20000084
 800042c:	40006400 	.word	0x40006400
 8000430:	08004540 	.word	0x08004540

08000434 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b088      	sub	sp, #32
 8000438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800043a:	f107 0310 	add.w	r3, r7, #16
 800043e:	2200      	movs	r2, #0
 8000440:	601a      	str	r2, [r3, #0]
 8000442:	605a      	str	r2, [r3, #4]
 8000444:	609a      	str	r2, [r3, #8]
 8000446:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000448:	1d3b      	adds	r3, r7, #4
 800044a:	2200      	movs	r2, #0
 800044c:	601a      	str	r2, [r3, #0]
 800044e:	605a      	str	r2, [r3, #4]
 8000450:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000452:	4b1e      	ldr	r3, [pc, #120]	@ (80004cc <MX_TIM2_Init+0x98>)
 8000454:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000458:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15999;
 800045a:	4b1c      	ldr	r3, [pc, #112]	@ (80004cc <MX_TIM2_Init+0x98>)
 800045c:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000460:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000462:	4b1a      	ldr	r3, [pc, #104]	@ (80004cc <MX_TIM2_Init+0x98>)
 8000464:	2200      	movs	r2, #0
 8000466:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000468:	4b18      	ldr	r3, [pc, #96]	@ (80004cc <MX_TIM2_Init+0x98>)
 800046a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800046e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000470:	4b16      	ldr	r3, [pc, #88]	@ (80004cc <MX_TIM2_Init+0x98>)
 8000472:	2200      	movs	r2, #0
 8000474:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000476:	4b15      	ldr	r3, [pc, #84]	@ (80004cc <MX_TIM2_Init+0x98>)
 8000478:	2280      	movs	r2, #128	@ 0x80
 800047a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800047c:	4813      	ldr	r0, [pc, #76]	@ (80004cc <MX_TIM2_Init+0x98>)
 800047e:	f002 fb71 	bl	8002b64 <HAL_TIM_Base_Init>
 8000482:	4603      	mov	r3, r0
 8000484:	2b00      	cmp	r3, #0
 8000486:	d001      	beq.n	800048c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000488:	f000 f8a2 	bl	80005d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800048c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000490:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000492:	f107 0310 	add.w	r3, r7, #16
 8000496:	4619      	mov	r1, r3
 8000498:	480c      	ldr	r0, [pc, #48]	@ (80004cc <MX_TIM2_Init+0x98>)
 800049a:	f002 fd75 	bl	8002f88 <HAL_TIM_ConfigClockSource>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d001      	beq.n	80004a8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80004a4:	f000 f894 	bl	80005d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004a8:	2300      	movs	r3, #0
 80004aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004ac:	2300      	movs	r3, #0
 80004ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80004b0:	1d3b      	adds	r3, r7, #4
 80004b2:	4619      	mov	r1, r3
 80004b4:	4805      	ldr	r0, [pc, #20]	@ (80004cc <MX_TIM2_Init+0x98>)
 80004b6:	f002 ffc1 	bl	800343c <HAL_TIMEx_MasterConfigSynchronization>
 80004ba:	4603      	mov	r3, r0
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d001      	beq.n	80004c4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80004c0:	f000 f886 	bl	80005d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80004c4:	bf00      	nop
 80004c6:	3720      	adds	r7, #32
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	200000e8 	.word	0x200000e8

080004d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d6:	4b09      	ldr	r3, [pc, #36]	@ (80004fc <MX_GPIO_Init+0x2c>)
 80004d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004da:	4a08      	ldr	r2, [pc, #32]	@ (80004fc <MX_GPIO_Init+0x2c>)
 80004dc:	f043 0301 	orr.w	r3, r3, #1
 80004e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004e2:	4b06      	ldr	r3, [pc, #24]	@ (80004fc <MX_GPIO_Init+0x2c>)
 80004e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004e6:	f003 0301 	and.w	r3, r3, #1
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004ee:	bf00      	nop
 80004f0:	370c      	adds	r7, #12
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	40021000 	.word	0x40021000

08000500 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000500:	b580      	push	{r7, lr}
 8000502:	b08e      	sub	sp, #56	@ 0x38
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
	// send that CAN message bro
	FDCAN_TxHeaderTypeDef TxHeader;
	uint8_t TxData = 0x08;
 8000508:	2308      	movs	r3, #8
 800050a:	72fb      	strb	r3, [r7, #11]

	TxHeader.Identifier = CAN_TX_ID;
 800050c:	2301      	movs	r3, #1
 800050e:	60fb      	str	r3, [r7, #12]
	TxHeader.IdType = FDCAN_STANDARD_ID;
 8000510:	2300      	movs	r3, #0
 8000512:	613b      	str	r3, [r7, #16]
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000514:	2300      	movs	r3, #0
 8000516:	617b      	str	r3, [r7, #20]
	TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 8000518:	2301      	movs	r3, #1
 800051a:	61bb      	str	r3, [r7, #24]
	TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 800051c:	2300      	movs	r3, #0
 800051e:	623b      	str	r3, [r7, #32]
	TxHeader.FDFormat = FDCAN_FD_CAN;
 8000520:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000524:	627b      	str	r3, [r7, #36]	@ 0x24
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000526:	2300      	movs	r3, #0
 8000528:	62bb      	str	r3, [r7, #40]	@ 0x28
	TxHeader.MessageMarker = 0;
 800052a:	2300      	movs	r3, #0
 800052c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	uint32_t free_slots = HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1);
 800052e:	4810      	ldr	r0, [pc, #64]	@ (8000570 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000530:	f000 fe98 	bl	8001264 <HAL_FDCAN_GetTxFifoFreeLevel>
 8000534:	6378      	str	r0, [r7, #52]	@ 0x34
	printf("FIFO0 space: %lu\n", free_slots);
 8000536:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000538:	480e      	ldr	r0, [pc, #56]	@ (8000574 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800053a:	f003 f9c9 	bl	80038d0 <iprintf>
	fflush(stdout);
 800053e:	4b0e      	ldr	r3, [pc, #56]	@ (8000578 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	689b      	ldr	r3, [r3, #8]
 8000544:	4618      	mov	r0, r3
 8000546:	f003 f8ed 	bl	8003724 <fflush>

	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, &TxData) != HAL_OK) {
 800054a:	f107 020b 	add.w	r2, r7, #11
 800054e:	f107 030c 	add.w	r3, r7, #12
 8000552:	4619      	mov	r1, r3
 8000554:	4806      	ldr	r0, [pc, #24]	@ (8000570 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000556:	f000 fd39 	bl	8000fcc <HAL_FDCAN_AddMessageToTxFifoQ>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d003      	beq.n	8000568 <HAL_TIM_PeriodElapsedCallback+0x68>
		// printf("Error adding CAN message to FIFO\n");
		uint32_t error = HAL_FDCAN_GetError(&hfdcan1);
 8000560:	4803      	ldr	r0, [pc, #12]	@ (8000570 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000562:	f001 f905 	bl	8001770 <HAL_FDCAN_GetError>
 8000566:	6338      	str	r0, [r7, #48]	@ 0x30
		return;
	}
}
 8000568:	3738      	adds	r7, #56	@ 0x38
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	20000084 	.word	0x20000084
 8000574:	08004554 	.word	0x08004554
 8000578:	20000018 	.word	0x20000018

0800057c <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b08e      	sub	sp, #56	@ 0x38
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
 8000584:	6039      	str	r1, [r7, #0]
	FDCAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData;

	if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, &RxData) != HAL_OK) {
 8000586:	f107 030f 	add.w	r3, r7, #15
 800058a:	f107 0210 	add.w	r2, r7, #16
 800058e:	2140      	movs	r1, #64	@ 0x40
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f000 fd5f 	bl	8001054 <HAL_FDCAN_GetRxMessage>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d003      	beq.n	80005a4 <HAL_FDCAN_RxFifo0Callback+0x28>
		printf("Error receiving CAN message\n");
 800059c:	4809      	ldr	r0, [pc, #36]	@ (80005c4 <HAL_FDCAN_RxFifo0Callback+0x48>)
 800059e:	f003 f9ff 	bl	80039a0 <puts>
 80005a2:	e00c      	b.n	80005be <HAL_FDCAN_RxFifo0Callback+0x42>
		return;
	}

	// show messages
	if (RxHeader.Identifier == CAN_RX_ID) {
 80005a4:	693b      	ldr	r3, [r7, #16]
 80005a6:	2b02      	cmp	r3, #2
 80005a8:	d106      	bne.n	80005b8 <HAL_FDCAN_RxFifo0Callback+0x3c>
		printf("Message Received:\nID: %lu\nData: %u\n", RxHeader.Identifier, RxData);
 80005aa:	693b      	ldr	r3, [r7, #16]
 80005ac:	7bfa      	ldrb	r2, [r7, #15]
 80005ae:	4619      	mov	r1, r3
 80005b0:	4805      	ldr	r0, [pc, #20]	@ (80005c8 <HAL_FDCAN_RxFifo0Callback+0x4c>)
 80005b2:	f003 f98d 	bl	80038d0 <iprintf>
 80005b6:	e002      	b.n	80005be <HAL_FDCAN_RxFifo0Callback+0x42>
	} else {
		printf("RxHeader ignored (incorrect ID number)\n");
 80005b8:	4804      	ldr	r0, [pc, #16]	@ (80005cc <HAL_FDCAN_RxFifo0Callback+0x50>)
 80005ba:	f003 f9f1 	bl	80039a0 <puts>
	}
}
 80005be:	3738      	adds	r7, #56	@ 0x38
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	08004568 	.word	0x08004568
 80005c8:	08004584 	.word	0x08004584
 80005cc:	080045a8 	.word	0x080045a8

080005d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005d4:	b672      	cpsid	i
}
 80005d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005d8:	bf00      	nop
 80005da:	e7fd      	b.n	80005d8 <Error_Handler+0x8>

080005dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000620 <HAL_MspInit+0x44>)
 80005e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005e6:	4a0e      	ldr	r2, [pc, #56]	@ (8000620 <HAL_MspInit+0x44>)
 80005e8:	f043 0301 	orr.w	r3, r3, #1
 80005ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80005ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000620 <HAL_MspInit+0x44>)
 80005f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005f2:	f003 0301 	and.w	r3, r3, #1
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005fa:	4b09      	ldr	r3, [pc, #36]	@ (8000620 <HAL_MspInit+0x44>)
 80005fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005fe:	4a08      	ldr	r2, [pc, #32]	@ (8000620 <HAL_MspInit+0x44>)
 8000600:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000604:	6593      	str	r3, [r2, #88]	@ 0x58
 8000606:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <HAL_MspInit+0x44>)
 8000608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800060a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800060e:	603b      	str	r3, [r7, #0]
 8000610:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000612:	f001 fbb1 	bl	8001d78 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000616:	bf00      	nop
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40021000 	.word	0x40021000

08000624 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b09a      	sub	sp, #104	@ 0x68
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800063c:	f107 0310 	add.w	r3, r7, #16
 8000640:	2244      	movs	r2, #68	@ 0x44
 8000642:	2100      	movs	r1, #0
 8000644:	4618      	mov	r0, r3
 8000646:	f003 fa8b 	bl	8003b60 <memset>
  if(hfdcan->Instance==FDCAN1)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a24      	ldr	r2, [pc, #144]	@ (80006e0 <HAL_FDCAN_MspInit+0xbc>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d141      	bne.n	80006d8 <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000654:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000658:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800065a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800065e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000660:	f107 0310 	add.w	r3, r7, #16
 8000664:	4618      	mov	r0, r3
 8000666:	f002 f88d 	bl	8002784 <HAL_RCCEx_PeriphCLKConfig>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000670:	f7ff ffae 	bl	80005d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000674:	4b1b      	ldr	r3, [pc, #108]	@ (80006e4 <HAL_FDCAN_MspInit+0xc0>)
 8000676:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000678:	4a1a      	ldr	r2, [pc, #104]	@ (80006e4 <HAL_FDCAN_MspInit+0xc0>)
 800067a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800067e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000680:	4b18      	ldr	r3, [pc, #96]	@ (80006e4 <HAL_FDCAN_MspInit+0xc0>)
 8000682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000684:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000688:	60fb      	str	r3, [r7, #12]
 800068a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800068c:	4b15      	ldr	r3, [pc, #84]	@ (80006e4 <HAL_FDCAN_MspInit+0xc0>)
 800068e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000690:	4a14      	ldr	r2, [pc, #80]	@ (80006e4 <HAL_FDCAN_MspInit+0xc0>)
 8000692:	f043 0301 	orr.w	r3, r3, #1
 8000696:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000698:	4b12      	ldr	r3, [pc, #72]	@ (80006e4 <HAL_FDCAN_MspInit+0xc0>)
 800069a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800069c:	f003 0301 	and.w	r3, r3, #1
 80006a0:	60bb      	str	r3, [r7, #8]
 80006a2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80006a4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80006a8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006aa:	2302      	movs	r3, #2
 80006ac:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ae:	2300      	movs	r3, #0
 80006b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b2:	2300      	movs	r3, #0
 80006b4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80006b6:	2309      	movs	r3, #9
 80006b8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ba:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80006be:	4619      	mov	r1, r3
 80006c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006c4:	f001 f932 	bl	800192c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80006c8:	2200      	movs	r2, #0
 80006ca:	2100      	movs	r1, #0
 80006cc:	2015      	movs	r0, #21
 80006ce:	f000 fac6 	bl	8000c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80006d2:	2015      	movs	r0, #21
 80006d4:	f000 fadd 	bl	8000c92 <HAL_NVIC_EnableIRQ>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80006d8:	bf00      	nop
 80006da:	3768      	adds	r7, #104	@ 0x68
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	40006400 	.word	0x40006400
 80006e4:	40021000 	.word	0x40021000

080006e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80006f8:	d113      	bne.n	8000722 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80006fa:	4b0c      	ldr	r3, [pc, #48]	@ (800072c <HAL_TIM_Base_MspInit+0x44>)
 80006fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006fe:	4a0b      	ldr	r2, [pc, #44]	@ (800072c <HAL_TIM_Base_MspInit+0x44>)
 8000700:	f043 0301 	orr.w	r3, r3, #1
 8000704:	6593      	str	r3, [r2, #88]	@ 0x58
 8000706:	4b09      	ldr	r3, [pc, #36]	@ (800072c <HAL_TIM_Base_MspInit+0x44>)
 8000708:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	60fb      	str	r3, [r7, #12]
 8000710:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000712:	2200      	movs	r2, #0
 8000714:	2100      	movs	r1, #0
 8000716:	201c      	movs	r0, #28
 8000718:	f000 faa1 	bl	8000c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800071c:	201c      	movs	r0, #28
 800071e:	f000 fab8 	bl	8000c92 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000722:	bf00      	nop
 8000724:	3710      	adds	r7, #16
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	40021000 	.word	0x40021000

08000730 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <NMI_Handler+0x4>

08000738 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800073c:	bf00      	nop
 800073e:	e7fd      	b.n	800073c <HardFault_Handler+0x4>

08000740 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000744:	bf00      	nop
 8000746:	e7fd      	b.n	8000744 <MemManage_Handler+0x4>

08000748 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800074c:	bf00      	nop
 800074e:	e7fd      	b.n	800074c <BusFault_Handler+0x4>

08000750 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000754:	bf00      	nop
 8000756:	e7fd      	b.n	8000754 <UsageFault_Handler+0x4>

08000758 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr

08000766 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000766:	b480      	push	{r7}
 8000768:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800076a:	bf00      	nop
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000778:	bf00      	nop
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr

08000782 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000782:	b580      	push	{r7, lr}
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000786:	f000 f971 	bl	8000a6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000794:	4802      	ldr	r0, [pc, #8]	@ (80007a0 <FDCAN1_IT0_IRQHandler+0x10>)
 8000796:	f000 fe5d 	bl	8001454 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	20000084 	.word	0x20000084

080007a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80007a8:	4802      	ldr	r0, [pc, #8]	@ (80007b4 <TIM2_IRQHandler+0x10>)
 80007aa:	f002 fa9d 	bl	8002ce8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	200000e8 	.word	0x200000e8

080007b8 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 80007c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000800 <ITM_SendChar+0x48>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000800 <ITM_SendChar+0x48>)
 80007c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80007cc:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 80007ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000804 <ITM_SendChar+0x4c>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4a0c      	ldr	r2, [pc, #48]	@ (8000804 <ITM_SendChar+0x4c>)
 80007d4:	f043 0301 	orr.w	r3, r3, #1
 80007d8:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80007da:	bf00      	nop
 80007dc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	f003 0301 	and.w	r3, r3, #1
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d0f8      	beq.n	80007dc <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80007ea:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80007ee:	79fb      	ldrb	r3, [r7, #7]
 80007f0:	6013      	str	r3, [r2, #0]
}
 80007f2:	bf00      	nop
 80007f4:	370c      	adds	r7, #12
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	e000edfc 	.word	0xe000edfc
 8000804:	e0000e00 	.word	0xe0000e00

08000808 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000814:	2300      	movs	r3, #0
 8000816:	617b      	str	r3, [r7, #20]
 8000818:	e00a      	b.n	8000830 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800081a:	f3af 8000 	nop.w
 800081e:	4601      	mov	r1, r0
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	1c5a      	adds	r2, r3, #1
 8000824:	60ba      	str	r2, [r7, #8]
 8000826:	b2ca      	uxtb	r2, r1
 8000828:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	3301      	adds	r3, #1
 800082e:	617b      	str	r3, [r7, #20]
 8000830:	697a      	ldr	r2, [r7, #20]
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	429a      	cmp	r2, r3
 8000836:	dbf0      	blt.n	800081a <_read+0x12>
  }

  return len;
 8000838:	687b      	ldr	r3, [r7, #4]
}
 800083a:	4618      	mov	r0, r3
 800083c:	3718      	adds	r7, #24
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}

08000842 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000842:	b580      	push	{r7, lr}
 8000844:	b086      	sub	sp, #24
 8000846:	af00      	add	r7, sp, #0
 8000848:	60f8      	str	r0, [r7, #12]
 800084a:	60b9      	str	r1, [r7, #8]
 800084c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800084e:	2300      	movs	r3, #0
 8000850:	617b      	str	r3, [r7, #20]
 8000852:	e009      	b.n	8000868 <_write+0x26>
  {
    //__io_putchar(*ptr++);
	ITM_SendChar(*ptr++);
 8000854:	68bb      	ldr	r3, [r7, #8]
 8000856:	1c5a      	adds	r2, r3, #1
 8000858:	60ba      	str	r2, [r7, #8]
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff ffab 	bl	80007b8 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000862:	697b      	ldr	r3, [r7, #20]
 8000864:	3301      	adds	r3, #1
 8000866:	617b      	str	r3, [r7, #20]
 8000868:	697a      	ldr	r2, [r7, #20]
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	429a      	cmp	r2, r3
 800086e:	dbf1      	blt.n	8000854 <_write+0x12>
  }
  return len;
 8000870:	687b      	ldr	r3, [r7, #4]
}
 8000872:	4618      	mov	r0, r3
 8000874:	3718      	adds	r7, #24
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}

0800087a <_close>:

int _close(int file)
{
 800087a:	b480      	push	{r7}
 800087c:	b083      	sub	sp, #12
 800087e:	af00      	add	r7, sp, #0
 8000880:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000882:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000886:	4618      	mov	r0, r3
 8000888:	370c      	adds	r7, #12
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr

08000892 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000892:	b480      	push	{r7}
 8000894:	b083      	sub	sp, #12
 8000896:	af00      	add	r7, sp, #0
 8000898:	6078      	str	r0, [r7, #4]
 800089a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80008a2:	605a      	str	r2, [r3, #4]
  return 0;
 80008a4:	2300      	movs	r3, #0
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	370c      	adds	r7, #12
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr

080008b2 <_isatty>:

int _isatty(int file)
{
 80008b2:	b480      	push	{r7}
 80008b4:	b083      	sub	sp, #12
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80008ba:	2301      	movs	r3, #1
}
 80008bc:	4618      	mov	r0, r3
 80008be:	370c      	adds	r7, #12
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr

080008c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80008d4:	2300      	movs	r3, #0
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3714      	adds	r7, #20
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
	...

080008e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b086      	sub	sp, #24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008ec:	4a14      	ldr	r2, [pc, #80]	@ (8000940 <_sbrk+0x5c>)
 80008ee:	4b15      	ldr	r3, [pc, #84]	@ (8000944 <_sbrk+0x60>)
 80008f0:	1ad3      	subs	r3, r2, r3
 80008f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008f8:	4b13      	ldr	r3, [pc, #76]	@ (8000948 <_sbrk+0x64>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d102      	bne.n	8000906 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000900:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <_sbrk+0x64>)
 8000902:	4a12      	ldr	r2, [pc, #72]	@ (800094c <_sbrk+0x68>)
 8000904:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000906:	4b10      	ldr	r3, [pc, #64]	@ (8000948 <_sbrk+0x64>)
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	4413      	add	r3, r2
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	429a      	cmp	r2, r3
 8000912:	d207      	bcs.n	8000924 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000914:	f003 f972 	bl	8003bfc <__errno>
 8000918:	4603      	mov	r3, r0
 800091a:	220c      	movs	r2, #12
 800091c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800091e:	f04f 33ff 	mov.w	r3, #4294967295
 8000922:	e009      	b.n	8000938 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000924:	4b08      	ldr	r3, [pc, #32]	@ (8000948 <_sbrk+0x64>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800092a:	4b07      	ldr	r3, [pc, #28]	@ (8000948 <_sbrk+0x64>)
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4413      	add	r3, r2
 8000932:	4a05      	ldr	r2, [pc, #20]	@ (8000948 <_sbrk+0x64>)
 8000934:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000936:	68fb      	ldr	r3, [r7, #12]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3718      	adds	r7, #24
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	20008000 	.word	0x20008000
 8000944:	00000400 	.word	0x00000400
 8000948:	20000134 	.word	0x20000134
 800094c:	20000288 	.word	0x20000288

08000950 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000954:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <SystemInit+0x20>)
 8000956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800095a:	4a05      	ldr	r2, [pc, #20]	@ (8000970 <SystemInit+0x20>)
 800095c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000960:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	e000ed00 	.word	0xe000ed00

08000974 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000974:	480d      	ldr	r0, [pc, #52]	@ (80009ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000976:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000978:	f7ff ffea 	bl	8000950 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800097c:	480c      	ldr	r0, [pc, #48]	@ (80009b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800097e:	490d      	ldr	r1, [pc, #52]	@ (80009b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000980:	4a0d      	ldr	r2, [pc, #52]	@ (80009b8 <LoopForever+0xe>)
  movs r3, #0
 8000982:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000984:	e002      	b.n	800098c <LoopCopyDataInit>

08000986 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000986:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000988:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800098a:	3304      	adds	r3, #4

0800098c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800098c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800098e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000990:	d3f9      	bcc.n	8000986 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000992:	4a0a      	ldr	r2, [pc, #40]	@ (80009bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000994:	4c0a      	ldr	r4, [pc, #40]	@ (80009c0 <LoopForever+0x16>)
  movs r3, #0
 8000996:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000998:	e001      	b.n	800099e <LoopFillZerobss>

0800099a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800099a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800099c:	3204      	adds	r2, #4

0800099e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800099e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009a0:	d3fb      	bcc.n	800099a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80009a2:	f003 f931 	bl	8003c08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009a6:	f7ff fc8b 	bl	80002c0 <main>

080009aa <LoopForever>:

LoopForever:
    b LoopForever
 80009aa:	e7fe      	b.n	80009aa <LoopForever>
  ldr   r0, =_estack
 80009ac:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80009b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009b4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80009b8:	08004634 	.word	0x08004634
  ldr r2, =_sbss
 80009bc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80009c0:	20000288 	.word	0x20000288

080009c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009c4:	e7fe      	b.n	80009c4 <ADC1_2_IRQHandler>

080009c6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009c6:	b580      	push	{r7, lr}
 80009c8:	b082      	sub	sp, #8
 80009ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009cc:	2300      	movs	r3, #0
 80009ce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009d0:	2003      	movs	r0, #3
 80009d2:	f000 f939 	bl	8000c48 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009d6:	200f      	movs	r0, #15
 80009d8:	f000 f80e 	bl	80009f8 <HAL_InitTick>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d002      	beq.n	80009e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80009e2:	2301      	movs	r3, #1
 80009e4:	71fb      	strb	r3, [r7, #7]
 80009e6:	e001      	b.n	80009ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80009e8:	f7ff fdf8 	bl	80005dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80009ec:	79fb      	ldrb	r3, [r7, #7]

}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
	...

080009f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b084      	sub	sp, #16
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a00:	2300      	movs	r3, #0
 8000a02:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000a04:	4b16      	ldr	r3, [pc, #88]	@ (8000a60 <HAL_InitTick+0x68>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d022      	beq.n	8000a52 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000a0c:	4b15      	ldr	r3, [pc, #84]	@ (8000a64 <HAL_InitTick+0x6c>)
 8000a0e:	681a      	ldr	r2, [r3, #0]
 8000a10:	4b13      	ldr	r3, [pc, #76]	@ (8000a60 <HAL_InitTick+0x68>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a18:	fbb1 f3f3 	udiv	r3, r1, r3
 8000a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a20:	4618      	mov	r0, r3
 8000a22:	f000 f944 	bl	8000cae <HAL_SYSTICK_Config>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d10f      	bne.n	8000a4c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	2b0f      	cmp	r3, #15
 8000a30:	d809      	bhi.n	8000a46 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a32:	2200      	movs	r2, #0
 8000a34:	6879      	ldr	r1, [r7, #4]
 8000a36:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3a:	f000 f910 	bl	8000c5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a68 <HAL_InitTick+0x70>)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6013      	str	r3, [r2, #0]
 8000a44:	e007      	b.n	8000a56 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000a46:	2301      	movs	r3, #1
 8000a48:	73fb      	strb	r3, [r7, #15]
 8000a4a:	e004      	b.n	8000a56 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	73fb      	strb	r3, [r7, #15]
 8000a50:	e001      	b.n	8000a56 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a52:	2301      	movs	r3, #1
 8000a54:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	3710      	adds	r7, #16
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000008 	.word	0x20000008
 8000a64:	20000000 	.word	0x20000000
 8000a68:	20000004 	.word	0x20000004

08000a6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a70:	4b05      	ldr	r3, [pc, #20]	@ (8000a88 <HAL_IncTick+0x1c>)
 8000a72:	681a      	ldr	r2, [r3, #0]
 8000a74:	4b05      	ldr	r3, [pc, #20]	@ (8000a8c <HAL_IncTick+0x20>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4413      	add	r3, r2
 8000a7a:	4a03      	ldr	r2, [pc, #12]	@ (8000a88 <HAL_IncTick+0x1c>)
 8000a7c:	6013      	str	r3, [r2, #0]
}
 8000a7e:	bf00      	nop
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr
 8000a88:	20000138 	.word	0x20000138
 8000a8c:	20000008 	.word	0x20000008

08000a90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  return uwTick;
 8000a94:	4b03      	ldr	r3, [pc, #12]	@ (8000aa4 <HAL_GetTick+0x14>)
 8000a96:	681b      	ldr	r3, [r3, #0]
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	20000138 	.word	0x20000138

08000aa8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b085      	sub	sp, #20
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	f003 0307 	and.w	r3, r3, #7
 8000ab6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8000aec <__NVIC_SetPriorityGrouping+0x44>)
 8000aba:	68db      	ldr	r3, [r3, #12]
 8000abc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000abe:	68ba      	ldr	r2, [r7, #8]
 8000ac0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ad0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ad4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ad8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ada:	4a04      	ldr	r2, [pc, #16]	@ (8000aec <__NVIC_SetPriorityGrouping+0x44>)
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	60d3      	str	r3, [r2, #12]
}
 8000ae0:	bf00      	nop
 8000ae2:	3714      	adds	r7, #20
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr
 8000aec:	e000ed00 	.word	0xe000ed00

08000af0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000af4:	4b04      	ldr	r3, [pc, #16]	@ (8000b08 <__NVIC_GetPriorityGrouping+0x18>)
 8000af6:	68db      	ldr	r3, [r3, #12]
 8000af8:	0a1b      	lsrs	r3, r3, #8
 8000afa:	f003 0307 	and.w	r3, r3, #7
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	e000ed00 	.word	0xe000ed00

08000b0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	db0b      	blt.n	8000b36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	f003 021f 	and.w	r2, r3, #31
 8000b24:	4907      	ldr	r1, [pc, #28]	@ (8000b44 <__NVIC_EnableIRQ+0x38>)
 8000b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2a:	095b      	lsrs	r3, r3, #5
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b36:	bf00      	nop
 8000b38:	370c      	adds	r7, #12
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	e000e100 	.word	0xe000e100

08000b48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	6039      	str	r1, [r7, #0]
 8000b52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	db0a      	blt.n	8000b72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	b2da      	uxtb	r2, r3
 8000b60:	490c      	ldr	r1, [pc, #48]	@ (8000b94 <__NVIC_SetPriority+0x4c>)
 8000b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b66:	0112      	lsls	r2, r2, #4
 8000b68:	b2d2      	uxtb	r2, r2
 8000b6a:	440b      	add	r3, r1
 8000b6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b70:	e00a      	b.n	8000b88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	b2da      	uxtb	r2, r3
 8000b76:	4908      	ldr	r1, [pc, #32]	@ (8000b98 <__NVIC_SetPriority+0x50>)
 8000b78:	79fb      	ldrb	r3, [r7, #7]
 8000b7a:	f003 030f 	and.w	r3, r3, #15
 8000b7e:	3b04      	subs	r3, #4
 8000b80:	0112      	lsls	r2, r2, #4
 8000b82:	b2d2      	uxtb	r2, r2
 8000b84:	440b      	add	r3, r1
 8000b86:	761a      	strb	r2, [r3, #24]
}
 8000b88:	bf00      	nop
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr
 8000b94:	e000e100 	.word	0xe000e100
 8000b98:	e000ed00 	.word	0xe000ed00

08000b9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b089      	sub	sp, #36	@ 0x24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	60f8      	str	r0, [r7, #12]
 8000ba4:	60b9      	str	r1, [r7, #8]
 8000ba6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	f003 0307 	and.w	r3, r3, #7
 8000bae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bb0:	69fb      	ldr	r3, [r7, #28]
 8000bb2:	f1c3 0307 	rsb	r3, r3, #7
 8000bb6:	2b04      	cmp	r3, #4
 8000bb8:	bf28      	it	cs
 8000bba:	2304      	movcs	r3, #4
 8000bbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bbe:	69fb      	ldr	r3, [r7, #28]
 8000bc0:	3304      	adds	r3, #4
 8000bc2:	2b06      	cmp	r3, #6
 8000bc4:	d902      	bls.n	8000bcc <NVIC_EncodePriority+0x30>
 8000bc6:	69fb      	ldr	r3, [r7, #28]
 8000bc8:	3b03      	subs	r3, #3
 8000bca:	e000      	b.n	8000bce <NVIC_EncodePriority+0x32>
 8000bcc:	2300      	movs	r3, #0
 8000bce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8000bd4:	69bb      	ldr	r3, [r7, #24]
 8000bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bda:	43da      	mvns	r2, r3
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	401a      	ands	r2, r3
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000be4:	f04f 31ff 	mov.w	r1, #4294967295
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	fa01 f303 	lsl.w	r3, r1, r3
 8000bee:	43d9      	mvns	r1, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf4:	4313      	orrs	r3, r2
         );
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3724      	adds	r7, #36	@ 0x24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
	...

08000c04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	3b01      	subs	r3, #1
 8000c10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c14:	d301      	bcc.n	8000c1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c16:	2301      	movs	r3, #1
 8000c18:	e00f      	b.n	8000c3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c44 <SysTick_Config+0x40>)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	3b01      	subs	r3, #1
 8000c20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c22:	210f      	movs	r1, #15
 8000c24:	f04f 30ff 	mov.w	r0, #4294967295
 8000c28:	f7ff ff8e 	bl	8000b48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c2c:	4b05      	ldr	r3, [pc, #20]	@ (8000c44 <SysTick_Config+0x40>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c32:	4b04      	ldr	r3, [pc, #16]	@ (8000c44 <SysTick_Config+0x40>)
 8000c34:	2207      	movs	r2, #7
 8000c36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c38:	2300      	movs	r3, #0
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3708      	adds	r7, #8
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	e000e010 	.word	0xe000e010

08000c48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f7ff ff29 	bl	8000aa8 <__NVIC_SetPriorityGrouping>
}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	b086      	sub	sp, #24
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	4603      	mov	r3, r0
 8000c66:	60b9      	str	r1, [r7, #8]
 8000c68:	607a      	str	r2, [r7, #4]
 8000c6a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c6c:	f7ff ff40 	bl	8000af0 <__NVIC_GetPriorityGrouping>
 8000c70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c72:	687a      	ldr	r2, [r7, #4]
 8000c74:	68b9      	ldr	r1, [r7, #8]
 8000c76:	6978      	ldr	r0, [r7, #20]
 8000c78:	f7ff ff90 	bl	8000b9c <NVIC_EncodePriority>
 8000c7c:	4602      	mov	r2, r0
 8000c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c82:	4611      	mov	r1, r2
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff ff5f 	bl	8000b48 <__NVIC_SetPriority>
}
 8000c8a:	bf00      	nop
 8000c8c:	3718      	adds	r7, #24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b082      	sub	sp, #8
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	4603      	mov	r3, r0
 8000c9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff ff33 	bl	8000b0c <__NVIC_EnableIRQ>
}
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b082      	sub	sp, #8
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f7ff ffa4 	bl	8000c04 <SysTick_Config>
 8000cbc:	4603      	mov	r3, r0
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
	...

08000cc8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d101      	bne.n	8000cda <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e147      	b.n	8000f6a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d106      	bne.n	8000cf4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2200      	movs	r2, #0
 8000cea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f7ff fc98 	bl	8000624 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	699a      	ldr	r2, [r3, #24]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f022 0210 	bic.w	r2, r2, #16
 8000d02:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d04:	f7ff fec4 	bl	8000a90 <HAL_GetTick>
 8000d08:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000d0a:	e012      	b.n	8000d32 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000d0c:	f7ff fec0 	bl	8000a90 <HAL_GetTick>
 8000d10:	4602      	mov	r2, r0
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	2b0a      	cmp	r3, #10
 8000d18:	d90b      	bls.n	8000d32 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d1e:	f043 0201 	orr.w	r2, r3, #1
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2203      	movs	r2, #3
 8000d2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e11b      	b.n	8000f6a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	f003 0308 	and.w	r3, r3, #8
 8000d3c:	2b08      	cmp	r3, #8
 8000d3e:	d0e5      	beq.n	8000d0c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	699a      	ldr	r2, [r3, #24]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f042 0201 	orr.w	r2, r2, #1
 8000d4e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d50:	f7ff fe9e 	bl	8000a90 <HAL_GetTick>
 8000d54:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000d56:	e012      	b.n	8000d7e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000d58:	f7ff fe9a 	bl	8000a90 <HAL_GetTick>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	2b0a      	cmp	r3, #10
 8000d64:	d90b      	bls.n	8000d7e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d6a:	f043 0201 	orr.w	r2, r3, #1
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2203      	movs	r2, #3
 8000d76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	e0f5      	b.n	8000f6a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	f003 0301 	and.w	r3, r3, #1
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d0e5      	beq.n	8000d58 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	699a      	ldr	r2, [r3, #24]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f042 0202 	orr.w	r2, r2, #2
 8000d9a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a74      	ldr	r2, [pc, #464]	@ (8000f74 <HAL_FDCAN_Init+0x2ac>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d103      	bne.n	8000dae <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8000da6:	4a74      	ldr	r2, [pc, #464]	@ (8000f78 <HAL_FDCAN_Init+0x2b0>)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	7c1b      	ldrb	r3, [r3, #16]
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d108      	bne.n	8000dc8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	699a      	ldr	r2, [r3, #24]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000dc4:	619a      	str	r2, [r3, #24]
 8000dc6:	e007      	b.n	8000dd8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	699a      	ldr	r2, [r3, #24]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000dd6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	7c5b      	ldrb	r3, [r3, #17]
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d108      	bne.n	8000df2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	699a      	ldr	r2, [r3, #24]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000dee:	619a      	str	r2, [r3, #24]
 8000df0:	e007      	b.n	8000e02 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	699a      	ldr	r2, [r3, #24]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000e00:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	7c9b      	ldrb	r3, [r3, #18]
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d108      	bne.n	8000e1c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	699a      	ldr	r2, [r3, #24]
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000e18:	619a      	str	r2, [r3, #24]
 8000e1a:	e007      	b.n	8000e2c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	699a      	ldr	r2, [r3, #24]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000e2a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	699b      	ldr	r3, [r3, #24]
 8000e32:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	689a      	ldr	r2, [r3, #8]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	430a      	orrs	r2, r1
 8000e40:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	699a      	ldr	r2, [r3, #24]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8000e50:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	691a      	ldr	r2, [r3, #16]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f022 0210 	bic.w	r2, r2, #16
 8000e60:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	68db      	ldr	r3, [r3, #12]
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	d108      	bne.n	8000e7c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	699a      	ldr	r2, [r3, #24]
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f042 0204 	orr.w	r2, r2, #4
 8000e78:	619a      	str	r2, [r3, #24]
 8000e7a:	e02c      	b.n	8000ed6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d028      	beq.n	8000ed6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	2b02      	cmp	r3, #2
 8000e8a:	d01c      	beq.n	8000ec6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	699a      	ldr	r2, [r3, #24]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000e9a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	691a      	ldr	r2, [r3, #16]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f042 0210 	orr.w	r2, r2, #16
 8000eaa:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	2b03      	cmp	r3, #3
 8000eb2:	d110      	bne.n	8000ed6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	699a      	ldr	r2, [r3, #24]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f042 0220 	orr.w	r2, r2, #32
 8000ec2:	619a      	str	r2, [r3, #24]
 8000ec4:	e007      	b.n	8000ed6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	699a      	ldr	r2, [r3, #24]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f042 0220 	orr.w	r2, r2, #32
 8000ed4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	699b      	ldr	r3, [r3, #24]
 8000eda:	3b01      	subs	r3, #1
 8000edc:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	69db      	ldr	r3, [r3, #28]
 8000ee2:	3b01      	subs	r3, #1
 8000ee4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000ee6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6a1b      	ldr	r3, [r3, #32]
 8000eec:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000eee:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	695b      	ldr	r3, [r3, #20]
 8000ef6:	3b01      	subs	r3, #1
 8000ef8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000efe:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000f00:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000f0a:	d115      	bne.n	8000f38 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f10:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f16:	3b01      	subs	r3, #1
 8000f18:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000f1a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f20:	3b01      	subs	r3, #1
 8000f22:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000f24:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000f34:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000f36:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	430a      	orrs	r2, r1
 8000f4a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8000f4e:	6878      	ldr	r0, [r7, #4]
 8000f50:	f000 fc1a 	bl	8001788 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2200      	movs	r2, #0
 8000f58:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2201      	movs	r2, #1
 8000f64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8000f68:	2300      	movs	r3, #0
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40006400 	.word	0x40006400
 8000f78:	40006500 	.word	0x40006500

08000f7c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d110      	bne.n	8000fb2 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2202      	movs	r2, #2
 8000f94:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	699a      	ldr	r2, [r3, #24]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f022 0201 	bic.w	r2, r2, #1
 8000fa6:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2200      	movs	r2, #0
 8000fac:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	e006      	b.n	8000fc0 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fb6:	f043 0204 	orr.w	r2, r3, #4
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
  }
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr

08000fcc <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d12c      	bne.n	800103e <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8000fec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d007      	beq.n	8001004 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ff8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8001000:	2301      	movs	r3, #1
 8001002:	e023      	b.n	800104c <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800100c:	0c1b      	lsrs	r3, r3, #16
 800100e:	f003 0303 	and.w	r3, r3, #3
 8001012:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	687a      	ldr	r2, [r7, #4]
 8001018:	68b9      	ldr	r1, [r7, #8]
 800101a:	68f8      	ldr	r0, [r7, #12]
 800101c:	f000 fc0a 	bl	8001834 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2101      	movs	r1, #1
 8001026:	697a      	ldr	r2, [r7, #20]
 8001028:	fa01 f202 	lsl.w	r2, r1, r2
 800102c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001030:	2201      	movs	r2, #1
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	409a      	lsls	r2, r3
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800103a:	2300      	movs	r3, #0
 800103c:	e006      	b.n	800104c <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001042:	f043 0208 	orr.w	r2, r3, #8
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
  }
}
 800104c:	4618      	mov	r0, r3
 800104e:	3718      	adds	r7, #24
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}

08001054 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8001054:	b480      	push	{r7}
 8001056:	b08b      	sub	sp, #44	@ 0x2c
 8001058:	af00      	add	r7, sp, #0
 800105a:	60f8      	str	r0, [r7, #12]
 800105c:	60b9      	str	r1, [r7, #8]
 800105e:	607a      	str	r2, [r7, #4]
 8001060:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8001062:	2300      	movs	r3, #0
 8001064:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800106c:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800106e:	7efb      	ldrb	r3, [r7, #27]
 8001070:	2b02      	cmp	r3, #2
 8001072:	f040 80e8 	bne.w	8001246 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	2b40      	cmp	r3, #64	@ 0x40
 800107a:	d137      	bne.n	80010ec <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001084:	f003 030f 	and.w	r3, r3, #15
 8001088:	2b00      	cmp	r3, #0
 800108a:	d107      	bne.n	800109c <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001090:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	e0db      	b.n	8001254 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010a4:	0e1b      	lsrs	r3, r3, #24
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d10a      	bne.n	80010c4 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010b6:	0a5b      	lsrs	r3, r3, #9
 80010b8:	f003 0301 	and.w	r3, r3, #1
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d101      	bne.n	80010c4 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80010c0:	2301      	movs	r3, #1
 80010c2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010cc:	0a1b      	lsrs	r3, r3, #8
 80010ce:	f003 0303 	and.w	r3, r3, #3
 80010d2:	69fa      	ldr	r2, [r7, #28]
 80010d4:	4413      	add	r3, r2
 80010d6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80010dc:	69fa      	ldr	r2, [r7, #28]
 80010de:	4613      	mov	r3, r2
 80010e0:	00db      	lsls	r3, r3, #3
 80010e2:	4413      	add	r3, r2
 80010e4:	00db      	lsls	r3, r3, #3
 80010e6:	440b      	add	r3, r1
 80010e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80010ea:	e036      	b.n	800115a <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80010f4:	f003 030f 	and.w	r3, r3, #15
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d107      	bne.n	800110c <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001100:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8001108:	2301      	movs	r3, #1
 800110a:	e0a3      	b.n	8001254 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001114:	0e1b      	lsrs	r3, r3, #24
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	2b01      	cmp	r3, #1
 800111c:	d10a      	bne.n	8001134 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001126:	0a1b      	lsrs	r3, r3, #8
 8001128:	f003 0301 	and.w	r3, r3, #1
 800112c:	2b01      	cmp	r3, #1
 800112e:	d101      	bne.n	8001134 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001130:	2301      	movs	r3, #1
 8001132:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800113c:	0a1b      	lsrs	r3, r3, #8
 800113e:	f003 0303 	and.w	r3, r3, #3
 8001142:	69fa      	ldr	r2, [r7, #28]
 8001144:	4413      	add	r3, r2
 8001146:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800114c:	69fa      	ldr	r2, [r7, #28]
 800114e:	4613      	mov	r3, r2
 8001150:	00db      	lsls	r3, r3, #3
 8001152:	4413      	add	r3, r2
 8001154:	00db      	lsls	r3, r3, #3
 8001156:	440b      	add	r3, r1
 8001158:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800115a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d107      	bne.n	800117e <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800116e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	0c9b      	lsrs	r3, r3, #18
 8001174:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	e005      	b.n	800118a <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800117e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800118a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8001196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80011a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a4:	3304      	adds	r3, #4
 80011a6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80011a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80011b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	0c1b      	lsrs	r3, r3, #16
 80011b8:	f003 020f 	and.w	r2, r3, #15
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80011c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80011cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80011d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	0e1b      	lsrs	r3, r3, #24
 80011de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80011e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	0fda      	lsrs	r2, r3, #31
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80011f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f2:	3304      	adds	r3, #4
 80011f4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80011f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f8:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80011fa:	2300      	movs	r3, #0
 80011fc:	623b      	str	r3, [r7, #32]
 80011fe:	e00a      	b.n	8001216 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001200:	697a      	ldr	r2, [r7, #20]
 8001202:	6a3b      	ldr	r3, [r7, #32]
 8001204:	441a      	add	r2, r3
 8001206:	6839      	ldr	r1, [r7, #0]
 8001208:	6a3b      	ldr	r3, [r7, #32]
 800120a:	440b      	add	r3, r1
 800120c:	7812      	ldrb	r2, [r2, #0]
 800120e:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001210:	6a3b      	ldr	r3, [r7, #32]
 8001212:	3301      	adds	r3, #1
 8001214:	623b      	str	r3, [r7, #32]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	68db      	ldr	r3, [r3, #12]
 800121a:	4a11      	ldr	r2, [pc, #68]	@ (8001260 <HAL_FDCAN_GetRxMessage+0x20c>)
 800121c:	5cd3      	ldrb	r3, [r2, r3]
 800121e:	461a      	mov	r2, r3
 8001220:	6a3b      	ldr	r3, [r7, #32]
 8001222:	4293      	cmp	r3, r2
 8001224:	d3ec      	bcc.n	8001200 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	2b40      	cmp	r3, #64	@ 0x40
 800122a:	d105      	bne.n	8001238 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	69fa      	ldr	r2, [r7, #28]
 8001232:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8001236:	e004      	b.n	8001242 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	69fa      	ldr	r2, [r7, #28]
 800123e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8001242:	2300      	movs	r3, #0
 8001244:	e006      	b.n	8001254 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800124a:	f043 0208 	orr.w	r2, r3, #8
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
  }
}
 8001254:	4618      	mov	r0, r3
 8001256:	372c      	adds	r7, #44	@ 0x2c
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	080045e0 	.word	0x080045e0

08001264 <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(const FDCAN_HandleTypeDef *hfdcan)
{
 8001264:	b480      	push	{r7}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001274:	f003 0307 	and.w	r3, r3, #7
 8001278:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 800127a:	68fb      	ldr	r3, [r7, #12]
}
 800127c:	4618      	mov	r0, r3
 800127e:	3714      	adds	r7, #20
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001288:	b480      	push	{r7}
 800128a:	b087      	sub	sp, #28
 800128c:	af00      	add	r7, sp, #0
 800128e:	60f8      	str	r0, [r7, #12]
 8001290:	60b9      	str	r1, [r7, #8]
 8001292:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800129a:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800129c:	7dfb      	ldrb	r3, [r7, #23]
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d003      	beq.n	80012aa <HAL_FDCAN_ActivateNotification+0x22>
 80012a2:	7dfb      	ldrb	r3, [r7, #23]
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	f040 80c8 	bne.w	800143a <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012b0:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	f003 0307 	and.w	r3, r3, #7
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d004      	beq.n	80012c6 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d03b      	beq.n	800133e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d004      	beq.n	80012da <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	f003 0302 	and.w	r3, r3, #2
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d031      	beq.n	800133e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d004      	beq.n	80012ee <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	f003 0304 	and.w	r3, r3, #4
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d027      	beq.n	800133e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d004      	beq.n	8001302 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	f003 0308 	and.w	r3, r3, #8
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d01d      	beq.n	800133e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001308:	2b00      	cmp	r3, #0
 800130a:	d004      	beq.n	8001316 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	f003 0310 	and.w	r3, r3, #16
 8001312:	2b00      	cmp	r3, #0
 8001314:	d013      	beq.n	800133e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800131c:	2b00      	cmp	r3, #0
 800131e:	d004      	beq.n	800132a <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	f003 0320 	and.w	r3, r3, #32
 8001326:	2b00      	cmp	r3, #0
 8001328:	d009      	beq.n	800133e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001330:	2b00      	cmp	r3, #0
 8001332:	d00c      	beq.n	800134e <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800133a:	2b00      	cmp	r3, #0
 800133c:	d107      	bne.n	800134e <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f042 0201 	orr.w	r2, r2, #1
 800134c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	f003 0307 	and.w	r3, r3, #7
 8001354:	2b00      	cmp	r3, #0
 8001356:	d004      	beq.n	8001362 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	2b00      	cmp	r3, #0
 8001360:	d13b      	bne.n	80013da <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001368:	2b00      	cmp	r3, #0
 800136a:	d004      	beq.n	8001376 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	2b00      	cmp	r3, #0
 8001374:	d131      	bne.n	80013da <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800137c:	2b00      	cmp	r3, #0
 800137e:	d004      	beq.n	800138a <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	f003 0304 	and.w	r3, r3, #4
 8001386:	2b00      	cmp	r3, #0
 8001388:	d127      	bne.n	80013da <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001390:	2b00      	cmp	r3, #0
 8001392:	d004      	beq.n	800139e <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	f003 0308 	and.w	r3, r3, #8
 800139a:	2b00      	cmp	r3, #0
 800139c:	d11d      	bne.n	80013da <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d004      	beq.n	80013b2 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	f003 0310 	and.w	r3, r3, #16
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d113      	bne.n	80013da <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d004      	beq.n	80013c6 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	f003 0320 	and.w	r3, r3, #32
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d109      	bne.n	80013da <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d00c      	beq.n	80013ea <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d007      	beq.n	80013ea <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f042 0202 	orr.w	r2, r2, #2
 80013e8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d009      	beq.n	8001408 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	430a      	orrs	r2, r1
 8001404:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800140e:	2b00      	cmp	r3, #0
 8001410:	d009      	beq.n	8001426 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	687a      	ldr	r2, [r7, #4]
 8001420:	430a      	orrs	r2, r1
 8001422:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	68ba      	ldr	r2, [r7, #8]
 8001432:	430a      	orrs	r2, r1
 8001434:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8001436:	2300      	movs	r3, #0
 8001438:	e006      	b.n	8001448 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800143e:	f043 0202 	orr.w	r2, r3, #2
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
  }
}
 8001448:	4618      	mov	r0, r3
 800144a:	371c      	adds	r7, #28
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08c      	sub	sp, #48	@ 0x30
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001462:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001466:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800146e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001470:	4013      	ands	r3, r2
 8001472:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800147a:	f003 0307 	and.w	r3, r3, #7
 800147e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001486:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001488:	4013      	ands	r3, r2
 800148a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001492:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001496:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800149e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014a0:	4013      	ands	r3, r2
 80014a2:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014aa:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 80014ae:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014b6:	6a3a      	ldr	r2, [r7, #32]
 80014b8:	4013      	ands	r3, r2
 80014ba:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014c2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80014c6:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014ce:	69fa      	ldr	r2, [r7, #28]
 80014d0:	4013      	ands	r3, r2
 80014d2:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014da:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014e2:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d00b      	beq.n	8001506 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80014ee:	69bb      	ldr	r3, [r7, #24]
 80014f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d006      	beq.n	8001506 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2240      	movs	r2, #64	@ 0x40
 80014fe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f000 f916 	bl	8001732 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800150c:	2b00      	cmp	r3, #0
 800150e:	d019      	beq.n	8001544 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001516:	2b00      	cmp	r3, #0
 8001518:	d014      	beq.n	8001544 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001522:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800152c:	693a      	ldr	r2, [r7, #16]
 800152e:	4013      	ands	r3, r2
 8001530:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800153a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800153c:	6939      	ldr	r1, [r7, #16]
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f000 f8d8 	bl	80016f4 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001546:	2b00      	cmp	r3, #0
 8001548:	d007      	beq.n	800155a <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001550:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001552:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f000 f8a2 	bl	800169e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800155a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800155c:	2b00      	cmp	r3, #0
 800155e:	d007      	beq.n	8001570 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001566:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001568:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f7ff f806 	bl	800057c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001572:	2b00      	cmp	r3, #0
 8001574:	d007      	beq.n	8001586 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800157c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800157e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f000 f897 	bl	80016b4 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800158c:	2b00      	cmp	r3, #0
 800158e:	d00c      	beq.n	80015aa <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001596:	2b00      	cmp	r3, #0
 8001598:	d007      	beq.n	80015aa <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015a2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f000 f890 	bl	80016ca <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d018      	beq.n	80015e6 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d013      	beq.n	80015e6 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80015c6:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80015d0:	68fa      	ldr	r2, [r7, #12]
 80015d2:	4013      	ands	r3, r2
 80015d4:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2280      	movs	r2, #128	@ 0x80
 80015dc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80015de:	68f9      	ldr	r1, [r7, #12]
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f000 f87c 	bl	80016de <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d00c      	beq.n	800160a <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d007      	beq.n	800160a <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001602:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f000 f880 	bl	800170a <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d00c      	beq.n	800162e <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d007      	beq.n	800162e <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001626:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f000 f878 	bl	800171e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001634:	2b00      	cmp	r3, #0
 8001636:	d00f      	beq.n	8001658 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d00a      	beq.n	8001658 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800164a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001650:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d007      	beq.n	800166e <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	69fa      	ldr	r2, [r7, #28]
 8001664:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001666:	69f9      	ldr	r1, [r7, #28]
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f000 f876 	bl	800175a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800166e:	6a3b      	ldr	r3, [r7, #32]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d009      	beq.n	8001688 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	6a3a      	ldr	r2, [r7, #32]
 800167a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001680:	6a3b      	ldr	r3, [r7, #32]
 8001682:	431a      	orrs	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800168c:	2b00      	cmp	r3, #0
 800168e:	d002      	beq.n	8001696 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f000 f858 	bl	8001746 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001696:	bf00      	nop
 8001698:	3730      	adds	r7, #48	@ 0x30
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800169e:	b480      	push	{r7}
 80016a0:	b083      	sub	sp, #12
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
 80016a6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80016be:	bf00      	nop
 80016c0:	370c      	adds	r7, #12
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr

080016ca <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80016ca:	b480      	push	{r7}
 80016cc:	b083      	sub	sp, #12
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80016d2:	bf00      	nop
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80016de:	b480      	push	{r7}
 80016e0:	b083      	sub	sp, #12
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
 80016e6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80016e8:	bf00      	nop
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001712:	bf00      	nop
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800171e:	b480      	push	{r7}
 8001720:	b083      	sub	sp, #12
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001726:	bf00      	nop
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr

08001732 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001732:	b480      	push	{r7}
 8001734:	b083      	sub	sp, #12
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr

08001746 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001746:	b480      	push	{r7}
 8001748:	b083      	sub	sp, #12
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800174e:	bf00      	nop
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr

0800175a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800175a:	b480      	push	{r7}
 800175c:	b083      	sub	sp, #12
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
 8001762:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001764:	bf00      	nop
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <HAL_FDCAN_GetError>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval FDCAN Error Code
  */
uint32_t HAL_FDCAN_GetError(const FDCAN_HandleTypeDef *hfdcan)
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  /* Return FDCAN error code */
  return hfdcan->ErrorCode;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
}
 800177c:	4618      	mov	r0, r3
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001790:	4b27      	ldr	r3, [pc, #156]	@ (8001830 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8001792:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	68ba      	ldr	r2, [r7, #8]
 8001798:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017a2:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017aa:	041a      	lsls	r2, r3, #16
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	430a      	orrs	r2, r1
 80017b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017c8:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017d0:	061a      	lsls	r2, r3, #24
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	430a      	orrs	r2, r1
 80017d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	e005      	b.n	8001816 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	3304      	adds	r3, #4
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800181c:	68fa      	ldr	r2, [r7, #12]
 800181e:	429a      	cmp	r2, r3
 8001820:	d3f3      	bcc.n	800180a <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8001822:	bf00      	nop
 8001824:	bf00      	nop
 8001826:	3714      	adds	r7, #20
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	4000a400 	.word	0x4000a400

08001834 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8001834:	b480      	push	{r7}
 8001836:	b089      	sub	sp, #36	@ 0x24
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]
 8001840:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d10a      	bne.n	8001860 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8001852:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800185a:	4313      	orrs	r3, r2
 800185c:	61fb      	str	r3, [r7, #28]
 800185e:	e00a      	b.n	8001876 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8001868:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800186e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001870:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001874:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	6a1b      	ldr	r3, [r3, #32]
 800187a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001880:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8001886:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800188c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001894:	4313      	orrs	r3, r2
 8001896:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	4613      	mov	r3, r2
 80018a0:	00db      	lsls	r3, r3, #3
 80018a2:	4413      	add	r3, r2
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	440b      	add	r3, r1
 80018a8:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	69fa      	ldr	r2, [r7, #28]
 80018ae:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	3304      	adds	r3, #4
 80018b4:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	693a      	ldr	r2, [r7, #16]
 80018ba:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	3304      	adds	r3, #4
 80018c0:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80018c2:	2300      	movs	r3, #0
 80018c4:	617b      	str	r3, [r7, #20]
 80018c6:	e020      	b.n	800190a <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	3303      	adds	r3, #3
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	4413      	add	r3, r2
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	3302      	adds	r3, #2
 80018d8:	6879      	ldr	r1, [r7, #4]
 80018da:	440b      	add	r3, r1
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80018e0:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	3301      	adds	r3, #1
 80018e6:	6879      	ldr	r1, [r7, #4]
 80018e8:	440b      	add	r3, r1
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80018ee:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80018f0:	6879      	ldr	r1, [r7, #4]
 80018f2:	697a      	ldr	r2, [r7, #20]
 80018f4:	440a      	add	r2, r1
 80018f6:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80018f8:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	3304      	adds	r3, #4
 8001902:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	3304      	adds	r3, #4
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	4a06      	ldr	r2, [pc, #24]	@ (8001928 <FDCAN_CopyMessageToRAM+0xf4>)
 8001910:	5cd3      	ldrb	r3, [r2, r3]
 8001912:	461a      	mov	r2, r3
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	4293      	cmp	r3, r2
 8001918:	d3d6      	bcc.n	80018c8 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800191a:	bf00      	nop
 800191c:	bf00      	nop
 800191e:	3724      	adds	r7, #36	@ 0x24
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	080045e0 	.word	0x080045e0

0800192c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800192c:	b480      	push	{r7}
 800192e:	b087      	sub	sp, #28
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800193a:	e15a      	b.n	8001bf2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	2101      	movs	r1, #1
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	fa01 f303 	lsl.w	r3, r1, r3
 8001948:	4013      	ands	r3, r2
 800194a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2b00      	cmp	r3, #0
 8001950:	f000 814c 	beq.w	8001bec <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f003 0303 	and.w	r3, r3, #3
 800195c:	2b01      	cmp	r3, #1
 800195e:	d005      	beq.n	800196c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001968:	2b02      	cmp	r3, #2
 800196a:	d130      	bne.n	80019ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	2203      	movs	r2, #3
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	4013      	ands	r3, r2
 8001982:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	68da      	ldr	r2, [r3, #12]
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	4313      	orrs	r3, r2
 8001994:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019a2:	2201      	movs	r2, #1
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	43db      	mvns	r3, r3
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	4013      	ands	r3, r2
 80019b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	091b      	lsrs	r3, r3, #4
 80019b8:	f003 0201 	and.w	r2, r3, #1
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f003 0303 	and.w	r3, r3, #3
 80019d6:	2b03      	cmp	r3, #3
 80019d8:	d017      	beq.n	8001a0a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	005b      	lsls	r3, r3, #1
 80019e4:	2203      	movs	r2, #3
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	43db      	mvns	r3, r3
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4013      	ands	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	689a      	ldr	r2, [r3, #8]
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 0303 	and.w	r3, r3, #3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d123      	bne.n	8001a5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	08da      	lsrs	r2, r3, #3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	3208      	adds	r2, #8
 8001a1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	f003 0307 	and.w	r3, r3, #7
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	220f      	movs	r2, #15
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43db      	mvns	r3, r3
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	4013      	ands	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	691a      	ldr	r2, [r3, #16]
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	f003 0307 	and.w	r3, r3, #7
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	08da      	lsrs	r2, r3, #3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3208      	adds	r2, #8
 8001a58:	6939      	ldr	r1, [r7, #16]
 8001a5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	2203      	movs	r2, #3
 8001a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6e:	43db      	mvns	r3, r3
 8001a70:	693a      	ldr	r2, [r7, #16]
 8001a72:	4013      	ands	r3, r2
 8001a74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f003 0203 	and.w	r2, r3, #3
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	fa02 f303 	lsl.w	r3, r2, r3
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f000 80a6 	beq.w	8001bec <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa0:	4b5b      	ldr	r3, [pc, #364]	@ (8001c10 <HAL_GPIO_Init+0x2e4>)
 8001aa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aa4:	4a5a      	ldr	r2, [pc, #360]	@ (8001c10 <HAL_GPIO_Init+0x2e4>)
 8001aa6:	f043 0301 	orr.w	r3, r3, #1
 8001aaa:	6613      	str	r3, [r2, #96]	@ 0x60
 8001aac:	4b58      	ldr	r3, [pc, #352]	@ (8001c10 <HAL_GPIO_Init+0x2e4>)
 8001aae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ab0:	f003 0301 	and.w	r3, r3, #1
 8001ab4:	60bb      	str	r3, [r7, #8]
 8001ab6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ab8:	4a56      	ldr	r2, [pc, #344]	@ (8001c14 <HAL_GPIO_Init+0x2e8>)
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	089b      	lsrs	r3, r3, #2
 8001abe:	3302      	adds	r3, #2
 8001ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	f003 0303 	and.w	r3, r3, #3
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	220f      	movs	r2, #15
 8001ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad4:	43db      	mvns	r3, r3
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001ae2:	d01f      	beq.n	8001b24 <HAL_GPIO_Init+0x1f8>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a4c      	ldr	r2, [pc, #304]	@ (8001c18 <HAL_GPIO_Init+0x2ec>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d019      	beq.n	8001b20 <HAL_GPIO_Init+0x1f4>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4a4b      	ldr	r2, [pc, #300]	@ (8001c1c <HAL_GPIO_Init+0x2f0>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d013      	beq.n	8001b1c <HAL_GPIO_Init+0x1f0>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4a4a      	ldr	r2, [pc, #296]	@ (8001c20 <HAL_GPIO_Init+0x2f4>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d00d      	beq.n	8001b18 <HAL_GPIO_Init+0x1ec>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4a49      	ldr	r2, [pc, #292]	@ (8001c24 <HAL_GPIO_Init+0x2f8>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d007      	beq.n	8001b14 <HAL_GPIO_Init+0x1e8>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4a48      	ldr	r2, [pc, #288]	@ (8001c28 <HAL_GPIO_Init+0x2fc>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d101      	bne.n	8001b10 <HAL_GPIO_Init+0x1e4>
 8001b0c:	2305      	movs	r3, #5
 8001b0e:	e00a      	b.n	8001b26 <HAL_GPIO_Init+0x1fa>
 8001b10:	2306      	movs	r3, #6
 8001b12:	e008      	b.n	8001b26 <HAL_GPIO_Init+0x1fa>
 8001b14:	2304      	movs	r3, #4
 8001b16:	e006      	b.n	8001b26 <HAL_GPIO_Init+0x1fa>
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e004      	b.n	8001b26 <HAL_GPIO_Init+0x1fa>
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	e002      	b.n	8001b26 <HAL_GPIO_Init+0x1fa>
 8001b20:	2301      	movs	r3, #1
 8001b22:	e000      	b.n	8001b26 <HAL_GPIO_Init+0x1fa>
 8001b24:	2300      	movs	r3, #0
 8001b26:	697a      	ldr	r2, [r7, #20]
 8001b28:	f002 0203 	and.w	r2, r2, #3
 8001b2c:	0092      	lsls	r2, r2, #2
 8001b2e:	4093      	lsls	r3, r2
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b36:	4937      	ldr	r1, [pc, #220]	@ (8001c14 <HAL_GPIO_Init+0x2e8>)
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	089b      	lsrs	r3, r3, #2
 8001b3c:	3302      	adds	r3, #2
 8001b3e:	693a      	ldr	r2, [r7, #16]
 8001b40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b44:	4b39      	ldr	r3, [pc, #228]	@ (8001c2c <HAL_GPIO_Init+0x300>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	4013      	ands	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d003      	beq.n	8001b68 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001b60:	693a      	ldr	r2, [r7, #16]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	4313      	orrs	r3, r2
 8001b66:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b68:	4a30      	ldr	r2, [pc, #192]	@ (8001c2c <HAL_GPIO_Init+0x300>)
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b6e:	4b2f      	ldr	r3, [pc, #188]	@ (8001c2c <HAL_GPIO_Init+0x300>)
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	43db      	mvns	r3, r3
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d003      	beq.n	8001b92 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b92:	4a26      	ldr	r2, [pc, #152]	@ (8001c2c <HAL_GPIO_Init+0x300>)
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001b98:	4b24      	ldr	r3, [pc, #144]	@ (8001c2c <HAL_GPIO_Init+0x300>)
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d003      	beq.n	8001bbc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001bb4:	693a      	ldr	r2, [r7, #16]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bbc:	4a1b      	ldr	r2, [pc, #108]	@ (8001c2c <HAL_GPIO_Init+0x300>)
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c2c <HAL_GPIO_Init+0x300>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	43db      	mvns	r3, r3
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d003      	beq.n	8001be6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001be6:	4a11      	ldr	r2, [pc, #68]	@ (8001c2c <HAL_GPIO_Init+0x300>)
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	3301      	adds	r3, #1
 8001bf0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	f47f ae9d 	bne.w	800193c <HAL_GPIO_Init+0x10>
  }
}
 8001c02:	bf00      	nop
 8001c04:	bf00      	nop
 8001c06:	371c      	adds	r7, #28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	40021000 	.word	0x40021000
 8001c14:	40010000 	.word	0x40010000
 8001c18:	48000400 	.word	0x48000400
 8001c1c:	48000800 	.word	0x48000800
 8001c20:	48000c00 	.word	0x48000c00
 8001c24:	48001000 	.word	0x48001000
 8001c28:	48001400 	.word	0x48001400
 8001c2c:	40010400 	.word	0x40010400

08001c30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d141      	bne.n	8001cc2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c3e:	4b4b      	ldr	r3, [pc, #300]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c4a:	d131      	bne.n	8001cb0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c4c:	4b47      	ldr	r3, [pc, #284]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c52:	4a46      	ldr	r2, [pc, #280]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c5c:	4b43      	ldr	r3, [pc, #268]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c64:	4a41      	ldr	r2, [pc, #260]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c6a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c6c:	4b40      	ldr	r3, [pc, #256]	@ (8001d70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2232      	movs	r2, #50	@ 0x32
 8001c72:	fb02 f303 	mul.w	r3, r2, r3
 8001c76:	4a3f      	ldr	r2, [pc, #252]	@ (8001d74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001c78:	fba2 2303 	umull	r2, r3, r2, r3
 8001c7c:	0c9b      	lsrs	r3, r3, #18
 8001c7e:	3301      	adds	r3, #1
 8001c80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c82:	e002      	b.n	8001c8a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	3b01      	subs	r3, #1
 8001c88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c8a:	4b38      	ldr	r3, [pc, #224]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c8c:	695b      	ldr	r3, [r3, #20]
 8001c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c96:	d102      	bne.n	8001c9e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d1f2      	bne.n	8001c84 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c9e:	4b33      	ldr	r3, [pc, #204]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ca0:	695b      	ldr	r3, [r3, #20]
 8001ca2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ca6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001caa:	d158      	bne.n	8001d5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e057      	b.n	8001d60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001cb0:	4b2e      	ldr	r3, [pc, #184]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cb6:	4a2d      	ldr	r2, [pc, #180]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001cbc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001cc0:	e04d      	b.n	8001d5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001cc8:	d141      	bne.n	8001d4e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cca:	4b28      	ldr	r3, [pc, #160]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001cd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cd6:	d131      	bne.n	8001d3c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001cd8:	4b24      	ldr	r3, [pc, #144]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cde:	4a23      	ldr	r2, [pc, #140]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ce4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ce8:	4b20      	ldr	r3, [pc, #128]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001cf0:	4a1e      	ldr	r2, [pc, #120]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cf2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cf6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2232      	movs	r2, #50	@ 0x32
 8001cfe:	fb02 f303 	mul.w	r3, r2, r3
 8001d02:	4a1c      	ldr	r2, [pc, #112]	@ (8001d74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001d04:	fba2 2303 	umull	r2, r3, r2, r3
 8001d08:	0c9b      	lsrs	r3, r3, #18
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d0e:	e002      	b.n	8001d16 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	3b01      	subs	r3, #1
 8001d14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d16:	4b15      	ldr	r3, [pc, #84]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d18:	695b      	ldr	r3, [r3, #20]
 8001d1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d22:	d102      	bne.n	8001d2a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1f2      	bne.n	8001d10 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d2a:	4b10      	ldr	r3, [pc, #64]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d2c:	695b      	ldr	r3, [r3, #20]
 8001d2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d36:	d112      	bne.n	8001d5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e011      	b.n	8001d60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d42:	4a0a      	ldr	r2, [pc, #40]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001d4c:	e007      	b.n	8001d5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d4e:	4b07      	ldr	r3, [pc, #28]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d56:	4a05      	ldr	r2, [pc, #20]	@ (8001d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d5c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001d5e:	2300      	movs	r3, #0
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3714      	adds	r7, #20
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr
 8001d6c:	40007000 	.word	0x40007000
 8001d70:	20000000 	.word	0x20000000
 8001d74:	431bde83 	.word	0x431bde83

08001d78 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001d7c:	4b05      	ldr	r3, [pc, #20]	@ (8001d94 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	4a04      	ldr	r2, [pc, #16]	@ (8001d94 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001d82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d86:	6093      	str	r3, [r2, #8]
}
 8001d88:	bf00      	nop
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	40007000 	.word	0x40007000

08001d98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b088      	sub	sp, #32
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d101      	bne.n	8001daa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e2fe      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d075      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001db6:	4b97      	ldr	r3, [pc, #604]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f003 030c 	and.w	r3, r3, #12
 8001dbe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dc0:	4b94      	ldr	r3, [pc, #592]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	f003 0303 	and.w	r3, r3, #3
 8001dc8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	2b0c      	cmp	r3, #12
 8001dce:	d102      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x3e>
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	2b03      	cmp	r3, #3
 8001dd4:	d002      	beq.n	8001ddc <HAL_RCC_OscConfig+0x44>
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	2b08      	cmp	r3, #8
 8001dda:	d10b      	bne.n	8001df4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ddc:	4b8d      	ldr	r3, [pc, #564]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d05b      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x108>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d157      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e2d9      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001dfc:	d106      	bne.n	8001e0c <HAL_RCC_OscConfig+0x74>
 8001dfe:	4b85      	ldr	r3, [pc, #532]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a84      	ldr	r2, [pc, #528]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001e04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e08:	6013      	str	r3, [r2, #0]
 8001e0a:	e01d      	b.n	8001e48 <HAL_RCC_OscConfig+0xb0>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e14:	d10c      	bne.n	8001e30 <HAL_RCC_OscConfig+0x98>
 8001e16:	4b7f      	ldr	r3, [pc, #508]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a7e      	ldr	r2, [pc, #504]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001e1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e20:	6013      	str	r3, [r2, #0]
 8001e22:	4b7c      	ldr	r3, [pc, #496]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a7b      	ldr	r2, [pc, #492]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001e28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e2c:	6013      	str	r3, [r2, #0]
 8001e2e:	e00b      	b.n	8001e48 <HAL_RCC_OscConfig+0xb0>
 8001e30:	4b78      	ldr	r3, [pc, #480]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a77      	ldr	r2, [pc, #476]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001e36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e3a:	6013      	str	r3, [r2, #0]
 8001e3c:	4b75      	ldr	r3, [pc, #468]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a74      	ldr	r2, [pc, #464]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001e42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d013      	beq.n	8001e78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e50:	f7fe fe1e 	bl	8000a90 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e58:	f7fe fe1a 	bl	8000a90 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b64      	cmp	r3, #100	@ 0x64
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e29e      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e6a:	4b6a      	ldr	r3, [pc, #424]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d0f0      	beq.n	8001e58 <HAL_RCC_OscConfig+0xc0>
 8001e76:	e014      	b.n	8001ea2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e78:	f7fe fe0a 	bl	8000a90 <HAL_GetTick>
 8001e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e7e:	e008      	b.n	8001e92 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e80:	f7fe fe06 	bl	8000a90 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	2b64      	cmp	r3, #100	@ 0x64
 8001e8c:	d901      	bls.n	8001e92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e28a      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e92:	4b60      	ldr	r3, [pc, #384]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d1f0      	bne.n	8001e80 <HAL_RCC_OscConfig+0xe8>
 8001e9e:	e000      	b.n	8001ea2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ea0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d075      	beq.n	8001f9a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001eae:	4b59      	ldr	r3, [pc, #356]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	f003 030c 	and.w	r3, r3, #12
 8001eb6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001eb8:	4b56      	ldr	r3, [pc, #344]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	f003 0303 	and.w	r3, r3, #3
 8001ec0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001ec2:	69bb      	ldr	r3, [r7, #24]
 8001ec4:	2b0c      	cmp	r3, #12
 8001ec6:	d102      	bne.n	8001ece <HAL_RCC_OscConfig+0x136>
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d002      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x13c>
 8001ece:	69bb      	ldr	r3, [r7, #24]
 8001ed0:	2b04      	cmp	r3, #4
 8001ed2:	d11f      	bne.n	8001f14 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ed4:	4b4f      	ldr	r3, [pc, #316]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d005      	beq.n	8001eec <HAL_RCC_OscConfig+0x154>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d101      	bne.n	8001eec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e25d      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eec:	4b49      	ldr	r3, [pc, #292]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	691b      	ldr	r3, [r3, #16]
 8001ef8:	061b      	lsls	r3, r3, #24
 8001efa:	4946      	ldr	r1, [pc, #280]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001efc:	4313      	orrs	r3, r2
 8001efe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001f00:	4b45      	ldr	r3, [pc, #276]	@ (8002018 <HAL_RCC_OscConfig+0x280>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7fe fd77 	bl	80009f8 <HAL_InitTick>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d043      	beq.n	8001f98 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e249      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d023      	beq.n	8001f64 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f1c:	4b3d      	ldr	r3, [pc, #244]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a3c      	ldr	r2, [pc, #240]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001f22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f28:	f7fe fdb2 	bl	8000a90 <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f2e:	e008      	b.n	8001f42 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f30:	f7fe fdae 	bl	8000a90 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d901      	bls.n	8001f42 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e232      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f42:	4b34      	ldr	r3, [pc, #208]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d0f0      	beq.n	8001f30 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f4e:	4b31      	ldr	r3, [pc, #196]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	061b      	lsls	r3, r3, #24
 8001f5c:	492d      	ldr	r1, [pc, #180]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	604b      	str	r3, [r1, #4]
 8001f62:	e01a      	b.n	8001f9a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f64:	4b2b      	ldr	r3, [pc, #172]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a2a      	ldr	r2, [pc, #168]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001f6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f70:	f7fe fd8e 	bl	8000a90 <HAL_GetTick>
 8001f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f76:	e008      	b.n	8001f8a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f78:	f7fe fd8a 	bl	8000a90 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d901      	bls.n	8001f8a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e20e      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f8a:	4b22      	ldr	r3, [pc, #136]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d1f0      	bne.n	8001f78 <HAL_RCC_OscConfig+0x1e0>
 8001f96:	e000      	b.n	8001f9a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f98:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0308 	and.w	r3, r3, #8
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d041      	beq.n	800202a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	695b      	ldr	r3, [r3, #20]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d01c      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fae:	4b19      	ldr	r3, [pc, #100]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001fb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fb4:	4a17      	ldr	r2, [pc, #92]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001fb6:	f043 0301 	orr.w	r3, r3, #1
 8001fba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fbe:	f7fe fd67 	bl	8000a90 <HAL_GetTick>
 8001fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fc4:	e008      	b.n	8001fd8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fc6:	f7fe fd63 	bl	8000a90 <HAL_GetTick>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d901      	bls.n	8001fd8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	e1e7      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001fda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d0ef      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x22e>
 8001fe6:	e020      	b.n	800202a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001fea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fee:	4a09      	ldr	r2, [pc, #36]	@ (8002014 <HAL_RCC_OscConfig+0x27c>)
 8001ff0:	f023 0301 	bic.w	r3, r3, #1
 8001ff4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ff8:	f7fe fd4a 	bl	8000a90 <HAL_GetTick>
 8001ffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ffe:	e00d      	b.n	800201c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002000:	f7fe fd46 	bl	8000a90 <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b02      	cmp	r3, #2
 800200c:	d906      	bls.n	800201c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e1ca      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
 8002012:	bf00      	nop
 8002014:	40021000 	.word	0x40021000
 8002018:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800201c:	4b8c      	ldr	r3, [pc, #560]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 800201e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d1ea      	bne.n	8002000 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0304 	and.w	r3, r3, #4
 8002032:	2b00      	cmp	r3, #0
 8002034:	f000 80a6 	beq.w	8002184 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002038:	2300      	movs	r3, #0
 800203a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800203c:	4b84      	ldr	r3, [pc, #528]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 800203e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002040:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d101      	bne.n	800204c <HAL_RCC_OscConfig+0x2b4>
 8002048:	2301      	movs	r3, #1
 800204a:	e000      	b.n	800204e <HAL_RCC_OscConfig+0x2b6>
 800204c:	2300      	movs	r3, #0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d00d      	beq.n	800206e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002052:	4b7f      	ldr	r3, [pc, #508]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 8002054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002056:	4a7e      	ldr	r2, [pc, #504]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 8002058:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800205c:	6593      	str	r3, [r2, #88]	@ 0x58
 800205e:	4b7c      	ldr	r3, [pc, #496]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 8002060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002062:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800206a:	2301      	movs	r3, #1
 800206c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800206e:	4b79      	ldr	r3, [pc, #484]	@ (8002254 <HAL_RCC_OscConfig+0x4bc>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002076:	2b00      	cmp	r3, #0
 8002078:	d118      	bne.n	80020ac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800207a:	4b76      	ldr	r3, [pc, #472]	@ (8002254 <HAL_RCC_OscConfig+0x4bc>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a75      	ldr	r2, [pc, #468]	@ (8002254 <HAL_RCC_OscConfig+0x4bc>)
 8002080:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002084:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002086:	f7fe fd03 	bl	8000a90 <HAL_GetTick>
 800208a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800208c:	e008      	b.n	80020a0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800208e:	f7fe fcff 	bl	8000a90 <HAL_GetTick>
 8002092:	4602      	mov	r2, r0
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	2b02      	cmp	r3, #2
 800209a:	d901      	bls.n	80020a0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800209c:	2303      	movs	r3, #3
 800209e:	e183      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020a0:	4b6c      	ldr	r3, [pc, #432]	@ (8002254 <HAL_RCC_OscConfig+0x4bc>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d0f0      	beq.n	800208e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d108      	bne.n	80020c6 <HAL_RCC_OscConfig+0x32e>
 80020b4:	4b66      	ldr	r3, [pc, #408]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 80020b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ba:	4a65      	ldr	r2, [pc, #404]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 80020bc:	f043 0301 	orr.w	r3, r3, #1
 80020c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020c4:	e024      	b.n	8002110 <HAL_RCC_OscConfig+0x378>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	2b05      	cmp	r3, #5
 80020cc:	d110      	bne.n	80020f0 <HAL_RCC_OscConfig+0x358>
 80020ce:	4b60      	ldr	r3, [pc, #384]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 80020d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020d4:	4a5e      	ldr	r2, [pc, #376]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 80020d6:	f043 0304 	orr.w	r3, r3, #4
 80020da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020de:	4b5c      	ldr	r3, [pc, #368]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 80020e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020e4:	4a5a      	ldr	r2, [pc, #360]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 80020e6:	f043 0301 	orr.w	r3, r3, #1
 80020ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020ee:	e00f      	b.n	8002110 <HAL_RCC_OscConfig+0x378>
 80020f0:	4b57      	ldr	r3, [pc, #348]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 80020f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020f6:	4a56      	ldr	r2, [pc, #344]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 80020f8:	f023 0301 	bic.w	r3, r3, #1
 80020fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002100:	4b53      	ldr	r3, [pc, #332]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 8002102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002106:	4a52      	ldr	r2, [pc, #328]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 8002108:	f023 0304 	bic.w	r3, r3, #4
 800210c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d016      	beq.n	8002146 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002118:	f7fe fcba 	bl	8000a90 <HAL_GetTick>
 800211c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800211e:	e00a      	b.n	8002136 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002120:	f7fe fcb6 	bl	8000a90 <HAL_GetTick>
 8002124:	4602      	mov	r2, r0
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800212e:	4293      	cmp	r3, r2
 8002130:	d901      	bls.n	8002136 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e138      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002136:	4b46      	ldr	r3, [pc, #280]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 8002138:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800213c:	f003 0302 	and.w	r3, r3, #2
 8002140:	2b00      	cmp	r3, #0
 8002142:	d0ed      	beq.n	8002120 <HAL_RCC_OscConfig+0x388>
 8002144:	e015      	b.n	8002172 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002146:	f7fe fca3 	bl	8000a90 <HAL_GetTick>
 800214a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800214c:	e00a      	b.n	8002164 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800214e:	f7fe fc9f 	bl	8000a90 <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	f241 3288 	movw	r2, #5000	@ 0x1388
 800215c:	4293      	cmp	r3, r2
 800215e:	d901      	bls.n	8002164 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e121      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002164:	4b3a      	ldr	r3, [pc, #232]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 8002166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1ed      	bne.n	800214e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002172:	7ffb      	ldrb	r3, [r7, #31]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d105      	bne.n	8002184 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002178:	4b35      	ldr	r3, [pc, #212]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 800217a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800217c:	4a34      	ldr	r2, [pc, #208]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 800217e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002182:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0320 	and.w	r3, r3, #32
 800218c:	2b00      	cmp	r3, #0
 800218e:	d03c      	beq.n	800220a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	699b      	ldr	r3, [r3, #24]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d01c      	beq.n	80021d2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002198:	4b2d      	ldr	r3, [pc, #180]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 800219a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800219e:	4a2c      	ldr	r2, [pc, #176]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 80021a0:	f043 0301 	orr.w	r3, r3, #1
 80021a4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021a8:	f7fe fc72 	bl	8000a90 <HAL_GetTick>
 80021ac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021b0:	f7fe fc6e 	bl	8000a90 <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e0f2      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80021c2:	4b23      	ldr	r3, [pc, #140]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 80021c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80021c8:	f003 0302 	and.w	r3, r3, #2
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d0ef      	beq.n	80021b0 <HAL_RCC_OscConfig+0x418>
 80021d0:	e01b      	b.n	800220a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80021d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 80021d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80021d8:	4a1d      	ldr	r2, [pc, #116]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 80021da:	f023 0301 	bic.w	r3, r3, #1
 80021de:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021e2:	f7fe fc55 	bl	8000a90 <HAL_GetTick>
 80021e6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80021e8:	e008      	b.n	80021fc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021ea:	f7fe fc51 	bl	8000a90 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d901      	bls.n	80021fc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	e0d5      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80021fc:	4b14      	ldr	r3, [pc, #80]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 80021fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002202:	f003 0302 	and.w	r3, r3, #2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1ef      	bne.n	80021ea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	69db      	ldr	r3, [r3, #28]
 800220e:	2b00      	cmp	r3, #0
 8002210:	f000 80c9 	beq.w	80023a6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002214:	4b0e      	ldr	r3, [pc, #56]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f003 030c 	and.w	r3, r3, #12
 800221c:	2b0c      	cmp	r3, #12
 800221e:	f000 8083 	beq.w	8002328 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	2b02      	cmp	r3, #2
 8002228:	d15e      	bne.n	80022e8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800222a:	4b09      	ldr	r3, [pc, #36]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a08      	ldr	r2, [pc, #32]	@ (8002250 <HAL_RCC_OscConfig+0x4b8>)
 8002230:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002234:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002236:	f7fe fc2b 	bl	8000a90 <HAL_GetTick>
 800223a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800223c:	e00c      	b.n	8002258 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800223e:	f7fe fc27 	bl	8000a90 <HAL_GetTick>
 8002242:	4602      	mov	r2, r0
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	2b02      	cmp	r3, #2
 800224a:	d905      	bls.n	8002258 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e0ab      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
 8002250:	40021000 	.word	0x40021000
 8002254:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002258:	4b55      	ldr	r3, [pc, #340]	@ (80023b0 <HAL_RCC_OscConfig+0x618>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1ec      	bne.n	800223e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002264:	4b52      	ldr	r3, [pc, #328]	@ (80023b0 <HAL_RCC_OscConfig+0x618>)
 8002266:	68da      	ldr	r2, [r3, #12]
 8002268:	4b52      	ldr	r3, [pc, #328]	@ (80023b4 <HAL_RCC_OscConfig+0x61c>)
 800226a:	4013      	ands	r3, r2
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	6a11      	ldr	r1, [r2, #32]
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002274:	3a01      	subs	r2, #1
 8002276:	0112      	lsls	r2, r2, #4
 8002278:	4311      	orrs	r1, r2
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800227e:	0212      	lsls	r2, r2, #8
 8002280:	4311      	orrs	r1, r2
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002286:	0852      	lsrs	r2, r2, #1
 8002288:	3a01      	subs	r2, #1
 800228a:	0552      	lsls	r2, r2, #21
 800228c:	4311      	orrs	r1, r2
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002292:	0852      	lsrs	r2, r2, #1
 8002294:	3a01      	subs	r2, #1
 8002296:	0652      	lsls	r2, r2, #25
 8002298:	4311      	orrs	r1, r2
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800229e:	06d2      	lsls	r2, r2, #27
 80022a0:	430a      	orrs	r2, r1
 80022a2:	4943      	ldr	r1, [pc, #268]	@ (80023b0 <HAL_RCC_OscConfig+0x618>)
 80022a4:	4313      	orrs	r3, r2
 80022a6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022a8:	4b41      	ldr	r3, [pc, #260]	@ (80023b0 <HAL_RCC_OscConfig+0x618>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a40      	ldr	r2, [pc, #256]	@ (80023b0 <HAL_RCC_OscConfig+0x618>)
 80022ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022b2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80022b4:	4b3e      	ldr	r3, [pc, #248]	@ (80023b0 <HAL_RCC_OscConfig+0x618>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	4a3d      	ldr	r2, [pc, #244]	@ (80023b0 <HAL_RCC_OscConfig+0x618>)
 80022ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022be:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c0:	f7fe fbe6 	bl	8000a90 <HAL_GetTick>
 80022c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022c6:	e008      	b.n	80022da <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c8:	f7fe fbe2 	bl	8000a90 <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d901      	bls.n	80022da <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e066      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022da:	4b35      	ldr	r3, [pc, #212]	@ (80023b0 <HAL_RCC_OscConfig+0x618>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d0f0      	beq.n	80022c8 <HAL_RCC_OscConfig+0x530>
 80022e6:	e05e      	b.n	80023a6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022e8:	4b31      	ldr	r3, [pc, #196]	@ (80023b0 <HAL_RCC_OscConfig+0x618>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a30      	ldr	r2, [pc, #192]	@ (80023b0 <HAL_RCC_OscConfig+0x618>)
 80022ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f4:	f7fe fbcc 	bl	8000a90 <HAL_GetTick>
 80022f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022fc:	f7fe fbc8 	bl	8000a90 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b02      	cmp	r3, #2
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e04c      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800230e:	4b28      	ldr	r3, [pc, #160]	@ (80023b0 <HAL_RCC_OscConfig+0x618>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d1f0      	bne.n	80022fc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800231a:	4b25      	ldr	r3, [pc, #148]	@ (80023b0 <HAL_RCC_OscConfig+0x618>)
 800231c:	68da      	ldr	r2, [r3, #12]
 800231e:	4924      	ldr	r1, [pc, #144]	@ (80023b0 <HAL_RCC_OscConfig+0x618>)
 8002320:	4b25      	ldr	r3, [pc, #148]	@ (80023b8 <HAL_RCC_OscConfig+0x620>)
 8002322:	4013      	ands	r3, r2
 8002324:	60cb      	str	r3, [r1, #12]
 8002326:	e03e      	b.n	80023a6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	69db      	ldr	r3, [r3, #28]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d101      	bne.n	8002334 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e039      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002334:	4b1e      	ldr	r3, [pc, #120]	@ (80023b0 <HAL_RCC_OscConfig+0x618>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	f003 0203 	and.w	r2, r3, #3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a1b      	ldr	r3, [r3, #32]
 8002344:	429a      	cmp	r2, r3
 8002346:	d12c      	bne.n	80023a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002352:	3b01      	subs	r3, #1
 8002354:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002356:	429a      	cmp	r2, r3
 8002358:	d123      	bne.n	80023a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002364:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002366:	429a      	cmp	r2, r3
 8002368:	d11b      	bne.n	80023a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002374:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002376:	429a      	cmp	r2, r3
 8002378:	d113      	bne.n	80023a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002384:	085b      	lsrs	r3, r3, #1
 8002386:	3b01      	subs	r3, #1
 8002388:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800238a:	429a      	cmp	r2, r3
 800238c:	d109      	bne.n	80023a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002398:	085b      	lsrs	r3, r3, #1
 800239a:	3b01      	subs	r3, #1
 800239c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800239e:	429a      	cmp	r2, r3
 80023a0:	d001      	beq.n	80023a6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e000      	b.n	80023a8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3720      	adds	r7, #32
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40021000 	.word	0x40021000
 80023b4:	019f800c 	.word	0x019f800c
 80023b8:	feeefffc 	.word	0xfeeefffc

080023bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80023c6:	2300      	movs	r3, #0
 80023c8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d101      	bne.n	80023d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e11e      	b.n	8002612 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023d4:	4b91      	ldr	r3, [pc, #580]	@ (800261c <HAL_RCC_ClockConfig+0x260>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 030f 	and.w	r3, r3, #15
 80023dc:	683a      	ldr	r2, [r7, #0]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d910      	bls.n	8002404 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023e2:	4b8e      	ldr	r3, [pc, #568]	@ (800261c <HAL_RCC_ClockConfig+0x260>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f023 020f 	bic.w	r2, r3, #15
 80023ea:	498c      	ldr	r1, [pc, #560]	@ (800261c <HAL_RCC_ClockConfig+0x260>)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f2:	4b8a      	ldr	r3, [pc, #552]	@ (800261c <HAL_RCC_ClockConfig+0x260>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 030f 	and.w	r3, r3, #15
 80023fa:	683a      	ldr	r2, [r7, #0]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d001      	beq.n	8002404 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e106      	b.n	8002612 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0301 	and.w	r3, r3, #1
 800240c:	2b00      	cmp	r3, #0
 800240e:	d073      	beq.n	80024f8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	2b03      	cmp	r3, #3
 8002416:	d129      	bne.n	800246c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002418:	4b81      	ldr	r3, [pc, #516]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d101      	bne.n	8002428 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e0f4      	b.n	8002612 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002428:	f000 f966 	bl	80026f8 <RCC_GetSysClockFreqFromPLLSource>
 800242c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	4a7c      	ldr	r2, [pc, #496]	@ (8002624 <HAL_RCC_ClockConfig+0x268>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d93f      	bls.n	80024b6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002436:	4b7a      	ldr	r3, [pc, #488]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d009      	beq.n	8002456 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800244a:	2b00      	cmp	r3, #0
 800244c:	d033      	beq.n	80024b6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002452:	2b00      	cmp	r3, #0
 8002454:	d12f      	bne.n	80024b6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002456:	4b72      	ldr	r3, [pc, #456]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800245e:	4a70      	ldr	r2, [pc, #448]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 8002460:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002464:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002466:	2380      	movs	r3, #128	@ 0x80
 8002468:	617b      	str	r3, [r7, #20]
 800246a:	e024      	b.n	80024b6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	2b02      	cmp	r3, #2
 8002472:	d107      	bne.n	8002484 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002474:	4b6a      	ldr	r3, [pc, #424]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d109      	bne.n	8002494 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	e0c6      	b.n	8002612 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002484:	4b66      	ldr	r3, [pc, #408]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800248c:	2b00      	cmp	r3, #0
 800248e:	d101      	bne.n	8002494 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e0be      	b.n	8002612 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002494:	f000 f8ce 	bl	8002634 <HAL_RCC_GetSysClockFreq>
 8002498:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	4a61      	ldr	r2, [pc, #388]	@ (8002624 <HAL_RCC_ClockConfig+0x268>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d909      	bls.n	80024b6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80024a2:	4b5f      	ldr	r3, [pc, #380]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80024aa:	4a5d      	ldr	r2, [pc, #372]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 80024ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024b0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80024b2:	2380      	movs	r3, #128	@ 0x80
 80024b4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80024b6:	4b5a      	ldr	r3, [pc, #360]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	f023 0203 	bic.w	r2, r3, #3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	4957      	ldr	r1, [pc, #348]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024c8:	f7fe fae2 	bl	8000a90 <HAL_GetTick>
 80024cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ce:	e00a      	b.n	80024e6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024d0:	f7fe fade 	bl	8000a90 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024de:	4293      	cmp	r3, r2
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e095      	b.n	8002612 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024e6:	4b4e      	ldr	r3, [pc, #312]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f003 020c 	and.w	r2, r3, #12
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d1eb      	bne.n	80024d0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0302 	and.w	r3, r3, #2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d023      	beq.n	800254c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0304 	and.w	r3, r3, #4
 800250c:	2b00      	cmp	r3, #0
 800250e:	d005      	beq.n	800251c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002510:	4b43      	ldr	r3, [pc, #268]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	4a42      	ldr	r2, [pc, #264]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 8002516:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800251a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0308 	and.w	r3, r3, #8
 8002524:	2b00      	cmp	r3, #0
 8002526:	d007      	beq.n	8002538 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002528:	4b3d      	ldr	r3, [pc, #244]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002530:	4a3b      	ldr	r2, [pc, #236]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 8002532:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002536:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002538:	4b39      	ldr	r3, [pc, #228]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	4936      	ldr	r1, [pc, #216]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 8002546:	4313      	orrs	r3, r2
 8002548:	608b      	str	r3, [r1, #8]
 800254a:	e008      	b.n	800255e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	2b80      	cmp	r3, #128	@ 0x80
 8002550:	d105      	bne.n	800255e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002552:	4b33      	ldr	r3, [pc, #204]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	4a32      	ldr	r2, [pc, #200]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 8002558:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800255c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800255e:	4b2f      	ldr	r3, [pc, #188]	@ (800261c <HAL_RCC_ClockConfig+0x260>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 030f 	and.w	r3, r3, #15
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	429a      	cmp	r2, r3
 800256a:	d21d      	bcs.n	80025a8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800256c:	4b2b      	ldr	r3, [pc, #172]	@ (800261c <HAL_RCC_ClockConfig+0x260>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f023 020f 	bic.w	r2, r3, #15
 8002574:	4929      	ldr	r1, [pc, #164]	@ (800261c <HAL_RCC_ClockConfig+0x260>)
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	4313      	orrs	r3, r2
 800257a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800257c:	f7fe fa88 	bl	8000a90 <HAL_GetTick>
 8002580:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002582:	e00a      	b.n	800259a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002584:	f7fe fa84 	bl	8000a90 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002592:	4293      	cmp	r3, r2
 8002594:	d901      	bls.n	800259a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e03b      	b.n	8002612 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800259a:	4b20      	ldr	r3, [pc, #128]	@ (800261c <HAL_RCC_ClockConfig+0x260>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 030f 	and.w	r3, r3, #15
 80025a2:	683a      	ldr	r2, [r7, #0]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d1ed      	bne.n	8002584 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0304 	and.w	r3, r3, #4
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d008      	beq.n	80025c6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	4917      	ldr	r1, [pc, #92]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0308 	and.w	r3, r3, #8
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d009      	beq.n	80025e6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80025d2:	4b13      	ldr	r3, [pc, #76]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	691b      	ldr	r3, [r3, #16]
 80025de:	00db      	lsls	r3, r3, #3
 80025e0:	490f      	ldr	r1, [pc, #60]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 80025e2:	4313      	orrs	r3, r2
 80025e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80025e6:	f000 f825 	bl	8002634 <HAL_RCC_GetSysClockFreq>
 80025ea:	4602      	mov	r2, r0
 80025ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002620 <HAL_RCC_ClockConfig+0x264>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	091b      	lsrs	r3, r3, #4
 80025f2:	f003 030f 	and.w	r3, r3, #15
 80025f6:	490c      	ldr	r1, [pc, #48]	@ (8002628 <HAL_RCC_ClockConfig+0x26c>)
 80025f8:	5ccb      	ldrb	r3, [r1, r3]
 80025fa:	f003 031f 	and.w	r3, r3, #31
 80025fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002602:	4a0a      	ldr	r2, [pc, #40]	@ (800262c <HAL_RCC_ClockConfig+0x270>)
 8002604:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002606:	4b0a      	ldr	r3, [pc, #40]	@ (8002630 <HAL_RCC_ClockConfig+0x274>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4618      	mov	r0, r3
 800260c:	f7fe f9f4 	bl	80009f8 <HAL_InitTick>
 8002610:	4603      	mov	r3, r0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3718      	adds	r7, #24
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	40022000 	.word	0x40022000
 8002620:	40021000 	.word	0x40021000
 8002624:	04c4b400 	.word	0x04c4b400
 8002628:	080045d0 	.word	0x080045d0
 800262c:	20000000 	.word	0x20000000
 8002630:	20000004 	.word	0x20000004

08002634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002634:	b480      	push	{r7}
 8002636:	b087      	sub	sp, #28
 8002638:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800263a:	4b2c      	ldr	r3, [pc, #176]	@ (80026ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f003 030c 	and.w	r3, r3, #12
 8002642:	2b04      	cmp	r3, #4
 8002644:	d102      	bne.n	800264c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002646:	4b2a      	ldr	r3, [pc, #168]	@ (80026f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002648:	613b      	str	r3, [r7, #16]
 800264a:	e047      	b.n	80026dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800264c:	4b27      	ldr	r3, [pc, #156]	@ (80026ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f003 030c 	and.w	r3, r3, #12
 8002654:	2b08      	cmp	r3, #8
 8002656:	d102      	bne.n	800265e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002658:	4b26      	ldr	r3, [pc, #152]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800265a:	613b      	str	r3, [r7, #16]
 800265c:	e03e      	b.n	80026dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800265e:	4b23      	ldr	r3, [pc, #140]	@ (80026ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f003 030c 	and.w	r3, r3, #12
 8002666:	2b0c      	cmp	r3, #12
 8002668:	d136      	bne.n	80026d8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800266a:	4b20      	ldr	r3, [pc, #128]	@ (80026ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	f003 0303 	and.w	r3, r3, #3
 8002672:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002674:	4b1d      	ldr	r3, [pc, #116]	@ (80026ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	091b      	lsrs	r3, r3, #4
 800267a:	f003 030f 	and.w	r3, r3, #15
 800267e:	3301      	adds	r3, #1
 8002680:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2b03      	cmp	r3, #3
 8002686:	d10c      	bne.n	80026a2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002688:	4a1a      	ldr	r2, [pc, #104]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002690:	4a16      	ldr	r2, [pc, #88]	@ (80026ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002692:	68d2      	ldr	r2, [r2, #12]
 8002694:	0a12      	lsrs	r2, r2, #8
 8002696:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800269a:	fb02 f303 	mul.w	r3, r2, r3
 800269e:	617b      	str	r3, [r7, #20]
      break;
 80026a0:	e00c      	b.n	80026bc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80026a2:	4a13      	ldr	r2, [pc, #76]	@ (80026f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026aa:	4a10      	ldr	r2, [pc, #64]	@ (80026ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80026ac:	68d2      	ldr	r2, [r2, #12]
 80026ae:	0a12      	lsrs	r2, r2, #8
 80026b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80026b4:	fb02 f303 	mul.w	r3, r2, r3
 80026b8:	617b      	str	r3, [r7, #20]
      break;
 80026ba:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80026bc:	4b0b      	ldr	r3, [pc, #44]	@ (80026ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	0e5b      	lsrs	r3, r3, #25
 80026c2:	f003 0303 	and.w	r3, r3, #3
 80026c6:	3301      	adds	r3, #1
 80026c8:	005b      	lsls	r3, r3, #1
 80026ca:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80026cc:	697a      	ldr	r2, [r7, #20]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026d4:	613b      	str	r3, [r7, #16]
 80026d6:	e001      	b.n	80026dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80026d8:	2300      	movs	r3, #0
 80026da:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80026dc:	693b      	ldr	r3, [r7, #16]
}
 80026de:	4618      	mov	r0, r3
 80026e0:	371c      	adds	r7, #28
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	40021000 	.word	0x40021000
 80026f0:	00f42400 	.word	0x00f42400
 80026f4:	007a1200 	.word	0x007a1200

080026f8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b087      	sub	sp, #28
 80026fc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80026fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002778 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	f003 0303 	and.w	r3, r3, #3
 8002706:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002708:	4b1b      	ldr	r3, [pc, #108]	@ (8002778 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	091b      	lsrs	r3, r3, #4
 800270e:	f003 030f 	and.w	r3, r3, #15
 8002712:	3301      	adds	r3, #1
 8002714:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	2b03      	cmp	r3, #3
 800271a:	d10c      	bne.n	8002736 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800271c:	4a17      	ldr	r2, [pc, #92]	@ (800277c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	fbb2 f3f3 	udiv	r3, r2, r3
 8002724:	4a14      	ldr	r2, [pc, #80]	@ (8002778 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002726:	68d2      	ldr	r2, [r2, #12]
 8002728:	0a12      	lsrs	r2, r2, #8
 800272a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800272e:	fb02 f303 	mul.w	r3, r2, r3
 8002732:	617b      	str	r3, [r7, #20]
    break;
 8002734:	e00c      	b.n	8002750 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002736:	4a12      	ldr	r2, [pc, #72]	@ (8002780 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	fbb2 f3f3 	udiv	r3, r2, r3
 800273e:	4a0e      	ldr	r2, [pc, #56]	@ (8002778 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002740:	68d2      	ldr	r2, [r2, #12]
 8002742:	0a12      	lsrs	r2, r2, #8
 8002744:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002748:	fb02 f303 	mul.w	r3, r2, r3
 800274c:	617b      	str	r3, [r7, #20]
    break;
 800274e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002750:	4b09      	ldr	r3, [pc, #36]	@ (8002778 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	0e5b      	lsrs	r3, r3, #25
 8002756:	f003 0303 	and.w	r3, r3, #3
 800275a:	3301      	adds	r3, #1
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002760:	697a      	ldr	r2, [r7, #20]
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	fbb2 f3f3 	udiv	r3, r2, r3
 8002768:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800276a:	687b      	ldr	r3, [r7, #4]
}
 800276c:	4618      	mov	r0, r3
 800276e:	371c      	adds	r7, #28
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr
 8002778:	40021000 	.word	0x40021000
 800277c:	007a1200 	.word	0x007a1200
 8002780:	00f42400 	.word	0x00f42400

08002784 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b086      	sub	sp, #24
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800278c:	2300      	movs	r3, #0
 800278e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002790:	2300      	movs	r3, #0
 8002792:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800279c:	2b00      	cmp	r3, #0
 800279e:	f000 8098 	beq.w	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027a2:	2300      	movs	r3, #0
 80027a4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027a6:	4b43      	ldr	r3, [pc, #268]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d10d      	bne.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027b2:	4b40      	ldr	r3, [pc, #256]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027b6:	4a3f      	ldr	r2, [pc, #252]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80027be:	4b3d      	ldr	r3, [pc, #244]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027c6:	60bb      	str	r3, [r7, #8]
 80027c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027ca:	2301      	movs	r3, #1
 80027cc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027ce:	4b3a      	ldr	r3, [pc, #232]	@ (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a39      	ldr	r2, [pc, #228]	@ (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80027d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027da:	f7fe f959 	bl	8000a90 <HAL_GetTick>
 80027de:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027e0:	e009      	b.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027e2:	f7fe f955 	bl	8000a90 <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d902      	bls.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	74fb      	strb	r3, [r7, #19]
        break;
 80027f4:	e005      	b.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027f6:	4b30      	ldr	r3, [pc, #192]	@ (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d0ef      	beq.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002802:	7cfb      	ldrb	r3, [r7, #19]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d159      	bne.n	80028bc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002808:	4b2a      	ldr	r3, [pc, #168]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800280a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800280e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002812:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d01e      	beq.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281e:	697a      	ldr	r2, [r7, #20]
 8002820:	429a      	cmp	r2, r3
 8002822:	d019      	beq.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002824:	4b23      	ldr	r3, [pc, #140]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800282a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800282e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002830:	4b20      	ldr	r3, [pc, #128]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002836:	4a1f      	ldr	r2, [pc, #124]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002838:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800283c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002840:	4b1c      	ldr	r3, [pc, #112]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002842:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002846:	4a1b      	ldr	r2, [pc, #108]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002848:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800284c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002850:	4a18      	ldr	r2, [pc, #96]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	f003 0301 	and.w	r3, r3, #1
 800285e:	2b00      	cmp	r3, #0
 8002860:	d016      	beq.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002862:	f7fe f915 	bl	8000a90 <HAL_GetTick>
 8002866:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002868:	e00b      	b.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800286a:	f7fe f911 	bl	8000a90 <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002878:	4293      	cmp	r3, r2
 800287a:	d902      	bls.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	74fb      	strb	r3, [r7, #19]
            break;
 8002880:	e006      	b.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002882:	4b0c      	ldr	r3, [pc, #48]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002884:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b00      	cmp	r3, #0
 800288e:	d0ec      	beq.n	800286a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002890:	7cfb      	ldrb	r3, [r7, #19]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d10b      	bne.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002896:	4b07      	ldr	r3, [pc, #28]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002898:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800289c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a4:	4903      	ldr	r1, [pc, #12]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80028ac:	e008      	b.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80028ae:	7cfb      	ldrb	r3, [r7, #19]
 80028b0:	74bb      	strb	r3, [r7, #18]
 80028b2:	e005      	b.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80028b4:	40021000 	.word	0x40021000
 80028b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028bc:	7cfb      	ldrb	r3, [r7, #19]
 80028be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028c0:	7c7b      	ldrb	r3, [r7, #17]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d105      	bne.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028c6:	4ba6      	ldr	r3, [pc, #664]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ca:	4aa5      	ldr	r2, [pc, #660]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028d0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0301 	and.w	r3, r3, #1
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00a      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80028de:	4ba0      	ldr	r3, [pc, #640]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028e4:	f023 0203 	bic.w	r2, r3, #3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	499c      	ldr	r1, [pc, #624]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0302 	and.w	r3, r3, #2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d00a      	beq.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002900:	4b97      	ldr	r3, [pc, #604]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002902:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002906:	f023 020c 	bic.w	r2, r3, #12
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	4994      	ldr	r1, [pc, #592]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002910:	4313      	orrs	r3, r2
 8002912:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0304 	and.w	r3, r3, #4
 800291e:	2b00      	cmp	r3, #0
 8002920:	d00a      	beq.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002922:	4b8f      	ldr	r3, [pc, #572]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002924:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002928:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	498b      	ldr	r1, [pc, #556]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002932:	4313      	orrs	r3, r2
 8002934:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0308 	and.w	r3, r3, #8
 8002940:	2b00      	cmp	r3, #0
 8002942:	d00a      	beq.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002944:	4b86      	ldr	r3, [pc, #536]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800294a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	4983      	ldr	r1, [pc, #524]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002954:	4313      	orrs	r3, r2
 8002956:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0320 	and.w	r3, r3, #32
 8002962:	2b00      	cmp	r3, #0
 8002964:	d00a      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002966:	4b7e      	ldr	r3, [pc, #504]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002968:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800296c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	497a      	ldr	r1, [pc, #488]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002976:	4313      	orrs	r3, r2
 8002978:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002984:	2b00      	cmp	r3, #0
 8002986:	d00a      	beq.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002988:	4b75      	ldr	r3, [pc, #468]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800298a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800298e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	4972      	ldr	r1, [pc, #456]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002998:	4313      	orrs	r3, r2
 800299a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00a      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80029aa:	4b6d      	ldr	r3, [pc, #436]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029b0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	69db      	ldr	r3, [r3, #28]
 80029b8:	4969      	ldr	r1, [pc, #420]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029ba:	4313      	orrs	r3, r2
 80029bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00a      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80029cc:	4b64      	ldr	r3, [pc, #400]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029d2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a1b      	ldr	r3, [r3, #32]
 80029da:	4961      	ldr	r1, [pc, #388]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00a      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029ee:	4b5c      	ldr	r3, [pc, #368]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029f4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fc:	4958      	ldr	r1, [pc, #352]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d015      	beq.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a10:	4b53      	ldr	r3, [pc, #332]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a16:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a1e:	4950      	ldr	r1, [pc, #320]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a2e:	d105      	bne.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a30:	4b4b      	ldr	r3, [pc, #300]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	4a4a      	ldr	r2, [pc, #296]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a3a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d015      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002a48:	4b45      	ldr	r3, [pc, #276]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a4e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a56:	4942      	ldr	r1, [pc, #264]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a66:	d105      	bne.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a68:	4b3d      	ldr	r3, [pc, #244]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	4a3c      	ldr	r2, [pc, #240]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a72:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d015      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002a80:	4b37      	ldr	r3, [pc, #220]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a86:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8e:	4934      	ldr	r1, [pc, #208]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a90:	4313      	orrs	r3, r2
 8002a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a9e:	d105      	bne.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002aa0:	4b2f      	ldr	r3, [pc, #188]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	4a2e      	ldr	r2, [pc, #184]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002aa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002aaa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d015      	beq.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ab8:	4b29      	ldr	r3, [pc, #164]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002abe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ac6:	4926      	ldr	r1, [pc, #152]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ad2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ad6:	d105      	bne.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ad8:	4b21      	ldr	r3, [pc, #132]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	4a20      	ldr	r2, [pc, #128]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ade:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ae2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d015      	beq.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002af0:	4b1b      	ldr	r3, [pc, #108]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002af6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002afe:	4918      	ldr	r1, [pc, #96]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b00:	4313      	orrs	r3, r2
 8002b02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b0e:	d105      	bne.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b10:	4b13      	ldr	r3, [pc, #76]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	4a12      	ldr	r2, [pc, #72]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b1a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d015      	beq.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002b28:	4b0d      	ldr	r3, [pc, #52]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b2e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b36:	490a      	ldr	r1, [pc, #40]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b46:	d105      	bne.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002b48:	4b05      	ldr	r3, [pc, #20]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	4a04      	ldr	r2, [pc, #16]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b52:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002b54:	7cbb      	ldrb	r3, [r7, #18]
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3718      	adds	r7, #24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	40021000 	.word	0x40021000

08002b64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e049      	b.n	8002c0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d106      	bne.n	8002b90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7fd fdac 	bl	80006e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2202      	movs	r2, #2
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	3304      	adds	r3, #4
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4610      	mov	r0, r2
 8002ba4:	f000 fb12 	bl	80031cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2201      	movs	r2, #1
 8002bac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002c08:	2300      	movs	r3, #0
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3708      	adds	r7, #8
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
	...

08002c14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d001      	beq.n	8002c2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e04a      	b.n	8002cc2 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2202      	movs	r2, #2
 8002c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68da      	ldr	r2, [r3, #12]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f042 0201 	orr.w	r2, r2, #1
 8002c42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a21      	ldr	r2, [pc, #132]	@ (8002cd0 <HAL_TIM_Base_Start_IT+0xbc>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d018      	beq.n	8002c80 <HAL_TIM_Base_Start_IT+0x6c>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c56:	d013      	beq.n	8002c80 <HAL_TIM_Base_Start_IT+0x6c>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a1d      	ldr	r2, [pc, #116]	@ (8002cd4 <HAL_TIM_Base_Start_IT+0xc0>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d00e      	beq.n	8002c80 <HAL_TIM_Base_Start_IT+0x6c>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a1c      	ldr	r2, [pc, #112]	@ (8002cd8 <HAL_TIM_Base_Start_IT+0xc4>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d009      	beq.n	8002c80 <HAL_TIM_Base_Start_IT+0x6c>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a1a      	ldr	r2, [pc, #104]	@ (8002cdc <HAL_TIM_Base_Start_IT+0xc8>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d004      	beq.n	8002c80 <HAL_TIM_Base_Start_IT+0x6c>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a19      	ldr	r2, [pc, #100]	@ (8002ce0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d115      	bne.n	8002cac <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	689a      	ldr	r2, [r3, #8]
 8002c86:	4b17      	ldr	r3, [pc, #92]	@ (8002ce4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002c88:	4013      	ands	r3, r2
 8002c8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2b06      	cmp	r3, #6
 8002c90:	d015      	beq.n	8002cbe <HAL_TIM_Base_Start_IT+0xaa>
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c98:	d011      	beq.n	8002cbe <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f042 0201 	orr.w	r2, r2, #1
 8002ca8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002caa:	e008      	b.n	8002cbe <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f042 0201 	orr.w	r2, r2, #1
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	e000      	b.n	8002cc0 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cbe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3714      	adds	r7, #20
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	40012c00 	.word	0x40012c00
 8002cd4:	40000400 	.word	0x40000400
 8002cd8:	40000800 	.word	0x40000800
 8002cdc:	40013400 	.word	0x40013400
 8002ce0:	40014000 	.word	0x40014000
 8002ce4:	00010007 	.word	0x00010007

08002ce8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	691b      	ldr	r3, [r3, #16]
 8002cfe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d020      	beq.n	8002d4c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d01b      	beq.n	8002d4c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f06f 0202 	mvn.w	r2, #2
 8002d1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	f003 0303 	and.w	r3, r3, #3
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d003      	beq.n	8002d3a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f000 fa2c 	bl	8003190 <HAL_TIM_IC_CaptureCallback>
 8002d38:	e005      	b.n	8002d46 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f000 fa1e 	bl	800317c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f000 fa2f 	bl	80031a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	f003 0304 	and.w	r3, r3, #4
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d020      	beq.n	8002d98 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f003 0304 	and.w	r3, r3, #4
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d01b      	beq.n	8002d98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f06f 0204 	mvn.w	r2, #4
 8002d68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2202      	movs	r2, #2
 8002d6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	699b      	ldr	r3, [r3, #24]
 8002d76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d003      	beq.n	8002d86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 fa06 	bl	8003190 <HAL_TIM_IC_CaptureCallback>
 8002d84:	e005      	b.n	8002d92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 f9f8 	bl	800317c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f000 fa09 	bl	80031a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	f003 0308 	and.w	r3, r3, #8
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d020      	beq.n	8002de4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f003 0308 	and.w	r3, r3, #8
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d01b      	beq.n	8002de4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f06f 0208 	mvn.w	r2, #8
 8002db4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2204      	movs	r2, #4
 8002dba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	69db      	ldr	r3, [r3, #28]
 8002dc2:	f003 0303 	and.w	r3, r3, #3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d003      	beq.n	8002dd2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f000 f9e0 	bl	8003190 <HAL_TIM_IC_CaptureCallback>
 8002dd0:	e005      	b.n	8002dde <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f000 f9d2 	bl	800317c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f000 f9e3 	bl	80031a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	f003 0310 	and.w	r3, r3, #16
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d020      	beq.n	8002e30 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f003 0310 	and.w	r3, r3, #16
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d01b      	beq.n	8002e30 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f06f 0210 	mvn.w	r2, #16
 8002e00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2208      	movs	r2, #8
 8002e06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	69db      	ldr	r3, [r3, #28]
 8002e0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 f9ba 	bl	8003190 <HAL_TIM_IC_CaptureCallback>
 8002e1c:	e005      	b.n	8002e2a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 f9ac 	bl	800317c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f000 f9bd 	bl	80031a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d00c      	beq.n	8002e54 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f003 0301 	and.w	r3, r3, #1
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d007      	beq.n	8002e54 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f06f 0201 	mvn.w	r2, #1
 8002e4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f7fd fb56 	bl	8000500 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d104      	bne.n	8002e68 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00c      	beq.n	8002e82 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d007      	beq.n	8002e82 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002e7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f000 fb69 	bl	8003554 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00c      	beq.n	8002ea6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d007      	beq.n	8002ea6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002e9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f000 fb61 	bl	8003568 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00c      	beq.n	8002eca <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d007      	beq.n	8002eca <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002ec2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	f000 f977 	bl	80031b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	f003 0320 	and.w	r3, r3, #32
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d00c      	beq.n	8002eee <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f003 0320 	and.w	r3, r3, #32
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d007      	beq.n	8002eee <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f06f 0220 	mvn.w	r2, #32
 8002ee6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f000 fb29 	bl	8003540 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00c      	beq.n	8002f12 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d007      	beq.n	8002f12 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8002f0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f000 fb35 	bl	800357c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d00c      	beq.n	8002f36 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d007      	beq.n	8002f36 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8002f2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f000 fb2d 	bl	8003590 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00c      	beq.n	8002f5a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d007      	beq.n	8002f5a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8002f52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 fb25 	bl	80035a4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d00c      	beq.n	8002f7e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d007      	beq.n	8002f7e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8002f76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 fb1d 	bl	80035b8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f7e:	bf00      	nop
 8002f80:	3710      	adds	r7, #16
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
	...

08002f88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f92:	2300      	movs	r3, #0
 8002f94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d101      	bne.n	8002fa4 <HAL_TIM_ConfigClockSource+0x1c>
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	e0de      	b.n	8003162 <HAL_TIM_ConfigClockSource+0x1da>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2202      	movs	r2, #2
 8002fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8002fc2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002fc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002fce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	68ba      	ldr	r2, [r7, #8]
 8002fd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a63      	ldr	r2, [pc, #396]	@ (800316c <HAL_TIM_ConfigClockSource+0x1e4>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	f000 80a9 	beq.w	8003136 <HAL_TIM_ConfigClockSource+0x1ae>
 8002fe4:	4a61      	ldr	r2, [pc, #388]	@ (800316c <HAL_TIM_ConfigClockSource+0x1e4>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	f200 80ae 	bhi.w	8003148 <HAL_TIM_ConfigClockSource+0x1c0>
 8002fec:	4a60      	ldr	r2, [pc, #384]	@ (8003170 <HAL_TIM_ConfigClockSource+0x1e8>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	f000 80a1 	beq.w	8003136 <HAL_TIM_ConfigClockSource+0x1ae>
 8002ff4:	4a5e      	ldr	r2, [pc, #376]	@ (8003170 <HAL_TIM_ConfigClockSource+0x1e8>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	f200 80a6 	bhi.w	8003148 <HAL_TIM_ConfigClockSource+0x1c0>
 8002ffc:	4a5d      	ldr	r2, [pc, #372]	@ (8003174 <HAL_TIM_ConfigClockSource+0x1ec>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	f000 8099 	beq.w	8003136 <HAL_TIM_ConfigClockSource+0x1ae>
 8003004:	4a5b      	ldr	r2, [pc, #364]	@ (8003174 <HAL_TIM_ConfigClockSource+0x1ec>)
 8003006:	4293      	cmp	r3, r2
 8003008:	f200 809e 	bhi.w	8003148 <HAL_TIM_ConfigClockSource+0x1c0>
 800300c:	4a5a      	ldr	r2, [pc, #360]	@ (8003178 <HAL_TIM_ConfigClockSource+0x1f0>)
 800300e:	4293      	cmp	r3, r2
 8003010:	f000 8091 	beq.w	8003136 <HAL_TIM_ConfigClockSource+0x1ae>
 8003014:	4a58      	ldr	r2, [pc, #352]	@ (8003178 <HAL_TIM_ConfigClockSource+0x1f0>)
 8003016:	4293      	cmp	r3, r2
 8003018:	f200 8096 	bhi.w	8003148 <HAL_TIM_ConfigClockSource+0x1c0>
 800301c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003020:	f000 8089 	beq.w	8003136 <HAL_TIM_ConfigClockSource+0x1ae>
 8003024:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003028:	f200 808e 	bhi.w	8003148 <HAL_TIM_ConfigClockSource+0x1c0>
 800302c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003030:	d03e      	beq.n	80030b0 <HAL_TIM_ConfigClockSource+0x128>
 8003032:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003036:	f200 8087 	bhi.w	8003148 <HAL_TIM_ConfigClockSource+0x1c0>
 800303a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800303e:	f000 8086 	beq.w	800314e <HAL_TIM_ConfigClockSource+0x1c6>
 8003042:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003046:	d87f      	bhi.n	8003148 <HAL_TIM_ConfigClockSource+0x1c0>
 8003048:	2b70      	cmp	r3, #112	@ 0x70
 800304a:	d01a      	beq.n	8003082 <HAL_TIM_ConfigClockSource+0xfa>
 800304c:	2b70      	cmp	r3, #112	@ 0x70
 800304e:	d87b      	bhi.n	8003148 <HAL_TIM_ConfigClockSource+0x1c0>
 8003050:	2b60      	cmp	r3, #96	@ 0x60
 8003052:	d050      	beq.n	80030f6 <HAL_TIM_ConfigClockSource+0x16e>
 8003054:	2b60      	cmp	r3, #96	@ 0x60
 8003056:	d877      	bhi.n	8003148 <HAL_TIM_ConfigClockSource+0x1c0>
 8003058:	2b50      	cmp	r3, #80	@ 0x50
 800305a:	d03c      	beq.n	80030d6 <HAL_TIM_ConfigClockSource+0x14e>
 800305c:	2b50      	cmp	r3, #80	@ 0x50
 800305e:	d873      	bhi.n	8003148 <HAL_TIM_ConfigClockSource+0x1c0>
 8003060:	2b40      	cmp	r3, #64	@ 0x40
 8003062:	d058      	beq.n	8003116 <HAL_TIM_ConfigClockSource+0x18e>
 8003064:	2b40      	cmp	r3, #64	@ 0x40
 8003066:	d86f      	bhi.n	8003148 <HAL_TIM_ConfigClockSource+0x1c0>
 8003068:	2b30      	cmp	r3, #48	@ 0x30
 800306a:	d064      	beq.n	8003136 <HAL_TIM_ConfigClockSource+0x1ae>
 800306c:	2b30      	cmp	r3, #48	@ 0x30
 800306e:	d86b      	bhi.n	8003148 <HAL_TIM_ConfigClockSource+0x1c0>
 8003070:	2b20      	cmp	r3, #32
 8003072:	d060      	beq.n	8003136 <HAL_TIM_ConfigClockSource+0x1ae>
 8003074:	2b20      	cmp	r3, #32
 8003076:	d867      	bhi.n	8003148 <HAL_TIM_ConfigClockSource+0x1c0>
 8003078:	2b00      	cmp	r3, #0
 800307a:	d05c      	beq.n	8003136 <HAL_TIM_ConfigClockSource+0x1ae>
 800307c:	2b10      	cmp	r3, #16
 800307e:	d05a      	beq.n	8003136 <HAL_TIM_ConfigClockSource+0x1ae>
 8003080:	e062      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003092:	f000 f9b3 	bl	80033fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80030a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68ba      	ldr	r2, [r7, #8]
 80030ac:	609a      	str	r2, [r3, #8]
      break;
 80030ae:	e04f      	b.n	8003150 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030c0:	f000 f99c 	bl	80033fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	689a      	ldr	r2, [r3, #8]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80030d2:	609a      	str	r2, [r3, #8]
      break;
 80030d4:	e03c      	b.n	8003150 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030e2:	461a      	mov	r2, r3
 80030e4:	f000 f90e 	bl	8003304 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2150      	movs	r1, #80	@ 0x50
 80030ee:	4618      	mov	r0, r3
 80030f0:	f000 f967 	bl	80033c2 <TIM_ITRx_SetConfig>
      break;
 80030f4:	e02c      	b.n	8003150 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003102:	461a      	mov	r2, r3
 8003104:	f000 f92d 	bl	8003362 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2160      	movs	r1, #96	@ 0x60
 800310e:	4618      	mov	r0, r3
 8003110:	f000 f957 	bl	80033c2 <TIM_ITRx_SetConfig>
      break;
 8003114:	e01c      	b.n	8003150 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003122:	461a      	mov	r2, r3
 8003124:	f000 f8ee 	bl	8003304 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2140      	movs	r1, #64	@ 0x40
 800312e:	4618      	mov	r0, r3
 8003130:	f000 f947 	bl	80033c2 <TIM_ITRx_SetConfig>
      break;
 8003134:	e00c      	b.n	8003150 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4619      	mov	r1, r3
 8003140:	4610      	mov	r0, r2
 8003142:	f000 f93e 	bl	80033c2 <TIM_ITRx_SetConfig>
      break;
 8003146:	e003      	b.n	8003150 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	73fb      	strb	r3, [r7, #15]
      break;
 800314c:	e000      	b.n	8003150 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800314e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003160:	7bfb      	ldrb	r3, [r7, #15]
}
 8003162:	4618      	mov	r0, r3
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	00100070 	.word	0x00100070
 8003170:	00100040 	.word	0x00100040
 8003174:	00100030 	.word	0x00100030
 8003178:	00100020 	.word	0x00100020

0800317c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003184:	bf00      	nop
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003198:	bf00      	nop
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031c0:	bf00      	nop
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr

080031cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a42      	ldr	r2, [pc, #264]	@ (80032e8 <TIM_Base_SetConfig+0x11c>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d00f      	beq.n	8003204 <TIM_Base_SetConfig+0x38>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031ea:	d00b      	beq.n	8003204 <TIM_Base_SetConfig+0x38>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a3f      	ldr	r2, [pc, #252]	@ (80032ec <TIM_Base_SetConfig+0x120>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d007      	beq.n	8003204 <TIM_Base_SetConfig+0x38>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a3e      	ldr	r2, [pc, #248]	@ (80032f0 <TIM_Base_SetConfig+0x124>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d003      	beq.n	8003204 <TIM_Base_SetConfig+0x38>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a3d      	ldr	r2, [pc, #244]	@ (80032f4 <TIM_Base_SetConfig+0x128>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d108      	bne.n	8003216 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800320a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	68fa      	ldr	r2, [r7, #12]
 8003212:	4313      	orrs	r3, r2
 8003214:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a33      	ldr	r2, [pc, #204]	@ (80032e8 <TIM_Base_SetConfig+0x11c>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d01b      	beq.n	8003256 <TIM_Base_SetConfig+0x8a>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003224:	d017      	beq.n	8003256 <TIM_Base_SetConfig+0x8a>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a30      	ldr	r2, [pc, #192]	@ (80032ec <TIM_Base_SetConfig+0x120>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d013      	beq.n	8003256 <TIM_Base_SetConfig+0x8a>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a2f      	ldr	r2, [pc, #188]	@ (80032f0 <TIM_Base_SetConfig+0x124>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d00f      	beq.n	8003256 <TIM_Base_SetConfig+0x8a>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a2e      	ldr	r2, [pc, #184]	@ (80032f4 <TIM_Base_SetConfig+0x128>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d00b      	beq.n	8003256 <TIM_Base_SetConfig+0x8a>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a2d      	ldr	r2, [pc, #180]	@ (80032f8 <TIM_Base_SetConfig+0x12c>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d007      	beq.n	8003256 <TIM_Base_SetConfig+0x8a>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a2c      	ldr	r2, [pc, #176]	@ (80032fc <TIM_Base_SetConfig+0x130>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d003      	beq.n	8003256 <TIM_Base_SetConfig+0x8a>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a2b      	ldr	r2, [pc, #172]	@ (8003300 <TIM_Base_SetConfig+0x134>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d108      	bne.n	8003268 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800325c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	68fa      	ldr	r2, [r7, #12]
 8003264:	4313      	orrs	r3, r2
 8003266:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	4313      	orrs	r3, r2
 8003274:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	689a      	ldr	r2, [r3, #8]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	4a16      	ldr	r2, [pc, #88]	@ (80032e8 <TIM_Base_SetConfig+0x11c>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d00f      	beq.n	80032b4 <TIM_Base_SetConfig+0xe8>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a17      	ldr	r2, [pc, #92]	@ (80032f4 <TIM_Base_SetConfig+0x128>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d00b      	beq.n	80032b4 <TIM_Base_SetConfig+0xe8>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a16      	ldr	r2, [pc, #88]	@ (80032f8 <TIM_Base_SetConfig+0x12c>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d007      	beq.n	80032b4 <TIM_Base_SetConfig+0xe8>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4a15      	ldr	r2, [pc, #84]	@ (80032fc <TIM_Base_SetConfig+0x130>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d003      	beq.n	80032b4 <TIM_Base_SetConfig+0xe8>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4a14      	ldr	r2, [pc, #80]	@ (8003300 <TIM_Base_SetConfig+0x134>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d103      	bne.n	80032bc <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	691a      	ldr	r2, [r3, #16]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d105      	bne.n	80032da <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	691b      	ldr	r3, [r3, #16]
 80032d2:	f023 0201 	bic.w	r2, r3, #1
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	611a      	str	r2, [r3, #16]
  }
}
 80032da:	bf00      	nop
 80032dc:	3714      	adds	r7, #20
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	40012c00 	.word	0x40012c00
 80032ec:	40000400 	.word	0x40000400
 80032f0:	40000800 	.word	0x40000800
 80032f4:	40013400 	.word	0x40013400
 80032f8:	40014000 	.word	0x40014000
 80032fc:	40014400 	.word	0x40014400
 8003300:	40014800 	.word	0x40014800

08003304 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003304:	b480      	push	{r7}
 8003306:	b087      	sub	sp, #28
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6a1b      	ldr	r3, [r3, #32]
 8003314:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	f023 0201 	bic.w	r2, r3, #1
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	699b      	ldr	r3, [r3, #24]
 8003326:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800332e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	011b      	lsls	r3, r3, #4
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	4313      	orrs	r3, r2
 8003338:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	f023 030a 	bic.w	r3, r3, #10
 8003340:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	4313      	orrs	r3, r2
 8003348:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	693a      	ldr	r2, [r7, #16]
 800334e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	697a      	ldr	r2, [r7, #20]
 8003354:	621a      	str	r2, [r3, #32]
}
 8003356:	bf00      	nop
 8003358:	371c      	adds	r7, #28
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr

08003362 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003362:	b480      	push	{r7}
 8003364:	b087      	sub	sp, #28
 8003366:	af00      	add	r7, sp, #0
 8003368:	60f8      	str	r0, [r7, #12]
 800336a:	60b9      	str	r1, [r7, #8]
 800336c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6a1b      	ldr	r3, [r3, #32]
 8003372:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	f023 0210 	bic.w	r2, r3, #16
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800338c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	031b      	lsls	r3, r3, #12
 8003392:	693a      	ldr	r2, [r7, #16]
 8003394:	4313      	orrs	r3, r2
 8003396:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800339e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	011b      	lsls	r3, r3, #4
 80033a4:	697a      	ldr	r2, [r7, #20]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	693a      	ldr	r2, [r7, #16]
 80033ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	697a      	ldr	r2, [r7, #20]
 80033b4:	621a      	str	r2, [r3, #32]
}
 80033b6:	bf00      	nop
 80033b8:	371c      	adds	r7, #28
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr

080033c2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033c2:	b480      	push	{r7}
 80033c4:	b085      	sub	sp, #20
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
 80033ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80033d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033de:	683a      	ldr	r2, [r7, #0]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	f043 0307 	orr.w	r3, r3, #7
 80033e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	68fa      	ldr	r2, [r7, #12]
 80033ee:	609a      	str	r2, [r3, #8]
}
 80033f0:	bf00      	nop
 80033f2:	3714      	adds	r7, #20
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b087      	sub	sp, #28
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	607a      	str	r2, [r7, #4]
 8003408:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003416:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	021a      	lsls	r2, r3, #8
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	431a      	orrs	r2, r3
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	4313      	orrs	r3, r2
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	4313      	orrs	r3, r2
 8003428:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	697a      	ldr	r2, [r7, #20]
 800342e:	609a      	str	r2, [r3, #8]
}
 8003430:	bf00      	nop
 8003432:	371c      	adds	r7, #28
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr

0800343c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800344c:	2b01      	cmp	r3, #1
 800344e:	d101      	bne.n	8003454 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003450:	2302      	movs	r3, #2
 8003452:	e065      	b.n	8003520 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2202      	movs	r2, #2
 8003460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a2c      	ldr	r2, [pc, #176]	@ (800352c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d004      	beq.n	8003488 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a2b      	ldr	r2, [pc, #172]	@ (8003530 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d108      	bne.n	800349a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800348e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	68fa      	ldr	r2, [r7, #12]
 8003496:	4313      	orrs	r3, r2
 8003498:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80034a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034a4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	68fa      	ldr	r2, [r7, #12]
 80034b6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a1b      	ldr	r2, [pc, #108]	@ (800352c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d018      	beq.n	80034f4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034ca:	d013      	beq.n	80034f4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a18      	ldr	r2, [pc, #96]	@ (8003534 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d00e      	beq.n	80034f4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a17      	ldr	r2, [pc, #92]	@ (8003538 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d009      	beq.n	80034f4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a12      	ldr	r2, [pc, #72]	@ (8003530 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d004      	beq.n	80034f4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a13      	ldr	r2, [pc, #76]	@ (800353c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d10c      	bne.n	800350e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034fa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	68ba      	ldr	r2, [r7, #8]
 8003502:	4313      	orrs	r3, r2
 8003504:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	68ba      	ldr	r2, [r7, #8]
 800350c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800351e:	2300      	movs	r3, #0
}
 8003520:	4618      	mov	r0, r3
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr
 800352c:	40012c00 	.word	0x40012c00
 8003530:	40013400 	.word	0x40013400
 8003534:	40000400 	.word	0x40000400
 8003538:	40000800 	.word	0x40000800
 800353c:	40014000 	.word	0x40014000

08003540 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003548:	bf00      	nop
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr

08003554 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800355c:	bf00      	nop
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr

08003568 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003570:	bf00      	nop
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80035ac:	bf00      	nop
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b083      	sub	sp, #12
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <__sflush_r>:
 80035cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80035d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035d4:	0716      	lsls	r6, r2, #28
 80035d6:	4605      	mov	r5, r0
 80035d8:	460c      	mov	r4, r1
 80035da:	d454      	bmi.n	8003686 <__sflush_r+0xba>
 80035dc:	684b      	ldr	r3, [r1, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	dc02      	bgt.n	80035e8 <__sflush_r+0x1c>
 80035e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	dd48      	ble.n	800367a <__sflush_r+0xae>
 80035e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80035ea:	2e00      	cmp	r6, #0
 80035ec:	d045      	beq.n	800367a <__sflush_r+0xae>
 80035ee:	2300      	movs	r3, #0
 80035f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80035f4:	682f      	ldr	r7, [r5, #0]
 80035f6:	6a21      	ldr	r1, [r4, #32]
 80035f8:	602b      	str	r3, [r5, #0]
 80035fa:	d030      	beq.n	800365e <__sflush_r+0x92>
 80035fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80035fe:	89a3      	ldrh	r3, [r4, #12]
 8003600:	0759      	lsls	r1, r3, #29
 8003602:	d505      	bpl.n	8003610 <__sflush_r+0x44>
 8003604:	6863      	ldr	r3, [r4, #4]
 8003606:	1ad2      	subs	r2, r2, r3
 8003608:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800360a:	b10b      	cbz	r3, 8003610 <__sflush_r+0x44>
 800360c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800360e:	1ad2      	subs	r2, r2, r3
 8003610:	2300      	movs	r3, #0
 8003612:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003614:	6a21      	ldr	r1, [r4, #32]
 8003616:	4628      	mov	r0, r5
 8003618:	47b0      	blx	r6
 800361a:	1c43      	adds	r3, r0, #1
 800361c:	89a3      	ldrh	r3, [r4, #12]
 800361e:	d106      	bne.n	800362e <__sflush_r+0x62>
 8003620:	6829      	ldr	r1, [r5, #0]
 8003622:	291d      	cmp	r1, #29
 8003624:	d82b      	bhi.n	800367e <__sflush_r+0xb2>
 8003626:	4a2a      	ldr	r2, [pc, #168]	@ (80036d0 <__sflush_r+0x104>)
 8003628:	410a      	asrs	r2, r1
 800362a:	07d6      	lsls	r6, r2, #31
 800362c:	d427      	bmi.n	800367e <__sflush_r+0xb2>
 800362e:	2200      	movs	r2, #0
 8003630:	6062      	str	r2, [r4, #4]
 8003632:	04d9      	lsls	r1, r3, #19
 8003634:	6922      	ldr	r2, [r4, #16]
 8003636:	6022      	str	r2, [r4, #0]
 8003638:	d504      	bpl.n	8003644 <__sflush_r+0x78>
 800363a:	1c42      	adds	r2, r0, #1
 800363c:	d101      	bne.n	8003642 <__sflush_r+0x76>
 800363e:	682b      	ldr	r3, [r5, #0]
 8003640:	b903      	cbnz	r3, 8003644 <__sflush_r+0x78>
 8003642:	6560      	str	r0, [r4, #84]	@ 0x54
 8003644:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003646:	602f      	str	r7, [r5, #0]
 8003648:	b1b9      	cbz	r1, 800367a <__sflush_r+0xae>
 800364a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800364e:	4299      	cmp	r1, r3
 8003650:	d002      	beq.n	8003658 <__sflush_r+0x8c>
 8003652:	4628      	mov	r0, r5
 8003654:	f000 fb00 	bl	8003c58 <_free_r>
 8003658:	2300      	movs	r3, #0
 800365a:	6363      	str	r3, [r4, #52]	@ 0x34
 800365c:	e00d      	b.n	800367a <__sflush_r+0xae>
 800365e:	2301      	movs	r3, #1
 8003660:	4628      	mov	r0, r5
 8003662:	47b0      	blx	r6
 8003664:	4602      	mov	r2, r0
 8003666:	1c50      	adds	r0, r2, #1
 8003668:	d1c9      	bne.n	80035fe <__sflush_r+0x32>
 800366a:	682b      	ldr	r3, [r5, #0]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d0c6      	beq.n	80035fe <__sflush_r+0x32>
 8003670:	2b1d      	cmp	r3, #29
 8003672:	d001      	beq.n	8003678 <__sflush_r+0xac>
 8003674:	2b16      	cmp	r3, #22
 8003676:	d11e      	bne.n	80036b6 <__sflush_r+0xea>
 8003678:	602f      	str	r7, [r5, #0]
 800367a:	2000      	movs	r0, #0
 800367c:	e022      	b.n	80036c4 <__sflush_r+0xf8>
 800367e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003682:	b21b      	sxth	r3, r3
 8003684:	e01b      	b.n	80036be <__sflush_r+0xf2>
 8003686:	690f      	ldr	r7, [r1, #16]
 8003688:	2f00      	cmp	r7, #0
 800368a:	d0f6      	beq.n	800367a <__sflush_r+0xae>
 800368c:	0793      	lsls	r3, r2, #30
 800368e:	680e      	ldr	r6, [r1, #0]
 8003690:	bf08      	it	eq
 8003692:	694b      	ldreq	r3, [r1, #20]
 8003694:	600f      	str	r7, [r1, #0]
 8003696:	bf18      	it	ne
 8003698:	2300      	movne	r3, #0
 800369a:	eba6 0807 	sub.w	r8, r6, r7
 800369e:	608b      	str	r3, [r1, #8]
 80036a0:	f1b8 0f00 	cmp.w	r8, #0
 80036a4:	dde9      	ble.n	800367a <__sflush_r+0xae>
 80036a6:	6a21      	ldr	r1, [r4, #32]
 80036a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80036aa:	4643      	mov	r3, r8
 80036ac:	463a      	mov	r2, r7
 80036ae:	4628      	mov	r0, r5
 80036b0:	47b0      	blx	r6
 80036b2:	2800      	cmp	r0, #0
 80036b4:	dc08      	bgt.n	80036c8 <__sflush_r+0xfc>
 80036b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036be:	81a3      	strh	r3, [r4, #12]
 80036c0:	f04f 30ff 	mov.w	r0, #4294967295
 80036c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036c8:	4407      	add	r7, r0
 80036ca:	eba8 0800 	sub.w	r8, r8, r0
 80036ce:	e7e7      	b.n	80036a0 <__sflush_r+0xd4>
 80036d0:	dfbffffe 	.word	0xdfbffffe

080036d4 <_fflush_r>:
 80036d4:	b538      	push	{r3, r4, r5, lr}
 80036d6:	690b      	ldr	r3, [r1, #16]
 80036d8:	4605      	mov	r5, r0
 80036da:	460c      	mov	r4, r1
 80036dc:	b913      	cbnz	r3, 80036e4 <_fflush_r+0x10>
 80036de:	2500      	movs	r5, #0
 80036e0:	4628      	mov	r0, r5
 80036e2:	bd38      	pop	{r3, r4, r5, pc}
 80036e4:	b118      	cbz	r0, 80036ee <_fflush_r+0x1a>
 80036e6:	6a03      	ldr	r3, [r0, #32]
 80036e8:	b90b      	cbnz	r3, 80036ee <_fflush_r+0x1a>
 80036ea:	f000 f8bb 	bl	8003864 <__sinit>
 80036ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d0f3      	beq.n	80036de <_fflush_r+0xa>
 80036f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80036f8:	07d0      	lsls	r0, r2, #31
 80036fa:	d404      	bmi.n	8003706 <_fflush_r+0x32>
 80036fc:	0599      	lsls	r1, r3, #22
 80036fe:	d402      	bmi.n	8003706 <_fflush_r+0x32>
 8003700:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003702:	f000 faa6 	bl	8003c52 <__retarget_lock_acquire_recursive>
 8003706:	4628      	mov	r0, r5
 8003708:	4621      	mov	r1, r4
 800370a:	f7ff ff5f 	bl	80035cc <__sflush_r>
 800370e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003710:	07da      	lsls	r2, r3, #31
 8003712:	4605      	mov	r5, r0
 8003714:	d4e4      	bmi.n	80036e0 <_fflush_r+0xc>
 8003716:	89a3      	ldrh	r3, [r4, #12]
 8003718:	059b      	lsls	r3, r3, #22
 800371a:	d4e1      	bmi.n	80036e0 <_fflush_r+0xc>
 800371c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800371e:	f000 fa99 	bl	8003c54 <__retarget_lock_release_recursive>
 8003722:	e7dd      	b.n	80036e0 <_fflush_r+0xc>

08003724 <fflush>:
 8003724:	4601      	mov	r1, r0
 8003726:	b920      	cbnz	r0, 8003732 <fflush+0xe>
 8003728:	4a04      	ldr	r2, [pc, #16]	@ (800373c <fflush+0x18>)
 800372a:	4905      	ldr	r1, [pc, #20]	@ (8003740 <fflush+0x1c>)
 800372c:	4805      	ldr	r0, [pc, #20]	@ (8003744 <fflush+0x20>)
 800372e:	f000 b8b1 	b.w	8003894 <_fwalk_sglue>
 8003732:	4b05      	ldr	r3, [pc, #20]	@ (8003748 <fflush+0x24>)
 8003734:	6818      	ldr	r0, [r3, #0]
 8003736:	f7ff bfcd 	b.w	80036d4 <_fflush_r>
 800373a:	bf00      	nop
 800373c:	2000000c 	.word	0x2000000c
 8003740:	080036d5 	.word	0x080036d5
 8003744:	2000001c 	.word	0x2000001c
 8003748:	20000018 	.word	0x20000018

0800374c <std>:
 800374c:	2300      	movs	r3, #0
 800374e:	b510      	push	{r4, lr}
 8003750:	4604      	mov	r4, r0
 8003752:	e9c0 3300 	strd	r3, r3, [r0]
 8003756:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800375a:	6083      	str	r3, [r0, #8]
 800375c:	8181      	strh	r1, [r0, #12]
 800375e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003760:	81c2      	strh	r2, [r0, #14]
 8003762:	6183      	str	r3, [r0, #24]
 8003764:	4619      	mov	r1, r3
 8003766:	2208      	movs	r2, #8
 8003768:	305c      	adds	r0, #92	@ 0x5c
 800376a:	f000 f9f9 	bl	8003b60 <memset>
 800376e:	4b0d      	ldr	r3, [pc, #52]	@ (80037a4 <std+0x58>)
 8003770:	6263      	str	r3, [r4, #36]	@ 0x24
 8003772:	4b0d      	ldr	r3, [pc, #52]	@ (80037a8 <std+0x5c>)
 8003774:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003776:	4b0d      	ldr	r3, [pc, #52]	@ (80037ac <std+0x60>)
 8003778:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800377a:	4b0d      	ldr	r3, [pc, #52]	@ (80037b0 <std+0x64>)
 800377c:	6323      	str	r3, [r4, #48]	@ 0x30
 800377e:	4b0d      	ldr	r3, [pc, #52]	@ (80037b4 <std+0x68>)
 8003780:	6224      	str	r4, [r4, #32]
 8003782:	429c      	cmp	r4, r3
 8003784:	d006      	beq.n	8003794 <std+0x48>
 8003786:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800378a:	4294      	cmp	r4, r2
 800378c:	d002      	beq.n	8003794 <std+0x48>
 800378e:	33d0      	adds	r3, #208	@ 0xd0
 8003790:	429c      	cmp	r4, r3
 8003792:	d105      	bne.n	80037a0 <std+0x54>
 8003794:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800379c:	f000 ba58 	b.w	8003c50 <__retarget_lock_init_recursive>
 80037a0:	bd10      	pop	{r4, pc}
 80037a2:	bf00      	nop
 80037a4:	080039b1 	.word	0x080039b1
 80037a8:	080039d3 	.word	0x080039d3
 80037ac:	08003a0b 	.word	0x08003a0b
 80037b0:	08003a2f 	.word	0x08003a2f
 80037b4:	2000013c 	.word	0x2000013c

080037b8 <stdio_exit_handler>:
 80037b8:	4a02      	ldr	r2, [pc, #8]	@ (80037c4 <stdio_exit_handler+0xc>)
 80037ba:	4903      	ldr	r1, [pc, #12]	@ (80037c8 <stdio_exit_handler+0x10>)
 80037bc:	4803      	ldr	r0, [pc, #12]	@ (80037cc <stdio_exit_handler+0x14>)
 80037be:	f000 b869 	b.w	8003894 <_fwalk_sglue>
 80037c2:	bf00      	nop
 80037c4:	2000000c 	.word	0x2000000c
 80037c8:	080036d5 	.word	0x080036d5
 80037cc:	2000001c 	.word	0x2000001c

080037d0 <cleanup_stdio>:
 80037d0:	6841      	ldr	r1, [r0, #4]
 80037d2:	4b0c      	ldr	r3, [pc, #48]	@ (8003804 <cleanup_stdio+0x34>)
 80037d4:	4299      	cmp	r1, r3
 80037d6:	b510      	push	{r4, lr}
 80037d8:	4604      	mov	r4, r0
 80037da:	d001      	beq.n	80037e0 <cleanup_stdio+0x10>
 80037dc:	f7ff ff7a 	bl	80036d4 <_fflush_r>
 80037e0:	68a1      	ldr	r1, [r4, #8]
 80037e2:	4b09      	ldr	r3, [pc, #36]	@ (8003808 <cleanup_stdio+0x38>)
 80037e4:	4299      	cmp	r1, r3
 80037e6:	d002      	beq.n	80037ee <cleanup_stdio+0x1e>
 80037e8:	4620      	mov	r0, r4
 80037ea:	f7ff ff73 	bl	80036d4 <_fflush_r>
 80037ee:	68e1      	ldr	r1, [r4, #12]
 80037f0:	4b06      	ldr	r3, [pc, #24]	@ (800380c <cleanup_stdio+0x3c>)
 80037f2:	4299      	cmp	r1, r3
 80037f4:	d004      	beq.n	8003800 <cleanup_stdio+0x30>
 80037f6:	4620      	mov	r0, r4
 80037f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037fc:	f7ff bf6a 	b.w	80036d4 <_fflush_r>
 8003800:	bd10      	pop	{r4, pc}
 8003802:	bf00      	nop
 8003804:	2000013c 	.word	0x2000013c
 8003808:	200001a4 	.word	0x200001a4
 800380c:	2000020c 	.word	0x2000020c

08003810 <global_stdio_init.part.0>:
 8003810:	b510      	push	{r4, lr}
 8003812:	4b0b      	ldr	r3, [pc, #44]	@ (8003840 <global_stdio_init.part.0+0x30>)
 8003814:	4c0b      	ldr	r4, [pc, #44]	@ (8003844 <global_stdio_init.part.0+0x34>)
 8003816:	4a0c      	ldr	r2, [pc, #48]	@ (8003848 <global_stdio_init.part.0+0x38>)
 8003818:	601a      	str	r2, [r3, #0]
 800381a:	4620      	mov	r0, r4
 800381c:	2200      	movs	r2, #0
 800381e:	2104      	movs	r1, #4
 8003820:	f7ff ff94 	bl	800374c <std>
 8003824:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003828:	2201      	movs	r2, #1
 800382a:	2109      	movs	r1, #9
 800382c:	f7ff ff8e 	bl	800374c <std>
 8003830:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003834:	2202      	movs	r2, #2
 8003836:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800383a:	2112      	movs	r1, #18
 800383c:	f7ff bf86 	b.w	800374c <std>
 8003840:	20000274 	.word	0x20000274
 8003844:	2000013c 	.word	0x2000013c
 8003848:	080037b9 	.word	0x080037b9

0800384c <__sfp_lock_acquire>:
 800384c:	4801      	ldr	r0, [pc, #4]	@ (8003854 <__sfp_lock_acquire+0x8>)
 800384e:	f000 ba00 	b.w	8003c52 <__retarget_lock_acquire_recursive>
 8003852:	bf00      	nop
 8003854:	2000027d 	.word	0x2000027d

08003858 <__sfp_lock_release>:
 8003858:	4801      	ldr	r0, [pc, #4]	@ (8003860 <__sfp_lock_release+0x8>)
 800385a:	f000 b9fb 	b.w	8003c54 <__retarget_lock_release_recursive>
 800385e:	bf00      	nop
 8003860:	2000027d 	.word	0x2000027d

08003864 <__sinit>:
 8003864:	b510      	push	{r4, lr}
 8003866:	4604      	mov	r4, r0
 8003868:	f7ff fff0 	bl	800384c <__sfp_lock_acquire>
 800386c:	6a23      	ldr	r3, [r4, #32]
 800386e:	b11b      	cbz	r3, 8003878 <__sinit+0x14>
 8003870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003874:	f7ff bff0 	b.w	8003858 <__sfp_lock_release>
 8003878:	4b04      	ldr	r3, [pc, #16]	@ (800388c <__sinit+0x28>)
 800387a:	6223      	str	r3, [r4, #32]
 800387c:	4b04      	ldr	r3, [pc, #16]	@ (8003890 <__sinit+0x2c>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1f5      	bne.n	8003870 <__sinit+0xc>
 8003884:	f7ff ffc4 	bl	8003810 <global_stdio_init.part.0>
 8003888:	e7f2      	b.n	8003870 <__sinit+0xc>
 800388a:	bf00      	nop
 800388c:	080037d1 	.word	0x080037d1
 8003890:	20000274 	.word	0x20000274

08003894 <_fwalk_sglue>:
 8003894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003898:	4607      	mov	r7, r0
 800389a:	4688      	mov	r8, r1
 800389c:	4614      	mov	r4, r2
 800389e:	2600      	movs	r6, #0
 80038a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80038a4:	f1b9 0901 	subs.w	r9, r9, #1
 80038a8:	d505      	bpl.n	80038b6 <_fwalk_sglue+0x22>
 80038aa:	6824      	ldr	r4, [r4, #0]
 80038ac:	2c00      	cmp	r4, #0
 80038ae:	d1f7      	bne.n	80038a0 <_fwalk_sglue+0xc>
 80038b0:	4630      	mov	r0, r6
 80038b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038b6:	89ab      	ldrh	r3, [r5, #12]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d907      	bls.n	80038cc <_fwalk_sglue+0x38>
 80038bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80038c0:	3301      	adds	r3, #1
 80038c2:	d003      	beq.n	80038cc <_fwalk_sglue+0x38>
 80038c4:	4629      	mov	r1, r5
 80038c6:	4638      	mov	r0, r7
 80038c8:	47c0      	blx	r8
 80038ca:	4306      	orrs	r6, r0
 80038cc:	3568      	adds	r5, #104	@ 0x68
 80038ce:	e7e9      	b.n	80038a4 <_fwalk_sglue+0x10>

080038d0 <iprintf>:
 80038d0:	b40f      	push	{r0, r1, r2, r3}
 80038d2:	b507      	push	{r0, r1, r2, lr}
 80038d4:	4906      	ldr	r1, [pc, #24]	@ (80038f0 <iprintf+0x20>)
 80038d6:	ab04      	add	r3, sp, #16
 80038d8:	6808      	ldr	r0, [r1, #0]
 80038da:	f853 2b04 	ldr.w	r2, [r3], #4
 80038de:	6881      	ldr	r1, [r0, #8]
 80038e0:	9301      	str	r3, [sp, #4]
 80038e2:	f000 fadb 	bl	8003e9c <_vfiprintf_r>
 80038e6:	b003      	add	sp, #12
 80038e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80038ec:	b004      	add	sp, #16
 80038ee:	4770      	bx	lr
 80038f0:	20000018 	.word	0x20000018

080038f4 <_puts_r>:
 80038f4:	6a03      	ldr	r3, [r0, #32]
 80038f6:	b570      	push	{r4, r5, r6, lr}
 80038f8:	6884      	ldr	r4, [r0, #8]
 80038fa:	4605      	mov	r5, r0
 80038fc:	460e      	mov	r6, r1
 80038fe:	b90b      	cbnz	r3, 8003904 <_puts_r+0x10>
 8003900:	f7ff ffb0 	bl	8003864 <__sinit>
 8003904:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003906:	07db      	lsls	r3, r3, #31
 8003908:	d405      	bmi.n	8003916 <_puts_r+0x22>
 800390a:	89a3      	ldrh	r3, [r4, #12]
 800390c:	0598      	lsls	r0, r3, #22
 800390e:	d402      	bmi.n	8003916 <_puts_r+0x22>
 8003910:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003912:	f000 f99e 	bl	8003c52 <__retarget_lock_acquire_recursive>
 8003916:	89a3      	ldrh	r3, [r4, #12]
 8003918:	0719      	lsls	r1, r3, #28
 800391a:	d502      	bpl.n	8003922 <_puts_r+0x2e>
 800391c:	6923      	ldr	r3, [r4, #16]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d135      	bne.n	800398e <_puts_r+0x9a>
 8003922:	4621      	mov	r1, r4
 8003924:	4628      	mov	r0, r5
 8003926:	f000 f8c5 	bl	8003ab4 <__swsetup_r>
 800392a:	b380      	cbz	r0, 800398e <_puts_r+0x9a>
 800392c:	f04f 35ff 	mov.w	r5, #4294967295
 8003930:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003932:	07da      	lsls	r2, r3, #31
 8003934:	d405      	bmi.n	8003942 <_puts_r+0x4e>
 8003936:	89a3      	ldrh	r3, [r4, #12]
 8003938:	059b      	lsls	r3, r3, #22
 800393a:	d402      	bmi.n	8003942 <_puts_r+0x4e>
 800393c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800393e:	f000 f989 	bl	8003c54 <__retarget_lock_release_recursive>
 8003942:	4628      	mov	r0, r5
 8003944:	bd70      	pop	{r4, r5, r6, pc}
 8003946:	2b00      	cmp	r3, #0
 8003948:	da04      	bge.n	8003954 <_puts_r+0x60>
 800394a:	69a2      	ldr	r2, [r4, #24]
 800394c:	429a      	cmp	r2, r3
 800394e:	dc17      	bgt.n	8003980 <_puts_r+0x8c>
 8003950:	290a      	cmp	r1, #10
 8003952:	d015      	beq.n	8003980 <_puts_r+0x8c>
 8003954:	6823      	ldr	r3, [r4, #0]
 8003956:	1c5a      	adds	r2, r3, #1
 8003958:	6022      	str	r2, [r4, #0]
 800395a:	7019      	strb	r1, [r3, #0]
 800395c:	68a3      	ldr	r3, [r4, #8]
 800395e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003962:	3b01      	subs	r3, #1
 8003964:	60a3      	str	r3, [r4, #8]
 8003966:	2900      	cmp	r1, #0
 8003968:	d1ed      	bne.n	8003946 <_puts_r+0x52>
 800396a:	2b00      	cmp	r3, #0
 800396c:	da11      	bge.n	8003992 <_puts_r+0x9e>
 800396e:	4622      	mov	r2, r4
 8003970:	210a      	movs	r1, #10
 8003972:	4628      	mov	r0, r5
 8003974:	f000 f85f 	bl	8003a36 <__swbuf_r>
 8003978:	3001      	adds	r0, #1
 800397a:	d0d7      	beq.n	800392c <_puts_r+0x38>
 800397c:	250a      	movs	r5, #10
 800397e:	e7d7      	b.n	8003930 <_puts_r+0x3c>
 8003980:	4622      	mov	r2, r4
 8003982:	4628      	mov	r0, r5
 8003984:	f000 f857 	bl	8003a36 <__swbuf_r>
 8003988:	3001      	adds	r0, #1
 800398a:	d1e7      	bne.n	800395c <_puts_r+0x68>
 800398c:	e7ce      	b.n	800392c <_puts_r+0x38>
 800398e:	3e01      	subs	r6, #1
 8003990:	e7e4      	b.n	800395c <_puts_r+0x68>
 8003992:	6823      	ldr	r3, [r4, #0]
 8003994:	1c5a      	adds	r2, r3, #1
 8003996:	6022      	str	r2, [r4, #0]
 8003998:	220a      	movs	r2, #10
 800399a:	701a      	strb	r2, [r3, #0]
 800399c:	e7ee      	b.n	800397c <_puts_r+0x88>
	...

080039a0 <puts>:
 80039a0:	4b02      	ldr	r3, [pc, #8]	@ (80039ac <puts+0xc>)
 80039a2:	4601      	mov	r1, r0
 80039a4:	6818      	ldr	r0, [r3, #0]
 80039a6:	f7ff bfa5 	b.w	80038f4 <_puts_r>
 80039aa:	bf00      	nop
 80039ac:	20000018 	.word	0x20000018

080039b0 <__sread>:
 80039b0:	b510      	push	{r4, lr}
 80039b2:	460c      	mov	r4, r1
 80039b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039b8:	f000 f8fc 	bl	8003bb4 <_read_r>
 80039bc:	2800      	cmp	r0, #0
 80039be:	bfab      	itete	ge
 80039c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80039c2:	89a3      	ldrhlt	r3, [r4, #12]
 80039c4:	181b      	addge	r3, r3, r0
 80039c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80039ca:	bfac      	ite	ge
 80039cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80039ce:	81a3      	strhlt	r3, [r4, #12]
 80039d0:	bd10      	pop	{r4, pc}

080039d2 <__swrite>:
 80039d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039d6:	461f      	mov	r7, r3
 80039d8:	898b      	ldrh	r3, [r1, #12]
 80039da:	05db      	lsls	r3, r3, #23
 80039dc:	4605      	mov	r5, r0
 80039de:	460c      	mov	r4, r1
 80039e0:	4616      	mov	r6, r2
 80039e2:	d505      	bpl.n	80039f0 <__swrite+0x1e>
 80039e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039e8:	2302      	movs	r3, #2
 80039ea:	2200      	movs	r2, #0
 80039ec:	f000 f8d0 	bl	8003b90 <_lseek_r>
 80039f0:	89a3      	ldrh	r3, [r4, #12]
 80039f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80039f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80039fa:	81a3      	strh	r3, [r4, #12]
 80039fc:	4632      	mov	r2, r6
 80039fe:	463b      	mov	r3, r7
 8003a00:	4628      	mov	r0, r5
 8003a02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a06:	f000 b8e7 	b.w	8003bd8 <_write_r>

08003a0a <__sseek>:
 8003a0a:	b510      	push	{r4, lr}
 8003a0c:	460c      	mov	r4, r1
 8003a0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a12:	f000 f8bd 	bl	8003b90 <_lseek_r>
 8003a16:	1c43      	adds	r3, r0, #1
 8003a18:	89a3      	ldrh	r3, [r4, #12]
 8003a1a:	bf15      	itete	ne
 8003a1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003a1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003a22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003a26:	81a3      	strheq	r3, [r4, #12]
 8003a28:	bf18      	it	ne
 8003a2a:	81a3      	strhne	r3, [r4, #12]
 8003a2c:	bd10      	pop	{r4, pc}

08003a2e <__sclose>:
 8003a2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a32:	f000 b89d 	b.w	8003b70 <_close_r>

08003a36 <__swbuf_r>:
 8003a36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a38:	460e      	mov	r6, r1
 8003a3a:	4614      	mov	r4, r2
 8003a3c:	4605      	mov	r5, r0
 8003a3e:	b118      	cbz	r0, 8003a48 <__swbuf_r+0x12>
 8003a40:	6a03      	ldr	r3, [r0, #32]
 8003a42:	b90b      	cbnz	r3, 8003a48 <__swbuf_r+0x12>
 8003a44:	f7ff ff0e 	bl	8003864 <__sinit>
 8003a48:	69a3      	ldr	r3, [r4, #24]
 8003a4a:	60a3      	str	r3, [r4, #8]
 8003a4c:	89a3      	ldrh	r3, [r4, #12]
 8003a4e:	071a      	lsls	r2, r3, #28
 8003a50:	d501      	bpl.n	8003a56 <__swbuf_r+0x20>
 8003a52:	6923      	ldr	r3, [r4, #16]
 8003a54:	b943      	cbnz	r3, 8003a68 <__swbuf_r+0x32>
 8003a56:	4621      	mov	r1, r4
 8003a58:	4628      	mov	r0, r5
 8003a5a:	f000 f82b 	bl	8003ab4 <__swsetup_r>
 8003a5e:	b118      	cbz	r0, 8003a68 <__swbuf_r+0x32>
 8003a60:	f04f 37ff 	mov.w	r7, #4294967295
 8003a64:	4638      	mov	r0, r7
 8003a66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a68:	6823      	ldr	r3, [r4, #0]
 8003a6a:	6922      	ldr	r2, [r4, #16]
 8003a6c:	1a98      	subs	r0, r3, r2
 8003a6e:	6963      	ldr	r3, [r4, #20]
 8003a70:	b2f6      	uxtb	r6, r6
 8003a72:	4283      	cmp	r3, r0
 8003a74:	4637      	mov	r7, r6
 8003a76:	dc05      	bgt.n	8003a84 <__swbuf_r+0x4e>
 8003a78:	4621      	mov	r1, r4
 8003a7a:	4628      	mov	r0, r5
 8003a7c:	f7ff fe2a 	bl	80036d4 <_fflush_r>
 8003a80:	2800      	cmp	r0, #0
 8003a82:	d1ed      	bne.n	8003a60 <__swbuf_r+0x2a>
 8003a84:	68a3      	ldr	r3, [r4, #8]
 8003a86:	3b01      	subs	r3, #1
 8003a88:	60a3      	str	r3, [r4, #8]
 8003a8a:	6823      	ldr	r3, [r4, #0]
 8003a8c:	1c5a      	adds	r2, r3, #1
 8003a8e:	6022      	str	r2, [r4, #0]
 8003a90:	701e      	strb	r6, [r3, #0]
 8003a92:	6962      	ldr	r2, [r4, #20]
 8003a94:	1c43      	adds	r3, r0, #1
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d004      	beq.n	8003aa4 <__swbuf_r+0x6e>
 8003a9a:	89a3      	ldrh	r3, [r4, #12]
 8003a9c:	07db      	lsls	r3, r3, #31
 8003a9e:	d5e1      	bpl.n	8003a64 <__swbuf_r+0x2e>
 8003aa0:	2e0a      	cmp	r6, #10
 8003aa2:	d1df      	bne.n	8003a64 <__swbuf_r+0x2e>
 8003aa4:	4621      	mov	r1, r4
 8003aa6:	4628      	mov	r0, r5
 8003aa8:	f7ff fe14 	bl	80036d4 <_fflush_r>
 8003aac:	2800      	cmp	r0, #0
 8003aae:	d0d9      	beq.n	8003a64 <__swbuf_r+0x2e>
 8003ab0:	e7d6      	b.n	8003a60 <__swbuf_r+0x2a>
	...

08003ab4 <__swsetup_r>:
 8003ab4:	b538      	push	{r3, r4, r5, lr}
 8003ab6:	4b29      	ldr	r3, [pc, #164]	@ (8003b5c <__swsetup_r+0xa8>)
 8003ab8:	4605      	mov	r5, r0
 8003aba:	6818      	ldr	r0, [r3, #0]
 8003abc:	460c      	mov	r4, r1
 8003abe:	b118      	cbz	r0, 8003ac8 <__swsetup_r+0x14>
 8003ac0:	6a03      	ldr	r3, [r0, #32]
 8003ac2:	b90b      	cbnz	r3, 8003ac8 <__swsetup_r+0x14>
 8003ac4:	f7ff fece 	bl	8003864 <__sinit>
 8003ac8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003acc:	0719      	lsls	r1, r3, #28
 8003ace:	d422      	bmi.n	8003b16 <__swsetup_r+0x62>
 8003ad0:	06da      	lsls	r2, r3, #27
 8003ad2:	d407      	bmi.n	8003ae4 <__swsetup_r+0x30>
 8003ad4:	2209      	movs	r2, #9
 8003ad6:	602a      	str	r2, [r5, #0]
 8003ad8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003adc:	81a3      	strh	r3, [r4, #12]
 8003ade:	f04f 30ff 	mov.w	r0, #4294967295
 8003ae2:	e033      	b.n	8003b4c <__swsetup_r+0x98>
 8003ae4:	0758      	lsls	r0, r3, #29
 8003ae6:	d512      	bpl.n	8003b0e <__swsetup_r+0x5a>
 8003ae8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003aea:	b141      	cbz	r1, 8003afe <__swsetup_r+0x4a>
 8003aec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003af0:	4299      	cmp	r1, r3
 8003af2:	d002      	beq.n	8003afa <__swsetup_r+0x46>
 8003af4:	4628      	mov	r0, r5
 8003af6:	f000 f8af 	bl	8003c58 <_free_r>
 8003afa:	2300      	movs	r3, #0
 8003afc:	6363      	str	r3, [r4, #52]	@ 0x34
 8003afe:	89a3      	ldrh	r3, [r4, #12]
 8003b00:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003b04:	81a3      	strh	r3, [r4, #12]
 8003b06:	2300      	movs	r3, #0
 8003b08:	6063      	str	r3, [r4, #4]
 8003b0a:	6923      	ldr	r3, [r4, #16]
 8003b0c:	6023      	str	r3, [r4, #0]
 8003b0e:	89a3      	ldrh	r3, [r4, #12]
 8003b10:	f043 0308 	orr.w	r3, r3, #8
 8003b14:	81a3      	strh	r3, [r4, #12]
 8003b16:	6923      	ldr	r3, [r4, #16]
 8003b18:	b94b      	cbnz	r3, 8003b2e <__swsetup_r+0x7a>
 8003b1a:	89a3      	ldrh	r3, [r4, #12]
 8003b1c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003b20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b24:	d003      	beq.n	8003b2e <__swsetup_r+0x7a>
 8003b26:	4621      	mov	r1, r4
 8003b28:	4628      	mov	r0, r5
 8003b2a:	f000 fc83 	bl	8004434 <__smakebuf_r>
 8003b2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b32:	f013 0201 	ands.w	r2, r3, #1
 8003b36:	d00a      	beq.n	8003b4e <__swsetup_r+0x9a>
 8003b38:	2200      	movs	r2, #0
 8003b3a:	60a2      	str	r2, [r4, #8]
 8003b3c:	6962      	ldr	r2, [r4, #20]
 8003b3e:	4252      	negs	r2, r2
 8003b40:	61a2      	str	r2, [r4, #24]
 8003b42:	6922      	ldr	r2, [r4, #16]
 8003b44:	b942      	cbnz	r2, 8003b58 <__swsetup_r+0xa4>
 8003b46:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003b4a:	d1c5      	bne.n	8003ad8 <__swsetup_r+0x24>
 8003b4c:	bd38      	pop	{r3, r4, r5, pc}
 8003b4e:	0799      	lsls	r1, r3, #30
 8003b50:	bf58      	it	pl
 8003b52:	6962      	ldrpl	r2, [r4, #20]
 8003b54:	60a2      	str	r2, [r4, #8]
 8003b56:	e7f4      	b.n	8003b42 <__swsetup_r+0x8e>
 8003b58:	2000      	movs	r0, #0
 8003b5a:	e7f7      	b.n	8003b4c <__swsetup_r+0x98>
 8003b5c:	20000018 	.word	0x20000018

08003b60 <memset>:
 8003b60:	4402      	add	r2, r0
 8003b62:	4603      	mov	r3, r0
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d100      	bne.n	8003b6a <memset+0xa>
 8003b68:	4770      	bx	lr
 8003b6a:	f803 1b01 	strb.w	r1, [r3], #1
 8003b6e:	e7f9      	b.n	8003b64 <memset+0x4>

08003b70 <_close_r>:
 8003b70:	b538      	push	{r3, r4, r5, lr}
 8003b72:	4d06      	ldr	r5, [pc, #24]	@ (8003b8c <_close_r+0x1c>)
 8003b74:	2300      	movs	r3, #0
 8003b76:	4604      	mov	r4, r0
 8003b78:	4608      	mov	r0, r1
 8003b7a:	602b      	str	r3, [r5, #0]
 8003b7c:	f7fc fe7d 	bl	800087a <_close>
 8003b80:	1c43      	adds	r3, r0, #1
 8003b82:	d102      	bne.n	8003b8a <_close_r+0x1a>
 8003b84:	682b      	ldr	r3, [r5, #0]
 8003b86:	b103      	cbz	r3, 8003b8a <_close_r+0x1a>
 8003b88:	6023      	str	r3, [r4, #0]
 8003b8a:	bd38      	pop	{r3, r4, r5, pc}
 8003b8c:	20000278 	.word	0x20000278

08003b90 <_lseek_r>:
 8003b90:	b538      	push	{r3, r4, r5, lr}
 8003b92:	4d07      	ldr	r5, [pc, #28]	@ (8003bb0 <_lseek_r+0x20>)
 8003b94:	4604      	mov	r4, r0
 8003b96:	4608      	mov	r0, r1
 8003b98:	4611      	mov	r1, r2
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	602a      	str	r2, [r5, #0]
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	f7fc fe92 	bl	80008c8 <_lseek>
 8003ba4:	1c43      	adds	r3, r0, #1
 8003ba6:	d102      	bne.n	8003bae <_lseek_r+0x1e>
 8003ba8:	682b      	ldr	r3, [r5, #0]
 8003baa:	b103      	cbz	r3, 8003bae <_lseek_r+0x1e>
 8003bac:	6023      	str	r3, [r4, #0]
 8003bae:	bd38      	pop	{r3, r4, r5, pc}
 8003bb0:	20000278 	.word	0x20000278

08003bb4 <_read_r>:
 8003bb4:	b538      	push	{r3, r4, r5, lr}
 8003bb6:	4d07      	ldr	r5, [pc, #28]	@ (8003bd4 <_read_r+0x20>)
 8003bb8:	4604      	mov	r4, r0
 8003bba:	4608      	mov	r0, r1
 8003bbc:	4611      	mov	r1, r2
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	602a      	str	r2, [r5, #0]
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	f7fc fe20 	bl	8000808 <_read>
 8003bc8:	1c43      	adds	r3, r0, #1
 8003bca:	d102      	bne.n	8003bd2 <_read_r+0x1e>
 8003bcc:	682b      	ldr	r3, [r5, #0]
 8003bce:	b103      	cbz	r3, 8003bd2 <_read_r+0x1e>
 8003bd0:	6023      	str	r3, [r4, #0]
 8003bd2:	bd38      	pop	{r3, r4, r5, pc}
 8003bd4:	20000278 	.word	0x20000278

08003bd8 <_write_r>:
 8003bd8:	b538      	push	{r3, r4, r5, lr}
 8003bda:	4d07      	ldr	r5, [pc, #28]	@ (8003bf8 <_write_r+0x20>)
 8003bdc:	4604      	mov	r4, r0
 8003bde:	4608      	mov	r0, r1
 8003be0:	4611      	mov	r1, r2
 8003be2:	2200      	movs	r2, #0
 8003be4:	602a      	str	r2, [r5, #0]
 8003be6:	461a      	mov	r2, r3
 8003be8:	f7fc fe2b 	bl	8000842 <_write>
 8003bec:	1c43      	adds	r3, r0, #1
 8003bee:	d102      	bne.n	8003bf6 <_write_r+0x1e>
 8003bf0:	682b      	ldr	r3, [r5, #0]
 8003bf2:	b103      	cbz	r3, 8003bf6 <_write_r+0x1e>
 8003bf4:	6023      	str	r3, [r4, #0]
 8003bf6:	bd38      	pop	{r3, r4, r5, pc}
 8003bf8:	20000278 	.word	0x20000278

08003bfc <__errno>:
 8003bfc:	4b01      	ldr	r3, [pc, #4]	@ (8003c04 <__errno+0x8>)
 8003bfe:	6818      	ldr	r0, [r3, #0]
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	20000018 	.word	0x20000018

08003c08 <__libc_init_array>:
 8003c08:	b570      	push	{r4, r5, r6, lr}
 8003c0a:	4d0d      	ldr	r5, [pc, #52]	@ (8003c40 <__libc_init_array+0x38>)
 8003c0c:	4c0d      	ldr	r4, [pc, #52]	@ (8003c44 <__libc_init_array+0x3c>)
 8003c0e:	1b64      	subs	r4, r4, r5
 8003c10:	10a4      	asrs	r4, r4, #2
 8003c12:	2600      	movs	r6, #0
 8003c14:	42a6      	cmp	r6, r4
 8003c16:	d109      	bne.n	8003c2c <__libc_init_array+0x24>
 8003c18:	4d0b      	ldr	r5, [pc, #44]	@ (8003c48 <__libc_init_array+0x40>)
 8003c1a:	4c0c      	ldr	r4, [pc, #48]	@ (8003c4c <__libc_init_array+0x44>)
 8003c1c:	f000 fc78 	bl	8004510 <_init>
 8003c20:	1b64      	subs	r4, r4, r5
 8003c22:	10a4      	asrs	r4, r4, #2
 8003c24:	2600      	movs	r6, #0
 8003c26:	42a6      	cmp	r6, r4
 8003c28:	d105      	bne.n	8003c36 <__libc_init_array+0x2e>
 8003c2a:	bd70      	pop	{r4, r5, r6, pc}
 8003c2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c30:	4798      	blx	r3
 8003c32:	3601      	adds	r6, #1
 8003c34:	e7ee      	b.n	8003c14 <__libc_init_array+0xc>
 8003c36:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c3a:	4798      	blx	r3
 8003c3c:	3601      	adds	r6, #1
 8003c3e:	e7f2      	b.n	8003c26 <__libc_init_array+0x1e>
 8003c40:	0800462c 	.word	0x0800462c
 8003c44:	0800462c 	.word	0x0800462c
 8003c48:	0800462c 	.word	0x0800462c
 8003c4c:	08004630 	.word	0x08004630

08003c50 <__retarget_lock_init_recursive>:
 8003c50:	4770      	bx	lr

08003c52 <__retarget_lock_acquire_recursive>:
 8003c52:	4770      	bx	lr

08003c54 <__retarget_lock_release_recursive>:
 8003c54:	4770      	bx	lr
	...

08003c58 <_free_r>:
 8003c58:	b538      	push	{r3, r4, r5, lr}
 8003c5a:	4605      	mov	r5, r0
 8003c5c:	2900      	cmp	r1, #0
 8003c5e:	d041      	beq.n	8003ce4 <_free_r+0x8c>
 8003c60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c64:	1f0c      	subs	r4, r1, #4
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	bfb8      	it	lt
 8003c6a:	18e4      	addlt	r4, r4, r3
 8003c6c:	f000 f8e0 	bl	8003e30 <__malloc_lock>
 8003c70:	4a1d      	ldr	r2, [pc, #116]	@ (8003ce8 <_free_r+0x90>)
 8003c72:	6813      	ldr	r3, [r2, #0]
 8003c74:	b933      	cbnz	r3, 8003c84 <_free_r+0x2c>
 8003c76:	6063      	str	r3, [r4, #4]
 8003c78:	6014      	str	r4, [r2, #0]
 8003c7a:	4628      	mov	r0, r5
 8003c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c80:	f000 b8dc 	b.w	8003e3c <__malloc_unlock>
 8003c84:	42a3      	cmp	r3, r4
 8003c86:	d908      	bls.n	8003c9a <_free_r+0x42>
 8003c88:	6820      	ldr	r0, [r4, #0]
 8003c8a:	1821      	adds	r1, r4, r0
 8003c8c:	428b      	cmp	r3, r1
 8003c8e:	bf01      	itttt	eq
 8003c90:	6819      	ldreq	r1, [r3, #0]
 8003c92:	685b      	ldreq	r3, [r3, #4]
 8003c94:	1809      	addeq	r1, r1, r0
 8003c96:	6021      	streq	r1, [r4, #0]
 8003c98:	e7ed      	b.n	8003c76 <_free_r+0x1e>
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	b10b      	cbz	r3, 8003ca4 <_free_r+0x4c>
 8003ca0:	42a3      	cmp	r3, r4
 8003ca2:	d9fa      	bls.n	8003c9a <_free_r+0x42>
 8003ca4:	6811      	ldr	r1, [r2, #0]
 8003ca6:	1850      	adds	r0, r2, r1
 8003ca8:	42a0      	cmp	r0, r4
 8003caa:	d10b      	bne.n	8003cc4 <_free_r+0x6c>
 8003cac:	6820      	ldr	r0, [r4, #0]
 8003cae:	4401      	add	r1, r0
 8003cb0:	1850      	adds	r0, r2, r1
 8003cb2:	4283      	cmp	r3, r0
 8003cb4:	6011      	str	r1, [r2, #0]
 8003cb6:	d1e0      	bne.n	8003c7a <_free_r+0x22>
 8003cb8:	6818      	ldr	r0, [r3, #0]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	6053      	str	r3, [r2, #4]
 8003cbe:	4408      	add	r0, r1
 8003cc0:	6010      	str	r0, [r2, #0]
 8003cc2:	e7da      	b.n	8003c7a <_free_r+0x22>
 8003cc4:	d902      	bls.n	8003ccc <_free_r+0x74>
 8003cc6:	230c      	movs	r3, #12
 8003cc8:	602b      	str	r3, [r5, #0]
 8003cca:	e7d6      	b.n	8003c7a <_free_r+0x22>
 8003ccc:	6820      	ldr	r0, [r4, #0]
 8003cce:	1821      	adds	r1, r4, r0
 8003cd0:	428b      	cmp	r3, r1
 8003cd2:	bf04      	itt	eq
 8003cd4:	6819      	ldreq	r1, [r3, #0]
 8003cd6:	685b      	ldreq	r3, [r3, #4]
 8003cd8:	6063      	str	r3, [r4, #4]
 8003cda:	bf04      	itt	eq
 8003cdc:	1809      	addeq	r1, r1, r0
 8003cde:	6021      	streq	r1, [r4, #0]
 8003ce0:	6054      	str	r4, [r2, #4]
 8003ce2:	e7ca      	b.n	8003c7a <_free_r+0x22>
 8003ce4:	bd38      	pop	{r3, r4, r5, pc}
 8003ce6:	bf00      	nop
 8003ce8:	20000284 	.word	0x20000284

08003cec <sbrk_aligned>:
 8003cec:	b570      	push	{r4, r5, r6, lr}
 8003cee:	4e0f      	ldr	r6, [pc, #60]	@ (8003d2c <sbrk_aligned+0x40>)
 8003cf0:	460c      	mov	r4, r1
 8003cf2:	6831      	ldr	r1, [r6, #0]
 8003cf4:	4605      	mov	r5, r0
 8003cf6:	b911      	cbnz	r1, 8003cfe <sbrk_aligned+0x12>
 8003cf8:	f000 fbfa 	bl	80044f0 <_sbrk_r>
 8003cfc:	6030      	str	r0, [r6, #0]
 8003cfe:	4621      	mov	r1, r4
 8003d00:	4628      	mov	r0, r5
 8003d02:	f000 fbf5 	bl	80044f0 <_sbrk_r>
 8003d06:	1c43      	adds	r3, r0, #1
 8003d08:	d103      	bne.n	8003d12 <sbrk_aligned+0x26>
 8003d0a:	f04f 34ff 	mov.w	r4, #4294967295
 8003d0e:	4620      	mov	r0, r4
 8003d10:	bd70      	pop	{r4, r5, r6, pc}
 8003d12:	1cc4      	adds	r4, r0, #3
 8003d14:	f024 0403 	bic.w	r4, r4, #3
 8003d18:	42a0      	cmp	r0, r4
 8003d1a:	d0f8      	beq.n	8003d0e <sbrk_aligned+0x22>
 8003d1c:	1a21      	subs	r1, r4, r0
 8003d1e:	4628      	mov	r0, r5
 8003d20:	f000 fbe6 	bl	80044f0 <_sbrk_r>
 8003d24:	3001      	adds	r0, #1
 8003d26:	d1f2      	bne.n	8003d0e <sbrk_aligned+0x22>
 8003d28:	e7ef      	b.n	8003d0a <sbrk_aligned+0x1e>
 8003d2a:	bf00      	nop
 8003d2c:	20000280 	.word	0x20000280

08003d30 <_malloc_r>:
 8003d30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d34:	1ccd      	adds	r5, r1, #3
 8003d36:	f025 0503 	bic.w	r5, r5, #3
 8003d3a:	3508      	adds	r5, #8
 8003d3c:	2d0c      	cmp	r5, #12
 8003d3e:	bf38      	it	cc
 8003d40:	250c      	movcc	r5, #12
 8003d42:	2d00      	cmp	r5, #0
 8003d44:	4606      	mov	r6, r0
 8003d46:	db01      	blt.n	8003d4c <_malloc_r+0x1c>
 8003d48:	42a9      	cmp	r1, r5
 8003d4a:	d904      	bls.n	8003d56 <_malloc_r+0x26>
 8003d4c:	230c      	movs	r3, #12
 8003d4e:	6033      	str	r3, [r6, #0]
 8003d50:	2000      	movs	r0, #0
 8003d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e2c <_malloc_r+0xfc>
 8003d5a:	f000 f869 	bl	8003e30 <__malloc_lock>
 8003d5e:	f8d8 3000 	ldr.w	r3, [r8]
 8003d62:	461c      	mov	r4, r3
 8003d64:	bb44      	cbnz	r4, 8003db8 <_malloc_r+0x88>
 8003d66:	4629      	mov	r1, r5
 8003d68:	4630      	mov	r0, r6
 8003d6a:	f7ff ffbf 	bl	8003cec <sbrk_aligned>
 8003d6e:	1c43      	adds	r3, r0, #1
 8003d70:	4604      	mov	r4, r0
 8003d72:	d158      	bne.n	8003e26 <_malloc_r+0xf6>
 8003d74:	f8d8 4000 	ldr.w	r4, [r8]
 8003d78:	4627      	mov	r7, r4
 8003d7a:	2f00      	cmp	r7, #0
 8003d7c:	d143      	bne.n	8003e06 <_malloc_r+0xd6>
 8003d7e:	2c00      	cmp	r4, #0
 8003d80:	d04b      	beq.n	8003e1a <_malloc_r+0xea>
 8003d82:	6823      	ldr	r3, [r4, #0]
 8003d84:	4639      	mov	r1, r7
 8003d86:	4630      	mov	r0, r6
 8003d88:	eb04 0903 	add.w	r9, r4, r3
 8003d8c:	f000 fbb0 	bl	80044f0 <_sbrk_r>
 8003d90:	4581      	cmp	r9, r0
 8003d92:	d142      	bne.n	8003e1a <_malloc_r+0xea>
 8003d94:	6821      	ldr	r1, [r4, #0]
 8003d96:	1a6d      	subs	r5, r5, r1
 8003d98:	4629      	mov	r1, r5
 8003d9a:	4630      	mov	r0, r6
 8003d9c:	f7ff ffa6 	bl	8003cec <sbrk_aligned>
 8003da0:	3001      	adds	r0, #1
 8003da2:	d03a      	beq.n	8003e1a <_malloc_r+0xea>
 8003da4:	6823      	ldr	r3, [r4, #0]
 8003da6:	442b      	add	r3, r5
 8003da8:	6023      	str	r3, [r4, #0]
 8003daa:	f8d8 3000 	ldr.w	r3, [r8]
 8003dae:	685a      	ldr	r2, [r3, #4]
 8003db0:	bb62      	cbnz	r2, 8003e0c <_malloc_r+0xdc>
 8003db2:	f8c8 7000 	str.w	r7, [r8]
 8003db6:	e00f      	b.n	8003dd8 <_malloc_r+0xa8>
 8003db8:	6822      	ldr	r2, [r4, #0]
 8003dba:	1b52      	subs	r2, r2, r5
 8003dbc:	d420      	bmi.n	8003e00 <_malloc_r+0xd0>
 8003dbe:	2a0b      	cmp	r2, #11
 8003dc0:	d917      	bls.n	8003df2 <_malloc_r+0xc2>
 8003dc2:	1961      	adds	r1, r4, r5
 8003dc4:	42a3      	cmp	r3, r4
 8003dc6:	6025      	str	r5, [r4, #0]
 8003dc8:	bf18      	it	ne
 8003dca:	6059      	strne	r1, [r3, #4]
 8003dcc:	6863      	ldr	r3, [r4, #4]
 8003dce:	bf08      	it	eq
 8003dd0:	f8c8 1000 	streq.w	r1, [r8]
 8003dd4:	5162      	str	r2, [r4, r5]
 8003dd6:	604b      	str	r3, [r1, #4]
 8003dd8:	4630      	mov	r0, r6
 8003dda:	f000 f82f 	bl	8003e3c <__malloc_unlock>
 8003dde:	f104 000b 	add.w	r0, r4, #11
 8003de2:	1d23      	adds	r3, r4, #4
 8003de4:	f020 0007 	bic.w	r0, r0, #7
 8003de8:	1ac2      	subs	r2, r0, r3
 8003dea:	bf1c      	itt	ne
 8003dec:	1a1b      	subne	r3, r3, r0
 8003dee:	50a3      	strne	r3, [r4, r2]
 8003df0:	e7af      	b.n	8003d52 <_malloc_r+0x22>
 8003df2:	6862      	ldr	r2, [r4, #4]
 8003df4:	42a3      	cmp	r3, r4
 8003df6:	bf0c      	ite	eq
 8003df8:	f8c8 2000 	streq.w	r2, [r8]
 8003dfc:	605a      	strne	r2, [r3, #4]
 8003dfe:	e7eb      	b.n	8003dd8 <_malloc_r+0xa8>
 8003e00:	4623      	mov	r3, r4
 8003e02:	6864      	ldr	r4, [r4, #4]
 8003e04:	e7ae      	b.n	8003d64 <_malloc_r+0x34>
 8003e06:	463c      	mov	r4, r7
 8003e08:	687f      	ldr	r7, [r7, #4]
 8003e0a:	e7b6      	b.n	8003d7a <_malloc_r+0x4a>
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	42a3      	cmp	r3, r4
 8003e12:	d1fb      	bne.n	8003e0c <_malloc_r+0xdc>
 8003e14:	2300      	movs	r3, #0
 8003e16:	6053      	str	r3, [r2, #4]
 8003e18:	e7de      	b.n	8003dd8 <_malloc_r+0xa8>
 8003e1a:	230c      	movs	r3, #12
 8003e1c:	6033      	str	r3, [r6, #0]
 8003e1e:	4630      	mov	r0, r6
 8003e20:	f000 f80c 	bl	8003e3c <__malloc_unlock>
 8003e24:	e794      	b.n	8003d50 <_malloc_r+0x20>
 8003e26:	6005      	str	r5, [r0, #0]
 8003e28:	e7d6      	b.n	8003dd8 <_malloc_r+0xa8>
 8003e2a:	bf00      	nop
 8003e2c:	20000284 	.word	0x20000284

08003e30 <__malloc_lock>:
 8003e30:	4801      	ldr	r0, [pc, #4]	@ (8003e38 <__malloc_lock+0x8>)
 8003e32:	f7ff bf0e 	b.w	8003c52 <__retarget_lock_acquire_recursive>
 8003e36:	bf00      	nop
 8003e38:	2000027c 	.word	0x2000027c

08003e3c <__malloc_unlock>:
 8003e3c:	4801      	ldr	r0, [pc, #4]	@ (8003e44 <__malloc_unlock+0x8>)
 8003e3e:	f7ff bf09 	b.w	8003c54 <__retarget_lock_release_recursive>
 8003e42:	bf00      	nop
 8003e44:	2000027c 	.word	0x2000027c

08003e48 <__sfputc_r>:
 8003e48:	6893      	ldr	r3, [r2, #8]
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	b410      	push	{r4}
 8003e50:	6093      	str	r3, [r2, #8]
 8003e52:	da08      	bge.n	8003e66 <__sfputc_r+0x1e>
 8003e54:	6994      	ldr	r4, [r2, #24]
 8003e56:	42a3      	cmp	r3, r4
 8003e58:	db01      	blt.n	8003e5e <__sfputc_r+0x16>
 8003e5a:	290a      	cmp	r1, #10
 8003e5c:	d103      	bne.n	8003e66 <__sfputc_r+0x1e>
 8003e5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e62:	f7ff bde8 	b.w	8003a36 <__swbuf_r>
 8003e66:	6813      	ldr	r3, [r2, #0]
 8003e68:	1c58      	adds	r0, r3, #1
 8003e6a:	6010      	str	r0, [r2, #0]
 8003e6c:	7019      	strb	r1, [r3, #0]
 8003e6e:	4608      	mov	r0, r1
 8003e70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e74:	4770      	bx	lr

08003e76 <__sfputs_r>:
 8003e76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e78:	4606      	mov	r6, r0
 8003e7a:	460f      	mov	r7, r1
 8003e7c:	4614      	mov	r4, r2
 8003e7e:	18d5      	adds	r5, r2, r3
 8003e80:	42ac      	cmp	r4, r5
 8003e82:	d101      	bne.n	8003e88 <__sfputs_r+0x12>
 8003e84:	2000      	movs	r0, #0
 8003e86:	e007      	b.n	8003e98 <__sfputs_r+0x22>
 8003e88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e8c:	463a      	mov	r2, r7
 8003e8e:	4630      	mov	r0, r6
 8003e90:	f7ff ffda 	bl	8003e48 <__sfputc_r>
 8003e94:	1c43      	adds	r3, r0, #1
 8003e96:	d1f3      	bne.n	8003e80 <__sfputs_r+0xa>
 8003e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003e9c <_vfiprintf_r>:
 8003e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ea0:	460d      	mov	r5, r1
 8003ea2:	b09d      	sub	sp, #116	@ 0x74
 8003ea4:	4614      	mov	r4, r2
 8003ea6:	4698      	mov	r8, r3
 8003ea8:	4606      	mov	r6, r0
 8003eaa:	b118      	cbz	r0, 8003eb4 <_vfiprintf_r+0x18>
 8003eac:	6a03      	ldr	r3, [r0, #32]
 8003eae:	b90b      	cbnz	r3, 8003eb4 <_vfiprintf_r+0x18>
 8003eb0:	f7ff fcd8 	bl	8003864 <__sinit>
 8003eb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003eb6:	07d9      	lsls	r1, r3, #31
 8003eb8:	d405      	bmi.n	8003ec6 <_vfiprintf_r+0x2a>
 8003eba:	89ab      	ldrh	r3, [r5, #12]
 8003ebc:	059a      	lsls	r2, r3, #22
 8003ebe:	d402      	bmi.n	8003ec6 <_vfiprintf_r+0x2a>
 8003ec0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003ec2:	f7ff fec6 	bl	8003c52 <__retarget_lock_acquire_recursive>
 8003ec6:	89ab      	ldrh	r3, [r5, #12]
 8003ec8:	071b      	lsls	r3, r3, #28
 8003eca:	d501      	bpl.n	8003ed0 <_vfiprintf_r+0x34>
 8003ecc:	692b      	ldr	r3, [r5, #16]
 8003ece:	b99b      	cbnz	r3, 8003ef8 <_vfiprintf_r+0x5c>
 8003ed0:	4629      	mov	r1, r5
 8003ed2:	4630      	mov	r0, r6
 8003ed4:	f7ff fdee 	bl	8003ab4 <__swsetup_r>
 8003ed8:	b170      	cbz	r0, 8003ef8 <_vfiprintf_r+0x5c>
 8003eda:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003edc:	07dc      	lsls	r4, r3, #31
 8003ede:	d504      	bpl.n	8003eea <_vfiprintf_r+0x4e>
 8003ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ee4:	b01d      	add	sp, #116	@ 0x74
 8003ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eea:	89ab      	ldrh	r3, [r5, #12]
 8003eec:	0598      	lsls	r0, r3, #22
 8003eee:	d4f7      	bmi.n	8003ee0 <_vfiprintf_r+0x44>
 8003ef0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003ef2:	f7ff feaf 	bl	8003c54 <__retarget_lock_release_recursive>
 8003ef6:	e7f3      	b.n	8003ee0 <_vfiprintf_r+0x44>
 8003ef8:	2300      	movs	r3, #0
 8003efa:	9309      	str	r3, [sp, #36]	@ 0x24
 8003efc:	2320      	movs	r3, #32
 8003efe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003f02:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f06:	2330      	movs	r3, #48	@ 0x30
 8003f08:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80040b8 <_vfiprintf_r+0x21c>
 8003f0c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003f10:	f04f 0901 	mov.w	r9, #1
 8003f14:	4623      	mov	r3, r4
 8003f16:	469a      	mov	sl, r3
 8003f18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f1c:	b10a      	cbz	r2, 8003f22 <_vfiprintf_r+0x86>
 8003f1e:	2a25      	cmp	r2, #37	@ 0x25
 8003f20:	d1f9      	bne.n	8003f16 <_vfiprintf_r+0x7a>
 8003f22:	ebba 0b04 	subs.w	fp, sl, r4
 8003f26:	d00b      	beq.n	8003f40 <_vfiprintf_r+0xa4>
 8003f28:	465b      	mov	r3, fp
 8003f2a:	4622      	mov	r2, r4
 8003f2c:	4629      	mov	r1, r5
 8003f2e:	4630      	mov	r0, r6
 8003f30:	f7ff ffa1 	bl	8003e76 <__sfputs_r>
 8003f34:	3001      	adds	r0, #1
 8003f36:	f000 80a7 	beq.w	8004088 <_vfiprintf_r+0x1ec>
 8003f3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003f3c:	445a      	add	r2, fp
 8003f3e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f40:	f89a 3000 	ldrb.w	r3, [sl]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f000 809f 	beq.w	8004088 <_vfiprintf_r+0x1ec>
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f54:	f10a 0a01 	add.w	sl, sl, #1
 8003f58:	9304      	str	r3, [sp, #16]
 8003f5a:	9307      	str	r3, [sp, #28]
 8003f5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003f60:	931a      	str	r3, [sp, #104]	@ 0x68
 8003f62:	4654      	mov	r4, sl
 8003f64:	2205      	movs	r2, #5
 8003f66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f6a:	4853      	ldr	r0, [pc, #332]	@ (80040b8 <_vfiprintf_r+0x21c>)
 8003f6c:	f7fc f958 	bl	8000220 <memchr>
 8003f70:	9a04      	ldr	r2, [sp, #16]
 8003f72:	b9d8      	cbnz	r0, 8003fac <_vfiprintf_r+0x110>
 8003f74:	06d1      	lsls	r1, r2, #27
 8003f76:	bf44      	itt	mi
 8003f78:	2320      	movmi	r3, #32
 8003f7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f7e:	0713      	lsls	r3, r2, #28
 8003f80:	bf44      	itt	mi
 8003f82:	232b      	movmi	r3, #43	@ 0x2b
 8003f84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f88:	f89a 3000 	ldrb.w	r3, [sl]
 8003f8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f8e:	d015      	beq.n	8003fbc <_vfiprintf_r+0x120>
 8003f90:	9a07      	ldr	r2, [sp, #28]
 8003f92:	4654      	mov	r4, sl
 8003f94:	2000      	movs	r0, #0
 8003f96:	f04f 0c0a 	mov.w	ip, #10
 8003f9a:	4621      	mov	r1, r4
 8003f9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003fa0:	3b30      	subs	r3, #48	@ 0x30
 8003fa2:	2b09      	cmp	r3, #9
 8003fa4:	d94b      	bls.n	800403e <_vfiprintf_r+0x1a2>
 8003fa6:	b1b0      	cbz	r0, 8003fd6 <_vfiprintf_r+0x13a>
 8003fa8:	9207      	str	r2, [sp, #28]
 8003faa:	e014      	b.n	8003fd6 <_vfiprintf_r+0x13a>
 8003fac:	eba0 0308 	sub.w	r3, r0, r8
 8003fb0:	fa09 f303 	lsl.w	r3, r9, r3
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	9304      	str	r3, [sp, #16]
 8003fb8:	46a2      	mov	sl, r4
 8003fba:	e7d2      	b.n	8003f62 <_vfiprintf_r+0xc6>
 8003fbc:	9b03      	ldr	r3, [sp, #12]
 8003fbe:	1d19      	adds	r1, r3, #4
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	9103      	str	r1, [sp, #12]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	bfbb      	ittet	lt
 8003fc8:	425b      	neglt	r3, r3
 8003fca:	f042 0202 	orrlt.w	r2, r2, #2
 8003fce:	9307      	strge	r3, [sp, #28]
 8003fd0:	9307      	strlt	r3, [sp, #28]
 8003fd2:	bfb8      	it	lt
 8003fd4:	9204      	strlt	r2, [sp, #16]
 8003fd6:	7823      	ldrb	r3, [r4, #0]
 8003fd8:	2b2e      	cmp	r3, #46	@ 0x2e
 8003fda:	d10a      	bne.n	8003ff2 <_vfiprintf_r+0x156>
 8003fdc:	7863      	ldrb	r3, [r4, #1]
 8003fde:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fe0:	d132      	bne.n	8004048 <_vfiprintf_r+0x1ac>
 8003fe2:	9b03      	ldr	r3, [sp, #12]
 8003fe4:	1d1a      	adds	r2, r3, #4
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	9203      	str	r2, [sp, #12]
 8003fea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003fee:	3402      	adds	r4, #2
 8003ff0:	9305      	str	r3, [sp, #20]
 8003ff2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80040c8 <_vfiprintf_r+0x22c>
 8003ff6:	7821      	ldrb	r1, [r4, #0]
 8003ff8:	2203      	movs	r2, #3
 8003ffa:	4650      	mov	r0, sl
 8003ffc:	f7fc f910 	bl	8000220 <memchr>
 8004000:	b138      	cbz	r0, 8004012 <_vfiprintf_r+0x176>
 8004002:	9b04      	ldr	r3, [sp, #16]
 8004004:	eba0 000a 	sub.w	r0, r0, sl
 8004008:	2240      	movs	r2, #64	@ 0x40
 800400a:	4082      	lsls	r2, r0
 800400c:	4313      	orrs	r3, r2
 800400e:	3401      	adds	r4, #1
 8004010:	9304      	str	r3, [sp, #16]
 8004012:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004016:	4829      	ldr	r0, [pc, #164]	@ (80040bc <_vfiprintf_r+0x220>)
 8004018:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800401c:	2206      	movs	r2, #6
 800401e:	f7fc f8ff 	bl	8000220 <memchr>
 8004022:	2800      	cmp	r0, #0
 8004024:	d03f      	beq.n	80040a6 <_vfiprintf_r+0x20a>
 8004026:	4b26      	ldr	r3, [pc, #152]	@ (80040c0 <_vfiprintf_r+0x224>)
 8004028:	bb1b      	cbnz	r3, 8004072 <_vfiprintf_r+0x1d6>
 800402a:	9b03      	ldr	r3, [sp, #12]
 800402c:	3307      	adds	r3, #7
 800402e:	f023 0307 	bic.w	r3, r3, #7
 8004032:	3308      	adds	r3, #8
 8004034:	9303      	str	r3, [sp, #12]
 8004036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004038:	443b      	add	r3, r7
 800403a:	9309      	str	r3, [sp, #36]	@ 0x24
 800403c:	e76a      	b.n	8003f14 <_vfiprintf_r+0x78>
 800403e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004042:	460c      	mov	r4, r1
 8004044:	2001      	movs	r0, #1
 8004046:	e7a8      	b.n	8003f9a <_vfiprintf_r+0xfe>
 8004048:	2300      	movs	r3, #0
 800404a:	3401      	adds	r4, #1
 800404c:	9305      	str	r3, [sp, #20]
 800404e:	4619      	mov	r1, r3
 8004050:	f04f 0c0a 	mov.w	ip, #10
 8004054:	4620      	mov	r0, r4
 8004056:	f810 2b01 	ldrb.w	r2, [r0], #1
 800405a:	3a30      	subs	r2, #48	@ 0x30
 800405c:	2a09      	cmp	r2, #9
 800405e:	d903      	bls.n	8004068 <_vfiprintf_r+0x1cc>
 8004060:	2b00      	cmp	r3, #0
 8004062:	d0c6      	beq.n	8003ff2 <_vfiprintf_r+0x156>
 8004064:	9105      	str	r1, [sp, #20]
 8004066:	e7c4      	b.n	8003ff2 <_vfiprintf_r+0x156>
 8004068:	fb0c 2101 	mla	r1, ip, r1, r2
 800406c:	4604      	mov	r4, r0
 800406e:	2301      	movs	r3, #1
 8004070:	e7f0      	b.n	8004054 <_vfiprintf_r+0x1b8>
 8004072:	ab03      	add	r3, sp, #12
 8004074:	9300      	str	r3, [sp, #0]
 8004076:	462a      	mov	r2, r5
 8004078:	4b12      	ldr	r3, [pc, #72]	@ (80040c4 <_vfiprintf_r+0x228>)
 800407a:	a904      	add	r1, sp, #16
 800407c:	4630      	mov	r0, r6
 800407e:	f3af 8000 	nop.w
 8004082:	4607      	mov	r7, r0
 8004084:	1c78      	adds	r0, r7, #1
 8004086:	d1d6      	bne.n	8004036 <_vfiprintf_r+0x19a>
 8004088:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800408a:	07d9      	lsls	r1, r3, #31
 800408c:	d405      	bmi.n	800409a <_vfiprintf_r+0x1fe>
 800408e:	89ab      	ldrh	r3, [r5, #12]
 8004090:	059a      	lsls	r2, r3, #22
 8004092:	d402      	bmi.n	800409a <_vfiprintf_r+0x1fe>
 8004094:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004096:	f7ff fddd 	bl	8003c54 <__retarget_lock_release_recursive>
 800409a:	89ab      	ldrh	r3, [r5, #12]
 800409c:	065b      	lsls	r3, r3, #25
 800409e:	f53f af1f 	bmi.w	8003ee0 <_vfiprintf_r+0x44>
 80040a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80040a4:	e71e      	b.n	8003ee4 <_vfiprintf_r+0x48>
 80040a6:	ab03      	add	r3, sp, #12
 80040a8:	9300      	str	r3, [sp, #0]
 80040aa:	462a      	mov	r2, r5
 80040ac:	4b05      	ldr	r3, [pc, #20]	@ (80040c4 <_vfiprintf_r+0x228>)
 80040ae:	a904      	add	r1, sp, #16
 80040b0:	4630      	mov	r0, r6
 80040b2:	f000 f879 	bl	80041a8 <_printf_i>
 80040b6:	e7e4      	b.n	8004082 <_vfiprintf_r+0x1e6>
 80040b8:	080045f0 	.word	0x080045f0
 80040bc:	080045fa 	.word	0x080045fa
 80040c0:	00000000 	.word	0x00000000
 80040c4:	08003e77 	.word	0x08003e77
 80040c8:	080045f6 	.word	0x080045f6

080040cc <_printf_common>:
 80040cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040d0:	4616      	mov	r6, r2
 80040d2:	4698      	mov	r8, r3
 80040d4:	688a      	ldr	r2, [r1, #8]
 80040d6:	690b      	ldr	r3, [r1, #16]
 80040d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80040dc:	4293      	cmp	r3, r2
 80040de:	bfb8      	it	lt
 80040e0:	4613      	movlt	r3, r2
 80040e2:	6033      	str	r3, [r6, #0]
 80040e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80040e8:	4607      	mov	r7, r0
 80040ea:	460c      	mov	r4, r1
 80040ec:	b10a      	cbz	r2, 80040f2 <_printf_common+0x26>
 80040ee:	3301      	adds	r3, #1
 80040f0:	6033      	str	r3, [r6, #0]
 80040f2:	6823      	ldr	r3, [r4, #0]
 80040f4:	0699      	lsls	r1, r3, #26
 80040f6:	bf42      	ittt	mi
 80040f8:	6833      	ldrmi	r3, [r6, #0]
 80040fa:	3302      	addmi	r3, #2
 80040fc:	6033      	strmi	r3, [r6, #0]
 80040fe:	6825      	ldr	r5, [r4, #0]
 8004100:	f015 0506 	ands.w	r5, r5, #6
 8004104:	d106      	bne.n	8004114 <_printf_common+0x48>
 8004106:	f104 0a19 	add.w	sl, r4, #25
 800410a:	68e3      	ldr	r3, [r4, #12]
 800410c:	6832      	ldr	r2, [r6, #0]
 800410e:	1a9b      	subs	r3, r3, r2
 8004110:	42ab      	cmp	r3, r5
 8004112:	dc26      	bgt.n	8004162 <_printf_common+0x96>
 8004114:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004118:	6822      	ldr	r2, [r4, #0]
 800411a:	3b00      	subs	r3, #0
 800411c:	bf18      	it	ne
 800411e:	2301      	movne	r3, #1
 8004120:	0692      	lsls	r2, r2, #26
 8004122:	d42b      	bmi.n	800417c <_printf_common+0xb0>
 8004124:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004128:	4641      	mov	r1, r8
 800412a:	4638      	mov	r0, r7
 800412c:	47c8      	blx	r9
 800412e:	3001      	adds	r0, #1
 8004130:	d01e      	beq.n	8004170 <_printf_common+0xa4>
 8004132:	6823      	ldr	r3, [r4, #0]
 8004134:	6922      	ldr	r2, [r4, #16]
 8004136:	f003 0306 	and.w	r3, r3, #6
 800413a:	2b04      	cmp	r3, #4
 800413c:	bf02      	ittt	eq
 800413e:	68e5      	ldreq	r5, [r4, #12]
 8004140:	6833      	ldreq	r3, [r6, #0]
 8004142:	1aed      	subeq	r5, r5, r3
 8004144:	68a3      	ldr	r3, [r4, #8]
 8004146:	bf0c      	ite	eq
 8004148:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800414c:	2500      	movne	r5, #0
 800414e:	4293      	cmp	r3, r2
 8004150:	bfc4      	itt	gt
 8004152:	1a9b      	subgt	r3, r3, r2
 8004154:	18ed      	addgt	r5, r5, r3
 8004156:	2600      	movs	r6, #0
 8004158:	341a      	adds	r4, #26
 800415a:	42b5      	cmp	r5, r6
 800415c:	d11a      	bne.n	8004194 <_printf_common+0xc8>
 800415e:	2000      	movs	r0, #0
 8004160:	e008      	b.n	8004174 <_printf_common+0xa8>
 8004162:	2301      	movs	r3, #1
 8004164:	4652      	mov	r2, sl
 8004166:	4641      	mov	r1, r8
 8004168:	4638      	mov	r0, r7
 800416a:	47c8      	blx	r9
 800416c:	3001      	adds	r0, #1
 800416e:	d103      	bne.n	8004178 <_printf_common+0xac>
 8004170:	f04f 30ff 	mov.w	r0, #4294967295
 8004174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004178:	3501      	adds	r5, #1
 800417a:	e7c6      	b.n	800410a <_printf_common+0x3e>
 800417c:	18e1      	adds	r1, r4, r3
 800417e:	1c5a      	adds	r2, r3, #1
 8004180:	2030      	movs	r0, #48	@ 0x30
 8004182:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004186:	4422      	add	r2, r4
 8004188:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800418c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004190:	3302      	adds	r3, #2
 8004192:	e7c7      	b.n	8004124 <_printf_common+0x58>
 8004194:	2301      	movs	r3, #1
 8004196:	4622      	mov	r2, r4
 8004198:	4641      	mov	r1, r8
 800419a:	4638      	mov	r0, r7
 800419c:	47c8      	blx	r9
 800419e:	3001      	adds	r0, #1
 80041a0:	d0e6      	beq.n	8004170 <_printf_common+0xa4>
 80041a2:	3601      	adds	r6, #1
 80041a4:	e7d9      	b.n	800415a <_printf_common+0x8e>
	...

080041a8 <_printf_i>:
 80041a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041ac:	7e0f      	ldrb	r7, [r1, #24]
 80041ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80041b0:	2f78      	cmp	r7, #120	@ 0x78
 80041b2:	4691      	mov	r9, r2
 80041b4:	4680      	mov	r8, r0
 80041b6:	460c      	mov	r4, r1
 80041b8:	469a      	mov	sl, r3
 80041ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80041be:	d807      	bhi.n	80041d0 <_printf_i+0x28>
 80041c0:	2f62      	cmp	r7, #98	@ 0x62
 80041c2:	d80a      	bhi.n	80041da <_printf_i+0x32>
 80041c4:	2f00      	cmp	r7, #0
 80041c6:	f000 80d2 	beq.w	800436e <_printf_i+0x1c6>
 80041ca:	2f58      	cmp	r7, #88	@ 0x58
 80041cc:	f000 80b9 	beq.w	8004342 <_printf_i+0x19a>
 80041d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80041d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80041d8:	e03a      	b.n	8004250 <_printf_i+0xa8>
 80041da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80041de:	2b15      	cmp	r3, #21
 80041e0:	d8f6      	bhi.n	80041d0 <_printf_i+0x28>
 80041e2:	a101      	add	r1, pc, #4	@ (adr r1, 80041e8 <_printf_i+0x40>)
 80041e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80041e8:	08004241 	.word	0x08004241
 80041ec:	08004255 	.word	0x08004255
 80041f0:	080041d1 	.word	0x080041d1
 80041f4:	080041d1 	.word	0x080041d1
 80041f8:	080041d1 	.word	0x080041d1
 80041fc:	080041d1 	.word	0x080041d1
 8004200:	08004255 	.word	0x08004255
 8004204:	080041d1 	.word	0x080041d1
 8004208:	080041d1 	.word	0x080041d1
 800420c:	080041d1 	.word	0x080041d1
 8004210:	080041d1 	.word	0x080041d1
 8004214:	08004355 	.word	0x08004355
 8004218:	0800427f 	.word	0x0800427f
 800421c:	0800430f 	.word	0x0800430f
 8004220:	080041d1 	.word	0x080041d1
 8004224:	080041d1 	.word	0x080041d1
 8004228:	08004377 	.word	0x08004377
 800422c:	080041d1 	.word	0x080041d1
 8004230:	0800427f 	.word	0x0800427f
 8004234:	080041d1 	.word	0x080041d1
 8004238:	080041d1 	.word	0x080041d1
 800423c:	08004317 	.word	0x08004317
 8004240:	6833      	ldr	r3, [r6, #0]
 8004242:	1d1a      	adds	r2, r3, #4
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	6032      	str	r2, [r6, #0]
 8004248:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800424c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004250:	2301      	movs	r3, #1
 8004252:	e09d      	b.n	8004390 <_printf_i+0x1e8>
 8004254:	6833      	ldr	r3, [r6, #0]
 8004256:	6820      	ldr	r0, [r4, #0]
 8004258:	1d19      	adds	r1, r3, #4
 800425a:	6031      	str	r1, [r6, #0]
 800425c:	0606      	lsls	r6, r0, #24
 800425e:	d501      	bpl.n	8004264 <_printf_i+0xbc>
 8004260:	681d      	ldr	r5, [r3, #0]
 8004262:	e003      	b.n	800426c <_printf_i+0xc4>
 8004264:	0645      	lsls	r5, r0, #25
 8004266:	d5fb      	bpl.n	8004260 <_printf_i+0xb8>
 8004268:	f9b3 5000 	ldrsh.w	r5, [r3]
 800426c:	2d00      	cmp	r5, #0
 800426e:	da03      	bge.n	8004278 <_printf_i+0xd0>
 8004270:	232d      	movs	r3, #45	@ 0x2d
 8004272:	426d      	negs	r5, r5
 8004274:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004278:	4859      	ldr	r0, [pc, #356]	@ (80043e0 <_printf_i+0x238>)
 800427a:	230a      	movs	r3, #10
 800427c:	e011      	b.n	80042a2 <_printf_i+0xfa>
 800427e:	6821      	ldr	r1, [r4, #0]
 8004280:	6833      	ldr	r3, [r6, #0]
 8004282:	0608      	lsls	r0, r1, #24
 8004284:	f853 5b04 	ldr.w	r5, [r3], #4
 8004288:	d402      	bmi.n	8004290 <_printf_i+0xe8>
 800428a:	0649      	lsls	r1, r1, #25
 800428c:	bf48      	it	mi
 800428e:	b2ad      	uxthmi	r5, r5
 8004290:	2f6f      	cmp	r7, #111	@ 0x6f
 8004292:	4853      	ldr	r0, [pc, #332]	@ (80043e0 <_printf_i+0x238>)
 8004294:	6033      	str	r3, [r6, #0]
 8004296:	bf14      	ite	ne
 8004298:	230a      	movne	r3, #10
 800429a:	2308      	moveq	r3, #8
 800429c:	2100      	movs	r1, #0
 800429e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80042a2:	6866      	ldr	r6, [r4, #4]
 80042a4:	60a6      	str	r6, [r4, #8]
 80042a6:	2e00      	cmp	r6, #0
 80042a8:	bfa2      	ittt	ge
 80042aa:	6821      	ldrge	r1, [r4, #0]
 80042ac:	f021 0104 	bicge.w	r1, r1, #4
 80042b0:	6021      	strge	r1, [r4, #0]
 80042b2:	b90d      	cbnz	r5, 80042b8 <_printf_i+0x110>
 80042b4:	2e00      	cmp	r6, #0
 80042b6:	d04b      	beq.n	8004350 <_printf_i+0x1a8>
 80042b8:	4616      	mov	r6, r2
 80042ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80042be:	fb03 5711 	mls	r7, r3, r1, r5
 80042c2:	5dc7      	ldrb	r7, [r0, r7]
 80042c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80042c8:	462f      	mov	r7, r5
 80042ca:	42bb      	cmp	r3, r7
 80042cc:	460d      	mov	r5, r1
 80042ce:	d9f4      	bls.n	80042ba <_printf_i+0x112>
 80042d0:	2b08      	cmp	r3, #8
 80042d2:	d10b      	bne.n	80042ec <_printf_i+0x144>
 80042d4:	6823      	ldr	r3, [r4, #0]
 80042d6:	07df      	lsls	r7, r3, #31
 80042d8:	d508      	bpl.n	80042ec <_printf_i+0x144>
 80042da:	6923      	ldr	r3, [r4, #16]
 80042dc:	6861      	ldr	r1, [r4, #4]
 80042de:	4299      	cmp	r1, r3
 80042e0:	bfde      	ittt	le
 80042e2:	2330      	movle	r3, #48	@ 0x30
 80042e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80042e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80042ec:	1b92      	subs	r2, r2, r6
 80042ee:	6122      	str	r2, [r4, #16]
 80042f0:	f8cd a000 	str.w	sl, [sp]
 80042f4:	464b      	mov	r3, r9
 80042f6:	aa03      	add	r2, sp, #12
 80042f8:	4621      	mov	r1, r4
 80042fa:	4640      	mov	r0, r8
 80042fc:	f7ff fee6 	bl	80040cc <_printf_common>
 8004300:	3001      	adds	r0, #1
 8004302:	d14a      	bne.n	800439a <_printf_i+0x1f2>
 8004304:	f04f 30ff 	mov.w	r0, #4294967295
 8004308:	b004      	add	sp, #16
 800430a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800430e:	6823      	ldr	r3, [r4, #0]
 8004310:	f043 0320 	orr.w	r3, r3, #32
 8004314:	6023      	str	r3, [r4, #0]
 8004316:	4833      	ldr	r0, [pc, #204]	@ (80043e4 <_printf_i+0x23c>)
 8004318:	2778      	movs	r7, #120	@ 0x78
 800431a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800431e:	6823      	ldr	r3, [r4, #0]
 8004320:	6831      	ldr	r1, [r6, #0]
 8004322:	061f      	lsls	r7, r3, #24
 8004324:	f851 5b04 	ldr.w	r5, [r1], #4
 8004328:	d402      	bmi.n	8004330 <_printf_i+0x188>
 800432a:	065f      	lsls	r7, r3, #25
 800432c:	bf48      	it	mi
 800432e:	b2ad      	uxthmi	r5, r5
 8004330:	6031      	str	r1, [r6, #0]
 8004332:	07d9      	lsls	r1, r3, #31
 8004334:	bf44      	itt	mi
 8004336:	f043 0320 	orrmi.w	r3, r3, #32
 800433a:	6023      	strmi	r3, [r4, #0]
 800433c:	b11d      	cbz	r5, 8004346 <_printf_i+0x19e>
 800433e:	2310      	movs	r3, #16
 8004340:	e7ac      	b.n	800429c <_printf_i+0xf4>
 8004342:	4827      	ldr	r0, [pc, #156]	@ (80043e0 <_printf_i+0x238>)
 8004344:	e7e9      	b.n	800431a <_printf_i+0x172>
 8004346:	6823      	ldr	r3, [r4, #0]
 8004348:	f023 0320 	bic.w	r3, r3, #32
 800434c:	6023      	str	r3, [r4, #0]
 800434e:	e7f6      	b.n	800433e <_printf_i+0x196>
 8004350:	4616      	mov	r6, r2
 8004352:	e7bd      	b.n	80042d0 <_printf_i+0x128>
 8004354:	6833      	ldr	r3, [r6, #0]
 8004356:	6825      	ldr	r5, [r4, #0]
 8004358:	6961      	ldr	r1, [r4, #20]
 800435a:	1d18      	adds	r0, r3, #4
 800435c:	6030      	str	r0, [r6, #0]
 800435e:	062e      	lsls	r6, r5, #24
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	d501      	bpl.n	8004368 <_printf_i+0x1c0>
 8004364:	6019      	str	r1, [r3, #0]
 8004366:	e002      	b.n	800436e <_printf_i+0x1c6>
 8004368:	0668      	lsls	r0, r5, #25
 800436a:	d5fb      	bpl.n	8004364 <_printf_i+0x1bc>
 800436c:	8019      	strh	r1, [r3, #0]
 800436e:	2300      	movs	r3, #0
 8004370:	6123      	str	r3, [r4, #16]
 8004372:	4616      	mov	r6, r2
 8004374:	e7bc      	b.n	80042f0 <_printf_i+0x148>
 8004376:	6833      	ldr	r3, [r6, #0]
 8004378:	1d1a      	adds	r2, r3, #4
 800437a:	6032      	str	r2, [r6, #0]
 800437c:	681e      	ldr	r6, [r3, #0]
 800437e:	6862      	ldr	r2, [r4, #4]
 8004380:	2100      	movs	r1, #0
 8004382:	4630      	mov	r0, r6
 8004384:	f7fb ff4c 	bl	8000220 <memchr>
 8004388:	b108      	cbz	r0, 800438e <_printf_i+0x1e6>
 800438a:	1b80      	subs	r0, r0, r6
 800438c:	6060      	str	r0, [r4, #4]
 800438e:	6863      	ldr	r3, [r4, #4]
 8004390:	6123      	str	r3, [r4, #16]
 8004392:	2300      	movs	r3, #0
 8004394:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004398:	e7aa      	b.n	80042f0 <_printf_i+0x148>
 800439a:	6923      	ldr	r3, [r4, #16]
 800439c:	4632      	mov	r2, r6
 800439e:	4649      	mov	r1, r9
 80043a0:	4640      	mov	r0, r8
 80043a2:	47d0      	blx	sl
 80043a4:	3001      	adds	r0, #1
 80043a6:	d0ad      	beq.n	8004304 <_printf_i+0x15c>
 80043a8:	6823      	ldr	r3, [r4, #0]
 80043aa:	079b      	lsls	r3, r3, #30
 80043ac:	d413      	bmi.n	80043d6 <_printf_i+0x22e>
 80043ae:	68e0      	ldr	r0, [r4, #12]
 80043b0:	9b03      	ldr	r3, [sp, #12]
 80043b2:	4298      	cmp	r0, r3
 80043b4:	bfb8      	it	lt
 80043b6:	4618      	movlt	r0, r3
 80043b8:	e7a6      	b.n	8004308 <_printf_i+0x160>
 80043ba:	2301      	movs	r3, #1
 80043bc:	4632      	mov	r2, r6
 80043be:	4649      	mov	r1, r9
 80043c0:	4640      	mov	r0, r8
 80043c2:	47d0      	blx	sl
 80043c4:	3001      	adds	r0, #1
 80043c6:	d09d      	beq.n	8004304 <_printf_i+0x15c>
 80043c8:	3501      	adds	r5, #1
 80043ca:	68e3      	ldr	r3, [r4, #12]
 80043cc:	9903      	ldr	r1, [sp, #12]
 80043ce:	1a5b      	subs	r3, r3, r1
 80043d0:	42ab      	cmp	r3, r5
 80043d2:	dcf2      	bgt.n	80043ba <_printf_i+0x212>
 80043d4:	e7eb      	b.n	80043ae <_printf_i+0x206>
 80043d6:	2500      	movs	r5, #0
 80043d8:	f104 0619 	add.w	r6, r4, #25
 80043dc:	e7f5      	b.n	80043ca <_printf_i+0x222>
 80043de:	bf00      	nop
 80043e0:	08004601 	.word	0x08004601
 80043e4:	08004612 	.word	0x08004612

080043e8 <__swhatbuf_r>:
 80043e8:	b570      	push	{r4, r5, r6, lr}
 80043ea:	460c      	mov	r4, r1
 80043ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043f0:	2900      	cmp	r1, #0
 80043f2:	b096      	sub	sp, #88	@ 0x58
 80043f4:	4615      	mov	r5, r2
 80043f6:	461e      	mov	r6, r3
 80043f8:	da0d      	bge.n	8004416 <__swhatbuf_r+0x2e>
 80043fa:	89a3      	ldrh	r3, [r4, #12]
 80043fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004400:	f04f 0100 	mov.w	r1, #0
 8004404:	bf14      	ite	ne
 8004406:	2340      	movne	r3, #64	@ 0x40
 8004408:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800440c:	2000      	movs	r0, #0
 800440e:	6031      	str	r1, [r6, #0]
 8004410:	602b      	str	r3, [r5, #0]
 8004412:	b016      	add	sp, #88	@ 0x58
 8004414:	bd70      	pop	{r4, r5, r6, pc}
 8004416:	466a      	mov	r2, sp
 8004418:	f000 f848 	bl	80044ac <_fstat_r>
 800441c:	2800      	cmp	r0, #0
 800441e:	dbec      	blt.n	80043fa <__swhatbuf_r+0x12>
 8004420:	9901      	ldr	r1, [sp, #4]
 8004422:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004426:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800442a:	4259      	negs	r1, r3
 800442c:	4159      	adcs	r1, r3
 800442e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004432:	e7eb      	b.n	800440c <__swhatbuf_r+0x24>

08004434 <__smakebuf_r>:
 8004434:	898b      	ldrh	r3, [r1, #12]
 8004436:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004438:	079d      	lsls	r5, r3, #30
 800443a:	4606      	mov	r6, r0
 800443c:	460c      	mov	r4, r1
 800443e:	d507      	bpl.n	8004450 <__smakebuf_r+0x1c>
 8004440:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004444:	6023      	str	r3, [r4, #0]
 8004446:	6123      	str	r3, [r4, #16]
 8004448:	2301      	movs	r3, #1
 800444a:	6163      	str	r3, [r4, #20]
 800444c:	b003      	add	sp, #12
 800444e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004450:	ab01      	add	r3, sp, #4
 8004452:	466a      	mov	r2, sp
 8004454:	f7ff ffc8 	bl	80043e8 <__swhatbuf_r>
 8004458:	9f00      	ldr	r7, [sp, #0]
 800445a:	4605      	mov	r5, r0
 800445c:	4639      	mov	r1, r7
 800445e:	4630      	mov	r0, r6
 8004460:	f7ff fc66 	bl	8003d30 <_malloc_r>
 8004464:	b948      	cbnz	r0, 800447a <__smakebuf_r+0x46>
 8004466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800446a:	059a      	lsls	r2, r3, #22
 800446c:	d4ee      	bmi.n	800444c <__smakebuf_r+0x18>
 800446e:	f023 0303 	bic.w	r3, r3, #3
 8004472:	f043 0302 	orr.w	r3, r3, #2
 8004476:	81a3      	strh	r3, [r4, #12]
 8004478:	e7e2      	b.n	8004440 <__smakebuf_r+0xc>
 800447a:	89a3      	ldrh	r3, [r4, #12]
 800447c:	6020      	str	r0, [r4, #0]
 800447e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004482:	81a3      	strh	r3, [r4, #12]
 8004484:	9b01      	ldr	r3, [sp, #4]
 8004486:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800448a:	b15b      	cbz	r3, 80044a4 <__smakebuf_r+0x70>
 800448c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004490:	4630      	mov	r0, r6
 8004492:	f000 f81d 	bl	80044d0 <_isatty_r>
 8004496:	b128      	cbz	r0, 80044a4 <__smakebuf_r+0x70>
 8004498:	89a3      	ldrh	r3, [r4, #12]
 800449a:	f023 0303 	bic.w	r3, r3, #3
 800449e:	f043 0301 	orr.w	r3, r3, #1
 80044a2:	81a3      	strh	r3, [r4, #12]
 80044a4:	89a3      	ldrh	r3, [r4, #12]
 80044a6:	431d      	orrs	r5, r3
 80044a8:	81a5      	strh	r5, [r4, #12]
 80044aa:	e7cf      	b.n	800444c <__smakebuf_r+0x18>

080044ac <_fstat_r>:
 80044ac:	b538      	push	{r3, r4, r5, lr}
 80044ae:	4d07      	ldr	r5, [pc, #28]	@ (80044cc <_fstat_r+0x20>)
 80044b0:	2300      	movs	r3, #0
 80044b2:	4604      	mov	r4, r0
 80044b4:	4608      	mov	r0, r1
 80044b6:	4611      	mov	r1, r2
 80044b8:	602b      	str	r3, [r5, #0]
 80044ba:	f7fc f9ea 	bl	8000892 <_fstat>
 80044be:	1c43      	adds	r3, r0, #1
 80044c0:	d102      	bne.n	80044c8 <_fstat_r+0x1c>
 80044c2:	682b      	ldr	r3, [r5, #0]
 80044c4:	b103      	cbz	r3, 80044c8 <_fstat_r+0x1c>
 80044c6:	6023      	str	r3, [r4, #0]
 80044c8:	bd38      	pop	{r3, r4, r5, pc}
 80044ca:	bf00      	nop
 80044cc:	20000278 	.word	0x20000278

080044d0 <_isatty_r>:
 80044d0:	b538      	push	{r3, r4, r5, lr}
 80044d2:	4d06      	ldr	r5, [pc, #24]	@ (80044ec <_isatty_r+0x1c>)
 80044d4:	2300      	movs	r3, #0
 80044d6:	4604      	mov	r4, r0
 80044d8:	4608      	mov	r0, r1
 80044da:	602b      	str	r3, [r5, #0]
 80044dc:	f7fc f9e9 	bl	80008b2 <_isatty>
 80044e0:	1c43      	adds	r3, r0, #1
 80044e2:	d102      	bne.n	80044ea <_isatty_r+0x1a>
 80044e4:	682b      	ldr	r3, [r5, #0]
 80044e6:	b103      	cbz	r3, 80044ea <_isatty_r+0x1a>
 80044e8:	6023      	str	r3, [r4, #0]
 80044ea:	bd38      	pop	{r3, r4, r5, pc}
 80044ec:	20000278 	.word	0x20000278

080044f0 <_sbrk_r>:
 80044f0:	b538      	push	{r3, r4, r5, lr}
 80044f2:	4d06      	ldr	r5, [pc, #24]	@ (800450c <_sbrk_r+0x1c>)
 80044f4:	2300      	movs	r3, #0
 80044f6:	4604      	mov	r4, r0
 80044f8:	4608      	mov	r0, r1
 80044fa:	602b      	str	r3, [r5, #0]
 80044fc:	f7fc f9f2 	bl	80008e4 <_sbrk>
 8004500:	1c43      	adds	r3, r0, #1
 8004502:	d102      	bne.n	800450a <_sbrk_r+0x1a>
 8004504:	682b      	ldr	r3, [r5, #0]
 8004506:	b103      	cbz	r3, 800450a <_sbrk_r+0x1a>
 8004508:	6023      	str	r3, [r4, #0]
 800450a:	bd38      	pop	{r3, r4, r5, pc}
 800450c:	20000278 	.word	0x20000278

08004510 <_init>:
 8004510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004512:	bf00      	nop
 8004514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004516:	bc08      	pop	{r3}
 8004518:	469e      	mov	lr, r3
 800451a:	4770      	bx	lr

0800451c <_fini>:
 800451c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800451e:	bf00      	nop
 8004520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004522:	bc08      	pop	{r3}
 8004524:	469e      	mov	lr, r3
 8004526:	4770      	bx	lr
