// Seed: 2679005413
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wire id_2,
    output tri0 id_3,
    input wire id_4
);
  id_6 :
  assert property (@(posedge id_1) id_6)
  else $display(1, 1 < id_6);
  tri0 id_7 = id_2 * id_3++;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1
);
  assign id_0 = 1;
  wand id_3, id_4;
  supply0 id_5;
  assign id_5 = 1 ? 1'h0 : (id_4);
  module_0(
      id_1, id_1, id_1, id_0, id_1
  );
  wire id_6;
  wire id_7;
endmodule
