// Seed: 183665868
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_13 = 32'd61,
    parameter id_2  = 32'd17,
    parameter id_7  = 32'd7
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  input wire _id_13;
  input wire id_12;
  input wire id_11;
  module_0 modCall_1 (
      id_11,
      id_1,
      id_3,
      id_6
  );
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire _id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  wire [id_13 : id_2] id_14;
  initial id_5[id_7 : 1] = -1;
  wire id_15, id_16, id_17;
endmodule
