- 👋 Hi, I’m @Pernapati-Akhil
- 👀 I’m interested in VLSI_Design
- 🌱 I’m currently learning Design
- 💞️ I’m looking to collaborate on Verilog and SystemVerilog
- 📫 How to reach me AkhilPernapati

<!---
Pernapati-Akhil/Pernapati-Akhil is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
