Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Oct  4 18:42:13 2018
| Host         : tansell.pao.corp.google.com running 64-bit Debian GNU/Linux rodete (upgraded from: Ubuntu 14.04.5 LTS)
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: $auto$simplemap.cc:442:simplemap_dffe$21418/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.279        0.000                      0                 5242        0.047        0.000                      0                 5242        3.000        0.000                       0                  2311  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100     {0.000 5.000}      10.000          100.000         
  pll_fb   {0.000 5.000}      10.000          100.000         
  pll_sys  {0.000 5.000}      10.000          100.000         
sys_clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                          3.000        0.000                       0                     1  
  pll_fb                                                                                                                                                        8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                       7.845        0.000                       0                     2  
sys_clk             0.279        0.000                      0                 5242        0.047        0.000                      0                 5242        3.750        0.000                       0                  2306  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9048/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 3.558ns (37.127%)  route 6.025ns (62.873%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.550     1.550    lm32_cpu/multiplier/clk_i
    SLICE_X35Y55         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/Q
                         net (fo=92, routed)          1.808     3.814    lm32_cpu/multiplier/muliplicand[2]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.938 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35470.fpga_lut_0/O
                         net (fo=1, routed)           0.000     3.938    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35470.T0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     4.150 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35470.fpga_mux_0/O
                         net (fo=3, routed)           0.695     4.845    lm32_cpu/multiplier/$abc$34783$n1073
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.299     5.144 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35508/O
                         net (fo=5, routed)           1.139     6.284    lm32_cpu/multiplier/$abc$34783$n1111
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.408 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.408    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.T1
    SLICE_X39Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     6.653 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.fpga_mux_0/O
                         net (fo=1, routed)           0.000     6.653    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.T4
    SLICE_X39Y64         MUXF8 (Prop_muxf8_I0_O)      0.104     6.757 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.fpga_mux_2/O
                         net (fo=2, routed)           0.490     7.246    lm32_cpu/multiplier/$abc$34783$n1154
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.316     7.562 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35550/O
                         net (fo=7, routed)           0.847     8.409    lm32_cpu/multiplier/$abc$34783$n1153
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.533 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35547.fpga_lut_1/O
                         net (fo=1, routed)           0.000     8.533    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35547.T1
    SLICE_X39Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     8.750 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35547.fpga_mux_0/O
                         net (fo=2, routed)           0.704     9.455    lm32_cpu/multiplier/$abc$34783$n1150
    SLICE_X37Y58         LUT2 (Prop_lut2_I1_O)        0.299     9.754 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35766/O
                         net (fo=1, routed)           0.000     9.754    lm32_cpu/multiplier/$abc$34783$n3228
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.155 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.155    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[28]
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.489 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[28].muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.342    10.830    lm32_cpu/multiplier/$abc$34783$n64
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.303    11.133 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34815/O
                         net (fo=1, routed)           0.000    11.133    lm32_cpu/multiplier/$0product[31:0][29]
    SLICE_X37Y60         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9048/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.430    11.430    lm32_cpu/multiplier/clk_i
    SLICE_X37Y60         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9048/C
                         clock pessimism              0.008    11.438    
                         clock uncertainty           -0.057    11.381    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.031    11.412    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9048
  -------------------------------------------------------------------
                         required time                         11.412    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9050/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.523ns  (logic 3.540ns (37.172%)  route 5.983ns (62.828%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 11.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.550     1.550    lm32_cpu/multiplier/clk_i
    SLICE_X35Y55         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/Q
                         net (fo=92, routed)          1.808     3.814    lm32_cpu/multiplier/muliplicand[2]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.938 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35470.fpga_lut_0/O
                         net (fo=1, routed)           0.000     3.938    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35470.T0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     4.150 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35470.fpga_mux_0/O
                         net (fo=3, routed)           0.695     4.845    lm32_cpu/multiplier/$abc$34783$n1073
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.299     5.144 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35508/O
                         net (fo=5, routed)           1.139     6.284    lm32_cpu/multiplier/$abc$34783$n1111
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.408 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.408    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.T1
    SLICE_X39Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     6.653 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.fpga_mux_0/O
                         net (fo=1, routed)           0.000     6.653    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.T4
    SLICE_X39Y64         MUXF8 (Prop_muxf8_I0_O)      0.104     6.757 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.fpga_mux_2/O
                         net (fo=2, routed)           0.490     7.246    lm32_cpu/multiplier/$abc$34783$n1154
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.316     7.562 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35550/O
                         net (fo=7, routed)           0.847     8.409    lm32_cpu/multiplier/$abc$34783$n1153
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.533 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35547.fpga_lut_1/O
                         net (fo=1, routed)           0.000     8.533    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35547.T1
    SLICE_X39Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     8.750 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35547.fpga_mux_0/O
                         net (fo=2, routed)           0.704     9.455    lm32_cpu/multiplier/$abc$34783$n1150
    SLICE_X37Y58         LUT2 (Prop_lut2_I1_O)        0.299     9.754 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35766/O
                         net (fo=1, routed)           0.000     9.754    lm32_cpu/multiplier/$abc$34783$n3228
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.155 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.155    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[28]
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.468 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[28].muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.300    10.767    lm32_cpu/multiplier/$abc$34783$n68
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.306    11.073 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34817/O
                         net (fo=1, routed)           0.000    11.073    lm32_cpu/multiplier/$0product[31:0][31]
    SLICE_X37Y61         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9050/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.429    11.429    lm32_cpu/multiplier/clk_i
    SLICE_X37Y61         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9050/C
                         clock pessimism              0.008    11.437    
                         clock uncertainty           -0.057    11.380    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.032    11.412    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9050
  -------------------------------------------------------------------
                         required time                         11.412    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9049/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.499ns  (logic 3.462ns (36.445%)  route 6.037ns (63.555%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.550     1.550    lm32_cpu/multiplier/clk_i
    SLICE_X35Y55         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/Q
                         net (fo=92, routed)          1.808     3.814    lm32_cpu/multiplier/muliplicand[2]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.938 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35470.fpga_lut_0/O
                         net (fo=1, routed)           0.000     3.938    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35470.T0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     4.150 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35470.fpga_mux_0/O
                         net (fo=3, routed)           0.695     4.845    lm32_cpu/multiplier/$abc$34783$n1073
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.299     5.144 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35508/O
                         net (fo=5, routed)           1.139     6.284    lm32_cpu/multiplier/$abc$34783$n1111
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.408 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.408    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.T1
    SLICE_X39Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     6.653 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.fpga_mux_0/O
                         net (fo=1, routed)           0.000     6.653    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.T4
    SLICE_X39Y64         MUXF8 (Prop_muxf8_I0_O)      0.104     6.757 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.fpga_mux_2/O
                         net (fo=2, routed)           0.490     7.246    lm32_cpu/multiplier/$abc$34783$n1154
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.316     7.562 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35550/O
                         net (fo=7, routed)           0.847     8.409    lm32_cpu/multiplier/$abc$34783$n1153
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.533 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35547.fpga_lut_1/O
                         net (fo=1, routed)           0.000     8.533    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35547.T1
    SLICE_X39Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     8.750 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35547.fpga_mux_0/O
                         net (fo=2, routed)           0.704     9.455    lm32_cpu/multiplier/$abc$34783$n1150
    SLICE_X37Y58         LUT2 (Prop_lut2_I1_O)        0.299     9.754 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35766/O
                         net (fo=1, routed)           0.000     9.754    lm32_cpu/multiplier/$abc$34783$n3228
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.155 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.155    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[28]
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.394 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[28].muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.354    10.747    lm32_cpu/multiplier/$abc$34783$n66
    SLICE_X36Y59         LUT2 (Prop_lut2_I1_O)        0.302    11.049 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34816/O
                         net (fo=1, routed)           0.000    11.049    lm32_cpu/multiplier/$0product[31:0][30]
    SLICE_X36Y59         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9049/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.430    11.430    lm32_cpu/multiplier/clk_i
    SLICE_X36Y59         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9049/C
                         clock pessimism              0.008    11.438    
                         clock uncertainty           -0.057    11.381    
    SLICE_X36Y59         FDRE (Setup_fdre_C_D)        0.032    11.413    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9049
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9047/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.424ns  (logic 3.442ns (36.525%)  route 5.982ns (63.475%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 11.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.550     1.550    lm32_cpu/multiplier/clk_i
    SLICE_X35Y55         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/Q
                         net (fo=92, routed)          1.808     3.814    lm32_cpu/multiplier/muliplicand[2]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.938 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35470.fpga_lut_0/O
                         net (fo=1, routed)           0.000     3.938    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35470.T0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     4.150 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35470.fpga_mux_0/O
                         net (fo=3, routed)           0.695     4.845    lm32_cpu/multiplier/$abc$34783$n1073
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.299     5.144 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35508/O
                         net (fo=5, routed)           1.139     6.284    lm32_cpu/multiplier/$abc$34783$n1111
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.408 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.408    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.T1
    SLICE_X39Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     6.653 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.fpga_mux_0/O
                         net (fo=1, routed)           0.000     6.653    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.T4
    SLICE_X39Y64         MUXF8 (Prop_muxf8_I0_O)      0.104     6.757 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35551.fpga_mux_2/O
                         net (fo=2, routed)           0.490     7.246    lm32_cpu/multiplier/$abc$34783$n1154
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.316     7.562 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35550/O
                         net (fo=7, routed)           0.847     8.409    lm32_cpu/multiplier/$abc$34783$n1153
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.533 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35547.fpga_lut_1/O
                         net (fo=1, routed)           0.000     8.533    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35547.T1
    SLICE_X39Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     8.750 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35547.fpga_mux_0/O
                         net (fo=2, routed)           0.704     9.455    lm32_cpu/multiplier/$abc$34783$n1150
    SLICE_X37Y58         LUT2 (Prop_lut2_I1_O)        0.299     9.754 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35766/O
                         net (fo=1, routed)           0.000     9.754    lm32_cpu/multiplier/$abc$34783$n3228
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.155 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.155    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[28]
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.377 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[28].muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.298    10.675    lm32_cpu/multiplier/$abc$34783$n62
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.299    10.974 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34814/O
                         net (fo=1, routed)           0.000    10.974    lm32_cpu/multiplier/$0product[31:0][28]
    SLICE_X37Y61         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9047/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.429    11.429    lm32_cpu/multiplier/clk_i
    SLICE_X37Y61         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9047/C
                         clock pessimism              0.008    11.437    
                         clock uncertainty           -0.057    11.380    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.031    11.411    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9047
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9341/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9046/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 4.193ns (44.345%)  route 5.262ns (55.655%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT6=5 MUXF7=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.550     1.550    lm32_cpu/multiplier/clk_i
    SLICE_X34Y56         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9341/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9341/Q
                         net (fo=73, routed)          1.091     3.159    lm32_cpu/multiplier/muliplicand[4]
    SLICE_X31Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35206.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.283    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35206.T1
    SLICE_X31Y58         MUXF7 (Prop_muxf7_I1_O)      0.217     3.500 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35206.fpga_mux_0/O
                         net (fo=6, routed)           0.846     4.346    lm32_cpu/multiplier/$abc$34783$n809
    SLICE_X32Y58         LUT6 (Prop_lut6_I5_O)        0.299     4.645 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_lut_0/O
                         net (fo=1, routed)           0.000     4.645    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.T0
    SLICE_X32Y58         MUXF7 (Prop_muxf7_I0_O)      0.212     4.857 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_mux_0/O
                         net (fo=4, routed)           0.348     5.205    lm32_cpu/multiplier/$abc$34783$n811
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.299     5.504 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_lut_1/O
                         net (fo=1, routed)           0.000     5.504    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.T1
    SLICE_X31Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     5.721 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_mux_0/O
                         net (fo=2, routed)           0.319     6.040    lm32_cpu/multiplier/$abc$34783$n838
    SLICE_X34Y57         LUT6 (Prop_lut6_I2_O)        0.299     6.339 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35265/O
                         net (fo=11, routed)          0.869     7.208    lm32_cpu/multiplier/$abc$34783$n868
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.148     7.356 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35264/O
                         net (fo=4, routed)           0.617     7.973    lm32_cpu/multiplier/$abc$34783$n867
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.328     8.301 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35262.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.301    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35262.T0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     8.513 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35262.fpga_mux_0/O
                         net (fo=1, routed)           0.722     9.236    lm32_cpu/multiplier/$abc$34783$n296
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.701     9.937 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.937    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[24]
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.250 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.450    10.699    lm32_cpu/multiplier/$abc$34783$n60
    SLICE_X38Y58         LUT2 (Prop_lut2_I1_O)        0.306    11.005 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34813/O
                         net (fo=1, routed)           0.000    11.005    lm32_cpu/multiplier/$0product[31:0][27]
    SLICE_X38Y58         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9046/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.431    11.431    lm32_cpu/multiplier/clk_i
    SLICE_X38Y58         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9046/C
                         clock pessimism              0.008    11.439    
                         clock uncertainty           -0.057    11.382    
    SLICE_X38Y58         FDRE (Setup_fdre_C_D)        0.079    11.461    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9046
  -------------------------------------------------------------------
                         required time                         11.461    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9341/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9044/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 4.211ns (44.904%)  route 5.167ns (55.096%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT6=5 MUXF7=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.550     1.550    lm32_cpu/multiplier/clk_i
    SLICE_X34Y56         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9341/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9341/Q
                         net (fo=73, routed)          1.091     3.159    lm32_cpu/multiplier/muliplicand[4]
    SLICE_X31Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35206.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.283    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35206.T1
    SLICE_X31Y58         MUXF7 (Prop_muxf7_I1_O)      0.217     3.500 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35206.fpga_mux_0/O
                         net (fo=6, routed)           0.846     4.346    lm32_cpu/multiplier/$abc$34783$n809
    SLICE_X32Y58         LUT6 (Prop_lut6_I5_O)        0.299     4.645 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_lut_0/O
                         net (fo=1, routed)           0.000     4.645    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.T0
    SLICE_X32Y58         MUXF7 (Prop_muxf7_I0_O)      0.212     4.857 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_mux_0/O
                         net (fo=4, routed)           0.348     5.205    lm32_cpu/multiplier/$abc$34783$n811
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.299     5.504 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_lut_1/O
                         net (fo=1, routed)           0.000     5.504    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.T1
    SLICE_X31Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     5.721 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_mux_0/O
                         net (fo=2, routed)           0.319     6.040    lm32_cpu/multiplier/$abc$34783$n838
    SLICE_X34Y57         LUT6 (Prop_lut6_I2_O)        0.299     6.339 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35265/O
                         net (fo=11, routed)          0.869     7.208    lm32_cpu/multiplier/$abc$34783$n868
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.148     7.356 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35264/O
                         net (fo=4, routed)           0.617     7.973    lm32_cpu/multiplier/$abc$34783$n867
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.328     8.301 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35262.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.301    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35262.T0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     8.513 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35262.fpga_mux_0/O
                         net (fo=1, routed)           0.722     9.236    lm32_cpu/multiplier/$abc$34783$n296
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.701     9.937 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.937    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[24]
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.271 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.354    10.625    lm32_cpu/multiplier/$abc$34783$n56
    SLICE_X36Y58         LUT2 (Prop_lut2_I1_O)        0.303    10.928 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34811/O
                         net (fo=1, routed)           0.000    10.928    lm32_cpu/multiplier/$0product[31:0][25]
    SLICE_X36Y58         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9044/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.431    11.431    lm32_cpu/multiplier/clk_i
    SLICE_X36Y58         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9044/C
                         clock pessimism              0.008    11.439    
                         clock uncertainty           -0.057    11.382    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)        0.029    11.411    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9044
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9341/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9043/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 4.095ns (43.799%)  route 5.255ns (56.201%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT6=5 MUXF7=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 11.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.550     1.550    lm32_cpu/multiplier/clk_i
    SLICE_X34Y56         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9341/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9341/Q
                         net (fo=73, routed)          1.091     3.159    lm32_cpu/multiplier/muliplicand[4]
    SLICE_X31Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35206.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.283    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35206.T1
    SLICE_X31Y58         MUXF7 (Prop_muxf7_I1_O)      0.217     3.500 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35206.fpga_mux_0/O
                         net (fo=6, routed)           0.846     4.346    lm32_cpu/multiplier/$abc$34783$n809
    SLICE_X32Y58         LUT6 (Prop_lut6_I5_O)        0.299     4.645 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_lut_0/O
                         net (fo=1, routed)           0.000     4.645    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.T0
    SLICE_X32Y58         MUXF7 (Prop_muxf7_I0_O)      0.212     4.857 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_mux_0/O
                         net (fo=4, routed)           0.348     5.205    lm32_cpu/multiplier/$abc$34783$n811
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.299     5.504 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_lut_1/O
                         net (fo=1, routed)           0.000     5.504    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.T1
    SLICE_X31Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     5.721 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_mux_0/O
                         net (fo=2, routed)           0.319     6.040    lm32_cpu/multiplier/$abc$34783$n838
    SLICE_X34Y57         LUT6 (Prop_lut6_I2_O)        0.299     6.339 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35265/O
                         net (fo=11, routed)          0.869     7.208    lm32_cpu/multiplier/$abc$34783$n868
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.148     7.356 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35264/O
                         net (fo=4, routed)           0.617     7.973    lm32_cpu/multiplier/$abc$34783$n867
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.328     8.301 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35262.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.301    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35262.T0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     8.513 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35262.fpga_mux_0/O
                         net (fo=1, routed)           0.722     9.236    lm32_cpu/multiplier/$abc$34783$n296
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.701     9.937 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.937    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[24]
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.159 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.442    10.601    lm32_cpu/multiplier/$abc$34783$n54
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.299    10.900 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34810/O
                         net (fo=1, routed)           0.000    10.900    lm32_cpu/multiplier/$0product[31:0][24]
    SLICE_X37Y61         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9043/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.429    11.429    lm32_cpu/multiplier/clk_i
    SLICE_X37Y61         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9043/C
                         clock pessimism              0.008    11.437    
                         clock uncertainty           -0.057    11.380    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.029    11.409    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9043
  -------------------------------------------------------------------
                         required time                         11.409    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9341/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9042/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 3.969ns (42.581%)  route 5.352ns (57.419%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT6=5 MUXF7=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.550     1.550    lm32_cpu/multiplier/clk_i
    SLICE_X34Y56         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9341/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9341/Q
                         net (fo=73, routed)          1.091     3.159    lm32_cpu/multiplier/muliplicand[4]
    SLICE_X31Y58         LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35206.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.283    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35206.T1
    SLICE_X31Y58         MUXF7 (Prop_muxf7_I1_O)      0.217     3.500 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35206.fpga_mux_0/O
                         net (fo=6, routed)           0.846     4.346    lm32_cpu/multiplier/$abc$34783$n809
    SLICE_X32Y58         LUT6 (Prop_lut6_I5_O)        0.299     4.645 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_lut_0/O
                         net (fo=1, routed)           0.000     4.645    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.T0
    SLICE_X32Y58         MUXF7 (Prop_muxf7_I0_O)      0.212     4.857 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_mux_0/O
                         net (fo=4, routed)           0.348     5.205    lm32_cpu/multiplier/$abc$34783$n811
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.299     5.504 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_lut_1/O
                         net (fo=1, routed)           0.000     5.504    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.T1
    SLICE_X31Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     5.721 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_mux_0/O
                         net (fo=2, routed)           0.319     6.040    lm32_cpu/multiplier/$abc$34783$n838
    SLICE_X34Y57         LUT6 (Prop_lut6_I2_O)        0.299     6.339 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35265/O
                         net (fo=11, routed)          0.869     7.208    lm32_cpu/multiplier/$abc$34783$n868
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.148     7.356 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35264/O
                         net (fo=4, routed)           0.617     7.973    lm32_cpu/multiplier/$abc$34783$n867
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.328     8.301 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35262.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.301    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35262.T0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     8.513 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35262.fpga_mux_0/O
                         net (fo=1, routed)           0.722     9.236    lm32_cpu/multiplier/$abc$34783$n296
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.790    10.026 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.539    10.565    lm32_cpu/multiplier/$abc$34783$n52
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.306    10.871 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34809/O
                         net (fo=1, routed)           0.000    10.871    lm32_cpu/multiplier/$0product[31:0][23]
    SLICE_X39Y57         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9042/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.431    11.431    lm32_cpu/multiplier/clk_i
    SLICE_X39Y57         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9042/C
                         clock pessimism              0.008    11.439    
                         clock uncertainty           -0.057    11.382    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.031    11.413    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9042
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9035/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.354ns  (logic 3.187ns (34.070%)  route 6.167ns (65.930%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT5=3 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.550     1.550    lm32_cpu/multiplier/clk_i
    SLICE_X33Y58         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/Q
                         net (fo=82, routed)          1.765     3.771    lm32_cpu/multiplier/muliplicand[3]
    SLICE_X50Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.895 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34991.fpga_lut_0/O
                         net (fo=1, routed)           0.000     3.895    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34991.T0
    SLICE_X50Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     4.104 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34991.fpga_mux_0/O
                         net (fo=6, routed)           0.673     4.777    lm32_cpu/multiplier/$abc$34783$n594
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.297     5.074 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34988/O
                         net (fo=2, routed)           0.428     5.503    lm32_cpu/multiplier/$abc$34783$n591_1
    SLICE_X50Y54         LUT5 (Prop_lut5_I4_O)        0.124     5.627 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35001/O
                         net (fo=3, routed)           0.582     6.208    lm32_cpu/multiplier/$abc$34783$n604
    SLICE_X48Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.332 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35018/O
                         net (fo=6, routed)           1.108     7.440    lm32_cpu/multiplier/$abc$34783$n621
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.564 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35061.fpga_lut_0/O
                         net (fo=1, routed)           0.000     7.564    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35061.T0
    SLICE_X46Y55         MUXF7 (Prop_muxf7_I0_O)      0.241     7.805 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35061.fpga_mux_0/O
                         net (fo=1, routed)           0.000     7.805    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35061.T4
    SLICE_X46Y55         MUXF8 (Prop_muxf8_I0_O)      0.098     7.903 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35061.fpga_mux_2/O
                         net (fo=2, routed)           0.727     8.629    lm32_cpu/multiplier/$abc$34783$n664
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.319     8.948 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35752/O
                         net (fo=1, routed)           0.000     8.948    lm32_cpu/multiplier/$abc$34783$n3200
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.498 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[12].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.498    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[16]
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.720 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[16].muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.885    10.605    lm32_cpu/multiplier/$abc$34783$n38
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.299    10.904 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34802/O
                         net (fo=1, routed)           0.000    10.904    lm32_cpu/multiplier/$0product[31:0][16]
    SLICE_X32Y54         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9035/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.432    11.432    lm32_cpu/multiplier/clk_i
    SLICE_X32Y54         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9035/C
                         clock pessimism              0.094    11.526    
                         clock uncertainty           -0.057    11.469    
    SLICE_X32Y54         FDRE (Setup_fdre_C_D)        0.029    11.498    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9035
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 $auto$simplemap.cc:420:simplemap_dff$21914/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32141/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 3.292ns (35.356%)  route 6.019ns (64.644%))
  Logic Levels:           15  (LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.555     1.555    sys_clk
    SLICE_X10Y56         FDRE                                         r  $auto$simplemap.cc:420:simplemap_dff$21914/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  $auto$simplemap.cc:420:simplemap_dff$21914/Q
                         net (fo=3, routed)           0.707     2.780    timer0_zero_pending
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.904 f  $abc$35958$auto$blifparse.cc:492:parse_blif$37033/O
                         net (fo=2, routed)           0.652     3.556    lm32_cpu/interrupt_unit/interrupt[1]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.680 r  lm32_cpu/interrupt_unit/$abc$34436$auto$blifparse.cc:492:parse_blif$34526/O
                         net (fo=1, routed)           0.404     4.084    lm32_cpu/interrupt_unit/$abc$34436$n267_1
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.124     4.208 f  lm32_cpu/interrupt_unit/$abc$34436$auto$blifparse.cc:492:parse_blif$34509/O
                         net (fo=4, routed)           0.459     4.667    lm32_cpu/interrupt_exception
    SLICE_X10Y41         LUT6 (Prop_lut6_I1_O)        0.124     4.791 f  lm32_cpu/$abc$33185$auto$blifparse.cc:492:parse_blif$33189/O
                         net (fo=10, routed)          0.525     5.316    lm32_cpu/$abc$33185$n1482
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.440 r  lm32_cpu/$abc$33185$auto$blifparse.cc:492:parse_blif$33200.fpga_lut_2/O
                         net (fo=1, routed)           0.000     5.440    lm32_cpu/$abc$33185$auto$blifparse.cc:492:parse_blif$33200.T2
    SLICE_X9Y39          MUXF7 (Prop_muxf7_I0_O)      0.212     5.652 r  lm32_cpu/$abc$33185$auto$blifparse.cc:492:parse_blif$33200.fpga_mux_1/O
                         net (fo=1, routed)           0.000     5.652    lm32_cpu/$abc$33185$auto$blifparse.cc:492:parse_blif$33200.T5
    SLICE_X9Y39          MUXF8 (Prop_muxf8_I1_O)      0.094     5.746 r  lm32_cpu/$abc$33185$auto$blifparse.cc:492:parse_blif$33200.fpga_mux_2/O
                         net (fo=2, routed)           0.674     6.420    lm32_cpu/$abc$33185$n1493_1
    SLICE_X8Y39          LUT6 (Prop_lut6_I2_O)        0.316     6.736 f  lm32_cpu/$abc$33185$auto$blifparse.cc:492:parse_blif$33196.fpga_lut_2/O
                         net (fo=1, routed)           0.000     6.736    lm32_cpu/$abc$33185$auto$blifparse.cc:492:parse_blif$33196.T2
    SLICE_X8Y39          MUXF7 (Prop_muxf7_I0_O)      0.209     6.945 f  lm32_cpu/$abc$33185$auto$blifparse.cc:492:parse_blif$33196.fpga_mux_1/O
                         net (fo=1, routed)           0.000     6.945    lm32_cpu/$abc$33185$auto$blifparse.cc:492:parse_blif$33196.T5
    SLICE_X8Y39          MUXF8 (Prop_muxf8_I1_O)      0.088     7.033 f  lm32_cpu/$abc$33185$auto$blifparse.cc:492:parse_blif$33196.fpga_mux_2/O
                         net (fo=39, routed)          0.858     7.891    lm32_cpu/instruction_unit/icache/stall_a
    SLICE_X4Y38          LUT1 (Prop_lut1_I0_O)        0.319     8.210 r  lm32_cpu/instruction_unit/icache/$abc$32745$auto$blifparse.cc:492:parse_blif$32836/O
                         net (fo=7, routed)           0.684     8.894    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/lopt
    SLICE_X3Y36          MUXF7 (Prop_muxf7_S_O)       0.276     9.170 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$abc$34134$auto$blifparse.cc:492:parse_blif$34190.fpga_mux_0/O
                         net (fo=1, routed)           0.329     9.500    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$abc$34134$n199
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.299     9.799 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$abc$34134$auto$blifparse.cc:492:parse_blif$34189/O
                         net (fo=1, routed)           0.726    10.525    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$abc$34134$n198
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124    10.649 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$abc$34134$auto$blifparse.cc:492:parse_blif$34178.fpga_lut_1/O
                         net (fo=1, routed)           0.000    10.649    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$abc$34134$auto$blifparse.cc:492:parse_blif$34178.T1
    SLICE_X0Y37          MUXF7 (Prop_muxf7_I1_O)      0.217    10.866 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$abc$34134$auto$blifparse.cc:492:parse_blif$34178.fpga_mux_0/O
                         net (fo=1, routed)           0.000    10.866    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$abc$34134$n151
    SLICE_X0Y37          FDRE                                         r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32141/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.518    11.518    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/write_clk
    SLICE_X0Y37          FDRE                                         r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32141/C
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)        0.064    11.526    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32141
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                         -10.866    
  -------------------------------------------------------------------
                         slack                                  0.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$19877/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage.4.0.0/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.579     0.579    sys_clk
    SLICE_X7Y71          FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$19877/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     0.720 r  $auto$simplemap.cc:442:simplemap_dffe$19877/Q
                         net (fo=25, routed)          0.159     0.878    storage.4.0.0/A3
    SLICE_X6Y71          RAMD64E                                      r  storage.4.0.0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.848     0.848    storage.4.0.0/WCLK
    SLICE_X6Y71          RAMD64E                                      r  storage.4.0.0/DP/CLK
                         clock pessimism             -0.256     0.592    
    SLICE_X6Y71          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.832    storage.4.0.0/DP
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$19877/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage.4.0.0/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.579     0.579    sys_clk
    SLICE_X7Y71          FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$19877/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     0.720 r  $auto$simplemap.cc:442:simplemap_dffe$19877/Q
                         net (fo=25, routed)          0.159     0.878    storage.4.0.0/A3
    SLICE_X6Y71          RAMD64E                                      r  storage.4.0.0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.848     0.848    storage.4.0.0/WCLK
    SLICE_X6Y71          RAMD64E                                      r  storage.4.0.0/SP/CLK
                         clock pessimism             -0.256     0.592    
    SLICE_X6Y71          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.832    storage.4.0.0/SP
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$19877/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage.5.0.0/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.579     0.579    sys_clk
    SLICE_X7Y71          FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$19877/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     0.720 r  $auto$simplemap.cc:442:simplemap_dffe$19877/Q
                         net (fo=25, routed)          0.159     0.878    storage.5.0.0/A3
    SLICE_X6Y71          RAMD64E                                      r  storage.5.0.0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.848     0.848    storage.5.0.0/WCLK
    SLICE_X6Y71          RAMD64E                                      r  storage.5.0.0/DP/CLK
                         clock pessimism             -0.256     0.592    
    SLICE_X6Y71          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.832    storage.5.0.0/DP
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$19877/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage.5.0.0/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.579     0.579    sys_clk
    SLICE_X7Y71          FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$19877/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     0.720 r  $auto$simplemap.cc:442:simplemap_dffe$19877/Q
                         net (fo=25, routed)          0.159     0.878    storage.5.0.0/A3
    SLICE_X6Y71          RAMD64E                                      r  storage.5.0.0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.848     0.848    storage.5.0.0/WCLK
    SLICE_X6Y71          RAMD64E                                      r  storage.5.0.0/SP/CLK
                         clock pessimism             -0.256     0.592    
    SLICE_X6Y71          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.832    storage.5.0.0/SP
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$25435/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$25492/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.650%)  route 0.204ns (49.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.556     0.556    lm32_cpu/load_store_unit/clk_i
    SLICE_X34Y30         FDRE                                         r  lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$25435/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$25435/Q
                         net (fo=2, routed)           0.204     0.923    lm32_cpu/load_store_unit/store_data_m[17]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.968 r  lm32_cpu/load_store_unit/$abc$32845$auto$blifparse.cc:492:parse_blif$33040/O
                         net (fo=1, routed)           0.000     0.968    lm32_cpu/load_store_unit/$0d_dat_o[31:0][17]
    SLICE_X44Y30         FDRE                                         r  lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$25492/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.826     0.826    lm32_cpu/load_store_unit/clk_i
    SLICE_X44Y30         FDRE                                         r  lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$25492/C
                         clock pessimism             -0.005     0.821    
    SLICE_X44Y30         FDRE (Hold_fdre_C_D)         0.092     0.913    lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$25492
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9047/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$9397/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.575%)  route 0.231ns (55.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.557     0.557    lm32_cpu/multiplier/clk_i
    SLICE_X37Y61         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9047/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9047/Q
                         net (fo=1, routed)           0.231     0.929    lm32_cpu/multiplier/product[28]
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.974 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34910/O
                         net (fo=1, routed)           0.000     0.974    lm32_cpu/multiplier/$0result[31:0][28]
    SLICE_X28Y60         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$9397/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.827     0.827    lm32_cpu/multiplier/clk_i
    SLICE_X28Y60         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$9397/C
                         clock pessimism             -0.005     0.822    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.092     0.914    lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$9397
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 lm32_cpu/mc_arithmetic/$auto$simplemap.cc:442:simplemap_dffe$15891/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/$auto$simplemap.cc:442:simplemap_dffe$15892/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.668%)  route 0.230ns (55.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.560     0.560    lm32_cpu/mc_arithmetic/clk_i
    SLICE_X40Y52         FDRE                                         r  lm32_cpu/mc_arithmetic/$auto$simplemap.cc:442:simplemap_dffe$15891/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  lm32_cpu/mc_arithmetic/$auto$simplemap.cc:442:simplemap_dffe$15891/Q
                         net (fo=2, routed)           0.230     0.931    lm32_cpu/mc_arithmetic/a[19]
    SLICE_X33Y53         LUT4 (Prop_lut4_I1_O)        0.045     0.976 r  lm32_cpu/mc_arithmetic/$abc$34563$auto$blifparse.cc:492:parse_blif$34631/O
                         net (fo=1, routed)           0.000     0.976    lm32_cpu/mc_arithmetic/$0a[31:0][20]
    SLICE_X33Y53         FDRE                                         r  lm32_cpu/mc_arithmetic/$auto$simplemap.cc:442:simplemap_dffe$15892/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.827     0.827    lm32_cpu/mc_arithmetic/clk_i
    SLICE_X33Y53         FDRE                                         r  lm32_cpu/mc_arithmetic/$auto$simplemap.cc:442:simplemap_dffe$15892/C
                         clock pessimism             -0.005     0.822    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.091     0.914    lm32_cpu/mc_arithmetic/$auto$simplemap.cc:442:simplemap_dffe$15892
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 lm32_cpu/mc_arithmetic/$auto$simplemap.cc:442:simplemap_dffe$15881/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/$auto$simplemap.cc:442:simplemap_dffe$15969/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.286%)  route 0.243ns (53.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.563     0.563    lm32_cpu/mc_arithmetic/clk_i
    SLICE_X34Y42         FDRE                                         r  lm32_cpu/mc_arithmetic/$auto$simplemap.cc:442:simplemap_dffe$15881/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  lm32_cpu/mc_arithmetic/$auto$simplemap.cc:442:simplemap_dffe$15881/Q
                         net (fo=2, routed)           0.243     0.969    lm32_cpu/mc_arithmetic/a[9]
    SLICE_X42Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.014 r  lm32_cpu/mc_arithmetic/$abc$34563$auto$blifparse.cc:492:parse_blif$34685/O
                         net (fo=1, routed)           0.000     1.014    lm32_cpu/mc_arithmetic/$0result_x[31:0][9]
    SLICE_X42Y44         FDRE                                         r  lm32_cpu/mc_arithmetic/$auto$simplemap.cc:442:simplemap_dffe$15969/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.835     0.835    lm32_cpu/mc_arithmetic/clk_i
    SLICE_X42Y44         FDRE                                         r  lm32_cpu/mc_arithmetic/$auto$simplemap.cc:442:simplemap_dffe$15969/C
                         clock pessimism             -0.005     0.830    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.120     0.950    lm32_cpu/mc_arithmetic/$auto$simplemap.cc:442:simplemap_dffe$15969
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9025/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$9375/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.044%)  route 0.246ns (56.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.561     0.561    lm32_cpu/multiplier/clk_i
    SLICE_X44Y52         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9025/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9025/Q
                         net (fo=1, routed)           0.246     0.948    lm32_cpu/multiplier/product[6]
    SLICE_X44Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.993 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34888/O
                         net (fo=1, routed)           0.000     0.993    lm32_cpu/multiplier/$0result[31:0][6]
    SLICE_X44Y46         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$9375/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.836     0.836    lm32_cpu/multiplier/clk_i
    SLICE_X44Y46         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$9375/C
                         clock pessimism              0.000     0.836    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.092     0.928    lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$9375
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$21330/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$21331/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.933%)  route 0.210ns (50.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.545     0.545    sys_clk
    SLICE_X34Y75         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$21330/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     0.709 r  $auto$simplemap.cc:442:simplemap_dffe$21330/Q
                         net (fo=2, routed)           0.210     0.918    dna_status[18]
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.045     0.963 r  $abc$35958$auto$blifparse.cc:492:parse_blif$36287/O
                         net (fo=1, routed)           0.000     0.963    $0dna_status[56:0][19]
    SLICE_X37Y75         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$21331/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.811     0.811    sys_clk
    SLICE_X37Y75         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$21331/C
                         clock pessimism             -0.005     0.806    
    SLICE_X37Y75         FDRE (Hold_fdre_C_D)         0.091     0.897    $auto$simplemap.cc:442:simplemap_dffe$21331
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5   mem.2.0.0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   mem.5.0.0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10  mem_1.0.0.0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10  mem_1.0.0.0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7   mem_1.3.0.0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7   mem_1.3.0.0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   mem_1.6.0.0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   mem_1.6.0.0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   mem.3.0.0/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y49  lm32_cpu/registers.20.0.0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y49  lm32_cpu/registers.20.0.0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y49  lm32_cpu/registers.20.0.1/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y49  lm32_cpu/registers.20.0.1/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y75  storage_1.0.0.0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y75  storage_1.0.0.0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y75  storage_1.0.0.0/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y75  storage_1.0.0.0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y75  storage_1.1.0.0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y75  storage_1.1.0.0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y74   storage_1.4.0.0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y74   storage_1.4.0.0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y74   storage_1.5.0.0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y74   storage_1.5.0.0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y75   storage_1.6.0.0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y75   storage_1.6.0.0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y75   storage_1.7.0.0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y75   storage_1.7.0.0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers.4.0.0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers.4.0.0/SP/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | cpu_reset | FDPE    | -     |     3.778 (r) | SLOW    |    -0.953 (r) | FAST    |          |
sys_clk   | serial_rx | FDRE    | -     |     2.530 (r) | SLOW    |    -0.330 (r) | FAST    |          |
sys_clk   | user_btn0 | FDRE    | -     |     5.969 (r) | SLOW    |    -0.817 (r) | FAST    |          |
sys_clk   | user_btn1 | FDRE    | -     |     5.522 (r) | SLOW    |    -0.780 (r) | FAST    |          |
sys_clk   | user_btn2 | FDRE    | -     |     5.691 (r) | SLOW    |    -0.981 (r) | FAST    |          |
sys_clk   | user_btn3 | FDRE    | -     |     5.621 (r) | SLOW    |    -0.873 (r) | FAST    |          |
sys_clk   | user_sw0  | FDRE    | -     |     2.822 (r) | SLOW    |    -0.498 (r) | FAST    |          |
sys_clk   | user_sw1  | FDRE    | -     |     2.551 (r) | SLOW    |    -0.361 (r) | FAST    |          |
sys_clk   | user_sw2  | FDRE    | -     |     2.777 (r) | SLOW    |    -0.430 (r) | FAST    |          |
sys_clk   | user_sw3  | FDRE    | -     |     2.425 (r) | SLOW    |    -0.316 (r) | FAST    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx | FDRE   | -     |      8.482 (r) | SLOW    |      2.587 (r) | FAST    |          |
sys_clk   | user_led0 | FDRE   | -     |      8.849 (r) | SLOW    |      2.827 (r) | FAST    |          |
sys_clk   | user_led1 | FDRE   | -     |      8.854 (r) | SLOW    |      2.842 (r) | FAST    |          |
sys_clk   | user_led2 | FDRE   | -     |      9.351 (r) | SLOW    |      3.015 (r) | FAST    |          |
sys_clk   | user_led3 | FDRE   | -     |      9.466 (r) | SLOW    |      3.056 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |         9.721 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



