$date
	Wed Oct  4 20:53:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 5 ! result [4:0] $end
$var reg 32 " num [31:0] $end
$scope module my_ft $end
$var wire 32 # num [31:0] $end
$var wire 5 $ float_type [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#6
b10000000000000000000000000000000 "
b10000000000000000000000000000000 #
#7
b10 !
b10 $
b101000001010101010101010101000 "
b101000001010101010101010101000 #
#8
b10101000001010101010101010101000 "
b10101000001010101010101010101000 #
#9
b100 !
b100 $
b1010101010101010101000 "
b1010101010101010101000 #
#10
b1000 !
b1000 $
b1111111100000000000000000000000 "
b1111111100000000000000000000000 #
#11
b10000 !
b10000 $
b1111111101010101010101010101000 "
b1111111101010101010101010101000 #
#20
