#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct 17 11:38:34 2022
# Process ID: 13424
# Current directory: D:/FPGA/FPGA_project/UpCounter2/UpCounter2.runs/upconter_design_FndController_0_0_synth_1
# Command line: vivado.exe -log upconter_design_FndController_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source upconter_design_FndController_0_0.tcl
# Log file: D:/FPGA/FPGA_project/UpCounter2/UpCounter2.runs/upconter_design_FndController_0_0_synth_1/upconter_design_FndController_0_0.vds
# Journal file: D:/FPGA/FPGA_project/UpCounter2/UpCounter2.runs/upconter_design_FndController_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source upconter_design_FndController_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1059.941 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP_Repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2020/Vivado/2020.1/data/ip'.
Command: synth_design -top upconter_design_FndController_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13212
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1059.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'upconter_design_FndController_0_0' [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ip/upconter_design_FndController_0_0/synth/upconter_design_FndController_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FndController' [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ipshared/c233/src/FndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ipshared/c233/src/clock_divider.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ipshared/c233/src/clock_divider.v:5]
INFO: [Synth 8-6157] synthesizing module 'counter_fnd' [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ipshared/c233/src/counter_fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter_fnd' (2#1) [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ipshared/c233/src/counter_fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ipshared/c233/src/decoder_2x4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (3#1) [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ipshared/c233/src/decoder_2x4.v:3]
INFO: [Synth 8-6157] synthesizing module 'digit_divider' [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ipshared/c233/src/digit_divider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'digit_divider' (4#1) [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ipshared/c233/src/digit_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ipshared/c233/src/mux_4x1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (5#1) [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ipshared/c233/src/mux_4x1.v:4]
INFO: [Synth 8-6157] synthesizing module 'BCDtoFND_Decoder' [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ipshared/c233/src/BCDtoFND_Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoFND_Decoder' (6#1) [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ipshared/c233/src/BCDtoFND_Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FndController' (7#1) [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ipshared/c233/src/FndController.v:3]
INFO: [Synth 8-6155] done synthesizing module 'upconter_design_FndController_0_0' (8#1) [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ip/upconter_design_FndController_0_0/synth/upconter_design_FndController_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1059.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1059.941 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1114.223 ; gain = 54.281
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1114.223 ; gain = 54.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1114.223 ; gain = 54.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1114.223 ; gain = 54.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1114.223 ; gain = 54.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1114.223 ; gain = 54.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1114.223 ; gain = 54.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1114.223 ; gain = 54.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1114.223 ; gain = 54.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    28|
|2     |LUT1   |     4|
|3     |LUT2   |    49|
|4     |LUT3   |    39|
|5     |LUT4   |    47|
|6     |LUT5   |    62|
|7     |LUT6   |    63|
|8     |FDCE   |    35|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   327|
|2     |  inst   |FndController |   294|
|3     |    U0   |clock_divider |    82|
|4     |    U1   |counter_fnd   |    30|
|5     |    U3   |digit_divider |   182|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1114.223 ; gain = 54.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1114.223 ; gain = 54.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1114.223 ; gain = 54.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1121.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1121.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 1121.754 ; gain = 61.812
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/FPGA_project/UpCounter2/UpCounter2.runs/upconter_design_FndController_0_0_synth_1/upconter_design_FndController_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1512.199 ; gain = 390.445
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP upconter_design_FndController_0_0, cache-ID = d3b96d3775943741
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/FPGA_project/UpCounter2/UpCounter2.runs/upconter_design_FndController_0_0_synth_1/upconter_design_FndController_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file upconter_design_FndController_0_0_utilization_synth.rpt -pb upconter_design_FndController_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 17 11:40:45 2022...
