$date
	Thu Jul 10 12:00:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_adders $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module UUT $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " cout $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$scope module fa0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 + carry $end
$var wire 1 % cin $end
$var wire 1 . sum $end
$upscope $end
$scope module fa1 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 * carry $end
$var wire 1 + cin $end
$var wire 1 1 sum $end
$upscope $end
$scope module fa2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 ) carry $end
$var wire 1 * cin $end
$var wire 1 4 sum $end
$upscope $end
$scope module fa3 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 " carry $end
$var wire 1 ) cin $end
$var wire 1 7 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
04
03
02
11
10
0/
1.
0-
1,
0+
0*
0)
b11 (
b10 '
b1 &
0%
b10 $
b1 #
0"
b11 !
$end
#10000
17
1)
1*
01
1+
0.
b1000 !
b1000 (
04
1-
12
b11 $
b11 '
b101 #
b101 &
#20000
b0 !
b0 (
07
1"
00
1/
15
b1 $
b1 '
b1111 #
b1111 &
#30000
