{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 10:54:42 2019 " "Info: Processing started: Tue Feb 12 10:54:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FirstProgramm -c FirstProgramm " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FirstProgramm -c FirstProgramm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "FirstProgramm.bdf 1 1 " "Warning: Using design file FirstProgramm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FirstProgramm " "Info: Found entity 1: FirstProgramm" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FirstProgramm " "Info: Elaborating entity \"FirstProgramm\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "y\[6..0\] " "Warning: Not all bits in bus \"y\[6..0\]\" are used" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { 24 1032 1088 40 "y\[6\]" "" } { 40 1032 1088 56 "y\[0\]" "" } { 96 1368 1408 112 "y\[1\]" "" } { 240 608 648 256 "y\[0\]" "" } { -56 904 935 -40 "y\[0\]" "" } { -48 904 935 -32 "y\[5\]" "" } { -40 904 935 -24 "y\[6\]" "" } { 56 784 832 72 "y\[1\]" "" } { 136 776 808 152 "y\[6\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst5 " "Warning: Primitive \"DFF\" of instance \"inst5\" not used" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { 32 832 896 112 "inst5" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst6 " "Warning: Primitive \"NOT\" of instance \"inst6\" not used" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { 136 808 856 168 "inst6" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst7 " "Warning: Primitive \"XOR\" of instance \"inst7\" not used" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { 40 920 984 88 "inst7" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rgshift.tdf 1 1 " "Warning: Using design file rgshift.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rgshift " "Info: Found entity 1: rgshift" {  } { { "rgshift.tdf" "" { Text "D:/Documents/1курс/2курс/Теория автоматов/0lab/rgshift.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgshift rgshift:inst " "Info: Elaborating entity \"rgshift\" for hierarchy \"rgshift:inst\"" {  } { { "FirstProgramm.bdf" "inst" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { 8 1088 1232 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg rgshift:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"rgshift:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "rgshift.tdf" "lpm_shiftreg_component" { Text "D:/Documents/1курс/2курс/Теория автоматов/0lab/rgshift.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rgshift:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"rgshift:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "rgshift.tdf" "" { Text "D:/Documents/1курс/2курс/Теория автоматов/0lab/rgshift.tdf" 52 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgshift:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"rgshift:inst\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_SHIFTREG " "Info: Parameter \"LPM_TYPE\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Info: Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Info: Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rgshift.tdf" "" { Text "D:/Documents/1курс/2курс/Теория автоматов/0lab/rgshift.tdf" 52 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rg10.tdf 1 1 " "Warning: Using design file rg10.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rg10 " "Info: Found entity 1: rg10" {  } { { "rg10.tdf" "" { Text "D:/Documents/1курс/2курс/Теория автоматов/0lab/rg10.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rg10 rg10:inst3 " "Info: Elaborating entity \"rg10\" for hierarchy \"rg10:inst3\"" {  } { { "FirstProgramm.bdf" "inst3" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { 48 1408 1552 144 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff rg10:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"rg10:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "rg10.tdf" "lpm_ff_component" { Text "D:/Documents/1курс/2курс/Теория автоматов/0lab/rg10.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rg10:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"rg10:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "rg10.tdf" "" { Text "D:/Documents/1курс/2курс/Теория автоматов/0lab/rg10.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rg10:inst3\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"rg10:inst3\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rg10.tdf" "" { Text "D:/Documents/1курс/2курс/Теория автоматов/0lab/rg10.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rg5.tdf 1 1 " "Warning: Using design file rg5.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rg5 " "Info: Found entity 1: rg5" {  } { { "rg5.tdf" "" { Text "D:/Documents/1курс/2курс/Теория автоматов/0lab/rg5.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rg5 rg5:inst4 " "Info: Elaborating entity \"rg5\" for hierarchy \"rg5:inst4\"" {  } { { "FirstProgramm.bdf" "inst4" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { 192 648 792 288 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff rg5:inst4\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"rg5:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "rg5.tdf" "lpm_ff_component" { Text "D:/Documents/1курс/2курс/Теория автоматов/0lab/rg5.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rg5:inst4\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"rg5:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "rg5.tdf" "" { Text "D:/Documents/1курс/2курс/Теория автоматов/0lab/rg5.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rg5:inst4\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"rg5:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rg5.tdf" "" { Text "D:/Documents/1курс/2курс/Теория автоматов/0lab/rg5.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[15\] " "Warning (15610): No output dependent on input pin \"x\[15\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[14\] " "Warning (15610): No output dependent on input pin \"x\[14\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[13\] " "Warning (15610): No output dependent on input pin \"x\[13\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[12\] " "Warning (15610): No output dependent on input pin \"x\[12\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[11\] " "Warning (15610): No output dependent on input pin \"x\[11\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[10\] " "Warning (15610): No output dependent on input pin \"x\[10\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[9\] " "Warning (15610): No output dependent on input pin \"x\[9\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[8\] " "Warning (15610): No output dependent on input pin \"x\[8\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[7\] " "Warning (15610): No output dependent on input pin \"x\[7\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[6\] " "Warning (15610): No output dependent on input pin \"x\[6\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[5\] " "Warning (15610): No output dependent on input pin \"x\[5\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[4\] " "Warning (15610): No output dependent on input pin \"x\[4\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[3\] " "Warning (15610): No output dependent on input pin \"x\[3\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[2\] " "Warning (15610): No output dependent on input pin \"x\[2\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[1\] " "Warning (15610): No output dependent on input pin \"x\[1\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[0\] " "Warning (15610): No output dependent on input pin \"x\[0\]\"" {  } { { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Info: Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 12 10:54:44 2019 " "Info: Processing ended: Tue Feb 12 10:54:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 10:54:46 2019 " "Info: Processing started: Tue Feb 12 10:54:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FirstProgramm -c FirstProgramm " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FirstProgramm -c FirstProgramm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FirstProgramm EP3C5E144C8 " "Info: Selected device EP3C5E144C8 for design \"FirstProgramm\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Info: Device EP3C10E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "Warning: No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[15\] " "Info: Pin x\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[15] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[14\] " "Info: Pin x\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[14] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[13\] " "Info: Pin x\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[13] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[12\] " "Info: Pin x\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[12] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[11\] " "Info: Pin x\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[11] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[10\] " "Info: Pin x\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[10] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[9\] " "Info: Pin x\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[9] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[8\] " "Info: Pin x\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[8] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[7\] " "Info: Pin x\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[7] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[6\] " "Info: Pin x\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[6] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[5\] " "Info: Pin x\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[5] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[4\] " "Info: Pin x\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[4] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[3\] " "Info: Pin x\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[3] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[2\] " "Info: Pin x\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[2] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[1\] " "Info: Pin x\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[1] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[0\] " "Info: Pin x\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { x[0] } } } { "FirstProgramm.bdf" "" { Schematic "D:/Documents/1курс/2курс/Теория автоматов/0lab/FirstProgramm.bdf" { { -16 656 824 0 "x\[15..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { 56 1032 1093 72 "x\[15\],x\[9..0\]" "" } { -24 824 869 -8 "x\[15..0\]" "" } { 208 608 653 224 "x\[14..10\]" "" } { 19 768 784 56 "x\[15\]" "" } { 64 1368 1408 80 "x\[9..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FirstProgramm.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'FirstProgramm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 16 0 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 16 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 9 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 14 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Info: Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 12 10:54:51 2019 " "Info: Processing ended: Tue Feb 12 10:54:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 10:54:52 2019 " "Info: Processing started: Tue Feb 12 10:54:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FirstProgramm -c FirstProgramm " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FirstProgramm -c FirstProgramm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 12 10:54:54 2019 " "Info: Processing ended: Tue Feb 12 10:54:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 10:54:55 2019 " "Info: Processing started: Tue Feb 12 10:54:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FirstProgramm -c FirstProgramm " "Info: Command: quartus_sta FirstProgramm -c FirstProgramm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FirstProgramm.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'FirstProgramm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "Info: No clocks to report" {  } {  } 0 0 "No clocks to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info: No fmax paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "setup " "Info: No setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "hold " "Info: No hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_MIN_PULSE_WIDTH_TO_REPORT" "" "Info: No minimum pulse width or minimum period width checks to report" {  } {  } 0 0 "No minimum pulse width or minimum period width checks to report" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info: No fmax paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "setup " "Info: No setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "hold " "Info: No hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_MIN_PULSE_WIDTH_TO_REPORT" "" "Info: No minimum pulse width or minimum period width checks to report" {  } {  } 0 0 "No minimum pulse width or minimum period width checks to report" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "setup " "Info: No setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "hold " "Info: No hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_MIN_PULSE_WIDTH_TO_REPORT" "" "Info: No minimum pulse width or minimum period width checks to report" {  } {  } 0 0 "No minimum pulse width or minimum period width checks to report" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "* clock " "Warning: * could not be matched with a clock." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Info: Design is fully constrained for setup requirements" {  } {  } 0 0 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Info: Design is fully constrained for hold requirements" {  } {  } 0 0 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 12 10:54:58 2019 " "Info: Processing ended: Tue Feb 12 10:54:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Info: Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
