# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do vga_exemple_run_msim_rtl_vhdl.do
# if ![file isdirectory vga_exemple_iputf_libs] {
# 	file mkdir vga_exemple_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "C:/WORK/COURS/6GEI367/CODE/vga_exemple/vga_pll_sim/vga_pll.vho"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:51 on Feb 03,2020
# vcom -reportprogress 300 C:/WORK/COURS/6GEI367/CODE/vga_exemple/vga_pll_sim/vga_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity vga_pll
# -- Compiling architecture RTL of vga_pll
# End time: 21:58:51 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/WORK/COURS/6GEI367/CODE/vga_exemple/VGA_green.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:51 on Feb 03,2020
# vcom -reportprogress 300 -93 -work work C:/WORK/COURS/6GEI367/CODE/vga_exemple/VGA_green.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_green
# -- Compiling architecture DE1_SoC of VGA_green
# End time: 21:58:51 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/WORK/COURS/6GEI367/CODE/vga_exemple/simulation/modelsim/VGA_green_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:51 on Feb 03,2020
# vcom -reportprogress 300 -93 -work work C:/WORK/COURS/6GEI367/CODE/vga_exemple/simulation/modelsim/VGA_green_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_green_tb
# -- Compiling architecture VGA_green_arch of VGA_green_tb
# End time: 21:58:51 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  VGA_green_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" VGA_green_tb 
# Start time: 21:58:51 on Feb 03,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.vga_green_tb(vga_green_arch)
# Loading ieee.numeric_std(body)
# Loading work.vga_green(de1_soc)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.vga_pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# ** Warning: (vsim-8683) Uninitialized out port /vga_green_tb/i1/VGA_B(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = vga_green_tb.i1.pll.vga_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39685.689340 to 39752.066116
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (vga_green_tb.i1.pll.vga_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = vga_green_tb.i1.pll.vga_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.198 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 19876.033058
# Info: output_clock_low_period = 19876.033058
# End time: 22:00:37 on Feb 03,2020, Elapsed time: 0:01:46
# Errors: 0, Warnings: 1
