<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › pci › pci-xlr.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pci-xlr.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2003-2011 NetLogic Microsystems, Inc. (NetLogic). All rights</span>
<span class="cm"> * reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is available to you under a choice of one of two</span>
<span class="cm"> * licenses.  You may choose to be licensed under the terms of the GNU</span>
<span class="cm"> * General Public License (GPL) Version 2, available from the file</span>
<span class="cm"> * COPYING in the main directory of this source tree, or the NetLogic</span>
<span class="cm"> * license below:</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution and use in source and binary forms, with or without</span>
<span class="cm"> * modification, are permitted provided that the following conditions</span>
<span class="cm"> * are met:</span>
<span class="cm"> *</span>
<span class="cm"> * 1. Redistributions of source code must retain the above copyright</span>
<span class="cm"> *    notice, this list of conditions and the following disclaimer.</span>
<span class="cm"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<span class="cm"> *    notice, this list of conditions and the following disclaimer in</span>
<span class="cm"> *    the documentation and/or other materials provided with the</span>
<span class="cm"> *    distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED BY NETLOGIC ``AS IS&#39;&#39; AND ANY EXPRESS OR</span>
<span class="cm"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span>
<span class="cm"> * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<span class="cm"> * ARE DISCLAIMED. IN NO EVENT SHALL NETLOGIC OR CONTRIBUTORS BE LIABLE</span>
<span class="cm"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<span class="cm"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<span class="cm"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR</span>
<span class="cm"> * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span>
<span class="cm"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE</span>
<span class="cm"> * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN</span>
<span class="cm"> * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/msi.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/irqdesc.h&gt;</span>
<span class="cp">#include &lt;linux/console.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#include &lt;asm/netlogic/interrupt.h&gt;</span>
<span class="cp">#include &lt;asm/netlogic/haldefs.h&gt;</span>

<span class="cp">#include &lt;asm/netlogic/xlr/msidef.h&gt;</span>
<span class="cp">#include &lt;asm/netlogic/xlr/iomap.h&gt;</span>
<span class="cp">#include &lt;asm/netlogic/xlr/pic.h&gt;</span>
<span class="cp">#include &lt;asm/netlogic/xlr/xlr.h&gt;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="o">*</span><span class="n">pci_config_base</span><span class="p">;</span>

<span class="cp">#define	pci_cfg_addr(bus, devfn, off) (((bus) &lt;&lt; 16) | ((devfn) &lt;&lt; 8) | (off))</span>

<span class="cm">/* PCI ops */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">pci_cfg_read_32bit</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">where</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">cfgaddr</span><span class="p">;</span>

	<span class="n">cfgaddr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)(</span><span class="n">pci_config_base</span> <span class="o">+</span>
			<span class="n">pci_cfg_addr</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">));</span>
	<span class="n">data</span> <span class="o">=</span> <span class="o">*</span><span class="n">cfgaddr</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pci_cfg_write_32bit</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">cfgaddr</span><span class="p">;</span>

	<span class="n">cfgaddr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)(</span><span class="n">pci_config_base</span> <span class="o">+</span>
			<span class="n">pci_cfg_addr</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">));</span>
	<span class="o">*</span><span class="n">cfgaddr</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">nlm_pcibios_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">size</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PCIBIOS_BAD_REGISTER_NUMBER</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">size</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PCIBIOS_BAD_REGISTER_NUMBER</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">pci_cfg_read_32bit</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="p">((</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="p">((</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">nlm_pcibios_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
		<span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">size</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PCIBIOS_BAD_REGISTER_NUMBER</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">size</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PCIBIOS_BAD_REGISTER_NUMBER</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">pci_cfg_read_32bit</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)))</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">));</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xffff</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)))</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">pci_cfg_write_32bit</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">nlm_pci_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span>  <span class="o">=</span> <span class="n">nlm_pcibios_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">nlm_pcibios_write</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">nlm_pci_mem_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;XLR PCI MEM&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="mh">0xd0000000UL</span><span class="p">,</span>	<span class="cm">/* 256MB PCI mem @ 0xd000_0000 */</span>
	<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="mh">0xdfffffffUL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">nlm_pci_io_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;XLR IO MEM&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="mh">0x10000000UL</span><span class="p">,</span>	<span class="cm">/* 16MB PCI IO @ 0x1000_0000 */</span>
	<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="mh">0x100fffffUL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pci_controller</span> <span class="n">nlm_pci_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">index</span>          <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_ops</span>        <span class="o">=</span> <span class="o">&amp;</span><span class="n">nlm_pci_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mem_resource</span>   <span class="o">=</span> <span class="o">&amp;</span><span class="n">nlm_pci_mem_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mem_offset</span>     <span class="o">=</span> <span class="mh">0x00000000UL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_resource</span>    <span class="o">=</span> <span class="o">&amp;</span><span class="n">nlm_pci_io_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_offset</span>      <span class="o">=</span> <span class="mh">0x00000000UL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">get_irq_vector</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nlm_chip_is_xls</span><span class="p">())</span>
		<span class="k">return</span>	<span class="n">PIC_PCIX_IRQ</span><span class="p">;</span>	<span class="cm">/* for XLR just one IRQ*/</span>

	<span class="cm">/*</span>
<span class="cm">	 * For XLS PCIe, there is an IRQ per Link, find out which</span>
<span class="cm">	 * link the device is on to assign interrupts</span>
<span class="cm">	*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span>	<span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x0</span>:
		<span class="k">return</span> <span class="n">PIC_PCIE_LINK0_IRQ</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x8</span>:
		<span class="k">return</span> <span class="n">PIC_PCIE_LINK1_IRQ</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x10</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">nlm_chip_is_xls_b</span><span class="p">())</span>
			<span class="k">return</span> <span class="n">PIC_PCIE_XLSB0_LINK2_IRQ</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="n">PIC_PCIE_LINK2_IRQ</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x18</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">nlm_chip_is_xls_b</span><span class="p">())</span>
			<span class="k">return</span> <span class="n">PIC_PCIE_XLSB0_LINK3_IRQ</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="n">PIC_PCIE_LINK3_IRQ</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Unexpected devfn %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PCI_MSI</span>
<span class="kt">void</span> <span class="nf">destroy_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	    <span class="cm">/* nothing to do yet */</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">arch_teardown_msi_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">destroy_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">arch_setup_msi_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">msi_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">msi_msg</span> <span class="n">msg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">get_irq_vector</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">msg</span><span class="p">.</span><span class="n">address_hi</span> <span class="o">=</span> <span class="n">MSI_ADDR_BASE_HI</span><span class="p">;</span>
	<span class="n">msg</span><span class="p">.</span><span class="n">address_lo</span> <span class="o">=</span> <span class="n">MSI_ADDR_BASE_LO</span>   <span class="o">|</span>
		<span class="n">MSI_ADDR_DEST_MODE_PHYSICAL</span> <span class="o">|</span>
		<span class="n">MSI_ADDR_REDIRECTION_CPU</span><span class="p">;</span>

	<span class="n">msg</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">MSI_DATA_TRIGGER_EDGE</span> <span class="o">|</span>
		<span class="n">MSI_DATA_LEVEL_ASSERT</span>    <span class="o">|</span>
		<span class="n">MSI_DATA_DELIVERY_FIXED</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">irq_set_msi_desc</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">destroy_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">write_msi_msg</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/* Extra ACK needed for XLR on chip PCI controller */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xlr_pci_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">pcibase</span> <span class="o">=</span> <span class="n">nlm_mmio_base</span><span class="p">(</span><span class="n">NETLOGIC_IO_PCIX_OFFSET</span><span class="p">);</span>

	<span class="n">nlm_read_reg</span><span class="p">(</span><span class="n">pcibase</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x140</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* Extra ACK needed for XLS on chip PCIe controller */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xls_pcie_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">pciebase_le</span> <span class="o">=</span> <span class="n">nlm_mmio_base</span><span class="p">(</span><span class="n">NETLOGIC_IO_PCIE_1_OFFSET</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PIC_PCIE_LINK0_IRQ</span>:
		<span class="n">nlm_write_reg</span><span class="p">(</span><span class="n">pciebase_le</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x90</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PIC_PCIE_LINK1_IRQ</span>:
		<span class="n">nlm_write_reg</span><span class="p">(</span><span class="n">pciebase_le</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x94</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PIC_PCIE_LINK2_IRQ</span>:
		<span class="n">nlm_write_reg</span><span class="p">(</span><span class="n">pciebase_le</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x190</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PIC_PCIE_LINK3_IRQ</span>:
		<span class="n">nlm_write_reg</span><span class="p">(</span><span class="n">pciebase_le</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x194</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* For XLS B silicon, the 3,4 PCI interrupts are different */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xls_pcie_ack_b</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">pciebase_le</span> <span class="o">=</span> <span class="n">nlm_mmio_base</span><span class="p">(</span><span class="n">NETLOGIC_IO_PCIE_1_OFFSET</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PIC_PCIE_LINK0_IRQ</span>:
		<span class="n">nlm_write_reg</span><span class="p">(</span><span class="n">pciebase_le</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x90</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PIC_PCIE_LINK1_IRQ</span>:
		<span class="n">nlm_write_reg</span><span class="p">(</span><span class="n">pciebase_le</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x94</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PIC_PCIE_XLSB0_LINK2_IRQ</span>:
		<span class="n">nlm_write_reg</span><span class="p">(</span><span class="n">pciebase_le</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x190</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PIC_PCIE_XLSB0_LINK3_IRQ</span>:
		<span class="n">nlm_write_reg</span><span class="p">(</span><span class="n">pciebase_le</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x194</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">pcibios_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">get_irq_vector</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Do platform specific device initialization at pci_enable_device() time */</span>
<span class="kt">int</span> <span class="nf">pcibios_plat_dev_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pcibios_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* PSB assigns PCI resources */</span>
	<span class="n">pci_set_flags</span><span class="p">(</span><span class="n">PCI_PROBE_ONLY</span><span class="p">);</span>
	<span class="n">pci_config_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">DEFAULT_PCI_CONFIG_BASE</span><span class="p">,</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>

	<span class="cm">/* Extend IO port for memory mapped io */</span>
	<span class="n">ioport_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span>  <span class="mi">0</span><span class="p">;</span>
	<span class="n">ioport_resource</span><span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">;</span>

	<span class="n">set_io_port_base</span><span class="p">(</span><span class="n">CKSEG1</span><span class="p">);</span>
	<span class="n">nlm_pci_controller</span><span class="p">.</span><span class="n">io_map_base</span> <span class="o">=</span> <span class="n">CKSEG1</span><span class="p">;</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Registering XLR/XLS PCIX/PCIE Controller.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">register_pci_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nlm_pci_controller</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * For PCI interrupts, we need to ack the PCI controller too, overload</span>
<span class="cm">	 * irq handler data to do this</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nlm_chip_is_xls</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">nlm_chip_is_xls_b</span><span class="p">())</span> <span class="p">{</span>
			<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">PIC_PCIE_LINK0_IRQ</span><span class="p">,</span>
							<span class="n">xls_pcie_ack_b</span><span class="p">);</span>
			<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">PIC_PCIE_LINK1_IRQ</span><span class="p">,</span>
							<span class="n">xls_pcie_ack_b</span><span class="p">);</span>
			<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">PIC_PCIE_XLSB0_LINK2_IRQ</span><span class="p">,</span>
							<span class="n">xls_pcie_ack_b</span><span class="p">);</span>
			<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">PIC_PCIE_XLSB0_LINK3_IRQ</span><span class="p">,</span>
							<span class="n">xls_pcie_ack_b</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">PIC_PCIE_LINK0_IRQ</span><span class="p">,</span> <span class="n">xls_pcie_ack</span><span class="p">);</span>
			<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">PIC_PCIE_LINK1_IRQ</span><span class="p">,</span> <span class="n">xls_pcie_ack</span><span class="p">);</span>
			<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">PIC_PCIE_LINK2_IRQ</span><span class="p">,</span> <span class="n">xls_pcie_ack</span><span class="p">);</span>
			<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">PIC_PCIE_LINK3_IRQ</span><span class="p">,</span> <span class="n">xls_pcie_ack</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* XLR PCI controller ACK */</span>
		<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">PIC_PCIE_XLSB0_LINK3_IRQ</span><span class="p">,</span> <span class="n">xlr_pci_ack</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">arch_initcall</span><span class="p">(</span><span class="n">pcibios_init</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">pci_fixup</span> <span class="n">pcibios_fixups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">}</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
