0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sim_1/new/alarm_tb.v,1649338931,verilog,,,,alarm_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sim_1/new/exp_1_tb.v,1649344831,verilog,,,,exp_1_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sim_1/new/fsm_tb.v,1649478877,verilog,,,,fsm_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sim_1/new/switch_controller_tb.v,1649131033,verilog,,,,switch_controller_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sim_1/new/timedisplay_tb.v,1649169848,verilog,,,,timedisplay_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sim_1/new/unitset_tb.v,1649315209,verilog,,,,unitset_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/alarm.v,1649345588,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/clock_generator.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,alarm,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/clock_generator.v,1648992030,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/counterx.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,clock_generator,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/counterx.v,1649317112,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/datetime_limit.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,counterx,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/datetime_limit.v,1649157273,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/debounce.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,datetime_limit,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/debounce.v,1649313699,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/fsm.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,debounce,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/display.v,1648992335,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/display_controller.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,display,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/display_controller.v,1649326474,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/exp_1.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,display_controller,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/exp_1.v,1649345729,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/extract.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,exp_1,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/extract.v,1649143150,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/fsm.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,extract,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/frequency_divider.v,1649129070,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/onepulse.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,frequency_divider,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/fsm.v,1649478804,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/onepulse.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,fsm,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,1649478279,verilog,,,,,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/onepulse.v,1649478215,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sim_1/new/fsm_tb.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,onepulse,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/scan_ctl.v,1648992263,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/switch_controller.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,scan_ctl,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/switch_controller.v,1649130763,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/timedisplay.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,switch_controller,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/timedisplay.v,1649318166,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/unitset.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,timedisplay,,,,,,,,
D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/unitset.v,1649325854,verilog,,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sim_1/new/exp_1_tb.v,D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/global.v,unitset,,,,,,,,
