

================================================================
== Vivado HLS Report for 'vlsiModel'
================================================================
* Date:           Thu Apr 18 00:48:54 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vlsiModel
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_k2c_dense_1_fu_515  |k2c_dense_1  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_dense_3_fu_540  |k2c_dense_3  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_dense_2_fu_564  |k2c_dense_2  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_dense_fu_588    |k2c_dense    |    ?|    ?|    ?|    ?|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1568|  1568|         2|          -|          -|   784|    no    |
        |- Loop 2  |    20|    20|         2|          -|          -|    10|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      52|
|FIFO             |        -|      -|       -|       -|
|Instance         |      834|    329|   49607|   40994|
|Memory           |       36|      -|     128|      18|
|Multiplexer      |        -|      -|       -|     910|
|Register         |        -|      -|     107|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      870|    329|   49842|   41974|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |      119|     44|      18|      32|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-------+-------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------+-------------+---------+-------+-------+-------+
    |grp_k2c_dense_fu_588    |k2c_dense    |      769|     80|  11586|   9293|
    |grp_k2c_dense_1_fu_515  |k2c_dense_1  |        4|     91|  13594|  12200|
    |grp_k2c_dense_2_fu_564  |k2c_dense_2  |       12|     79|  12114|   9718|
    |grp_k2c_dense_3_fu_540  |k2c_dense_3  |       49|     79|  12313|   9783|
    +------------------------+-------------+---------+-------+-------+-------+
    |Total                   |             |      834|    329|  49607|  40994|
    +------------------------+-------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |dense_1_output_array_U    |vlsiModel_dense_1PgM  |        1|   0|   0|    50|   32|     1|         1600|
    |dense_2_output_array_U    |vlsiModel_dense_2Shg  |        0|  64|  13|    25|   32|     1|          800|
    |dense_3_output_array_r_U  |vlsiModel_dense_3Xh4  |        0|  64|   5|    10|   32|     1|          320|
    |dense_input_input_ar_U    |vlsiModel_dense_iLf8  |        2|   0|   0|   784|   32|     1|        25088|
    |dense_input_input_sh_U    |vlsiModel_dense_iNgs  |        4|   0|   0|     5|   64|     1|          320|
    |dense_kernel_shape_U      |vlsiModel_dense_iNgs  |        4|   0|   0|     5|   64|     1|          320|
    |dense_output_shape_U      |vlsiModel_dense_iNgs  |        4|   0|   0|     5|   64|     1|          320|
    |dense_1_kernel_shape_U    |vlsiModel_dense_iNgs  |        4|   0|   0|     5|   64|     1|          320|
    |dense_1_output_shape_U    |vlsiModel_dense_iNgs  |        4|   0|   0|     5|   64|     1|          320|
    |dense_2_kernel_shape_U    |vlsiModel_dense_iNgs  |        4|   0|   0|     5|   64|     1|          320|
    |dense_2_output_shape_U    |vlsiModel_dense_iNgs  |        4|   0|   0|     5|   64|     1|          320|
    |dense_3_kernel_shape_U    |vlsiModel_dense_iNgs  |        4|   0|   0|     5|   64|     1|          320|
    |dense_output_array_U      |vlsiModel_dense_oMgi  |        1|   0|   0|   100|   32|     1|         3200|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                     |                      |       36| 128|  18|  1009|  672|    13|        33568|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |z1_1_fu_645_p2   |     +    |      0|  0|  17|          10|           1|
    |z2_1_fu_817_p2   |     +    |      0|  0|  13|           4|           1|
    |tmp_2_fu_811_p2  |   icmp   |      0|  0|   9|           4|           4|
    |tmp_fu_639_p2    |   icmp   |      0|  0|  13|          10|           9|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  52|          28|          15|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  85|         17|    1|         17|
    |dense_1_kernel_shape_address0     |  27|          5|    3|         15|
    |dense_1_kernel_shape_address1     |  15|          3|    3|          9|
    |dense_1_kernel_shape_ce0          |  15|          3|    1|          3|
    |dense_1_kernel_shape_d0           |  21|          4|   64|        256|
    |dense_1_output_array_address0     |  15|          3|    6|         18|
    |dense_1_output_array_ce0          |  15|          3|    1|          3|
    |dense_1_output_array_we0          |   9|          2|    1|          2|
    |dense_1_output_shape_address0     |  27|          5|    3|         15|
    |dense_1_output_shape_address1     |  15|          3|    3|          9|
    |dense_1_output_shape_ce0          |  15|          3|    1|          3|
    |dense_1_output_shape_d0           |  15|          3|   64|        192|
    |dense_2_kernel_shape_address0     |  27|          5|    3|         15|
    |dense_2_kernel_shape_address1     |  15|          3|    3|          9|
    |dense_2_kernel_shape_ce0          |  15|          3|    1|          3|
    |dense_2_kernel_shape_d0           |  21|          4|   64|        256|
    |dense_2_output_array_address0     |  15|          3|    5|         15|
    |dense_2_output_array_ce0          |  15|          3|    1|          3|
    |dense_2_output_array_we0          |   9|          2|    1|          2|
    |dense_2_output_shape_address0     |  27|          5|    3|         15|
    |dense_2_output_shape_address1     |  15|          3|    3|          9|
    |dense_2_output_shape_ce0          |  15|          3|    1|          3|
    |dense_2_output_shape_d0           |  15|          3|   64|        192|
    |dense_3_kernel_shape_address0     |  27|          5|    3|         15|
    |dense_3_kernel_shape_address1     |  15|          3|    3|          9|
    |dense_3_kernel_shape_ce0          |  15|          3|    1|          3|
    |dense_3_kernel_shape_d0           |  21|          4|   64|        256|
    |dense_3_output_array_r_address0   |  15|          3|    4|         12|
    |dense_3_output_array_r_ce0        |  15|          3|    1|          3|
    |dense_3_output_array_r_we0        |   9|          2|    1|          2|
    |dense_input_input_ar_address0     |  15|          3|   10|         30|
    |dense_input_input_ar_ce0          |  15|          3|    1|          3|
    |dense_input_input_sh_address0     |  27|          5|    3|         15|
    |dense_input_input_sh_address1     |  15|          3|    3|          9|
    |dense_input_input_sh_ce0          |  15|          3|    1|          3|
    |dense_input_input_shape_address0  |  21|          4|    3|         12|
    |dense_input_input_shape_address1  |  15|          3|    3|          9|
    |dense_kernel_shape_address0       |  27|          5|    3|         15|
    |dense_kernel_shape_address1       |  15|          3|    3|          9|
    |dense_kernel_shape_ce0            |  15|          3|    1|          3|
    |dense_kernel_shape_d0             |  21|          4|   64|        256|
    |dense_output_array_address0       |  15|          3|    7|         21|
    |dense_output_array_ce0            |  15|          3|    1|          3|
    |dense_output_array_we0            |   9|          2|    1|          2|
    |dense_output_shape_address0       |  27|          5|    3|         15|
    |dense_output_shape_address1       |  15|          3|    3|          9|
    |dense_output_shape_ce0            |  15|          3|    1|          3|
    |dense_output_shape_d0             |  15|          3|   64|        192|
    |z1_reg_493                        |   9|          2|   10|         20|
    |z2_reg_504                        |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 910|        179|  566|       2001|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  16|   0|   16|          0|
    |dense_1_bias_numel                   |   3|   0|   64|         61|
    |dense_1_kernel_ndim                  |   1|   0|   64|         63|
    |dense_1_kernel_numel                 |   5|   0|   64|         59|
    |dense_1_output_ndim                  |   1|   0|   64|         63|
    |dense_1_output_numel                 |   3|   0|   64|         61|
    |dense_2_bias_numel                   |   3|   0|   64|         61|
    |dense_2_kernel_ndim                  |   1|   0|   64|         63|
    |dense_2_kernel_numel                 |   5|   0|   64|         59|
    |dense_2_output_ndim                  |   1|   0|   64|         63|
    |dense_2_output_numel                 |   3|   0|   64|         61|
    |dense_3_bias_numel                   |   2|   0|   64|         62|
    |dense_3_kernel_ndim                  |   1|   0|   64|         63|
    |dense_3_kernel_numel                 |   6|   0|   64|         58|
    |dense_output_ndim                    |   1|   0|   64|         63|
    |dense_output_numel                   |   3|   0|   64|         61|
    |grp_k2c_dense_1_fu_515_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_dense_2_fu_564_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_dense_3_fu_540_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_dense_fu_588_ap_start_reg    |   1|   0|    1|          0|
    |reg_622                              |   3|   0|   64|         61|
    |reg_628                              |   3|   0|   64|         61|
    |z1_1_reg_831                         |  10|   0|   10|          0|
    |z1_cast2_reg_823                     |  10|   0|   64|         54|
    |z1_reg_493                           |  10|   0|   10|          0|
    |z2_1_reg_949                         |   4|   0|    4|          0|
    |z2_cast1_reg_941                     |   4|   0|   64|         60|
    |z2_reg_504                           |   4|   0|    4|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 107|   0| 1264|       1157|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |        vlsiModel        | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |        vlsiModel        | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |        vlsiModel        | return value |
|ap_done                           | out |    1| ap_ctrl_hs |        vlsiModel        | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |        vlsiModel        | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |        vlsiModel        | return value |
|dense_input_input_array_address0  | out |   10|  ap_memory | dense_input_input_array |     array    |
|dense_input_input_array_ce0       | out |    1|  ap_memory | dense_input_input_array |     array    |
|dense_input_input_array_q0        |  in |   32|  ap_memory | dense_input_input_array |     array    |
|dense_input_input_ndim            |  in |   64|   ap_none  |  dense_input_input_ndim |    pointer   |
|dense_input_input_numel           |  in |   64|   ap_none  | dense_input_input_numel |    pointer   |
|dense_input_input_shape_address0  | out |    3|  ap_memory | dense_input_input_shape |     array    |
|dense_input_input_shape_ce0       | out |    1|  ap_memory | dense_input_input_shape |     array    |
|dense_input_input_shape_q0        |  in |   64|  ap_memory | dense_input_input_shape |     array    |
|dense_input_input_shape_address1  | out |    3|  ap_memory | dense_input_input_shape |     array    |
|dense_input_input_shape_ce1       | out |    1|  ap_memory | dense_input_input_shape |     array    |
|dense_input_input_shape_q1        |  in |   64|  ap_memory | dense_input_input_shape |     array    |
|dense_3_output_array_address0     | out |   10|  ap_memory |   dense_3_output_array  |     array    |
|dense_3_output_array_ce0          | out |    1|  ap_memory |   dense_3_output_array  |     array    |
|dense_3_output_array_we0          | out |    1|  ap_memory |   dense_3_output_array  |     array    |
|dense_3_output_array_d0           | out |   32|  ap_memory |   dense_3_output_array  |     array    |
|dense_3_output_ndim               |  in |   64|   ap_none  |   dense_3_output_ndim   |    pointer   |
|dense_3_output_numel              |  in |   64|   ap_none  |   dense_3_output_numel  |    pointer   |
|dense_3_output_shape_address0     | out |    3|  ap_memory |   dense_3_output_shape  |     array    |
|dense_3_output_shape_ce0          | out |    1|  ap_memory |   dense_3_output_shape  |     array    |
|dense_3_output_shape_we0          | out |    1|  ap_memory |   dense_3_output_shape  |     array    |
|dense_3_output_shape_d0           | out |   64|  ap_memory |   dense_3_output_shape  |     array    |
|dense_3_output_shape_q0           |  in |   64|  ap_memory |   dense_3_output_shape  |     array    |
|dense_3_output_shape_address1     | out |    3|  ap_memory |   dense_3_output_shape  |     array    |
|dense_3_output_shape_ce1          | out |    1|  ap_memory |   dense_3_output_shape  |     array    |
|dense_3_output_shape_we1          | out |    1|  ap_memory |   dense_3_output_shape  |     array    |
|dense_3_output_shape_d1           | out |   64|  ap_memory |   dense_3_output_shape  |     array    |
|dense_3_output_shape_q1           |  in |   64|  ap_memory |   dense_3_output_shape  |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / (!tmp_2)
16 --> 
	15  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %dense_input_input_array), !map !315"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_input_input_ndim), !map !319"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_input_input_numel), !map !323"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_input_input_shape), !map !327"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %dense_3_output_array), !map !331"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_3_output_ndim), !map !335"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_3_output_numel), !map !339"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_3_output_shape), !map !343"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @vlsiModel_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.35ns)   --->   "br label %1" [vlsiModel.c:85415]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%z1 = phi i10 [ 0, %0 ], [ %z1_1, %2 ]"   --->   Operation 27 'phi' 'z1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%z1_cast2 = zext i10 %z1 to i64" [vlsiModel.c:85415]   --->   Operation 28 'zext' 'z1_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.43ns)   --->   "%tmp = icmp eq i10 %z1, -240" [vlsiModel.c:85415]   --->   Operation 29 'icmp' 'tmp' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.74ns)   --->   "%z1_1 = add i10 %z1, 1" [vlsiModel.c:85415]   --->   Operation 31 'add' 'z1_1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [vlsiModel.c:85415]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%dense_input_input_a = getelementptr [784 x float]* %dense_input_input_array, i64 0, i64 %z1_cast2" [vlsiModel.c:85417]   --->   Operation 33 'getelementptr' 'dense_input_input_a' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.77ns)   --->   "%dense_input_input_a_1 = load float* %dense_input_input_a, align 4" [vlsiModel.c:85417]   --->   Operation 34 'load' 'dense_input_input_a_1' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%dense_input_input_s = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 0" [vlsiModel.c:85422]   --->   Operation 35 'getelementptr' 'dense_input_input_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.75ns)   --->   "%dense_input_input_s_1 = load i64* %dense_input_input_s, align 8" [vlsiModel.c:85422]   --->   Operation 36 'load' 'dense_input_input_s_1' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "store i64 1, i64* @dense_output_ndim, align 8" [vlsiModel.c:85430]   --->   Operation 37 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "store i64 100, i64* @dense_output_numel, align 8" [vlsiModel.c:85431]   --->   Operation 38 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "store i64 1, i64* @dense_1_output_ndim, align 8" [vlsiModel.c:85476]   --->   Operation 39 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "store i64 50, i64* @dense_1_output_numel, align 8" [vlsiModel.c:85477]   --->   Operation 40 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "store i64 2, i64* @dense_1_kernel_ndim, align 8" [vlsiModel.c:85491]   --->   Operation 41 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i64 5000, i64* @dense_1_kernel_numel, align 8" [vlsiModel.c:85492]   --->   Operation 42 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "store i64 50, i64* @dense_1_bias_numel, align 8" [vlsiModel.c:85507]   --->   Operation 43 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i64 1, i64* @dense_2_output_ndim, align 8" [vlsiModel.c:85522]   --->   Operation 44 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "store i64 25, i64* @dense_2_output_numel, align 8" [vlsiModel.c:85523]   --->   Operation 45 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store i64 2, i64* @dense_2_kernel_ndim, align 8" [vlsiModel.c:85536]   --->   Operation 46 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "store i64 1250, i64* @dense_2_kernel_numel, align 8" [vlsiModel.c:85537]   --->   Operation 47 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "store i64 25, i64* @dense_2_bias_numel, align 8" [vlsiModel.c:85552]   --->   Operation 48 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "store i64 2, i64* @dense_3_kernel_ndim, align 8" [vlsiModel.c:85566]   --->   Operation 49 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "store i64 250, i64* @dense_3_kernel_numel, align 8" [vlsiModel.c:85567]   --->   Operation 50 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "store i64 10, i64* @dense_3_bias_numel, align 8" [vlsiModel.c:85585]   --->   Operation 51 'store' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 52 [1/2] (2.77ns)   --->   "%dense_input_input_a_1 = load float* %dense_input_input_a, align 4" [vlsiModel.c:85417]   --->   Operation 52 'load' 'dense_input_input_a_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%dense_input_input_ar_1 = getelementptr inbounds [784 x float]* @dense_input_input_ar, i64 0, i64 %z1_cast2" [vlsiModel.c:85417]   --->   Operation 53 'getelementptr' 'dense_input_input_ar_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.77ns)   --->   "store float %dense_input_input_a_1, float* %dense_input_input_ar_1, align 4" [vlsiModel.c:85417]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %1" [vlsiModel.c:85415]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.51>
ST_4 : Operation 56 [1/2] (1.75ns)   --->   "%dense_input_input_s_1 = load i64* %dense_input_input_s, align 8" [vlsiModel.c:85422]   --->   Operation 56 'load' 'dense_input_input_s_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 57 [1/1] (1.75ns)   --->   "store i64 %dense_input_input_s_1, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 0), align 8" [vlsiModel.c:85422]   --->   Operation 57 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%dense_input_input_s_2 = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 1" [vlsiModel.c:85423]   --->   Operation 58 'getelementptr' 'dense_input_input_s_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (1.75ns)   --->   "%dense_input_input_s_3 = load i64* %dense_input_input_s_2, align 8" [vlsiModel.c:85423]   --->   Operation 59 'load' 'dense_input_input_s_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%dense_input_input_s_4 = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 2" [vlsiModel.c:85424]   --->   Operation 60 'getelementptr' 'dense_input_input_s_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.75ns)   --->   "%dense_input_input_s_5 = load i64* %dense_input_input_s_4, align 8" [vlsiModel.c:85424]   --->   Operation 61 'load' 'dense_input_input_s_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 62 [1/1] (1.75ns)   --->   "store i64 784, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 0), align 8" [vlsiModel.c:85447]   --->   Operation 62 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 3> <Delay = 3.51>
ST_5 : Operation 63 [1/2] (1.75ns)   --->   "%dense_input_input_s_3 = load i64* %dense_input_input_s_2, align 8" [vlsiModel.c:85423]   --->   Operation 63 'load' 'dense_input_input_s_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 64 [1/1] (1.75ns)   --->   "store i64 %dense_input_input_s_3, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 1), align 8" [vlsiModel.c:85423]   --->   Operation 64 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 65 [1/2] (1.75ns)   --->   "%dense_input_input_s_5 = load i64* %dense_input_input_s_4, align 8" [vlsiModel.c:85424]   --->   Operation 65 'load' 'dense_input_input_s_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 66 [1/1] (1.75ns)   --->   "store i64 %dense_input_input_s_5, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 2), align 8" [vlsiModel.c:85424]   --->   Operation 66 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%dense_input_input_s_6 = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 3" [vlsiModel.c:85425]   --->   Operation 67 'getelementptr' 'dense_input_input_s_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (1.75ns)   --->   "%dense_input_input_s_7 = load i64* %dense_input_input_s_6, align 8" [vlsiModel.c:85425]   --->   Operation 68 'load' 'dense_input_input_s_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%dense_input_input_s_8 = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 4" [vlsiModel.c:85426]   --->   Operation 69 'getelementptr' 'dense_input_input_s_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (1.75ns)   --->   "%dense_input_input_s_9 = load i64* %dense_input_input_s_8, align 8" [vlsiModel.c:85426]   --->   Operation 70 'load' 'dense_input_input_s_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 71 [1/1] (1.75ns)   --->   "store i64 100, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 1), align 8" [vlsiModel.c:85448]   --->   Operation 71 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 72 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 2), align 8" [vlsiModel.c:85449]   --->   Operation 72 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 4> <Delay = 3.51>
ST_6 : Operation 73 [1/2] (1.75ns)   --->   "%dense_input_input_s_7 = load i64* %dense_input_input_s_6, align 8" [vlsiModel.c:85425]   --->   Operation 73 'load' 'dense_input_input_s_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 74 [1/1] (1.75ns)   --->   "store i64 %dense_input_input_s_7, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 3), align 8" [vlsiModel.c:85425]   --->   Operation 74 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 75 [1/2] (1.75ns)   --->   "%dense_input_input_s_9 = load i64* %dense_input_input_s_8, align 8" [vlsiModel.c:85426]   --->   Operation 75 'load' 'dense_input_input_s_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 76 [1/1] (1.75ns)   --->   "store i64 %dense_input_input_s_9, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 4), align 8" [vlsiModel.c:85426]   --->   Operation 76 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 77 [1/1] (1.75ns)   --->   "store i64 100, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 0), align 8" [vlsiModel.c:85432]   --->   Operation 77 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 78 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 3), align 8" [vlsiModel.c:85450]   --->   Operation 78 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 79 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 4), align 8" [vlsiModel.c:85451]   --->   Operation 79 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 80 [1/1] (1.75ns)   --->   "store i64 100, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 0), align 8" [vlsiModel.c:85493]   --->   Operation 80 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 5> <Delay = 2.99>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%dense_input_input_n = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_input_input_ndim)" [vlsiModel.c:85420]   --->   Operation 81 'read' 'dense_input_input_n' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%dense_input_input_n_1 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_input_input_numel)" [vlsiModel.c:85421]   --->   Operation 82 'read' 'dense_input_input_n_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 1), align 8" [vlsiModel.c:85433]   --->   Operation 83 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 84 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 2), align 8" [vlsiModel.c:85434]   --->   Operation 84 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 85 [1/1] (1.75ns)   --->   "store i64 50, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 1), align 8" [vlsiModel.c:85494]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 86 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 2), align 8" [vlsiModel.c:85495]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 87 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense(i64 %dense_input_input_n, i64 %dense_input_input_n_1, [5 x i64]* @dense_input_input_sh, [5 x i64]* @dense_kernel_shape, [784 x float]* @dense_input_input_ar)" [vlsiModel.c:85594]   --->   Operation 87 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 1.75>
ST_8 : Operation 88 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 3), align 8" [vlsiModel.c:85435]   --->   Operation 88 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 89 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 4), align 8" [vlsiModel.c:85436]   --->   Operation 89 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 90 [1/1] (1.75ns)   --->   "store i64 50, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 0), align 8" [vlsiModel.c:85478]   --->   Operation 90 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 91 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 3), align 8" [vlsiModel.c:85496]   --->   Operation 91 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 92 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 4), align 8" [vlsiModel.c:85497]   --->   Operation 92 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 93 [1/1] (1.75ns)   --->   "store i64 50, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 0), align 8" [vlsiModel.c:85538]   --->   Operation 93 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense(i64 %dense_input_input_n, i64 %dense_input_input_n_1, [5 x i64]* @dense_input_input_sh, [5 x i64]* @dense_kernel_shape, [784 x float]* @dense_input_input_ar)" [vlsiModel.c:85594]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 2.99>
ST_9 : Operation 95 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 1), align 8" [vlsiModel.c:85479]   --->   Operation 95 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 96 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 2), align 8" [vlsiModel.c:85480]   --->   Operation 96 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 97 [1/1] (1.75ns)   --->   "store i64 25, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 1), align 8" [vlsiModel.c:85539]   --->   Operation 97 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 98 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 2), align 8" [vlsiModel.c:85540]   --->   Operation 98 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%dense_1_output_numel_1 = load i64* @dense_1_output_numel, align 8" [vlsiModel.c:85595]   --->   Operation 99 'load' 'dense_1_output_numel_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%dense_output_ndim_lo = load i64* @dense_output_ndim, align 8" [vlsiModel.c:85595]   --->   Operation 100 'load' 'dense_output_ndim_lo' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%dense_output_numel_l = load i64* @dense_output_numel, align 8" [vlsiModel.c:85595]   --->   Operation 101 'load' 'dense_output_numel_l' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%dense_1_kernel_ndim_s = load i64* @dense_1_kernel_ndim, align 8" [vlsiModel.c:85595]   --->   Operation 102 'load' 'dense_1_kernel_ndim_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%dense_1_kernel_numel_1 = load i64* @dense_1_kernel_numel, align 8" [vlsiModel.c:85595]   --->   Operation 103 'load' 'dense_1_kernel_numel_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%dense_1_bias_numel_l = load i64* @dense_1_bias_numel, align 8" [vlsiModel.c:85595]   --->   Operation 104 'load' 'dense_1_bias_numel_l' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense.3(i64 %dense_1_output_numel_1, i64 %dense_output_ndim_lo, i64 %dense_output_numel_l, [5 x i64]* @dense_output_shape, i64 %dense_1_kernel_ndim_s, i64 %dense_1_kernel_numel_1, [5 x i64]* @dense_1_kernel_shape, i64 %dense_1_bias_numel_l)" [vlsiModel.c:85595]   --->   Operation 105 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 1.75>
ST_10 : Operation 106 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 3), align 8" [vlsiModel.c:85481]   --->   Operation 106 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 107 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 4), align 8" [vlsiModel.c:85482]   --->   Operation 107 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 108 [1/1] (1.75ns)   --->   "store i64 25, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 0), align 8" [vlsiModel.c:85524]   --->   Operation 108 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 109 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 3), align 8" [vlsiModel.c:85541]   --->   Operation 109 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 110 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 4), align 8" [vlsiModel.c:85542]   --->   Operation 110 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 111 [1/1] (1.75ns)   --->   "store i64 25, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 0), align 8" [vlsiModel.c:85568]   --->   Operation 111 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 112 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense.3(i64 %dense_1_output_numel_1, i64 %dense_output_ndim_lo, i64 %dense_output_numel_l, [5 x i64]* @dense_output_shape, i64 %dense_1_kernel_ndim_s, i64 %dense_1_kernel_numel_1, [5 x i64]* @dense_1_kernel_shape, i64 %dense_1_bias_numel_l)" [vlsiModel.c:85595]   --->   Operation 112 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 2.99>
ST_11 : Operation 113 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 1), align 8" [vlsiModel.c:85525]   --->   Operation 113 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 114 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 2), align 8" [vlsiModel.c:85526]   --->   Operation 114 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 115 [1/1] (1.75ns)   --->   "store i64 10, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 1), align 8" [vlsiModel.c:85569]   --->   Operation 115 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 116 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 2), align 8" [vlsiModel.c:85570]   --->   Operation 116 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%dense_2_output_numel_1 = load i64* @dense_2_output_numel, align 8" [vlsiModel.c:85596]   --->   Operation 117 'load' 'dense_2_output_numel_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%dense_1_output_ndim_s = load i64* @dense_1_output_ndim, align 8" [vlsiModel.c:85596]   --->   Operation 118 'load' 'dense_1_output_ndim_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%dense_1_output_numel_2 = load i64* @dense_1_output_numel, align 8" [vlsiModel.c:85596]   --->   Operation 119 'load' 'dense_1_output_numel_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%dense_2_kernel_ndim_s = load i64* @dense_2_kernel_ndim, align 8" [vlsiModel.c:85596]   --->   Operation 120 'load' 'dense_2_kernel_ndim_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%dense_2_kernel_numel_1 = load i64* @dense_2_kernel_numel, align 8" [vlsiModel.c:85596]   --->   Operation 121 'load' 'dense_2_kernel_numel_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%dense_2_bias_numel_l = load i64* @dense_2_bias_numel, align 8" [vlsiModel.c:85596]   --->   Operation 122 'load' 'dense_2_bias_numel_l' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense.2(i64 %dense_2_output_numel_1, i64 %dense_1_output_ndim_s, i64 %dense_1_output_numel_2, [5 x i64]* @dense_1_output_shape, i64 %dense_2_kernel_ndim_s, i64 %dense_2_kernel_numel_1, [5 x i64]* @dense_2_kernel_shape, i64 %dense_2_bias_numel_l)" [vlsiModel.c:85596]   --->   Operation 123 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 1.75>
ST_12 : Operation 124 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 3), align 8" [vlsiModel.c:85527]   --->   Operation 124 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 125 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 4), align 8" [vlsiModel.c:85528]   --->   Operation 125 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 126 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 3), align 8" [vlsiModel.c:85571]   --->   Operation 126 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 127 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 4), align 8" [vlsiModel.c:85572]   --->   Operation 127 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 128 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense.2(i64 %dense_2_output_numel_1, i64 %dense_1_output_ndim_s, i64 %dense_1_output_numel_2, [5 x i64]* @dense_1_output_shape, i64 %dense_2_kernel_ndim_s, i64 %dense_2_kernel_numel_1, [5 x i64]* @dense_2_kernel_shape, i64 %dense_2_bias_numel_l)" [vlsiModel.c:85596]   --->   Operation 128 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 2.99>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%dense_2_output_ndim_s = load i64* @dense_2_output_ndim, align 8" [vlsiModel.c:85597]   --->   Operation 129 'load' 'dense_2_output_ndim_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%dense_2_output_numel_2 = load i64* @dense_2_output_numel, align 8" [vlsiModel.c:85597]   --->   Operation 130 'load' 'dense_2_output_numel_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%dense_3_kernel_ndim_s = load i64* @dense_3_kernel_ndim, align 8" [vlsiModel.c:85597]   --->   Operation 131 'load' 'dense_3_kernel_ndim_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%dense_3_kernel_numel_1 = load i64* @dense_3_kernel_numel, align 8" [vlsiModel.c:85597]   --->   Operation 132 'load' 'dense_3_kernel_numel_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%dense_3_bias_numel_l = load i64* @dense_3_bias_numel, align 8" [vlsiModel.c:85597]   --->   Operation 133 'load' 'dense_3_bias_numel_l' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense.1(i64 %dense_2_output_ndim_s, i64 %dense_2_output_numel_2, [5 x i64]* @dense_2_output_shape, i64 %dense_3_kernel_ndim_s, i64 %dense_3_kernel_numel_1, [5 x i64]* @dense_3_kernel_shape, i64 %dense_3_bias_numel_l, [10 x float]* @dense_3_output_array_r)" [vlsiModel.c:85597]   --->   Operation 134 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 1.35>
ST_14 : Operation 135 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense.1(i64 %dense_2_output_ndim_s, i64 %dense_2_output_numel_2, [5 x i64]* @dense_2_output_shape, i64 %dense_3_kernel_ndim_s, i64 %dense_3_kernel_numel_1, [5 x i64]* @dense_3_kernel_shape, i64 %dense_3_bias_numel_l, [10 x float]* @dense_3_output_array_r)" [vlsiModel.c:85597]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 136 [1/1] (1.35ns)   --->   "br label %4" [vlsiModel.c:85599]   --->   Operation 136 'br' <Predicate = true> <Delay = 1.35>

State 15 <SV = 13> <Delay = 1.75>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%z2 = phi i4 [ 0, %3 ], [ %z2_1, %5 ]"   --->   Operation 137 'phi' 'z2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%z2_cast1 = zext i4 %z2 to i64" [vlsiModel.c:85599]   --->   Operation 138 'zext' 'z2_cast1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (1.21ns)   --->   "%tmp_2 = icmp eq i4 %z2, -6" [vlsiModel.c:85599]   --->   Operation 139 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 140 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (1.49ns)   --->   "%z2_1 = add i4 %z2, 1" [vlsiModel.c:85599]   --->   Operation 141 'add' 'z2_1' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %6, label %5" [vlsiModel.c:85599]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%dense_3_output_array_1 = getelementptr inbounds [10 x float]* @dense_3_output_array_r, i64 0, i64 %z2_cast1" [vlsiModel.c:85601]   --->   Operation 143 'getelementptr' 'dense_3_output_array_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_15 : Operation 144 [2/2] (1.75ns)   --->   "%dense_3_output_array_2 = load float* %dense_3_output_array_1, align 4" [vlsiModel.c:85601]   --->   Operation 144 'load' 'dense_3_output_array_2' <Predicate = (!tmp_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "ret void" [vlsiModel.c:85603]   --->   Operation 145 'ret' <Predicate = (tmp_2)> <Delay = 0.00>

State 16 <SV = 14> <Delay = 4.52>
ST_16 : Operation 146 [1/2] (1.75ns)   --->   "%dense_3_output_array_2 = load float* %dense_3_output_array_1, align 4" [vlsiModel.c:85601]   --->   Operation 146 'load' 'dense_3_output_array_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%dense_3_output_arra = getelementptr [784 x float]* %dense_3_output_array, i64 0, i64 %z2_cast1" [vlsiModel.c:85601]   --->   Operation 147 'getelementptr' 'dense_3_output_arra' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (2.77ns)   --->   "store float %dense_3_output_array_2, float* %dense_3_output_arra, align 4" [vlsiModel.c:85601]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "br label %4" [vlsiModel.c:85599]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_input_input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_input_input_ndim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_input_input_numel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_input_input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ dense_3_output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_3_output_ndim]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_3_output_numel]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_3_output_shape]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ dense_input_input_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_output_ndim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_output_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_1_output_ndim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_1_output_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_1_kernel_ndim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_1_kernel_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_1_bias_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_2_output_ndim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_2_output_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_2_kernel_ndim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_2_kernel_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_2_bias_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_3_kernel_ndim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_3_kernel_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_3_bias_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_output_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_kernel_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_bias_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_input_input_sh]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_kernel_shape]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_1_output_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_1_kernel_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_1_bias_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_1_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_output_shape]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_1_kernel_shape]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_2_output_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_2_kernel_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_2_bias_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_2_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_1_output_shape]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_2_kernel_shape]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_3_kernel_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_3_bias_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_3_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_3_output_numel_r]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_none:ce=0
Port [ dense_2_output_shape]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_3_kernel_shape]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_3_output_array_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_17            (specbitsmap      ) [ 00000000000000000]
StgValue_18            (specbitsmap      ) [ 00000000000000000]
StgValue_19            (specbitsmap      ) [ 00000000000000000]
StgValue_20            (specbitsmap      ) [ 00000000000000000]
StgValue_21            (specbitsmap      ) [ 00000000000000000]
StgValue_22            (specbitsmap      ) [ 00000000000000000]
StgValue_23            (specbitsmap      ) [ 00000000000000000]
StgValue_24            (specbitsmap      ) [ 00000000000000000]
StgValue_25            (spectopmodule    ) [ 00000000000000000]
StgValue_26            (br               ) [ 01110000000000000]
z1                     (phi              ) [ 00100000000000000]
z1_cast2               (zext             ) [ 00010000000000000]
tmp                    (icmp             ) [ 00110000000000000]
empty                  (speclooptripcount) [ 00000000000000000]
z1_1                   (add              ) [ 01110000000000000]
StgValue_32            (br               ) [ 00000000000000000]
dense_input_input_a    (getelementptr    ) [ 00010000000000000]
dense_input_input_s    (getelementptr    ) [ 00001000000000000]
StgValue_37            (store            ) [ 00000000000000000]
StgValue_38            (store            ) [ 00000000000000000]
StgValue_39            (store            ) [ 00000000000000000]
StgValue_40            (store            ) [ 00000000000000000]
StgValue_41            (store            ) [ 00000000000000000]
StgValue_42            (store            ) [ 00000000000000000]
StgValue_43            (store            ) [ 00000000000000000]
StgValue_44            (store            ) [ 00000000000000000]
StgValue_45            (store            ) [ 00000000000000000]
StgValue_46            (store            ) [ 00000000000000000]
StgValue_47            (store            ) [ 00000000000000000]
StgValue_48            (store            ) [ 00000000000000000]
StgValue_49            (store            ) [ 00000000000000000]
StgValue_50            (store            ) [ 00000000000000000]
StgValue_51            (store            ) [ 00000000000000000]
dense_input_input_a_1  (load             ) [ 00000000000000000]
dense_input_input_ar_1 (getelementptr    ) [ 00000000000000000]
StgValue_54            (store            ) [ 00000000000000000]
StgValue_55            (br               ) [ 01110000000000000]
dense_input_input_s_1  (load             ) [ 00000000000000000]
StgValue_57            (store            ) [ 00000000000000000]
dense_input_input_s_2  (getelementptr    ) [ 00000100000000000]
dense_input_input_s_4  (getelementptr    ) [ 00000100000000000]
StgValue_62            (store            ) [ 00000000000000000]
dense_input_input_s_3  (load             ) [ 00000000000000000]
StgValue_64            (store            ) [ 00000000000000000]
dense_input_input_s_5  (load             ) [ 00000000000000000]
StgValue_66            (store            ) [ 00000000000000000]
dense_input_input_s_6  (getelementptr    ) [ 00000010000000000]
dense_input_input_s_8  (getelementptr    ) [ 00000010000000000]
StgValue_71            (store            ) [ 00000000000000000]
StgValue_72            (store            ) [ 00000000000000000]
dense_input_input_s_7  (load             ) [ 00000000000000000]
StgValue_74            (store            ) [ 00000000000000000]
dense_input_input_s_9  (load             ) [ 00000000000000000]
StgValue_76            (store            ) [ 00000000000000000]
StgValue_77            (store            ) [ 00000000000000000]
StgValue_78            (store            ) [ 00000000000000000]
StgValue_79            (store            ) [ 00000000000000000]
StgValue_80            (store            ) [ 00000000000000000]
dense_input_input_n    (read             ) [ 00000000100000000]
dense_input_input_n_1  (read             ) [ 00000000100000000]
StgValue_83            (store            ) [ 00000000000000000]
StgValue_84            (store            ) [ 00000000000000000]
StgValue_85            (store            ) [ 00000000000000000]
StgValue_86            (store            ) [ 00000000000000000]
StgValue_88            (store            ) [ 00000000000000000]
StgValue_89            (store            ) [ 00000000000000000]
StgValue_90            (store            ) [ 00000000000000000]
StgValue_91            (store            ) [ 00000000000000000]
StgValue_92            (store            ) [ 00000000000000000]
StgValue_93            (store            ) [ 00000000000000000]
StgValue_94            (call             ) [ 00000000000000000]
StgValue_95            (store            ) [ 00000000000000000]
StgValue_96            (store            ) [ 00000000000000000]
StgValue_97            (store            ) [ 00000000000000000]
StgValue_98            (store            ) [ 00000000000000000]
dense_1_output_numel_1 (load             ) [ 00000000001000000]
dense_output_ndim_lo   (load             ) [ 00000000001000000]
dense_output_numel_l   (load             ) [ 00000000001000000]
dense_1_kernel_ndim_s  (load             ) [ 00000000001000000]
dense_1_kernel_numel_1 (load             ) [ 00000000001000000]
dense_1_bias_numel_l   (load             ) [ 00000000001000000]
StgValue_106           (store            ) [ 00000000000000000]
StgValue_107           (store            ) [ 00000000000000000]
StgValue_108           (store            ) [ 00000000000000000]
StgValue_109           (store            ) [ 00000000000000000]
StgValue_110           (store            ) [ 00000000000000000]
StgValue_111           (store            ) [ 00000000000000000]
StgValue_112           (call             ) [ 00000000000000000]
StgValue_113           (store            ) [ 00000000000000000]
StgValue_114           (store            ) [ 00000000000000000]
StgValue_115           (store            ) [ 00000000000000000]
StgValue_116           (store            ) [ 00000000000000000]
dense_2_output_numel_1 (load             ) [ 00000000000010000]
dense_1_output_ndim_s  (load             ) [ 00000000000010000]
dense_1_output_numel_2 (load             ) [ 00000000000010000]
dense_2_kernel_ndim_s  (load             ) [ 00000000000010000]
dense_2_kernel_numel_1 (load             ) [ 00000000000010000]
dense_2_bias_numel_l   (load             ) [ 00000000000010000]
StgValue_124           (store            ) [ 00000000000000000]
StgValue_125           (store            ) [ 00000000000000000]
StgValue_126           (store            ) [ 00000000000000000]
StgValue_127           (store            ) [ 00000000000000000]
StgValue_128           (call             ) [ 00000000000000000]
dense_2_output_ndim_s  (load             ) [ 00000000000000100]
dense_2_output_numel_2 (load             ) [ 00000000000000100]
dense_3_kernel_ndim_s  (load             ) [ 00000000000000100]
dense_3_kernel_numel_1 (load             ) [ 00000000000000100]
dense_3_bias_numel_l   (load             ) [ 00000000000000100]
StgValue_135           (call             ) [ 00000000000000000]
StgValue_136           (br               ) [ 00000000000000111]
z2                     (phi              ) [ 00000000000000010]
z2_cast1               (zext             ) [ 00000000000000001]
tmp_2                  (icmp             ) [ 00000000000000011]
empty_7                (speclooptripcount) [ 00000000000000000]
z2_1                   (add              ) [ 00000000000000111]
StgValue_142           (br               ) [ 00000000000000000]
dense_3_output_array_1 (getelementptr    ) [ 00000000000000001]
StgValue_145           (ret              ) [ 00000000000000000]
dense_3_output_array_2 (load             ) [ 00000000000000000]
dense_3_output_arra    (getelementptr    ) [ 00000000000000000]
StgValue_148           (store            ) [ 00000000000000000]
StgValue_149           (br               ) [ 00000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_input_input_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_input_input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_input_input_ndim">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_input_input_ndim"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_input_input_numel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_input_input_numel"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_input_input_shape">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_input_input_shape"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_3_output_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_3_output_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_3_output_ndim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_3_output_ndim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_3_output_numel">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_3_output_numel"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_3_output_shape">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_3_output_shape"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_input_input_ar">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_input_input_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_output_ndim">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_output_ndim"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_output_numel">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_output_numel"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_1_output_ndim">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_output_ndim"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_1_output_numel">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_output_numel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dense_1_kernel_ndim">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_kernel_ndim"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dense_1_kernel_numel">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_kernel_numel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dense_1_bias_numel">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias_numel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_2_output_ndim">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_output_ndim"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dense_2_output_numel">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_output_numel"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dense_2_kernel_ndim">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_kernel_ndim"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dense_2_kernel_numel">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_kernel_numel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dense_2_bias_numel">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias_numel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dense_3_kernel_ndim">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_3_kernel_ndim"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dense_3_kernel_numel">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_3_kernel_numel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dense_3_bias_numel">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_3_bias_numel"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dense_output_array">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dense_kernel_array">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dense_bias_array">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dense_fwork">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dense_input_input_sh">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_input_input_sh"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dense_kernel_shape">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_kernel_shape"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dense_1_output_array">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dense_1_kernel_array">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dense_1_bias_array">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dense_1_fwork">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="dense_output_shape">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_output_shape"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="dense_1_kernel_shape">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_kernel_shape"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="dense_2_output_array">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="dense_2_kernel_array">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dense_2_bias_array">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="dense_2_fwork">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="dense_1_output_shape">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_output_shape"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="dense_2_kernel_shape">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_kernel_shape"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="dense_3_kernel_array">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_3_kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="dense_3_bias_array">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_3_bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="dense_3_fwork">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_3_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="dense_3_output_numel_r">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_3_output_numel_r"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="dense_2_output_shape">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_output_shape"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="dense_3_kernel_shape">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_3_kernel_shape"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="dense_3_output_array_r">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_3_output_array_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlsiModel_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dense"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dense.3"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dense.2"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dense.1"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1004" name="dense_input_input_n_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_input_input_n/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="dense_input_input_n_1_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_input_input_n_1/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="dense_input_input_a_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="10" slack="0"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_input_input_a/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_input_input_a_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="dense_input_input_s_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_input_input_s/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="0"/>
<pin id="311" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="312" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="313" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="64" slack="0"/>
<pin id="314" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_input_input_s_1/2 dense_input_input_s_3/4 dense_input_input_s_5/4 dense_input_input_s_7/5 dense_input_input_s_9/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="dense_input_input_ar_1_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="10" slack="1"/>
<pin id="277" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_input_input_ar_1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="StgValue_54_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="0" index="2" bw="0" slack="0"/>
<pin id="324" dir="0" index="4" bw="64" slack="0"/>
<pin id="325" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="326" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="327" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/4 StgValue_64/5 StgValue_66/5 StgValue_74/6 StgValue_76/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="dense_input_input_s_2_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_input_input_s_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="dense_input_input_s_4_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_input_input_s_4/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="0" index="2" bw="0" slack="0"/>
<pin id="350" dir="0" index="4" bw="64" slack="0"/>
<pin id="351" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="352" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="353" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/4 StgValue_71/5 StgValue_72/5 StgValue_78/6 StgValue_79/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="dense_input_input_s_6_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="3" slack="0"/>
<pin id="334" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_input_input_s_6/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="dense_input_input_s_8_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_input_input_s_8/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="0"/>
<pin id="361" dir="0" index="2" bw="0" slack="0"/>
<pin id="377" dir="0" index="4" bw="64" slack="0"/>
<pin id="378" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="379" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="380" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/6 StgValue_83/7 StgValue_84/7 StgValue_88/8 StgValue_89/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="0" index="2" bw="0" slack="0"/>
<pin id="385" dir="0" index="4" bw="64" slack="0"/>
<pin id="386" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="387" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="388" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/6 StgValue_85/7 StgValue_86/7 StgValue_91/8 StgValue_92/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="0"/>
<pin id="395" dir="0" index="1" bw="64" slack="0"/>
<pin id="396" dir="0" index="2" bw="0" slack="0"/>
<pin id="412" dir="0" index="4" bw="64" slack="0"/>
<pin id="413" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="414" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="415" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_90/8 StgValue_95/9 StgValue_96/9 StgValue_106/10 StgValue_107/10 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="0" index="1" bw="64" slack="0"/>
<pin id="406" dir="0" index="2" bw="0" slack="0"/>
<pin id="420" dir="0" index="4" bw="64" slack="0"/>
<pin id="421" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="422" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="423" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/8 StgValue_97/9 StgValue_98/9 StgValue_109/10 StgValue_110/10 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="0"/>
<pin id="431" dir="0" index="2" bw="0" slack="0"/>
<pin id="447" dir="0" index="4" bw="64" slack="0"/>
<pin id="448" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="449" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="450" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_108/10 StgValue_113/11 StgValue_114/11 StgValue_124/12 StgValue_125/12 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="0" index="1" bw="64" slack="0"/>
<pin id="441" dir="0" index="2" bw="0" slack="0"/>
<pin id="455" dir="0" index="4" bw="64" slack="0"/>
<pin id="456" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="457" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="458" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_111/10 StgValue_115/11 StgValue_116/11 StgValue_126/12 StgValue_127/12 "/>
</bind>
</comp>

<comp id="466" class="1004" name="dense_3_output_array_1_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="4" slack="0"/>
<pin id="470" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_3_output_array_1/15 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_access_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_3_output_array_2/15 "/>
</bind>
</comp>

<comp id="479" class="1004" name="dense_3_output_arra_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="4" slack="1"/>
<pin id="483" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_3_output_arra/16 "/>
</bind>
</comp>

<comp id="486" class="1004" name="StgValue_148_access_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/16 "/>
</bind>
</comp>

<comp id="493" class="1005" name="z1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="1"/>
<pin id="495" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="z1 (phireg) "/>
</bind>
</comp>

<comp id="497" class="1004" name="z1_phi_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="10" slack="0"/>
<pin id="501" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z1/2 "/>
</bind>
</comp>

<comp id="504" class="1005" name="z2_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="1"/>
<pin id="506" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="z2 (phireg) "/>
</bind>
</comp>

<comp id="508" class="1004" name="z2_phi_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="4" slack="0"/>
<pin id="512" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z2/15 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_k2c_dense_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="0" slack="0"/>
<pin id="517" dir="0" index="1" bw="64" slack="0"/>
<pin id="518" dir="0" index="2" bw="64" slack="0"/>
<pin id="519" dir="0" index="3" bw="64" slack="0"/>
<pin id="520" dir="0" index="4" bw="64" slack="0"/>
<pin id="521" dir="0" index="5" bw="64" slack="0"/>
<pin id="522" dir="0" index="6" bw="64" slack="0"/>
<pin id="523" dir="0" index="7" bw="64" slack="0"/>
<pin id="524" dir="0" index="8" bw="32" slack="0"/>
<pin id="525" dir="0" index="9" bw="32" slack="0"/>
<pin id="526" dir="0" index="10" bw="32" slack="0"/>
<pin id="527" dir="0" index="11" bw="32" slack="0"/>
<pin id="528" dir="0" index="12" bw="32" slack="0"/>
<pin id="529" dir="0" index="13" bw="64" slack="0"/>
<pin id="530" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_134/13 "/>
</bind>
</comp>

<comp id="540" class="1004" name="grp_k2c_dense_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="0" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="0"/>
<pin id="543" dir="0" index="2" bw="64" slack="0"/>
<pin id="544" dir="0" index="3" bw="64" slack="0"/>
<pin id="545" dir="0" index="4" bw="64" slack="0"/>
<pin id="546" dir="0" index="5" bw="64" slack="0"/>
<pin id="547" dir="0" index="6" bw="64" slack="0"/>
<pin id="548" dir="0" index="7" bw="64" slack="0"/>
<pin id="549" dir="0" index="8" bw="64" slack="0"/>
<pin id="550" dir="0" index="9" bw="32" slack="0"/>
<pin id="551" dir="0" index="10" bw="32" slack="0"/>
<pin id="552" dir="0" index="11" bw="32" slack="0"/>
<pin id="553" dir="0" index="12" bw="32" slack="0"/>
<pin id="554" dir="0" index="13" bw="32" slack="0"/>
<pin id="555" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_105/9 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_k2c_dense_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="0" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="0" index="2" bw="64" slack="0"/>
<pin id="568" dir="0" index="3" bw="64" slack="0"/>
<pin id="569" dir="0" index="4" bw="64" slack="0"/>
<pin id="570" dir="0" index="5" bw="64" slack="0"/>
<pin id="571" dir="0" index="6" bw="64" slack="0"/>
<pin id="572" dir="0" index="7" bw="64" slack="0"/>
<pin id="573" dir="0" index="8" bw="64" slack="0"/>
<pin id="574" dir="0" index="9" bw="32" slack="0"/>
<pin id="575" dir="0" index="10" bw="32" slack="0"/>
<pin id="576" dir="0" index="11" bw="32" slack="0"/>
<pin id="577" dir="0" index="12" bw="32" slack="0"/>
<pin id="578" dir="0" index="13" bw="32" slack="0"/>
<pin id="579" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_123/11 "/>
</bind>
</comp>

<comp id="588" class="1004" name="grp_k2c_dense_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="0" slack="0"/>
<pin id="590" dir="0" index="1" bw="64" slack="0"/>
<pin id="591" dir="0" index="2" bw="64" slack="0"/>
<pin id="592" dir="0" index="3" bw="64" slack="0"/>
<pin id="593" dir="0" index="4" bw="64" slack="0"/>
<pin id="594" dir="0" index="5" bw="32" slack="0"/>
<pin id="595" dir="0" index="6" bw="32" slack="0"/>
<pin id="596" dir="0" index="7" bw="32" slack="0"/>
<pin id="597" dir="0" index="8" bw="32" slack="0"/>
<pin id="598" dir="0" index="9" bw="32" slack="0"/>
<pin id="599" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_87/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_output_numel_1/9 dense_1_output_numel_2/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_output_numel_1/11 dense_2_output_numel_2/13 "/>
</bind>
</comp>

<comp id="622" class="1005" name="reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="1"/>
<pin id="624" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_output_numel_1 dense_1_output_numel_2 "/>
</bind>
</comp>

<comp id="628" class="1005" name="reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="1"/>
<pin id="630" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_output_numel_1 dense_2_output_numel_2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="z1_cast2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="z1_cast2/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="0" index="1" bw="10" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="z1_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="10" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z1_1/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="StgValue_37_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="64" slack="0"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="StgValue_38_store_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="64" slack="0"/>
<pin id="660" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="StgValue_39_store_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="64" slack="0"/>
<pin id="666" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="StgValue_40_store_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="7" slack="0"/>
<pin id="671" dir="0" index="1" bw="64" slack="0"/>
<pin id="672" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="StgValue_41_store_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="0"/>
<pin id="677" dir="0" index="1" bw="64" slack="0"/>
<pin id="678" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="StgValue_42_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="14" slack="0"/>
<pin id="683" dir="0" index="1" bw="64" slack="0"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="StgValue_43_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="7" slack="0"/>
<pin id="689" dir="0" index="1" bw="64" slack="0"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="StgValue_44_store_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="64" slack="0"/>
<pin id="696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="StgValue_45_store_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="0"/>
<pin id="701" dir="0" index="1" bw="64" slack="0"/>
<pin id="702" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="StgValue_46_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="0"/>
<pin id="707" dir="0" index="1" bw="64" slack="0"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="StgValue_47_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="12" slack="0"/>
<pin id="713" dir="0" index="1" bw="64" slack="0"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="StgValue_48_store_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="0"/>
<pin id="719" dir="0" index="1" bw="64" slack="0"/>
<pin id="720" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="StgValue_49_store_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="3" slack="0"/>
<pin id="725" dir="0" index="1" bw="64" slack="0"/>
<pin id="726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/2 "/>
</bind>
</comp>

<comp id="729" class="1004" name="StgValue_50_store_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="9" slack="0"/>
<pin id="731" dir="0" index="1" bw="64" slack="0"/>
<pin id="732" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="StgValue_51_store_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="5" slack="0"/>
<pin id="737" dir="0" index="1" bw="64" slack="0"/>
<pin id="738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="dense_output_ndim_lo_load_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="0"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_output_ndim_lo/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="dense_output_numel_l_load_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="0"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_output_numel_l/9 "/>
</bind>
</comp>

<comp id="751" class="1004" name="dense_1_kernel_ndim_s_load_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_kernel_ndim_s/9 "/>
</bind>
</comp>

<comp id="756" class="1004" name="dense_1_kernel_numel_1_load_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="0"/>
<pin id="758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_kernel_numel_1/9 "/>
</bind>
</comp>

<comp id="761" class="1004" name="dense_1_bias_numel_l_load_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_bias_numel_l/9 "/>
</bind>
</comp>

<comp id="766" class="1004" name="dense_1_output_ndim_s_load_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="0"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_output_ndim_s/11 "/>
</bind>
</comp>

<comp id="771" class="1004" name="dense_2_kernel_ndim_s_load_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="0"/>
<pin id="773" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_kernel_ndim_s/11 "/>
</bind>
</comp>

<comp id="776" class="1004" name="dense_2_kernel_numel_1_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="0"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_kernel_numel_1/11 "/>
</bind>
</comp>

<comp id="781" class="1004" name="dense_2_bias_numel_l_load_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="64" slack="0"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_bias_numel_l/11 "/>
</bind>
</comp>

<comp id="786" class="1004" name="dense_2_output_ndim_s_load_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="64" slack="0"/>
<pin id="788" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_output_ndim_s/13 "/>
</bind>
</comp>

<comp id="791" class="1004" name="dense_3_kernel_ndim_s_load_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="64" slack="0"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_3_kernel_ndim_s/13 "/>
</bind>
</comp>

<comp id="796" class="1004" name="dense_3_kernel_numel_1_load_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="0"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_3_kernel_numel_1/13 "/>
</bind>
</comp>

<comp id="801" class="1004" name="dense_3_bias_numel_l_load_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="0"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_3_bias_numel_l/13 "/>
</bind>
</comp>

<comp id="806" class="1004" name="z2_cast1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="4" slack="0"/>
<pin id="808" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="z2_cast1/15 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="0"/>
<pin id="813" dir="0" index="1" bw="4" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="817" class="1004" name="z2_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="4" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z2_1/15 "/>
</bind>
</comp>

<comp id="823" class="1005" name="z1_cast2_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="64" slack="1"/>
<pin id="825" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z1_cast2 "/>
</bind>
</comp>

<comp id="831" class="1005" name="z1_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="10" slack="0"/>
<pin id="833" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="z1_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="dense_input_input_a_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="10" slack="1"/>
<pin id="838" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dense_input_input_a "/>
</bind>
</comp>

<comp id="841" class="1005" name="dense_input_input_s_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="3" slack="1"/>
<pin id="843" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dense_input_input_s "/>
</bind>
</comp>

<comp id="846" class="1005" name="dense_input_input_s_2_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="3" slack="1"/>
<pin id="848" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dense_input_input_s_2 "/>
</bind>
</comp>

<comp id="851" class="1005" name="dense_input_input_s_4_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="3" slack="1"/>
<pin id="853" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dense_input_input_s_4 "/>
</bind>
</comp>

<comp id="856" class="1005" name="dense_input_input_s_6_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="3" slack="1"/>
<pin id="858" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dense_input_input_s_6 "/>
</bind>
</comp>

<comp id="861" class="1005" name="dense_input_input_s_8_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="3" slack="1"/>
<pin id="863" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dense_input_input_s_8 "/>
</bind>
</comp>

<comp id="866" class="1005" name="dense_input_input_n_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="64" slack="1"/>
<pin id="868" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_input_input_n "/>
</bind>
</comp>

<comp id="871" class="1005" name="dense_input_input_n_1_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="64" slack="1"/>
<pin id="873" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_input_input_n_1 "/>
</bind>
</comp>

<comp id="876" class="1005" name="dense_output_ndim_lo_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="64" slack="1"/>
<pin id="878" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_output_ndim_lo "/>
</bind>
</comp>

<comp id="881" class="1005" name="dense_output_numel_l_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="64" slack="1"/>
<pin id="883" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_output_numel_l "/>
</bind>
</comp>

<comp id="886" class="1005" name="dense_1_kernel_ndim_s_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="64" slack="1"/>
<pin id="888" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_kernel_ndim_s "/>
</bind>
</comp>

<comp id="891" class="1005" name="dense_1_kernel_numel_1_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="64" slack="1"/>
<pin id="893" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_kernel_numel_1 "/>
</bind>
</comp>

<comp id="896" class="1005" name="dense_1_bias_numel_l_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="64" slack="1"/>
<pin id="898" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_numel_l "/>
</bind>
</comp>

<comp id="901" class="1005" name="dense_1_output_ndim_s_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="1"/>
<pin id="903" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_output_ndim_s "/>
</bind>
</comp>

<comp id="906" class="1005" name="dense_2_kernel_ndim_s_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="64" slack="1"/>
<pin id="908" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_kernel_ndim_s "/>
</bind>
</comp>

<comp id="911" class="1005" name="dense_2_kernel_numel_1_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="64" slack="1"/>
<pin id="913" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_kernel_numel_1 "/>
</bind>
</comp>

<comp id="916" class="1005" name="dense_2_bias_numel_l_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="64" slack="1"/>
<pin id="918" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_numel_l "/>
</bind>
</comp>

<comp id="921" class="1005" name="dense_2_output_ndim_s_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="64" slack="1"/>
<pin id="923" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_output_ndim_s "/>
</bind>
</comp>

<comp id="926" class="1005" name="dense_3_kernel_ndim_s_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="64" slack="1"/>
<pin id="928" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_3_kernel_ndim_s "/>
</bind>
</comp>

<comp id="931" class="1005" name="dense_3_kernel_numel_1_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="64" slack="1"/>
<pin id="933" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_3_kernel_numel_1 "/>
</bind>
</comp>

<comp id="936" class="1005" name="dense_3_bias_numel_l_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="64" slack="1"/>
<pin id="938" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_3_bias_numel_l "/>
</bind>
</comp>

<comp id="941" class="1005" name="z2_cast1_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="64" slack="1"/>
<pin id="943" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z2_cast1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="z2_1_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="4" slack="0"/>
<pin id="951" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="z2_1 "/>
</bind>
</comp>

<comp id="954" class="1005" name="dense_3_output_array_1_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="4" slack="1"/>
<pin id="956" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_3_output_array_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="238"><net_src comp="162" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="162" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="114" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="114" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="114" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="16" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="114" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="253" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="273" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="292"><net_src comp="267" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="134" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="6" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="114" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="116" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="302"><net_src comp="294" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="308"><net_src comp="6" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="114" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="122" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="321"><net_src comp="110" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="136" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="138" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="328"><net_src comp="267" pin="7"/><net_sink comp="287" pin=4"/></net>

<net id="329"><net_src comp="140" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="335"><net_src comp="6" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="114" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="142" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="338"><net_src comp="330" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="344"><net_src comp="6" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="114" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="144" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="347"><net_src comp="339" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="348"><net_src comp="118" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="349"><net_src comp="146" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="354"><net_src comp="116" pin="0"/><net_sink comp="316" pin=4"/></net>

<net id="355"><net_src comp="148" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="356"><net_src comp="150" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="357"><net_src comp="152" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="363"><net_src comp="118" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="154" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="156" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="366"><net_src comp="116" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="367"><net_src comp="158" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="373"><net_src comp="118" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="160" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="116" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="376"><net_src comp="164" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="381"><net_src comp="116" pin="0"/><net_sink comp="358" pin=4"/></net>

<net id="382"><net_src comp="166" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="383"><net_src comp="120" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="384"><net_src comp="168" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="389"><net_src comp="116" pin="0"/><net_sink comp="368" pin=4"/></net>

<net id="390"><net_src comp="170" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="391"><net_src comp="174" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="392"><net_src comp="176" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="398"><net_src comp="120" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="178" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="180" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="401"><net_src comp="116" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="402"><net_src comp="182" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="408"><net_src comp="120" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="184" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="116" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="411"><net_src comp="186" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="416"><net_src comp="116" pin="0"/><net_sink comp="393" pin=4"/></net>

<net id="417"><net_src comp="188" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="418"><net_src comp="126" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="419"><net_src comp="190" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="424"><net_src comp="116" pin="0"/><net_sink comp="403" pin=4"/></net>

<net id="425"><net_src comp="192" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="426"><net_src comp="196" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="427"><net_src comp="198" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="433"><net_src comp="126" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="200" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="202" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="436"><net_src comp="116" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="437"><net_src comp="204" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="443"><net_src comp="126" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="206" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="116" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="446"><net_src comp="208" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="451"><net_src comp="116" pin="0"/><net_sink comp="428" pin=4"/></net>

<net id="452"><net_src comp="210" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="453"><net_src comp="132" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="454"><net_src comp="212" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="459"><net_src comp="116" pin="0"/><net_sink comp="438" pin=4"/></net>

<net id="460"><net_src comp="214" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="461"><net_src comp="218" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="462"><net_src comp="220" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="463"><net_src comp="222" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="464"><net_src comp="116" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="465"><net_src comp="224" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="471"><net_src comp="96" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="114" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="466" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="484"><net_src comp="8" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="114" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="473" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="479" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="104" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="228" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="531"><net_src comp="226" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="532"><net_src comp="92" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="533"><net_src comp="94" pin="0"/><net_sink comp="515" pin=6"/></net>

<net id="534"><net_src comp="96" pin="0"/><net_sink comp="515" pin=8"/></net>

<net id="535"><net_src comp="72" pin="0"/><net_sink comp="515" pin=9"/></net>

<net id="536"><net_src comp="84" pin="0"/><net_sink comp="515" pin=10"/></net>

<net id="537"><net_src comp="86" pin="0"/><net_sink comp="515" pin=11"/></net>

<net id="538"><net_src comp="88" pin="0"/><net_sink comp="515" pin=12"/></net>

<net id="539"><net_src comp="90" pin="0"/><net_sink comp="515" pin=13"/></net>

<net id="556"><net_src comp="194" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="557"><net_src comp="68" pin="0"/><net_sink comp="540" pin=4"/></net>

<net id="558"><net_src comp="70" pin="0"/><net_sink comp="540" pin=7"/></net>

<net id="559"><net_src comp="60" pin="0"/><net_sink comp="540" pin=9"/></net>

<net id="560"><net_src comp="48" pin="0"/><net_sink comp="540" pin=10"/></net>

<net id="561"><net_src comp="62" pin="0"/><net_sink comp="540" pin=11"/></net>

<net id="562"><net_src comp="64" pin="0"/><net_sink comp="540" pin=12"/></net>

<net id="563"><net_src comp="66" pin="0"/><net_sink comp="540" pin=13"/></net>

<net id="580"><net_src comp="216" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="581"><net_src comp="80" pin="0"/><net_sink comp="564" pin=4"/></net>

<net id="582"><net_src comp="82" pin="0"/><net_sink comp="564" pin=7"/></net>

<net id="583"><net_src comp="72" pin="0"/><net_sink comp="564" pin=9"/></net>

<net id="584"><net_src comp="60" pin="0"/><net_sink comp="564" pin=10"/></net>

<net id="585"><net_src comp="74" pin="0"/><net_sink comp="564" pin=11"/></net>

<net id="586"><net_src comp="76" pin="0"/><net_sink comp="564" pin=12"/></net>

<net id="587"><net_src comp="78" pin="0"/><net_sink comp="564" pin=13"/></net>

<net id="600"><net_src comp="172" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="601"><net_src comp="234" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="602"><net_src comp="240" pin="2"/><net_sink comp="588" pin=2"/></net>

<net id="603"><net_src comp="56" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="604"><net_src comp="58" pin="0"/><net_sink comp="588" pin=4"/></net>

<net id="605"><net_src comp="16" pin="0"/><net_sink comp="588" pin=5"/></net>

<net id="606"><net_src comp="48" pin="0"/><net_sink comp="588" pin=6"/></net>

<net id="607"><net_src comp="50" pin="0"/><net_sink comp="588" pin=7"/></net>

<net id="608"><net_src comp="52" pin="0"/><net_sink comp="588" pin=8"/></net>

<net id="609"><net_src comp="54" pin="0"/><net_sink comp="588" pin=9"/></net>

<net id="613"><net_src comp="24" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="564" pin=3"/></net>

<net id="619"><net_src comp="34" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="625"><net_src comp="610" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="564" pin=3"/></net>

<net id="631"><net_src comp="616" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="637"><net_src comp="497" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="643"><net_src comp="497" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="106" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="497" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="112" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="116" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="18" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="118" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="20" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="116" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="22" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="120" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="24" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="122" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="26" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="124" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="28" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="120" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="30" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="116" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="32" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="126" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="34" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="122" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="36" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="128" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="38" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="126" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="40" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="122" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="42" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="130" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="44" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="132" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="46" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="18" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="749"><net_src comp="20" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="540" pin=3"/></net>

<net id="754"><net_src comp="26" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="540" pin=5"/></net>

<net id="759"><net_src comp="28" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="540" pin=6"/></net>

<net id="764"><net_src comp="30" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="540" pin=8"/></net>

<net id="769"><net_src comp="22" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="774"><net_src comp="36" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="564" pin=5"/></net>

<net id="779"><net_src comp="38" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="564" pin=6"/></net>

<net id="784"><net_src comp="40" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="564" pin=8"/></net>

<net id="789"><net_src comp="32" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="794"><net_src comp="42" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="515" pin=4"/></net>

<net id="799"><net_src comp="44" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="515" pin=5"/></net>

<net id="804"><net_src comp="46" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="515" pin=7"/></net>

<net id="809"><net_src comp="508" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="815"><net_src comp="508" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="230" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="508" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="232" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="634" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="834"><net_src comp="645" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="839"><net_src comp="246" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="844"><net_src comp="259" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="849"><net_src comp="294" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="854"><net_src comp="303" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="859"><net_src comp="330" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="864"><net_src comp="339" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="869"><net_src comp="234" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="874"><net_src comp="240" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="879"><net_src comp="741" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="884"><net_src comp="746" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="540" pin=3"/></net>

<net id="889"><net_src comp="751" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="540" pin=5"/></net>

<net id="894"><net_src comp="756" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="540" pin=6"/></net>

<net id="899"><net_src comp="761" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="540" pin=8"/></net>

<net id="904"><net_src comp="766" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="909"><net_src comp="771" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="564" pin=5"/></net>

<net id="914"><net_src comp="776" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="564" pin=6"/></net>

<net id="919"><net_src comp="781" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="564" pin=8"/></net>

<net id="924"><net_src comp="786" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="929"><net_src comp="791" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="515" pin=4"/></net>

<net id="934"><net_src comp="796" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="515" pin=5"/></net>

<net id="939"><net_src comp="801" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="515" pin=7"/></net>

<net id="944"><net_src comp="806" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="952"><net_src comp="817" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="957"><net_src comp="466" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="473" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_3_output_array | {16 }
	Port: dense_input_input_ar | {3 }
	Port: dense_output_ndim | {2 }
	Port: dense_output_numel | {2 }
	Port: dense_1_output_ndim | {2 }
	Port: dense_1_output_numel | {2 }
	Port: dense_1_kernel_ndim | {2 }
	Port: dense_1_kernel_numel | {2 }
	Port: dense_1_bias_numel | {2 }
	Port: dense_2_output_ndim | {2 }
	Port: dense_2_output_numel | {2 }
	Port: dense_2_kernel_ndim | {2 }
	Port: dense_2_kernel_numel | {2 }
	Port: dense_2_bias_numel | {2 }
	Port: dense_3_kernel_ndim | {2 }
	Port: dense_3_kernel_numel | {2 }
	Port: dense_3_bias_numel | {2 }
	Port: dense_output_array | {7 8 }
	Port: dense_fwork | {7 8 }
	Port: dense_input_input_sh | {4 5 6 }
	Port: dense_kernel_shape | {4 5 6 }
	Port: dense_1_output_array | {9 10 }
	Port: dense_1_fwork | {9 10 }
	Port: dense_output_shape | {6 7 8 }
	Port: dense_1_kernel_shape | {6 7 8 }
	Port: dense_2_output_array | {11 12 }
	Port: dense_2_fwork | {11 12 }
	Port: dense_1_output_shape | {8 9 10 }
	Port: dense_2_kernel_shape | {8 9 10 }
	Port: dense_3_fwork | {13 14 }
	Port: dense_2_output_shape | {10 11 12 }
	Port: dense_3_kernel_shape | {10 11 12 }
	Port: dense_3_output_array_r | {13 14 }
 - Input state : 
	Port: vlsiModel : dense_input_input_array | {2 3 }
	Port: vlsiModel : dense_input_input_ndim | {7 }
	Port: vlsiModel : dense_input_input_numel | {7 }
	Port: vlsiModel : dense_input_input_shape | {2 4 5 6 }
	Port: vlsiModel : dense_input_input_ar | {7 8 }
	Port: vlsiModel : dense_output_ndim | {9 }
	Port: vlsiModel : dense_output_numel | {9 }
	Port: vlsiModel : dense_1_output_ndim | {11 }
	Port: vlsiModel : dense_1_output_numel | {9 11 }
	Port: vlsiModel : dense_1_kernel_ndim | {9 }
	Port: vlsiModel : dense_1_kernel_numel | {9 }
	Port: vlsiModel : dense_1_bias_numel | {9 }
	Port: vlsiModel : dense_2_output_ndim | {13 }
	Port: vlsiModel : dense_2_output_numel | {11 13 }
	Port: vlsiModel : dense_2_kernel_ndim | {11 }
	Port: vlsiModel : dense_2_kernel_numel | {11 }
	Port: vlsiModel : dense_2_bias_numel | {11 }
	Port: vlsiModel : dense_3_kernel_ndim | {13 }
	Port: vlsiModel : dense_3_kernel_numel | {13 }
	Port: vlsiModel : dense_3_bias_numel | {13 }
	Port: vlsiModel : dense_output_array | {7 8 9 10 }
	Port: vlsiModel : dense_kernel_array | {7 8 }
	Port: vlsiModel : dense_bias_array | {7 8 }
	Port: vlsiModel : dense_fwork | {7 8 }
	Port: vlsiModel : dense_input_input_sh | {7 8 }
	Port: vlsiModel : dense_kernel_shape | {7 8 }
	Port: vlsiModel : dense_1_output_array | {9 10 11 12 }
	Port: vlsiModel : dense_1_kernel_array | {9 10 }
	Port: vlsiModel : dense_1_bias_array | {9 10 }
	Port: vlsiModel : dense_1_fwork | {9 10 }
	Port: vlsiModel : dense_output_shape | {9 10 }
	Port: vlsiModel : dense_1_kernel_shape | {9 10 }
	Port: vlsiModel : dense_2_output_array | {11 12 13 14 }
	Port: vlsiModel : dense_2_kernel_array | {11 12 }
	Port: vlsiModel : dense_2_bias_array | {11 12 }
	Port: vlsiModel : dense_2_fwork | {11 12 }
	Port: vlsiModel : dense_1_output_shape | {11 12 }
	Port: vlsiModel : dense_2_kernel_shape | {11 12 }
	Port: vlsiModel : dense_3_kernel_array | {13 14 }
	Port: vlsiModel : dense_3_bias_array | {13 14 }
	Port: vlsiModel : dense_3_fwork | {13 14 }
	Port: vlsiModel : dense_3_output_numel_r | {13 14 }
	Port: vlsiModel : dense_2_output_shape | {13 14 }
	Port: vlsiModel : dense_3_kernel_shape | {13 14 }
	Port: vlsiModel : dense_3_output_array_r | {13 14 15 16 }
  - Chain level:
	State 1
	State 2
		z1_cast2 : 1
		tmp : 1
		z1_1 : 1
		StgValue_32 : 2
		dense_input_input_a : 2
		dense_input_input_a_1 : 3
		dense_input_input_s_1 : 1
	State 3
		StgValue_54 : 1
	State 4
		StgValue_57 : 1
		dense_input_input_s_3 : 1
		dense_input_input_s_5 : 1
	State 5
		StgValue_64 : 1
		StgValue_66 : 1
		dense_input_input_s_7 : 1
		dense_input_input_s_9 : 1
	State 6
		StgValue_74 : 1
		StgValue_76 : 1
	State 7
	State 8
	State 9
		StgValue_105 : 1
	State 10
	State 11
		StgValue_123 : 1
	State 12
	State 13
		StgValue_134 : 1
	State 14
	State 15
		z2_cast1 : 1
		tmp_2 : 1
		z2_1 : 1
		StgValue_142 : 2
		dense_3_output_array_1 : 2
		dense_3_output_array_2 : 3
	State 16
		StgValue_148 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |       grp_k2c_dense_1_fu_515      |    0    |    91   |  84.241 |  15824  |  10224  |
|   call   |       grp_k2c_dense_3_fu_540      |    0    |    79   |  75.342 |  14494  |   7953  |
|          |       grp_k2c_dense_2_fu_564      |    0    |    79   | 78.1437 |  14353  |   7947  |
|          |        grp_k2c_dense_fu_588       |    0    |    80   |  71.292 |  13336  |   7432  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|    add   |            z1_1_fu_645            |    0    |    0    |    0    |    0    |    17   |
|          |            z2_1_fu_817            |    0    |    0    |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|   icmp   |             tmp_fu_639            |    0    |    0    |    0    |    0    |    13   |
|          |            tmp_2_fu_811           |    0    |    0    |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|   read   |  dense_input_input_n_read_fu_234  |    0    |    0    |    0    |    0    |    0    |
|          | dense_input_input_n_1_read_fu_240 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|   zext   |          z1_cast2_fu_634          |    0    |    0    |    0    |    0    |    0    |
|          |          z2_cast1_fu_806          |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                   |    0    |   329   | 309.019 |  58007  |  33608  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|  dense_1_bias_array  |    1   |    0   |    0   |
|     dense_1_fwork    |   16   |    0   |    0   |
| dense_1_kernel_array |   16   |    0   |    0   |
| dense_1_kernel_shape |    4   |    0   |    0   |
| dense_1_output_array |    1   |    0   |    0   |
| dense_1_output_shape |    4   |    0   |    0   |
|  dense_2_bias_array  |    0   |   64   |   13   |
|     dense_2_fwork    |    4   |    0   |    0   |
| dense_2_kernel_array |    4   |    0   |    0   |
| dense_2_kernel_shape |    4   |    0   |    0   |
| dense_2_output_array |    0   |   64   |   13   |
| dense_2_output_shape |    4   |    0   |    0   |
|  dense_3_bias_array  |    0   |   64   |    5   |
|     dense_3_fwork    |    2   |    0   |    0   |
| dense_3_kernel_array |    1   |    0   |    0   |
| dense_3_kernel_shape |    4   |    0   |    0   |
|dense_3_output_array_r|    0   |   64   |    5   |
|   dense_bias_array   |    1   |    0   |    0   |
|      dense_fwork     |   256  |    0   |    0   |
| dense_input_input_ar |    2   |    0   |    0   |
| dense_input_input_sh |    4   |    0   |    0   |
|  dense_kernel_array  |   256  |    0   |    0   |
|  dense_kernel_shape  |    4   |    0   |    0   |
|  dense_output_array  |    1   |    0   |    0   |
|  dense_output_shape  |    4   |    0   |    0   |
+----------------------+--------+--------+--------+
|         Total        |   593  |   256  |   36   |
+----------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| dense_1_bias_numel_l_reg_896 |   64   |
| dense_1_kernel_ndim_s_reg_886|   64   |
|dense_1_kernel_numel_1_reg_891|   64   |
| dense_1_output_ndim_s_reg_901|   64   |
| dense_2_bias_numel_l_reg_916 |   64   |
| dense_2_kernel_ndim_s_reg_906|   64   |
|dense_2_kernel_numel_1_reg_911|   64   |
| dense_2_output_ndim_s_reg_921|   64   |
| dense_3_bias_numel_l_reg_936 |   64   |
| dense_3_kernel_ndim_s_reg_926|   64   |
|dense_3_kernel_numel_1_reg_931|   64   |
|dense_3_output_array_1_reg_954|    4   |
|  dense_input_input_a_reg_836 |   10   |
| dense_input_input_n_1_reg_871|   64   |
|  dense_input_input_n_reg_866 |   64   |
| dense_input_input_s_2_reg_846|    3   |
| dense_input_input_s_4_reg_851|    3   |
| dense_input_input_s_6_reg_856|    3   |
| dense_input_input_s_8_reg_861|    3   |
|  dense_input_input_s_reg_841 |    3   |
| dense_output_ndim_lo_reg_876 |   64   |
| dense_output_numel_l_reg_881 |   64   |
|            reg_622           |   64   |
|            reg_628           |   64   |
|         z1_1_reg_831         |   10   |
|       z1_cast2_reg_823       |   64   |
|          z1_reg_493          |   10   |
|         z2_1_reg_949         |    4   |
|       z2_cast1_reg_941       |   64   |
|          z2_reg_504          |    4   |
+------------------------------+--------+
|             Total            |  1273  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_253   |  p0  |   2  |  10  |   20   ||    9    |
|    grp_access_fu_267   |  p0  |   6  |   3  |   18   ||    33   |
|    grp_access_fu_267   |  p2  |   4  |   0  |    0   ||    21   |
|    grp_access_fu_287   |  p0  |   3  |  64  |   192  |
|    grp_access_fu_287   |  p2  |   2  |   0  |    0   |
|    grp_access_fu_316   |  p0  |   3  |  64  |   192  |
|    grp_access_fu_316   |  p1  |   3  |  64  |   192  |
|    grp_access_fu_316   |  p2  |   2  |   0  |    0   |
|    grp_access_fu_358   |  p0  |   3  |  64  |   192  |
|    grp_access_fu_358   |  p1  |   2  |  64  |   128  |
|    grp_access_fu_358   |  p2  |   2  |   0  |    0   |
|    grp_access_fu_368   |  p0  |   3  |  64  |   192  |
|    grp_access_fu_368   |  p1  |   3  |  64  |   192  |
|    grp_access_fu_368   |  p2  |   2  |   0  |    0   |
|    grp_access_fu_393   |  p0  |   3  |  64  |   192  |
|    grp_access_fu_393   |  p1  |   2  |  64  |   128  |
|    grp_access_fu_393   |  p2  |   2  |   0  |    0   |
|    grp_access_fu_403   |  p0  |   3  |  64  |   192  |
|    grp_access_fu_403   |  p1  |   3  |  64  |   192  |
|    grp_access_fu_403   |  p2  |   2  |   0  |    0   |
|    grp_access_fu_428   |  p0  |   3  |  64  |   192  |
|    grp_access_fu_428   |  p1  |   2  |  64  |   128  |
|    grp_access_fu_428   |  p2  |   2  |   0  |    0   |
|    grp_access_fu_438   |  p0  |   3  |  64  |   192  |
|    grp_access_fu_438   |  p1  |   3  |  64  |   192  |
|    grp_access_fu_438   |  p2  |   2  |   0  |    0   |
|    grp_access_fu_473   |  p0  |   2  |   4  |    8   ||    9    |
| grp_k2c_dense_1_fu_515 |  p1  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_1_fu_515 |  p2  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_1_fu_515 |  p4  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_1_fu_515 |  p5  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_1_fu_515 |  p7  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_3_fu_540 |  p1  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_3_fu_540 |  p2  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_3_fu_540 |  p3  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_3_fu_540 |  p5  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_3_fu_540 |  p6  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_3_fu_540 |  p8  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_2_fu_564 |  p1  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_2_fu_564 |  p2  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_2_fu_564 |  p3  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_2_fu_564 |  p5  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_2_fu_564 |  p6  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_2_fu_564 |  p8  |   2  |  64  |   128  ||    9    |
|  grp_k2c_dense_fu_588  |  p1  |   2  |  64  |   128  ||    9    |
|  grp_k2c_dense_fu_588  |  p2  |   2  |  64  |   128  ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  5166  || 63.9315 ||   243   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   329  |   309  |  58007 |  33608 |
|   Memory  |   593  |    -   |    -   |   256  |   36   |
|Multiplexer|    -   |    -   |   63   |    -   |   243  |
|  Register |    -   |    -   |    -   |  1273  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   593  |   329  |   372  |  59536 |  33887 |
+-----------+--------+--------+--------+--------+--------+
