module D_latch(D,enable,q);
input D,enable;
output reg q;
always @(*)begin
if(enable)
q<=D;
end
endmodule
