#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Oct  8 15:31:05 2018
# Process ID: 17288
# Current directory: D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1
# Command line: vivado.exe -log system_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl
# Log file: D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/system_top.vds
# Journal file: D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/adi/ad9234_1/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/adi_9234/waveform'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/adi_9234/waveform-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 715.848 ; gain = 437.918
Command: synth_design -top system_top -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2018.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18176 
WARNING: [Synth 8-2611] redeclaration of ansi port start1 is not allowed [D:/adi_9234/ad9234-6-Laser/start_LD.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 715.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_top' [D:/adi_9234/ad9234-6-Laser/system_top.v:38]
INFO: [Synth 8-638] synthesizing module 'daq2_spi' [D:/adi/hdl/projects/daq2/common/daq2_spi.v:38]
INFO: [Synth 8-256] done synthesizing module 'daq2_spi' (1#1) [D:/adi/hdl/projects/daq2/common/daq2_spi.v:38]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE4' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19658]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE4' (2#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19658]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (3#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (5#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2373]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9680_core_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_core_0/synth/system_axi_ad9680_core_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_ad9680' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/70d6/axi_ad9680.v:38]
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_adc' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_adc_regmap' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_regmap.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CLK_RATIO bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_adc_channel' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl' (6#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status' (7#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_xfer_status.v:38]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:416]
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel' (8#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'up_adc_channel__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:416]
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel__parameterized0' (8#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'up_axi' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 14 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi' (9#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_axi.v:38]
INFO: [Synth 8-638] synthesizing module 'up_adc_common' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
	Parameter START_CODE_DISABLE bound to: 1 - type: integer 
	Parameter VERSION bound to: 655458 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_rst' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/ad_rst.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_rst' (10#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/ad_rst.v:38]
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized0' (10#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-638] synthesizing module 'up_clock_mon' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_clock_mon' (11#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_clock_mon.v:38]
INFO: [Synth 8-4471] merging register 'up_adc_start_code_reg[31:0]' into 'up_adc_gpio_out_int_reg[31:0]' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_common.v:329]
WARNING: [Synth 8-6014] Unused sequential element up_adc_start_code_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_common.v:329]
INFO: [Synth 8-256] done synthesizing module 'up_adc_common' (12#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_common.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_adc_regmap' (13#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_regmap.v:26]
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_adc_core' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_core.v:26]
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CDW_RAW bound to: 56 - type: integer 
	Parameter CDW_FMT bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_adc_channel' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_channel.v:26]
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_datafmt' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/ad_datafmt.v:39]
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_datafmt' (14#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/ad_datafmt.v:39]
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_adc_pnmon' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_pnmon.v:26]
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DW bound to: 55 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_pnmon' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/ad_pnmon.v:39]
	Parameter DATA_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_pnmon' (15#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/ad_pnmon.v:39]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_adc_pnmon' (16#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_pnmon.v:26]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_adc_channel' (17#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_channel.v:26]
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_adc_deframer' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_deframer.v:26]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter TAIL_BITS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter H bound to: 1 - type: integer 
	Parameter HD bound to: 1 - type: integer 
	Parameter OCT_OFFSET bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_xcvr_rx_if' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/ad_xcvr_rx_if.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_xcvr_rx_if' (18#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/ad_xcvr_rx_if.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_adc_deframer' (19#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_deframer.v:26]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_adc_core' (20#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_core.v:26]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_adc' (21#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc.v:26]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9680' (22#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/70d6/axi_ad9680.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9680_core_0' (23#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_core_0/synth/system_axi_ad9680_core_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9680_core' of module 'system_axi_ad9680_core_0' requires 34 connections, but only 32 given [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2917]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9680_cpack_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_cpack_0/synth/system_axi_ad9680_cpack_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_cpack' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter SAMPLES_PCHANNEL bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_cpack_mux' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_mux.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_mux' (24#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_mux.v:38]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter CH_DCNT bound to: 1 - type: integer 
	Parameter I_WIDTH bound to: 64 - type: integer 
	Parameter P_WIDTH bound to: 128 - type: integer 
	Parameter M_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:135]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf' (25#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 2 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter CH_DCNT bound to: 0 - type: integer 
	Parameter I_WIDTH bound to: 128 - type: integer 
	Parameter P_WIDTH bound to: 128 - type: integer 
	Parameter M_WIDTH bound to: 512 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element adc_samples_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:79]
WARNING: [Synth 8-6014] Unused sequential element adc_data_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:80]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf__parameterized0' (25#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_cpack' (26#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9680_cpack_0' (27#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_cpack_0/synth/system_axi_ad9680_cpack_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9680_cpack' of module 'system_axi_ad9680_cpack_0' requires 11 connections, but only 10 given [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2950]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9680_dma_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/synth/system_axi_ad9680_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dmac' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:36]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 0 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 0 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 1 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 2048 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 8192 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 2048 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dmac_regmap' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap.v:36]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 262497 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap.v:170]
INFO: [Synth 8-638] synthesizing module 'axi_dmac_regmap_request' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap_request.v:36]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap_request.v:122]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_regmap_request' (28#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap_request.v:36]
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized0' (28#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_axi.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_regmap' (29#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_dmac_transfer' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_transfer.v:36]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 1 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_dmac_reset_manager' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_reset_manager.v:36]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_reset_manager.v:154]
INFO: [Synth 8-638] synthesizing module 'sync_bits' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits' (30#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_reset_manager' (31#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_reset_manager.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_request_arb' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:36]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 1 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 29 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 29 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_dest_mm_axi' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/dest_axi_mm.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_address_generator' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/address_generator.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter LENGTH_WIDTH bound to: 8 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 5'b10000 
	Parameter MAX_LENGTH bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'dmac_address_generator' (32#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/address_generator.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_response_handler' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/response_handler.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'dmac_response_handler' (33#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/response_handler.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_dest_mm_axi' (34#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/dest_axi_mm.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_src_axi_stream' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/src_axi_stream.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_data_mover' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter ALLOW_ABORT bound to: 1 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'dmac_data_mover' (35#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_src_axi_stream' (36#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/src_axi_stream.v:36]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized0' (36#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice' (37#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_dmac_burst_memory' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_burst_memory.v:36]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BURST_LEN bound to: 16 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dmac_resize_src' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_resize_src.v:41]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_resize_src' (38#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_resize_src.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_mem' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/hdl/library/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/hdl/library/common/ad_mem.v:54]
INFO: [Synth 8-256] done synthesizing module 'ad_mem' (39#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/hdl/library/common/ad_mem.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_dmac_resize_dest' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_resize_dest.v:36]
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_resize_dest' (40#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_resize_dest.v:36]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_burst_memory' (41#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_burst_memory.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized0' (41#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
INFO: [Synth 8-638] synthesizing module 'splitter' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/splitter.v:37]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'splitter' (42#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/splitter.v:37]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo' (43#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized0' (43#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized1' (43#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_request_generator' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/request_generator.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_request_generator' (44#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/request_generator.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_request_arb' (45#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:36]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_transfer' (46#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_transfer.v:36]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac' (47#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:36]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9680_dma_0' (48#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/synth/system_axi_ad9680_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9680_fifo_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/synth/system_axi_ad9680_fifo_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_adcfifo' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b072/util_adcfifo.v:38]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_READY_ENABLE bound to: 1 - type: integer 
	Parameter DMA_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DMA_MEM_RATIO bound to: 2 - type: integer 
	Parameter ADDRESS_PADDING_WIDTH bound to: 1 - type: integer 
	Parameter ADC_ADDRESS_WIDTH bound to: 15 - type: integer 
	Parameter ADC_ADDR_LIMIT bound to: 32767 - type: integer 
	Parameter DMA_ADDR_LIMIT bound to: 65535 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mem_asym' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/hdl/library/common/ad_mem_asym.v:41]
	Parameter A_ADDRESS_WIDTH bound to: 15 - type: integer 
	Parameter A_DATA_WIDTH bound to: 128 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter B_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_SIZE bound to: 65536 - type: integer 
	Parameter MEM_RATIO bound to: 2 - type: integer 
	Parameter MEM_IO_COMP bound to: 1'b1 
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM m_ram_reg
INFO: [Synth 8-256] done synthesizing module 'ad_mem_asym' (49#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/hdl/library/common/ad_mem_asym.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_axis_inf_rx' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/hdl/library/common/ad_axis_inf_rx.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_axis_inf_rx' (50#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/hdl/library/common/ad_axis_inf_rx.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_adcfifo' (51#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b072/util_adcfifo.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9680_fifo_0' (52#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/synth/system_axi_ad9680_fifo_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9680_fifo' of module 'system_axi_ad9680_fifo_0' requires 11 connections, but only 10 given [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3009]
INFO: [Synth 8-638] synthesizing module 'axi_ad9680_jesd_imp_9H50XX' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_rx_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:56]
INFO: [Synth 8-638] synthesizing module 'jesd204_rx' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx.v:45]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter MAX_OCTETS_PER_MULTIFRAME bound to: 512 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 128 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter LMFC_COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter DW bound to: 128 - type: integer 
	Parameter CW bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jesd204_rx_lane' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_lane.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter MAX_DATA_PATH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline_stage' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage' (53#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'align_mux' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/align_mux.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'align_mux' (54#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/align_mux.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline_stage__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage__parameterized0' (54#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_scrambler' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_scrambler.v:45]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jesd204_scrambler' (55#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_scrambler.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline_stage__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage__parameterized1' (55#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'elastic_buffer' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/elastic_buffer.v:45]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_buffer' (56#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/elastic_buffer.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_ilas_monitor' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter STATE_ILAS bound to: 1'b1 
	Parameter STATE_DATA bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element multi_frame_counter_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:102]
WARNING: [Synth 8-6014] Unused sequential element length_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:110]
WARNING: [Synth 8-6014] Unused sequential element frame_length_error_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:119]
WARNING: [Synth 8-6014] Unused sequential element frame_counter_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:129]
INFO: [Synth 8-256] done synthesizing module 'jesd204_ilas_monitor' (57#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_rx_cgs' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_cgs.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CGS_STATE_INIT bound to: 2'b00 
	Parameter CGS_STATE_CHECK bound to: 2'b01 
	Parameter CGS_STATE_DATA bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_cgs.v:90]
INFO: [Synth 8-256] done synthesizing module 'jesd204_rx_cgs' (58#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_cgs.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_rx_lane' (59#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_lane.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline_stage__parameterized2' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 176 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage__parameterized2' (59#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline_stage__parameterized3' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage__parameterized3' (59#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_lmfc' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_lmfc.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_lmfc' (60#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_lmfc.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_rx_ctrl' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_ctrl.v:45]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter STATUS_STATE_RESET bound to: 2'b01 
	Parameter STATUS_STATE_WAIT_FOR_PHY bound to: 2'b01 
	Parameter STATUS_STATE_CGS bound to: 2'b10 
	Parameter STATUS_STATE_SYNCHRONIZED bound to: 2'b11 
	Parameter STATE_RESET bound to: 0 - type: integer 
	Parameter STATE_WAIT_FOR_PHY bound to: 1 - type: integer 
	Parameter STATE_CGS bound to: 2 - type: integer 
	Parameter STATE_DEGLITCH bound to: 3 - type: integer 
	Parameter STATE_SYNCHRONIZED bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_ctrl.v:112]
INFO: [Synth 8-256] done synthesizing module 'jesd204_rx_ctrl' (61#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_ctrl.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_eof_generator' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_eof_generator.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter CW bound to: 4 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jesd204_eof_generator' (62#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_eof_generator.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_lane_latency_monitor' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_lane_latency_monitor.v:45]
	Parameter NUM_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jesd204_lane_latency_monitor' (63#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_lane_latency_monitor.v:45]
WARNING: [Synth 8-6014] Unused sequential element ifs_ready_d1_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx.v:334]
WARNING: [Synth 8-6014] Unused sequential element ifs_ready_d2_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx.v:335]
INFO: [Synth 8-256] done synthesizing module 'jesd204_rx' (64#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx.v:45]
INFO: [Synth 8-256] done synthesizing module 'system_rx_0' (65#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_rx_axi_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_jesd204_rx' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/axi_jesd204_rx.v:45]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter PCORE_VERSION bound to: 66145 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized1' (65#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_axi.v:38]
INFO: [Synth 8-638] synthesizing module 'jesd204_up_common' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:45]
	Parameter PCORE_VERSION bound to: 66145 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 256 - type: integer 
	Parameter NUM_IRQS bound to: 5 - type: integer 
	Parameter EXTRA_CFG_WIDTH bound to: 19 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 4096 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:276]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:294]
INFO: [Synth 8-638] synthesizing module 'up_clock_mon__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_clock_mon__parameterized0' (65#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_clock_mon.v:38]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_common' (66#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_up_sysref' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_sysref.v:45]
INFO: [Synth 8-638] synthesizing module 'sync_event' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_event.v:36]
	Parameter NUM_OF_EVENTS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized1' (66#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-256] done synthesizing module 'sync_event' (67#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_event.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_sysref.v:119]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_sysref' (68#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_sysref.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_up_rx' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx.v:45]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 256 - type: integer 
	Parameter LANE_BASE_ADDR bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jesd204_up_rx_lane' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx_lane.v:45]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized2' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized2' (68#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-638] synthesizing module 'jesd204_up_ilas_mem' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_ilas_mem.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_ilas_mem' (69#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_ilas_mem.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_rx_lane' (70#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx_lane.v:45]
INFO: [Synth 8-638] synthesizing module 'sync_data' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_data.v:36]
	Parameter NUM_OF_BITS bound to: 138 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_data' (71#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_data.v:36]
INFO: [Synth 8-638] synthesizing module 'sync_data__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_data.v:36]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_data__parameterized0' (71#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_data.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx.v:169]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx.v:177]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_rx' (72#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx.v:45]
INFO: [Synth 8-256] done synthesizing module 'axi_jesd204_rx' (73#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/axi_jesd204_rx.v:45]
INFO: [Synth 8-256] done synthesizing module 'system_rx_axi_0' (74#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9680_jesd_imp_9H50XX' (75#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:12]
WARNING: [Synth 8-350] instance 'axi_ad9680_jesd' of module 'axi_ad9680_jesd_imp_9H50XX' requires 48 connections, but only 46 given [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3020]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9680_jesd_rstgen_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/synth/system_axi_ad9680_jesd_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/synth/system_axi_ad9680_jesd_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (76#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (77#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (78#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (79#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (80#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (81#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9680_jesd_rstgen_0' (82#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/synth/system_axi_ad9680_jesd_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'axi_ad9680_jesd_rstgen' of module 'system_axi_ad9680_jesd_rstgen_0' requires 10 connections, but only 7 given [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3067]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9680_xcvr_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0/synth/system_axi_ad9680_xcvr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b011 
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp' (83#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized0' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized0' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized1' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized1' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized2' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized2' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized2' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized2' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized3' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized3' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized3' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized3' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized4' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized4' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized4' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized4' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized5' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized5' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized5' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized5' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized6' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized6' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized6' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized6' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized7' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized7' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized7' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized7' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized8' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized8' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized8' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized8' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized9' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized9' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized9' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized9' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized10' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized10' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized10' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized10' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized11' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized11' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized11' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized11' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized12' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized12' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized12' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized12' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized13' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized13' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized13' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized13' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized14' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized14' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized14' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized14' (84#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_es' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_es.v:38]
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter ES_DRP_CTRL_ADDR bound to: 12'b000000111100 
	Parameter ES_DRP_HOFFSET_ADDR bound to: 12'b000001001111 
	Parameter ES_DRP_VOFFSET_ADDR bound to: 12'b000010010111 
	Parameter ES_DRP_STATUS_ADDR bound to: 12'b000101010011 
	Parameter ES_DRP_SCNT_ADDR bound to: 12'b000101010010 
	Parameter ES_DRP_ECNT_ADDR bound to: 12'b000101010001 
	Parameter ES_FSM_IDLE bound to: 5'b00000 
	Parameter ES_FSM_HOFFSET_READ bound to: 5'b00001 
	Parameter ES_FSM_HOFFSET_RRDY bound to: 5'b00010 
	Parameter ES_FSM_HOFFSET_WRITE bound to: 5'b00011 
	Parameter ES_FSM_HOFFSET_WRDY bound to: 5'b00100 
	Parameter ES_FSM_VOFFSET_READ bound to: 5'b00101 
	Parameter ES_FSM_VOFFSET_RRDY bound to: 5'b00110 
	Parameter ES_FSM_VOFFSET_WRITE bound to: 5'b00111 
	Parameter ES_FSM_VOFFSET_WRDY bound to: 5'b01000 
	Parameter ES_FSM_CTRL_READ bound to: 5'b01001 
	Parameter ES_FSM_CTRL_RRDY bound to: 5'b01010 
	Parameter ES_FSM_START_WRITE bound to: 5'b01011 
	Parameter ES_FSM_START_WRDY bound to: 5'b01100 
	Parameter ES_FSM_STATUS_READ bound to: 5'b01101 
	Parameter ES_FSM_STATUS_RRDY bound to: 5'b01110 
	Parameter ES_FSM_STOP_WRITE bound to: 5'b01111 
	Parameter ES_FSM_STOP_WRDY bound to: 5'b10000 
	Parameter ES_FSM_SCNT_READ bound to: 5'b10001 
	Parameter ES_FSM_SCNT_RRDY bound to: 5'b10010 
	Parameter ES_FSM_ECNT_READ bound to: 5'b10011 
	Parameter ES_FSM_ECNT_RRDY bound to: 5'b10100 
	Parameter ES_FSM_AXI_WRITE bound to: 5'b10101 
	Parameter ES_FSM_AXI_READY bound to: 5'b10110 
	Parameter ES_FSM_UPDATE bound to: 5'b10111 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_es' (85#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_es.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_up' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b011 
	Parameter VERSION bound to: 1048929 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_ies_status_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:401]
INFO: [Synth 8-4471] merging register 'up_icm_wr_reg' into 'up_icm_enb_reg' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:262]
INFO: [Synth 8-4471] merging register 'up_icm_busy_reg' into 'up_icm_enb_reg' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:265]
WARNING: [Synth 8-6014] Unused sequential element up_icm_wr_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:262]
WARNING: [Synth 8-6014] Unused sequential element up_icm_busy_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:265]
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_up' (86#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:38]
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized2' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized2' (86#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_axi.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr' (87#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9680_xcvr_0' (88#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0/synth/system_axi_ad9680_xcvr_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9680_xcvr' of module 'system_axi_ad9680_xcvr_0' requires 122 connections, but only 121 given [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3075]
INFO: [Synth 8-638] synthesizing module 'system_axi_cpu_interconnect_0' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3914]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_I5GH1N' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:321]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_I5GH1N' (89#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:321]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UBGIXM' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:467]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UBGIXM' (90#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:467]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1J5P44O' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:613]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1J5P44O' (91#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:613]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_T17W6X' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:759]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_T17W6X' (92#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:759]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_15FU5SC' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:905]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_15FU5SC' (93#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:905]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_GFBASD' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1051]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_GFBASD' (94#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1051]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_59JXRJ' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1197]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_59JXRJ' (95#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1197]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1GBLMBI' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1343]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1GBLMBI' (96#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1343]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WZLZH6' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2070]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' (97#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' (98#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' (99#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' (100#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' (101#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 24 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 24 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' (102#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' (102#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' (103#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' (104#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' (105#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 17 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' (105#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 17 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' (105#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' (106#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 85 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (107#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (107#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (107#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 51 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (107#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (108#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (109#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (110#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' (110#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' (110#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' (110#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' (110#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (110#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (110#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' (110#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s' (111#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' (112#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (113#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WZLZH6' (114#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2070]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000100111000100000000000000000000000000000000000000000000000000000010000100101010100000000000000000000000000000000000000000000000001000010010100001000000000000000000000000000000000000000000000000100001001010010100000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000000110000000000000000000000000000001110000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000100111000100000000000000000000000000000000000000000000000000000010000100101010100000000000000000000000000000000000000000000000001000010010100001000000000000000000000000000000000000000000000000100001001010010100000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000100111000100000000001111111111110000000000000000000000000000000010000100101010100011111111111111000000000000000000000000000000001000010010100001111111111111111100000000000000000000000000000000100001001010010111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000100111000100000000000000000000000000000000000000000000000000000010000100101010100000000000000000000000000000000000000000000000001000010010100001000000000000000000000000000000000000000000000000100001001010010100000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000100111000100000000001111111111110000000000000000000000000000000010000100101010100011111111111111000000000000000000000000000000001000010010100001111111111111111100000000000000000000000000000000100001001010010111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 9'b011111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010010100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (115#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (116#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (116#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010101000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (116#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100111000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (116#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' (117#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' (118#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter_sasd' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter_sasd' (119#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter' (120#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter__parameterized0' (120#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (121#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (121#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (121#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' (121#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (121#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd' (122#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' (123#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (124#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cpu_interconnect_0' (125#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3914]
WARNING: [Synth 8-350] instance 'axi_cpu_interconnect' of module 'system_axi_cpu_interconnect_0' requires 209 connections, but only 165 given [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3197]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp2_interconnect_0' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:5336]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_SELTG5' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1877]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_us_1/synth/system_auto_us_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_top' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_w_upsizer' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_w_upsizer' (126#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (127#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer' (128#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' (128#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' (128#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' (128#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized11' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized11' (128#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized12' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized12' (128#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (128#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (128#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' (128#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_15_axi_upsizer does not have driver. [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7176]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer' (129#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_top' (130#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_1' (131#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_us_1/synth/system_auto_us_1.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_1' requires 40 connections, but only 39 given [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2028]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_SELTG5' (132#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1877]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp2_interconnect_0' (133#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:5336]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp3_interconnect_0' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:5536]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_MCTRXI' [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1489]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0' (133#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (134#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_top__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_w_upsizer__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_w_upsizer__parameterized0' (134#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' (134#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0' (134#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_r_upsizer' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_r_upsizer' (135#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized2' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized13' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 145 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized13' (135#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized14' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 132 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized14' (135#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (135#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (135#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized2' (135#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized1' (135#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized3' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized15' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized15' (135#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized16' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized16' (135#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (135#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (135#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized3' (135#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized0' (135#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_top__parameterized0' (135#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_0' (136#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_0' requires 72 connections, but only 70 given [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1804]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_MCTRXI' (137#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1489]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp3_interconnect_0' (138#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:5536]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0_clk_wiz' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (139#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME4_ADV' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26150]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME4_ADV' (140#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26150]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (141#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0_clk_wiz' (142#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0' (143#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v:71]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'system_clk_wiz_0_0' requires 4 connections, but only 3 given [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3463]
INFO: [Synth 8-638] synthesizing module 'system_format_9234_timestamp_0_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_format_9234_timestamp_0_0/synth/system_format_9234_timestamp_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'format_9234' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/9b3e/sources_1/new/format_9234.v:23]
	Parameter RECV64_CNT bound to: 250 - type: integer 
	Parameter TRIGtoRECV_DELAY bound to: 0 - type: integer 
	Parameter TRIGtoPSIRQ_DELAY bound to: 0 - type: integer 
WARNING: [Synth 8-5788] Register data_0_reg in module format_9234 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-5788] Register data_1_reg in module format_9234 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-5788] Register stamp_0_reg in module format_9234 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-5788] Register stamp_1_reg in module format_9234 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'stamp_0_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "stamp_0_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'stamp_1_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "stamp_1_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_0_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "data_0_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_1_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "data_1_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'format_9234' (144#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/9b3e/sources_1/new/format_9234.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_format_9234_timestamp_0_0' (145#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_format_9234_timestamp_0_0/synth/system_format_9234_timestamp_0_0.v:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3487]
INFO: [Synth 8-638] synthesizing module 'system_ila_0_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (157#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (158#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (168#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (170#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50794]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (172#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50794]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (177#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_5_ila' requires 1033 connections, but only 1027 given [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity system_ila_0_0 does not have driver. [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:120]
INFO: [Synth 8-256] done synthesizing module 'system_ila_0_0' (195#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:84]
INFO: [Synth 8-638] synthesizing module 'system_spi0_csn_concat_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_spi0_csn_concat_0/synth/system_spi0_csn_concat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (196#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_spi0_csn_concat_0' (197#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_spi0_csn_concat_0/synth/system_spi0_csn_concat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_spi1_csn_concat_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_spi1_csn_concat_0/synth/system_spi1_csn_concat_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_spi1_csn_concat_0' (198#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_spi1_csn_concat_0/synth/system_spi1_csn_concat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_start_LD_0_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_start_LD_0_0/synth/system_start_LD_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'start_LD' [D:/adi_9234/ad9234-6-Laser/start_LD.v:21]
	Parameter HIGH_PERIOD bound to: 7 - type: integer 
	Parameter TOTAL_PERIOD bound to: 250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_LD' (199#1) [D:/adi_9234/ad9234-6-Laser/start_LD.v:21]
INFO: [Synth 8-256] done synthesizing module 'system_start_LD_0_0' (200#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_start_LD_0_0/synth/system_start_LD_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_concat_intc_0_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0_0/synth/system_sys_concat_intc_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' (200#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_sys_concat_intc_0_0' (201#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0_0/synth/system_sys_concat_intc_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_sys_concat_intc_1_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_concat_intc_1_0/synth/system_sys_concat_intc_1_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_sys_concat_intc_1_0' (202#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_concat_intc_1_0/synth/system_sys_concat_intc_1_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:59]
INFO: [Synth 8-638] synthesizing module 'zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:325]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 8 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 8 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 95 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG_PS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-256] done synthesizing module 'BUFG_PS' (203#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:2359]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:2360]
INFO: [Synth 8-638] synthesizing module 'PS8' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:41805]
INFO: [Synth 8-256] done synthesizing module 'PS8' (204#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:41805]
WARNING: [Synth 8-350] instance 'PS8_i' of module 'PS8' requires 1015 connections, but only 957 given [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:3879]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e does not have driver. [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:378]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e does not have driver. [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:1398]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e does not have driver. [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:1399]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e does not have driver. [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:1400]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e does not have driver. [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:1401]
INFO: [Synth 8-256] done synthesizing module 'zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e' (205#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:325]
WARNING: [Synth 8-350] instance 'inst' of module 'zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e' requires 1491 connections, but only 1487 given [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:702]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_0' (206#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:59]
WARNING: [Synth 8-350] instance 'sys_ps8' of module 'system_sys_ps8_0' requires 196 connections, but only 164 given [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3535]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_emio_spi0_s_i_GND_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi0_s_i_GND_0/synth/system_sys_ps8_emio_spi0_s_i_GND_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (207#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_emio_spi0_s_i_GND_0' (208#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi0_s_i_GND_0/synth/system_sys_ps8_emio_spi0_s_i_GND_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_emio_spi0_sclk_i_GND_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi0_sclk_i_GND_0/synth/system_sys_ps8_emio_spi0_sclk_i_GND_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_emio_spi0_sclk_i_GND_0' (209#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi0_sclk_i_GND_0/synth/system_sys_ps8_emio_spi0_sclk_i_GND_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_emio_spi0_ss_i_n_VCC_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi0_ss_i_n_VCC_0/synth/system_sys_ps8_emio_spi0_ss_i_n_VCC_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized0' (209#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_emio_spi0_ss_i_n_VCC_0' (210#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi0_ss_i_n_VCC_0/synth/system_sys_ps8_emio_spi0_ss_i_n_VCC_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_emio_spi1_s_i_GND_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi1_s_i_GND_0/synth/system_sys_ps8_emio_spi1_s_i_GND_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_emio_spi1_s_i_GND_0' (211#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi1_s_i_GND_0/synth/system_sys_ps8_emio_spi1_s_i_GND_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_emio_spi1_sclk_i_GND_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi1_sclk_i_GND_0/synth/system_sys_ps8_emio_spi1_sclk_i_GND_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_emio_spi1_sclk_i_GND_0' (212#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi1_sclk_i_GND_0/synth/system_sys_ps8_emio_spi1_sclk_i_GND_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_emio_spi1_ss_i_n_VCC_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi1_ss_i_n_VCC_0/synth/system_sys_ps8_emio_spi1_ss_i_n_VCC_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_emio_spi1_ss_i_n_VCC_0' (213#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi1_ss_i_n_VCC_0/synth/system_sys_ps8_emio_spi1_ss_i_n_VCC_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_emio_spi1_ss_i_n_VCC_1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi1_ss_i_n_VCC_1/synth/system_sys_ps8_emio_spi1_ss_i_n_VCC_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_emio_spi1_ss_i_n_VCC_1' (214#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi1_ss_i_n_VCC_1/synth/system_sys_ps8_emio_spi1_ss_i_n_VCC_1.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (214#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (214#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (215#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 6 given [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3714]
INFO: [Synth 8-638] synthesizing module 'system_util_daq2_xcvr_0' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/synth/system_util_daq2_xcvr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_adxcvr' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr.v:39]
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0000101000 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter TX_NUM_OF_LANES bound to: 4 - type: integer 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 20 - type: integer 
	Parameter TX_LANE_INVERT bound to: 0 - type: integer 
	Parameter RX_NUM_OF_LANES bound to: 4 - type: integer 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 20 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_PMA_CFG bound to: 1994880 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000010110000000000000000001000111111111100010000010000000000000000100000 
	Parameter RX_LANE_INVERT bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_adxcvr_xcm' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr_xcm.v:38]
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0000101000 
INFO: [Synth 8-638] synthesizing module 'GTHE4_COMMON' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:8345]
	Parameter AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter A_SDM0TOGGLE bound to: 1'b0 
	Parameter A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter A_SDM1TOGGLE bound to: 1'b0 
	Parameter BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0000000100100100 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000110 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter PPF1_CFG bound to: 16'b0000011000000000 
	Parameter QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL0_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL0_CP bound to: 10'b0001111111 
	Parameter QPLL0_CP_G3 bound to: 10'b0000011111 
	Parameter QPLL0_FBDIV bound to: 40 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL0_LPF bound to: 10'b0100110111 
	Parameter QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter QPLL0_PCI_EN bound to: 1'b0 
	Parameter QPLL0_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL1_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL1_CP bound to: 10'b1111111111 
	Parameter QPLL1_CP_G3 bound to: 10'b0011111111 
	Parameter QPLL1_FBDIV bound to: 40 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL1_LPF bound to: 10'b0100110101 
	Parameter QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter QPLL1_PCI_EN bound to: 1'b0 
	Parameter QPLL1_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_ENB bound to: 1'b0 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'GTHE4_COMMON' (216#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:8345]
INFO: [Synth 8-256] done synthesizing module 'util_adxcvr_xcm' (217#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr_xcm.v:38]
INFO: [Synth 8-638] synthesizing module 'util_adxcvr_xch' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr_xch.v:38]
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 20 - type: integer 
	Parameter TX_POLARITY bound to: 0 - type: integer 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 20 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_PMA_CFG bound to: 1994880 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000010110000000000000000001000111111111100010000010000000000000000100000 
	Parameter RX_POLARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG_GT' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-256] done synthesizing module 'BUFG_GT' (218#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-638] synthesizing module 'GTHE4_CHANNEL' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:7153]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0001000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1100100000000000 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b01100 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CAPBYPASS_FORCE bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0010010000100100 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0101000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0000000000001010 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CKCAL_RSVD0 bound to: 16'b0000000010000000 
	Parameter CKCAL_RSVD1 bound to: 16'b0000010000000000 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: TRUE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK1 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000011111111 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK6 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK7 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK8 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK9 bound to: 16'b1111111111111111 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 3'b100 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 3'b000 
	Parameter LPBK_IND_CTRL1 bound to: 3'b000 
	Parameter LPBK_IND_CTRL2 bound to: 3'b000 
	Parameter LPBK_RG_CTRL bound to: 4'b1110 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b10 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b10 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b010 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 57 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 3 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001100101 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b0101100100 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000001001100101 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000010110100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b100100 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000100100 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000001 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000011100010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000001010000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0010011000010011 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100011100 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_PWR_SAVING bound to: 1'b1 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b1000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1000000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_AUTO_BW_SEL_BYPASS bound to: 1'b0 
	Parameter RXPI_CFG0 bound to: 16'b0000000000000010 
	Parameter RXPI_CFG1 bound to: 16'b0000000000010101 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_SEL_LC bound to: 2'b00 
	Parameter RXPI_STARTCODE bound to: 2'b00 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001010101010100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 20 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE3_LPF bound to: 8'b11111111 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b011 
	Parameter RX_DFELPM_CFG0 bound to: 6 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 1 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIV2_MODE_B bound to: 1'b0 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_HI_LR bound to: 1'b1 
	Parameter RX_EXT_RL_CTRL bound to: 9'b000000000 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0100 
	Parameter RX_SUM_RESLOAD_CTRL bound to: 4'b0011 
	Parameter RX_SUM_VCMTUNE bound to: 4'b0110 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b00 
	Parameter RX_VREG_CTRL bound to: 3'b101 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b0 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATURE_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010001 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001111 
	Parameter TXPH_CFG bound to: 16'b0000001100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG bound to: 16'b0000000001010100 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 20 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_DRVMUX_CTRL bound to: 2 - type: integer 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1011110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1011100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1011010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1011000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000000000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0111111000000000 
	Parameter TX_PHICAL_CFG2 bound to: 16'b0000001000000001 
	Parameter TX_PI_BIASSET bound to: 1 - type: integer 
	Parameter TX_PI_IBIAS_MID bound to: 2'b00 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000001000 
	Parameter TX_PREDRV_CTRL bound to: 2 - type: integer 
	Parameter TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 4 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b000 
	Parameter TX_VREG_PDB bound to: 1'b0 
	Parameter TX_VREG_VREFSEL bound to: 2'b00 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GTHE4_CHANNEL' (219#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:7153]
INFO: [Synth 8-256] done synthesizing module 'util_adxcvr_xch' (220#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr_xch.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_adxcvr' (221#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_util_daq2_xcvr_0' (222#1) [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/synth/system_util_daq2_xcvr_0.v:56]
WARNING: [Synth 8-350] instance 'util_daq2_xcvr' of module 'system_util_daq2_xcvr_0' requires 214 connections, but only 190 given [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3721]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'start_LD_0'. This will prevent further optimization [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3511]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3487]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'format_9234_timestamp_0'. This will prevent further optimization [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3467]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_ad9680_cpack'. This will prevent further optimization [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2950]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sys_concat_intc_1'. This will prevent further optimization [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3525]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_ad9680_core'. This will prevent further optimization [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2917]
INFO: [Synth 8-256] done synthesizing module 'system' (223#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2373]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (224#1) [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'i_system_wrapper' of module 'system_wrapper' requires 50 connections, but only 41 given [D:/adi_9234/ad9234-6-Laser/system_top.v:246]
WARNING: [Synth 8-3848] Net trig in module/entity system_top does not have driver. [D:/adi_9234/ad9234-6-Laser/system_top.v:109]
INFO: [Synth 8-256] done synthesizing module 'system_top' (225#1) [D:/adi_9234/ad9234-6-Laser/system_top.v:38]
WARNING: [Synth 8-3331] design util_adxcvr_xch has unconnected port up_tx_lpm_dfe_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port qpll_ref_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_qpll_rst_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_4_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_4_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_enb_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wr_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:44 ; elapsed = 00:03:51 . Memory (MB): peak = 1294.391 ; gain = 578.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3231]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet0_signal_detect to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:702]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet1_signal_detect to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:702]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet2_signal_detect to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:702]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet3_signal_detect to constant 0 [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:702]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[43] to constant 0 [D:/adi_9234/ad9234-6-Laser/system_top.v:246]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[36] to constant 0 [D:/adi_9234/ad9234-6-Laser/system_top.v:246]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[35] to constant 0 [D:/adi_9234/ad9234-6-Laser/system_top.v:246]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[34] to constant 0 [D:/adi_9234/ad9234-6-Laser/system_top.v:246]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[33] to constant 0 [D:/adi_9234/ad9234-6-Laser/system_top.v:246]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[32] to constant 0 [D:/adi_9234/ad9234-6-Laser/system_top.v:246]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:47 ; elapsed = 00:03:54 . Memory (MB): peak = 1294.391 ; gain = 578.543
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1099 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/ila_0/inst'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/ila_0/inst'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/constrs_1/new/system_constr.xdc]
WARNING: [Vivado 12-507] No nets matched 'rx_sysref'. [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/constrs_1/new/system_constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/constrs_1/new/system_constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/constrs_1/new/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/constrs_1/new/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/adi_9234/ad9234-6-Laser/zcu102_system_constr.xdc]
Finished Parsing XDC File [D:/adi_9234/ad9234-6-Laser/zcu102_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/adi_9234/ad9234-6-Laser/zcu102_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/adi_9234/ad9234-6-Laser/system_constr.xdc]
Finished Parsing XDC File [D:/adi_9234/ad9234-6-Laser/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/adi_9234/ad9234-6-Laser/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/bd/bd.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/bd/bd.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See D:/adi_9234/ad9234-6-Laser/system_constr.xdc:109] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has RXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has RXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has RXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Finished Parsing XDC File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 849 instances were transformed.
  BUFG => BUFGCE: 3 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 756 instances
  CFGLUT5 => SRLC32E: 60 instances
  FDR => FDRE: 24 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.539 . Memory (MB): peak = 2529.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:03 ; elapsed = 00:05:12 . Memory (MB): peak = 2530.176 ; gain = 1814.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:03 ; elapsed = 00:05:12 . Memory (MB): peak = 2530.176 ; gain = 1814.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8/inst/PS8_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc, line 26).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_xfer_req_m_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_xfer_req_m_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_xfer_req_m_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst/dma_waddr_rel_t_m_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst/dma_waddr_rel_t_m_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst/dma_waddr_rel_t_m_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst/dma_waddr_rel_t_s_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/ad_rst_sync_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/ad_rst_sync_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg/ad_rst_sync_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg/ad_rst_sync_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/up_rx_rst_done_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/up_rx_rst_done_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/up_rx_rst_done_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/up_rx_rst_done_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/up_rx_rst_done_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/up_rx_rst_done_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rx_rst_done_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rx_rst_done_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/up_tx_rst_done_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/up_tx_rst_done_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/up_tx_rst_done_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/up_tx_rst_done_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/up_tx_rst_done_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/up_tx_rst_done_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_tx_rst_done_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_tx_rst_done_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m1_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m2_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m3_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m3_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_i. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property MARK_DEBUG = true for i_system_wrapper/system_i/util_daq2_xcvr_rx_3_rxdata[15]. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/constrs_1/new/system_constr.xdc, line 3).
Applied set_property MARK_DEBUG = true for i_system_wrapper/system_i/util_daq2_xcvr_rx_1_rxdata[28]. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/constrs_1/new/system_constr.xdc, line 4).
Applied set_property MARK_DEBUG = true for i_system_wrapper/system_i/util_daq2_xcvr_rx_0_rxdata[12]. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/constrs_1/new/system_constr.xdc, line 5).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8/inst. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 116).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen/U0. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 119).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 127).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 130).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 130).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 133).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 133).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 133).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 136).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 136).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_dma/inst. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 144).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_daq2_xcvr/inst. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 147).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 150).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 160).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 166).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/ila_0/inst. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 169).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/clk_wiz_0/inst. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 177).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 185).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst. (constraint file  D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 192).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 35).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 35).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 35).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 35).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_d1_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc, line 45).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_d2_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc, line 45).
Applied set_property IOB = TRUE for i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_r_reg. (constraint file  d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc, line 51).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_cpack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_xcvr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/format_9234_timestamp_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/spi0_csn_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/spi1_csn_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/start_LD_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8_emio_spi0_s_i_GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8_emio_spi0_sclk_i_GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8_emio_spi0_ss_i_n_VCC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8_emio_spi1_s_i_GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8_emio_spi1_sclk_i_GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8_emio_spi1_ss_i_n_VCC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8_emio_spi1_ss_i_n_VCC1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_daq2_xcvr. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:04 ; elapsed = 00:05:13 . Memory (MB): peak = 2530.176 ; gain = 1814.328
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "spi_rd_wr_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element spi_count_reg was removed.  [D:/adi/hdl/projects/daq2/common/daq2_spi.v:72]
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element up_xfer_count_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_xfer_cntrl.v:85]
WARNING: [Synth 8-6014] Unused sequential element d_xfer_count_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_xfer_status.v:83]
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element up_count_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_clock_mon.v:108]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_clock_mon.v:133]
WARNING: [Synth 8-6014] Unused sequential element up_timer_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_adc_common.v:348]
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element up_xfer_count_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_xfer_cntrl.v:85]
WARNING: [Synth 8-6014] Unused sequential element d_xfer_count_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_xfer_status.v:83]
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element up_xfer_count_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_xfer_cntrl.v:85]
WARNING: [Synth 8-6014] Unused sequential element d_xfer_count_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_xfer_status.v:83]
INFO: [Synth 8-5545] ROM "adc_pn_match_z_s" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element adc_pn_oos_count_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/ad_pnmon.v:91]
INFO: [Synth 8-5546] ROM "adc_mux_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_5_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_7_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "adc_dsf_sync_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'adc_mux_enable_reg' and it is trimmed from '8' to '2' bits. [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:206]
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/address_generator.v:90]
WARNING: [Synth 8-6014] Unused sequential element beat_counter_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:158]
WARNING: [Synth 8-6014] Unused sequential element src_beat_counter_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_burst_memory.v:164]
WARNING: [Synth 8-6014] Unused sequential element dest_beat_counter_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_burst_memory.v:201]
WARNING: [Synth 8-6014] Unused sequential element burst_count_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/request_generator.v:69]
WARNING: [Synth 8-6014] Unused sequential element adc_waddr_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b072/util_adcfifo.v:123]
WARNING: [Synth 8-6014] Unused sequential element dma_raddr_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b072/util_adcfifo.v:174]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_ctrl'
INFO: [Synth 8-5544] ROM "status_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cgs_rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "deglitch_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_align" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element deglitch_counter_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_ctrl.v:136]
WARNING: [Synth 8-6014] Unused sequential element beat_counter_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_lane_latency_monitor.v:65]
WARNING: [Synth 8-6014] Unused sequential element wr_addr_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/elastic_buffer.v:74]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/elastic_buffer.v:83]
INFO: [Synth 8-5544] ROM "ilas_config_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_lane.v:166]
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element up_count_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_clock_mon.v:108]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/hdl/library/common/up_clock_mon.v:133]
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_links_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_buffer_early_release" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ctrl_err_statistics_mask" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element q_int_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:138]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'up_fsm_reg' in module 'axi_adxcvr_es'
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "up_wr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "up_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "up_enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_awvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element up_pll_rst_cnt_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:190]
WARNING: [Synth 8-6014] Unused sequential element up_rst_cnt_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:191]
WARNING: [Synth 8-6014] Unused sequential element up_user_ready_cnt_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:192]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element bresp_cnt_reg was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3759]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[31] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[30] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[29] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[28] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[27] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[26] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[25] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[24] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[23] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[22] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[21] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[20] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[19] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[18] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[17] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[16] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[15] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[14] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[13] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[12] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[11] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[10] was removed.  [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-4471] merging register 'stamp_1_reg[0][63:0]' into 'stamp_0_reg[0][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[1][63:0]' into 'stamp_0_reg[1][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[2][63:0]' into 'stamp_0_reg[2][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[3][63:0]' into 'stamp_0_reg[3][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[4][63:0]' into 'stamp_0_reg[4][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[5][63:0]' into 'stamp_0_reg[5][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[6][63:0]' into 'stamp_0_reg[6][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[7][63:0]' into 'stamp_0_reg[7][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[8][63:0]' into 'stamp_0_reg[8][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[9][63:0]' into 'stamp_0_reg[9][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[10][63:0]' into 'stamp_0_reg[10][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[11][63:0]' into 'stamp_0_reg[11][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[12][63:0]' into 'stamp_0_reg[12][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[13][63:0]' into 'stamp_0_reg[13][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[14][63:0]' into 'stamp_0_reg[14][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[15][63:0]' into 'stamp_0_reg[15][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[16][63:0]' into 'stamp_0_reg[16][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[17][63:0]' into 'stamp_0_reg[17][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[18][63:0]' into 'stamp_0_reg[18][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[19][63:0]' into 'stamp_0_reg[19][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[20][63:0]' into 'stamp_0_reg[20][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[21][63:0]' into 'stamp_0_reg[21][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[22][63:0]' into 'stamp_0_reg[22][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[23][63:0]' into 'stamp_0_reg[23][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[24][63:0]' into 'stamp_0_reg[24][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[25][63:0]' into 'stamp_0_reg[25][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[26][63:0]' into 'stamp_0_reg[26][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[27][63:0]' into 'stamp_0_reg[27][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[28][63:0]' into 'stamp_0_reg[28][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[29][63:0]' into 'stamp_0_reg[29][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[30][63:0]' into 'stamp_0_reg[30][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[31][63:0]' into 'stamp_0_reg[31][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[32][63:0]' into 'stamp_0_reg[32][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[33][63:0]' into 'stamp_0_reg[33][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[34][63:0]' into 'stamp_0_reg[34][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[35][63:0]' into 'stamp_0_reg[35][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[36][63:0]' into 'stamp_0_reg[36][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[37][63:0]' into 'stamp_0_reg[37][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[38][63:0]' into 'stamp_0_reg[38][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[39][63:0]' into 'stamp_0_reg[39][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[40][63:0]' into 'stamp_0_reg[40][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[41][63:0]' into 'stamp_0_reg[41][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[42][63:0]' into 'stamp_0_reg[42][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[43][63:0]' into 'stamp_0_reg[43][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[44][63:0]' into 'stamp_0_reg[44][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[45][63:0]' into 'stamp_0_reg[45][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[46][63:0]' into 'stamp_0_reg[46][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[47][63:0]' into 'stamp_0_reg[47][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[48][63:0]' into 'stamp_0_reg[48][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[49][63:0]' into 'stamp_0_reg[49][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[50][63:0]' into 'stamp_0_reg[50][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[51][63:0]' into 'stamp_0_reg[51][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[52][63:0]' into 'stamp_0_reg[52][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[53][63:0]' into 'stamp_0_reg[53][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[54][63:0]' into 'stamp_0_reg[54][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[55][63:0]' into 'stamp_0_reg[55][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[56][63:0]' into 'stamp_0_reg[56][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[57][63:0]' into 'stamp_0_reg[57][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[58][63:0]' into 'stamp_0_reg[58][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[59][63:0]' into 'stamp_0_reg[59][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[60][63:0]' into 'stamp_0_reg[60][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[61][63:0]' into 'stamp_0_reg[61][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[62][63:0]' into 'stamp_0_reg[62][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[63][63:0]' into 'stamp_0_reg[63][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[64][63:0]' into 'stamp_0_reg[64][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[65][63:0]' into 'stamp_0_reg[65][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[66][63:0]' into 'stamp_0_reg[66][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[67][63:0]' into 'stamp_0_reg[67][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[68][63:0]' into 'stamp_0_reg[68][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[69][63:0]' into 'stamp_0_reg[69][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[70][63:0]' into 'stamp_0_reg[70][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[71][63:0]' into 'stamp_0_reg[71][63:0]'
INFO: [Synth 8-4471] merging register 'stamp_1_reg[72][63:0]' into 'stamp_0_reg[72][63:0]'
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "recv_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "recv_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "trans_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "trans_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "waveform_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "waveform_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized59'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized60'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized53'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized54'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized55'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized56'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized57'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized58'
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "start1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_daq2_xcvr'. This will prevent further optimization [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3721]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_ad9680_jesd'. This will prevent further optimization [D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3020]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                              000 |                              000
      STATE_WAIT_FOR_PHY |                              001 |                              001
               STATE_CGS |                              010 |                              010
          STATE_DEGLITCH |                              011 |                              011
                  iSTATE |                              100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'jesd204_rx_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ES_FSM_IDLE |                            00000 |                            00000
     ES_FSM_HOFFSET_READ |                            00001 |                            00001
     ES_FSM_HOFFSET_RRDY |                            00010 |                            00010
    ES_FSM_HOFFSET_WRITE |                            00011 |                            00011
     ES_FSM_HOFFSET_WRDY |                            00100 |                            00100
     ES_FSM_VOFFSET_READ |                            00101 |                            00101
     ES_FSM_VOFFSET_RRDY |                            00110 |                            00110
    ES_FSM_VOFFSET_WRITE |                            00111 |                            00111
     ES_FSM_VOFFSET_WRDY |                            01000 |                            01000
        ES_FSM_CTRL_READ |                            01001 |                            01001
        ES_FSM_CTRL_RRDY |                            01010 |                            01010
      ES_FSM_START_WRITE |                            01011 |                            01011
       ES_FSM_START_WRDY |                            01100 |                            01100
      ES_FSM_STATUS_READ |                            01101 |                            01101
      ES_FSM_STATUS_RRDY |                            01110 |                            01110
       ES_FSM_STOP_WRITE |                            01111 |                            01111
        ES_FSM_STOP_WRDY |                            10000 |                            10000
        ES_FSM_SCNT_READ |                            10001 |                            10001
        ES_FSM_SCNT_RRDY |                            10010 |                            10010
        ES_FSM_ECNT_READ |                            10011 |                            10011
        ES_FSM_ECNT_RRDY |                            10100 |                            10100
        ES_FSM_AXI_WRITE |                            10101 |                            10101
        ES_FSM_AXI_READY |                            10110 |                            10110
           ES_FSM_UPDATE |                            10111 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'up_fsm_reg' using encoding 'sequential' in module 'axi_adxcvr_es'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:26 ; elapsed = 00:05:36 . Memory (MB): peak = 2530.176 ; gain = 1814.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |util_cpack_mux                  |           4|     25050|
|2     |util_cpack__GC0                 |           1|      7360|
|3     |system_clk_wiz_0_0_clk_wiz__GC0 |           1|         5|
|4     |format_9234__GB0                |           1|     31874|
|5     |format_9234__GB1                |           1|      8212|
|6     |format_9234__GB2                |           1|     10712|
|7     |format_9234__GB3                |           1|     22401|
|8     |format_9234__GB4                |           1|     16027|
|9     |format_9234__GB5                |           1|      9601|
|10    |format_9234__GB6                |           1|     33887|
|11    |system__GCB0                    |           1|     29745|
|12    |system__GCB1                    |           1|     20992|
|13    |system__GCB2                    |           1|     35189|
|14    |system_top__GC0                 |           1|        79|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register adc_mux_data_reg [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:214]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   5 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 19    
	   2 Input      6 Bit       Adders := 12    
	   2 Input      5 Bit       Adders := 20    
	   2 Input      4 Bit       Adders := 86    
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 14    
	   2 Input      1 Bit       Adders := 6     
+---XORs : 
	   2 Input     56 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 4     
	   2 Input     13 Bit         XORs := 76    
	   2 Input      1 Bit         XORs := 81    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	             5056 Bit    Registers := 1     
	             1024 Bit    Registers := 2     
	              512 Bit    Registers := 1     
	              288 Bit    Registers := 1     
	              286 Bit    Registers := 9     
	              176 Bit    Registers := 1     
	              145 Bit    Registers := 2     
	              138 Bit    Registers := 2     
	              132 Bit    Registers := 2     
	              129 Bit    Registers := 1     
	              128 Bit    Registers := 15    
	              112 Bit    Registers := 8     
	               96 Bit    Registers := 12    
	               85 Bit    Registers := 4     
	               80 Bit    Registers := 20    
	               78 Bit    Registers := 4     
	               73 Bit    Registers := 2     
	               72 Bit    Registers := 1     
	               68 Bit    Registers := 2     
	               64 Bit    Registers := 812   
	               62 Bit    Registers := 5     
	               56 Bit    Registers := 2     
	               51 Bit    Registers := 2     
	               48 Bit    Registers := 20    
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 5     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 79    
	               29 Bit    Registers := 4     
	               24 Bit    Registers := 35    
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 390   
	               15 Bit    Registers := 7     
	               14 Bit    Registers := 6     
	               12 Bit    Registers := 33    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 88    
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 192   
	                3 Bit    Registers := 51    
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 1297  
+---RAMs : 
	            4096K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 4     
	              128 Bit         RAMs := 4     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    286 Bit        Muxes := 1     
	   2 Input    145 Bit        Muxes := 2     
	   2 Input    132 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 6     
	   9 Input    112 Bit        Muxes := 4     
	  13 Input     96 Bit        Muxes := 4     
	   2 Input     96 Bit        Muxes := 4     
	  17 Input     96 Bit        Muxes := 4     
	   2 Input     85 Bit        Muxes := 4     
	  17 Input     80 Bit        Muxes := 12    
	   2 Input     80 Bit        Muxes := 12    
	   9 Input     80 Bit        Muxes := 4     
	   2 Input     73 Bit        Muxes := 2     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 2     
	  17 Input     64 Bit        Muxes := 16    
	   2 Input     64 Bit        Muxes := 21    
	   7 Input     64 Bit        Muxes := 4     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 2     
	  17 Input     48 Bit        Muxes := 12    
	   2 Input     48 Bit        Muxes := 12    
	   9 Input     48 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 8     
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 4     
	  17 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 58    
	  12 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	  23 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 12    
	  18 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  25 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   6 Input     21 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 138   
	   3 Input     16 Bit        Muxes := 37    
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 63    
	   3 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 11    
	   8 Input     11 Bit        Muxes := 1     
	  11 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 79    
	   8 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	  17 Input      5 Bit        Muxes := 28    
	   2 Input      5 Bit        Muxes := 25    
	  40 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 8     
	   9 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 109   
	  14 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 67    
	   8 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 70    
	   5 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 46    
	   4 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 17    
	  13 Input      1 Bit        Muxes := 8     
	  17 Input      1 Bit        Muxes := 48    
	   2 Input      1 Bit        Muxes := 1149  
	   7 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 90    
	   5 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register adc_mux_data_reg [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:214]
Hierarchical RTL Component report 
Module util_cpack_mux 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 2     
	               96 Bit    Registers := 3     
	               80 Bit    Registers := 5     
	               64 Bit    Registers := 6     
	               48 Bit    Registers := 5     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   9 Input    112 Bit        Muxes := 1     
	  13 Input     96 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	  17 Input     96 Bit        Muxes := 1     
	  17 Input     80 Bit        Muxes := 3     
	   2 Input     80 Bit        Muxes := 3     
	   9 Input     80 Bit        Muxes := 1     
	  17 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 4     
	   7 Input     64 Bit        Muxes := 1     
	  17 Input     48 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 3     
	   9 Input     48 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 7     
	  13 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module util_cpack 
Detailed RTL Component Info : 
+---Registers : 
	             5056 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module format_9234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 752   
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 257   
	   3 Input      1 Bit        Muxes := 1     
Module util_adxcvr_xcm 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module util_adxcvr_xch__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module util_adxcvr_xch__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module util_adxcvr_xch__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module util_adxcvr_xch 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module axi_dmac_regmap_request 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
Module up_axi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dmac_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module axi_dmac_reset_manager 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmac_address_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module dmac_response_handler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_data_mover 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ad_mem 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module axi_dmac_burst_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---RAMs : 
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module util_axis_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
Module dmac_request_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dmac_request_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ad_mem_asym 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
Module ad_axis_inf_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module util_adcfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module axi_adxcvr_mdrp__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_es 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	  11 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  40 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_up 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	  23 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module up_axi__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dwidth_converter_v2_1_15_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 33    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 34    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 34    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_15_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_15_w_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 33    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 34    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 34    
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_15_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    145 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    132 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_15_a_upsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_16_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_16_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_16_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_16_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module axi_crossbar_v2_1_16_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module pipeline_stage__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              176 Bit    Registers := 1     
Module pipeline_stage__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
Module jesd204_lmfc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module jesd204_rx_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
Module jesd204_eof_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_lane_latency_monitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 5     
	                1 Bit    Registers := 4     
Module align_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module jesd204_rx_lane__1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module align_mux__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module jesd204_rx_lane__2 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module align_mux__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module jesd204_rx_lane__3 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module align_mux 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module jesd204_rx_lane 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module jesd204_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module up_axi__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module up_clock_mon__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_up_common 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module jesd204_up_sysref 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized1__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_data 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              138 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_data__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module sync_bits__parameterized2__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module sync_bits__parameterized2__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module sync_bits__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module jesd204_up_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_jesd204_rx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module up_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module ad_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_xfer_cntrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               37 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_clock_mon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_adc_common 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module up_xfer_cntrl__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_ip_jesd204_tpl_adc_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ad_xcvr_rx_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_xcvr_rx_if__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_xcvr_rx_if__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_xcvr_rx_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_pnmon__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ad_ip_jesd204_tpl_adc_pnmon__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     56 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               56 Bit    Registers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module ad_datafmt__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_pnmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ad_ip_jesd204_tpl_adc_pnmon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     56 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               56 Bit    Registers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module ad_datafmt__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module start_LD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_generic_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_5_generic_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_5_generic_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_5_generic_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_5_ila_adv_trigger_sequencer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_fsm_memory_read 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__8 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__9 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__10 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__11 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__12 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__13 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__14 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__15 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__16 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__17 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__18 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__19 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__20 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__21 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__22 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__23 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__24 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__25 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__26 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__27 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__28 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__29 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__30 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__31 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__32 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_async_edge_xfer__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_5_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              288 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     11 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_5_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	              286 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    286 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module ila_v6_2_5_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module daq2_spi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module daq2_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[128]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[129]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[130]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[131]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[132]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[133]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[134]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[135]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[136]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[137]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[138]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[139]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[140]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[141]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[142]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[143]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[144]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[145]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[146]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[147]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[148]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[149]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[150]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[151]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[152]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[153]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[154]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[155]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[156]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[157]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[158]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[159]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[160]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[161]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[162]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[163]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[164]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[165]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[166]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[167]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[168]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[169]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[170]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[171]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[172]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[173]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[174]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[175]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[176]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[177]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[178]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[179]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[180]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[181]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[182]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[183]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[184]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[185]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[186]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[187]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[188]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[189]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[190]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[192]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[193]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[194]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[195]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[196]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[197]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[198]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[199]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[200]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[201]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[202]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[203]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[204]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[205]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[206]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[207]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[208]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[209]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[210]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[211]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[212]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[213]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[214]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[215]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[216]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[217]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[218]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[219]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[220]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[221]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[222]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[223]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[224]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[225]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[226]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[227]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9680_cpack/insti_0/\g_in[7].adc_data_d_reg[511] )
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "trans_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "trans_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "recv_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "recv_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "waveform_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "waveform_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[249][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[248][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[247][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[246][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[245][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[244][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[243][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[242][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[241][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[240][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[239][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[238][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[237][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[236][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[235][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[234][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[233][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[232][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[231][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[230][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[229][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[228][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[227][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[226][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[225][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[224][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[223][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[222][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[221][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[220][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[219][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[218][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[217][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[216][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[215][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[214][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[213][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[212][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[211][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[210][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[209][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[208][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[207][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[206][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[205][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[204][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[203][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[202][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[201][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[200][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[199][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[198][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[197][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[196][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[195][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[194][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[193][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[192][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[191][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[190][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[189][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[188][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[187][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[186][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[185][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[184][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[183][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[182][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[181][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[180][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[179][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[178][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[177][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[176][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[175][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[174][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[173][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[172][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[171][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[170][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[169][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[168][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[167][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[166][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[165][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[164][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[163][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[162][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[161][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[160][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[159][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[158][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[157][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[156][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[155][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[154][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[153][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[152][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stamp_0_reg[151][63] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '35' to '6' bits. [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:95]
INFO: [Synth 8-5587] ROM size for "up_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[0]) is unused and will be removed from module axi_dmac.
WARNING: [Synth 8-3332] Sequential element (i_xch_0/up_addr_int_reg[11]) is unused and will be removed from module util_adxcvr.
WARNING: [Synth 8-3332] Sequential element (i_xch_0/up_addr_int_reg[10]) is unused and will be removed from module util_adxcvr.
WARNING: [Synth 8-3332] Sequential element (i_xch_1/up_addr_int_reg[11]) is unused and will be removed from module util_adxcvr.
WARNING: [Synth 8-3332] Sequential element (i_xch_1/up_addr_int_reg[10]) is unused and will be removed from module util_adxcvr.
WARNING: [Synth 8-3332] Sequential element (i_xch_2/up_addr_int_reg[11]) is unused and will be removed from module util_adxcvr.
WARNING: [Synth 8-3332] Sequential element (i_xch_2/up_addr_int_reg[10]) is unused and will be removed from module util_adxcvr.
WARNING: [Synth 8-3332] Sequential element (i_xch_3/up_addr_int_reg[11]) is unused and will be removed from module util_adxcvr.
WARNING: [Synth 8-3332] Sequential element (i_xch_3/up_addr_int_reg[10]) is unused and will be removed from module util_adxcvr.
WARNING: [Synth 8-3332] Sequential element (i_regmap/i_regmap_request/up_dma_cyclic_reg) is unused and will be removed from module axi_dmac.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[7]) is unused and will be removed from module axi_dmac.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[1]) is unused and will be removed from module axi_dmac.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/needs_sync_reg) is unused and will be removed from module axi_dmac.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[15]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[14]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[13]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[12]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[11]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[10]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[9]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[8]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[7]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[6]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[5]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[4]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[3]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[2]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[1]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[0]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[15]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[14]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[13]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[12]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[11]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[10]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[9]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[8]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[7]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[6]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[5]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[4]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[3]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[2]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[1]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[0]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[15]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[14]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[13]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[12]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[11]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[10]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[9]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[8]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[7]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[6]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[5]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[4]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[3]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[2]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[1]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_int_reg[0]) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_ready_i_reg) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_ready_m_reg) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_ready_mi_reg) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_ready_int_reg) is unused and will be removed from module axi_adxcvr_mdrp__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[15]) is unused and will be removed from module axi_adxcvr_mdrp__2.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[15]) is unused and will be removed from module axi_adxcvr_mdrp.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[15]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[14]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[13]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[12]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[11]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[10]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[9]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[8]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[7]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[6]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[5]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[4]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[3]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[2]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[1]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_i_reg[0]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[15]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[14]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[13]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[12]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[11]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[10]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[9]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[8]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (up_rdata_m_reg[7]) is unused and will be removed from module axi_adxcvr_mdrp__parameterized3__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-5545] ROM "g_channel[0].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "g_channel[1].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/start1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:17 ; elapsed = 00:07:12 . Memory (MB): peak = 2530.176 ; gain = 1814.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ad_mem:         | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|ad_mem_asym:    | m_ram_reg  | 32 K x 128(NO_CHANGE)  | W |   | 64 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 128    |                 | 
|elastic_buffer: | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|elastic_buffer: | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|elastic_buffer: | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|elastic_buffer: | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                 | RTL Object                                                     | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+
|axi_ad9680_dma/inst         | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied        | 8 x 4                | RAM32M16 x 1   | 
|axi_ad9680_dma/inst         | i_transfer/i_request_arb/eot_mem_reg                           | Implied        | 16 x 1               | RAM16X1D x 3   | 
|axi_ad9680_jesd/rx_axi/inst | i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied        | 4 x 32               | RAM32M16 x 3   | 
|axi_ad9680_jesd/rx_axi/inst | i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied        | 4 x 32               | RAM32M16 x 3   | 
|axi_ad9680_jesd/rx_axi/inst | i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied        | 4 x 32               | RAM32M16 x 3   | 
|axi_ad9680_jesd/rx_axi/inst | i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied        | 4 x 32               | RAM32M16 x 3   | 
|ila_0/inst                  | ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg             | User Attribute | 128 x 24             | RAM64M8 x 16   | 
+----------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |util_cpack_mux                  |           4|     16346|
|2     |util_cpack__GC0                 |           1|      2481|
|3     |system_clk_wiz_0_0_clk_wiz__GC0 |           1|         5|
|4     |format_9234__GB0                |           1|     28886|
|5     |format_9234__GB1                |           1|      7795|
|6     |format_9234__GB2                |           1|      8729|
|7     |format_9234__GB3                |           1|     22401|
|8     |format_9234__GB4                |           1|     12043|
|9     |format_9234__GB5                |           1|      9601|
|10    |format_9234__GB6                |           1|     16694|
|11    |system__GCB0                    |           1|     17795|
|12    |system__GCB1                    |           1|     14374|
|13    |system__GCB2                    |           1|     19004|
|14    |system_top__GC0                 |           1|        81|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1' to pin 'i_ibufds_clk_in1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:40 ; elapsed = 00:07:36 . Memory (MB): peak = 3803.355 ; gain = 3087.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM i_mem_asym/m_ram_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:00 ; elapsed = 00:12:00 . Memory (MB): peak = 4213.660 ; gain = 3497.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                          | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ad_mem:                                              | m_ram_reg            | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\i_system_wrapper/system_i /i_0/axi_ad9680_fifo/inst | i_mem_asym/m_ram_reg | 32 K x 128(NO_CHANGE)  | W |   | 64 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 128    |                 | 
|elastic_buffer:                                      | mem_reg              | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|elastic_buffer:                                      | mem_reg              | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|elastic_buffer:                                      | mem_reg              | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|elastic_buffer:                                      | mem_reg              | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+----------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                 | RTL Object                                                     | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+
|axi_ad9680_dma/inst         | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied        | 8 x 4                | RAM32M16 x 1   | 
|axi_ad9680_dma/inst         | i_transfer/i_request_arb/eot_mem_reg                           | Implied        | 16 x 1               | RAM16X1D x 3   | 
|axi_ad9680_jesd/rx_axi/inst | i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied        | 4 x 32               | RAM32M16 x 3   | 
|axi_ad9680_jesd/rx_axi/inst | i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied        | 4 x 32               | RAM32M16 x 3   | 
|axi_ad9680_jesd/rx_axi/inst | i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied        | 4 x 32               | RAM32M16 x 3   | 
|axi_ad9680_jesd/rx_axi/inst | i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied        | 4 x 32               | RAM32M16 x 3   | 
|ila_0/inst                  | ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg             | User Attribute | 128 x 24             | RAM64M8 x 16   | 
+----------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |util_cpack_mux                          |           4|       211|
|2     |util_cpack__GC0                         |           1|      2481|
|3     |system_clk_wiz_0_0_clk_wiz__GC0         |           1|         5|
|4     |format_9234__GB1                        |           1|      7795|
|5     |format_9234__GB2                        |           1|      8729|
|6     |format_9234__GB4                        |           1|     12043|
|7     |format_9234__GB5                        |           1|      9601|
|8     |system__GCB0                            |           1|     17795|
|9     |system__GCB1                            |           1|     14374|
|10    |system__GCB2                            |           1|     19004|
|11    |system_top__GC0                         |           1|        81|
|12    |system_format_9234_timestamp_0_0_GT1    |           1|      7616|
|13    |system_format_9234_timestamp_0_0_GT2    |           1|        74|
|14    |system_format_9234_timestamp_0_0_GT2__1 |           1|      2304|
|15    |system_format_9234_timestamp_0_0_GT0    |           1|     20481|
|16    |system_format_9234_timestamp_0_0_GT1__3 |           1|        67|
|17    |system_format_9234_timestamp_0_0_GT2__3 |           1|     36440|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_32 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_33 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_34 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_35 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_36 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_37 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_38 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_39 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_40 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_41 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_42 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_43 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_44 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_45 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_46 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_47 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_48 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_49 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_50 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_51 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_52 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_53 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_54 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_55 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_56 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_57 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_58 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_59 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_60 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_61 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_62 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_63 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_3__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_4__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_5__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_6__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_7__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_8__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_9__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_10__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_11__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_12__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_13__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_14__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_15__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_16__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_17__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_18__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_19__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_20__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_21__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_22__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_23__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_24__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_25__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_26__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_27__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_28__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_29__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_30__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_31__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_32__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_33__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_34__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:10 ; elapsed = 00:13:12 . Memory (MB): peak = 4237.707 ; gain = 3521.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 24 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 23 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 22 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 21 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 20 to 9 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 32 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 31 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:12:22 ; elapsed = 00:13:25 . Memory (MB): peak = 4237.707 ; gain = 3521.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:12:23 ; elapsed = 00:13:25 . Memory (MB): peak = 4237.707 ; gain = 3521.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:33 ; elapsed = 00:13:36 . Memory (MB): peak = 4237.707 ; gain = 3521.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:34 ; elapsed = 00:13:36 . Memory (MB): peak = 4237.707 ; gain = 3521.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:37 ; elapsed = 00:13:40 . Memory (MB): peak = 4237.707 ; gain = 3521.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:38 ; elapsed = 00:13:40 . Memory (MB): peak = 4237.707 ; gain = 3521.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_axi_ad9680_cpack_0  | inst/g_mux[1].i_mux/adc_mux_valid_reg                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9680_xcvr_0   | inst/i_mstatus_ch_15/up_pll_locked_int_reg                                       | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_axi_ad9680_xcvr_0   | inst/i_mstatus_ch_15/up_rst_done_int_reg                                         | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ila_v6_2_5_generic_counter | counter_load_i_reg[16]                                                           | 16     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ila_v6_2_5_ila             | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_5_ila             | ila_core_inst/shifted_data_in_reg[8][285]                                        | 9      | 286   | NO           | NO                 | YES               | 286    | 0       | 
|ila_v6_2_5_ila             | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_5_ila             | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]                 | 4      | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]                 | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]                | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]                | 32     | 17         | 0      | 17      | 0      | 0      | 0      | 
|dsrl__4     | USE_RTL_FIFO.data_srl_reg[31] | 32     | 36         | 0      | 36      | 0      | 0      | 0      | 
|dsrl__5     | USE_RTL_FIFO.data_srl_reg[31] | 32     | 35         | 0      | 35      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     3|
|2     |BUFG_GT       |     8|
|3     |BUFG_PS       |     2|
|4     |CARRY4        |   249|
|5     |CARRY8        |    94|
|6     |CFGLUT5       |   816|
|7     |GTHE4_CHANNEL |     4|
|8     |GTHE4_COMMON  |     1|
|9     |IBUFDS_GTE4   |     1|
|10    |LUT1          |   917|
|11    |LUT2          |  1716|
|12    |LUT3          |  1479|
|13    |LUT4          |  2140|
|14    |LUT5          |  1899|
|15    |LUT6          | 22282|
|16    |MMCME4_ADV    |     1|
|17    |MUXF7         |  7458|
|18    |MUXF8         |  3282|
|19    |PS8           |     1|
|20    |RAM16X1D      |     3|
|21    |RAM32M16      |    13|
|22    |RAM64M8       |    16|
|23    |RAMB18E2_1    |     4|
|24    |RAMB36E2      |     1|
|25    |RAMB36E2_2    |    16|
|26    |RAMB36E2_3    |   128|
|27    |SRL16         |     2|
|28    |SRL16E        |   323|
|29    |SRLC16E       |     2|
|30    |SRLC32E       |   167|
|31    |FDCE          |  2984|
|32    |FDPE          |    24|
|33    |FDR           |    16|
|34    |FDRE          | 53350|
|35    |FDSE          |   171|
|36    |IBUF          |    16|
|37    |IBUFDS        |     2|
|38    |OBUF          |    19|
|39    |OBUFDS        |     1|
|40    |OBUFT         |     2|
+------+--------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                                                                      |Module                                                             |Cells |
+------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                                                           |                                                                   | 99613|
|2     |  i_spi                                                                       |daq2_spi                                                           |    20|
|3     |  i_spi1                                                                      |daq2_spi_0                                                         |    20|
|4     |  i_system_wrapper                                                            |system_wrapper                                                     | 99533|
|5     |    system_i                                                                  |system                                                             | 99529|
|6     |      axi_ad9680_cpack                                                        |system_axi_ad9680_cpack_0                                          |  2279|
|7     |        inst                                                                  |util_cpack                                                         |  2279|
|8     |          \g_dsf[0].i_dsf                                                     |util_cpack_dsf                                                     |  1101|
|9     |          \g_dsf[1].i_dsf                                                     |util_cpack_dsf__parameterized0                                     |   261|
|10    |          \g_mux[0].i_mux                                                     |util_cpack_mux                                                     |   113|
|11    |          \g_mux[1].i_mux                                                     |util_cpack_mux_439                                                 |   124|
|12    |          \g_mux[2].i_mux                                                     |util_cpack_mux_440                                                 |   112|
|13    |          \g_mux[3].i_mux                                                     |util_cpack_mux_441                                                 |   113|
|14    |      clk_wiz_0                                                               |system_clk_wiz_0_0                                                 |     6|
|15    |        inst                                                                  |system_clk_wiz_0_0_clk_wiz                                         |     6|
|16    |      format_9234_timestamp_0                                                 |system_format_9234_timestamp_0_0                                   | 69409|
|17    |        inst                                                                  |format_9234                                                        | 69409|
|18    |      util_daq2_xcvr                                                          |system_util_daq2_xcvr_0                                            |   852|
|19    |        inst                                                                  |util_adxcvr                                                        |   852|
|20    |          i_xch_0                                                             |util_adxcvr_xch__xdcDup__1                                         |   190|
|21    |          i_xch_1                                                             |util_adxcvr_xch__xdcDup__2                                         |   189|
|22    |          i_xch_2                                                             |util_adxcvr_xch__xdcDup__3                                         |   188|
|23    |          i_xch_3                                                             |util_adxcvr_xch                                                    |   189|
|24    |          i_xcm_0                                                             |util_adxcvr_xcm                                                    |    96|
|25    |      axi_ad9680_dma                                                          |system_axi_ad9680_dma_0                                            |   929|
|26    |        inst                                                                  |axi_dmac                                                           |   929|
|27    |          i_regmap                                                            |axi_dmac_regmap                                                    |   462|
|28    |            i_regmap_request                                                  |axi_dmac_regmap_request                                            |    83|
|29    |            i_up_axi                                                          |up_axi__parameterized0                                             |   305|
|30    |          i_transfer                                                          |axi_dmac_transfer                                                  |   467|
|31    |            i_request_arb                                                     |dmac_request_arb                                                   |   433|
|32    |              i_dest_dma_mm                                                   |dmac_dest_mm_axi                                                   |   112|
|33    |                i_addr_gen                                                    |dmac_address_generator                                             |    96|
|34    |                i_response_handler                                            |dmac_response_handler                                              |    16|
|35    |              i_dest_req_fifo                                                 |util_axis_fifo                                                     |    40|
|36    |              i_dest_response_fifo                                            |util_axis_fifo__parameterized1                                     |     7|
|37    |              i_req_gen                                                       |dmac_request_generator                                             |    73|
|38    |              i_req_splitter                                                  |splitter                                                           |     5|
|39    |              i_src_dma_stream                                                |dmac_src_axi_stream                                                |   107|
|40    |                i_data_mover                                                  |dmac_data_mover                                                    |   107|
|41    |              i_src_req_fifo                                                  |util_axis_fifo__parameterized0                                     |    11|
|42    |              i_store_and_forward                                             |axi_dmac_burst_memory                                              |    66|
|43    |                i_mem                                                         |ad_mem                                                             |     2|
|44    |            i_reset_manager                                                   |axi_dmac_reset_manager                                             |    34|
|45    |      axi_ad9680_fifo                                                         |system_axi_ad9680_fifo_0                                           |  1714|
|46    |        inst                                                                  |util_adcfifo                                                       |  1714|
|47    |          i_axis_inf                                                          |ad_axis_inf_rx                                                     |   794|
|48    |          i_mem_asym                                                          |ad_mem_asym                                                        |   195|
|49    |      sys_rstgen                                                              |system_sys_rstgen_0                                                |    62|
|50    |        U0                                                                    |proc_sys_reset__parameterized1                                     |    62|
|51    |          EXT_LPF                                                             |lpf__parameterized0                                                |    19|
|52    |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                        |cdc_sync_437                                                       |     6|
|53    |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                        |cdc_sync_438                                                       |     5|
|54    |          SEQ                                                                 |sequence_psr_435                                                   |    38|
|55    |            SEQ_COUNTER                                                       |upcnt_n_436                                                        |    13|
|56    |      axi_ad9680_jesd_rstgen                                                  |system_axi_ad9680_jesd_rstgen_0                                    |    66|
|57    |        U0                                                                    |proc_sys_reset                                                     |    66|
|58    |          EXT_LPF                                                             |lpf                                                                |    23|
|59    |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                        |cdc_sync                                                           |     6|
|60    |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                        |cdc_sync_434                                                       |     6|
|61    |          SEQ                                                                 |sequence_psr                                                       |    38|
|62    |            SEQ_COUNTER                                                       |upcnt_n                                                            |    13|
|63    |      axi_ad9680_xcvr                                                         |system_axi_ad9680_xcvr_0                                           |  3778|
|64    |        inst                                                                  |axi_adxcvr                                                         |  3778|
|65    |          i_axi                                                               |up_axi__parameterized2                                             |   355|
|66    |          i_es                                                                |axi_adxcvr_es                                                      |   432|
|67    |          i_mdrp_ch_0                                                         |axi_adxcvr_mdrp                                                    |    69|
|68    |          i_mdrp_ch_1                                                         |axi_adxcvr_mdrp__parameterized0                                    |   103|
|69    |          i_mdrp_ch_10                                                        |axi_adxcvr_mdrp__parameterized9                                    |    55|
|70    |          i_mdrp_ch_11                                                        |axi_adxcvr_mdrp__parameterized10                                   |    54|
|71    |          i_mdrp_ch_12                                                        |axi_adxcvr_mdrp__parameterized11                                   |    55|
|72    |          i_mdrp_ch_13                                                        |axi_adxcvr_mdrp__parameterized12                                   |    55|
|73    |          i_mdrp_ch_14                                                        |axi_adxcvr_mdrp__parameterized13                                   |    55|
|74    |          i_mdrp_ch_15                                                        |axi_adxcvr_mdrp__parameterized14                                   |    54|
|75    |          i_mdrp_ch_2                                                         |axi_adxcvr_mdrp__parameterized1                                    |   104|
|76    |          i_mdrp_ch_3                                                         |axi_adxcvr_mdrp__parameterized2                                    |   103|
|77    |          i_mdrp_ch_4                                                         |axi_adxcvr_mdrp__parameterized3                                    |    54|
|78    |          i_mdrp_ch_5                                                         |axi_adxcvr_mdrp__parameterized4                                    |    54|
|79    |          i_mdrp_ch_6                                                         |axi_adxcvr_mdrp__parameterized5                                    |    55|
|80    |          i_mdrp_ch_7                                                         |axi_adxcvr_mdrp__parameterized6                                    |    55|
|81    |          i_mdrp_ch_8                                                         |axi_adxcvr_mdrp__parameterized7                                    |    54|
|82    |          i_mdrp_ch_9                                                         |axi_adxcvr_mdrp__parameterized8                                    |    54|
|83    |          i_mdrp_es_0                                                         |axi_adxcvr_mdrp_418                                                |    69|
|84    |          i_mdrp_es_1                                                         |axi_adxcvr_mdrp__parameterized0_419                                |   103|
|85    |          i_mdrp_es_10                                                        |axi_adxcvr_mdrp__parameterized9_420                                |    55|
|86    |          i_mdrp_es_11                                                        |axi_adxcvr_mdrp__parameterized10_421                               |    54|
|87    |          i_mdrp_es_12                                                        |axi_adxcvr_mdrp__parameterized11_422                               |    55|
|88    |          i_mdrp_es_13                                                        |axi_adxcvr_mdrp__parameterized12_423                               |    55|
|89    |          i_mdrp_es_14                                                        |axi_adxcvr_mdrp__parameterized13_424                               |    55|
|90    |          i_mdrp_es_15                                                        |axi_adxcvr_mdrp__parameterized14_425                               |    41|
|91    |          i_mdrp_es_2                                                         |axi_adxcvr_mdrp__parameterized1_426                                |   104|
|92    |          i_mdrp_es_3                                                         |axi_adxcvr_mdrp__parameterized2_427                                |   103|
|93    |          i_mdrp_es_4                                                         |axi_adxcvr_mdrp__parameterized3_428                                |    54|
|94    |          i_mdrp_es_5                                                         |axi_adxcvr_mdrp__parameterized4_429                                |    54|
|95    |          i_mdrp_es_6                                                         |axi_adxcvr_mdrp__parameterized5_430                                |    55|
|96    |          i_mdrp_es_7                                                         |axi_adxcvr_mdrp__parameterized6_431                                |    55|
|97    |          i_mdrp_es_8                                                         |axi_adxcvr_mdrp__parameterized7_432                                |    54|
|98    |          i_mdrp_es_9                                                         |axi_adxcvr_mdrp__parameterized8_433                                |    54|
|99    |          i_mstatus_ch_0                                                      |axi_adxcvr_mstatus                                                 |     4|
|100   |          i_mstatus_ch_1                                                      |axi_adxcvr_mstatus__parameterized0                                 |     4|
|101   |          i_mstatus_ch_10                                                     |axi_adxcvr_mstatus__parameterized9                                 |     1|
|102   |          i_mstatus_ch_11                                                     |axi_adxcvr_mstatus__parameterized10                                |     1|
|103   |          i_mstatus_ch_12                                                     |axi_adxcvr_mstatus__parameterized11                                |     1|
|104   |          i_mstatus_ch_13                                                     |axi_adxcvr_mstatus__parameterized12                                |     3|
|105   |          i_mstatus_ch_14                                                     |axi_adxcvr_mstatus__parameterized13                                |     5|
|106   |          i_mstatus_ch_15                                                     |axi_adxcvr_mstatus__parameterized14                                |     2|
|107   |          i_mstatus_ch_2                                                      |axi_adxcvr_mstatus__parameterized1                                 |     4|
|108   |          i_mstatus_ch_3                                                      |axi_adxcvr_mstatus__parameterized2                                 |     1|
|109   |          i_mstatus_ch_4                                                      |axi_adxcvr_mstatus__parameterized3                                 |     1|
|110   |          i_mstatus_ch_5                                                      |axi_adxcvr_mstatus__parameterized4                                 |     1|
|111   |          i_mstatus_ch_6                                                      |axi_adxcvr_mstatus__parameterized5                                 |     1|
|112   |          i_mstatus_ch_7                                                      |axi_adxcvr_mstatus__parameterized6                                 |     1|
|113   |          i_mstatus_ch_8                                                      |axi_adxcvr_mstatus__parameterized7                                 |     1|
|114   |          i_mstatus_ch_9                                                      |axi_adxcvr_mstatus__parameterized8                                 |     1|
|115   |          i_up                                                                |axi_adxcvr_up                                                      |   906|
|116   |      sys_ps8_emio_spi1_ss_i_n_VCC                                            |system_sys_ps8_emio_spi1_ss_i_n_VCC_0                              |     0|
|117   |      axi_hp2_interconnect                                                    |system_axi_hp2_interconnect_0                                      |   858|
|118   |        s00_couplers                                                          |s00_couplers_imp_SELTG5                                            |   858|
|119   |          auto_us                                                             |system_auto_us_1                                                   |   858|
|120   |            inst                                                              |axi_dwidth_converter_v2_1_15_top                                   |   858|
|121   |              \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                  |axi_dwidth_converter_v2_1_15_axi_upsizer                           |   858|
|122   |                \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst             |axi_dwidth_converter_v2_1_15_w_upsizer                             |   493|
|123   |                \USE_WRITE.write_addr_inst                                    |axi_dwidth_converter_v2_1_15_a_upsizer                             |   184|
|124   |                  \GEN_CMD_QUEUE.cmd_queue                                    |generic_baseblocks_v2_1_0_command_fifo                             |   181|
|125   |                si_register_slice_inst                                        |axi_register_slice_v2_1_15_axi_register_slice__parameterized1      |   181|
|126   |                  \aw.aw_pipe                                                 |axi_register_slice_v2_1_15_axic_register_slice__parameterized8_417 |   181|
|127   |      axi_hp3_interconnect                                                    |system_axi_hp3_interconnect_0                                      |  1912|
|128   |        s00_couplers                                                          |s00_couplers_imp_MCTRXI                                            |  1912|
|129   |          auto_pc                                                             |system_auto_pc_1                                                   |     0|
|130   |          auto_us                                                             |system_auto_us_0                                                   |  1912|
|131   |            inst                                                              |axi_dwidth_converter_v2_1_15_top__parameterized0                   |  1912|
|132   |              \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                  |axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized0           |  1912|
|133   |                \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst       |axi_register_slice_v2_1_15_axi_register_slice__parameterized2      |   461|
|134   |                  \r.r_pipe                                                   |axi_register_slice_v2_1_15_axic_register_slice__parameterized14    |   461|
|135   |                \USE_READ.gen_non_fifo_r_upsizer.read_data_inst               |axi_dwidth_converter_v2_1_15_r_upsizer                             |   239|
|136   |                \USE_READ.read_addr_inst                                      |axi_dwidth_converter_v2_1_15_a_upsizer__parameterized1             |   134|
|137   |                  \GEN_CMD_QUEUE.cmd_queue                                    |generic_baseblocks_v2_1_0_command_fifo__parameterized0_416         |   131|
|138   |                \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst             |axi_dwidth_converter_v2_1_15_w_upsizer__parameterized0             |   495|
|139   |                \USE_WRITE.write_addr_inst                                    |axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0             |   191|
|140   |                  \GEN_CMD_QUEUE.cmd_queue                                    |generic_baseblocks_v2_1_0_command_fifo__parameterized0             |   188|
|141   |                si_register_slice_inst                                        |axi_register_slice_v2_1_15_axi_register_slice__parameterized3      |   392|
|142   |                  \ar.ar_pipe                                                 |axi_register_slice_v2_1_15_axic_register_slice__parameterized8     |   192|
|143   |                  \aw.aw_pipe                                                 |axi_register_slice_v2_1_15_axic_register_slice__parameterized8_415 |   200|
|144   |      sys_ps8_emio_spi1_sclk_i_GND                                            |system_sys_ps8_emio_spi1_sclk_i_GND_0                              |     0|
|145   |      spi0_csn_concat                                                         |system_spi0_csn_concat_0                                           |     0|
|146   |      spi1_csn_concat                                                         |system_spi1_csn_concat_0                                           |     0|
|147   |      sys_ps8_emio_spi1_s_i_GND                                               |system_sys_ps8_emio_spi1_s_i_GND_0                                 |     0|
|148   |      sys_concat_intc_0                                                       |system_sys_concat_intc_0_0                                         |     0|
|149   |      sys_ps8_emio_spi0_ss_i_n_VCC                                            |system_sys_ps8_emio_spi0_ss_i_n_VCC_0                              |     0|
|150   |      sys_ps8                                                                 |system_sys_ps8_0                                                   |   398|
|151   |        inst                                                                  |zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e                             |   398|
|152   |      sys_ps8_emio_spi0_s_i_GND                                               |system_sys_ps8_emio_spi0_s_i_GND_0                                 |     0|
|153   |      sys_ps8_emio_spi0_sclk_i_GND                                            |system_sys_ps8_emio_spi0_sclk_i_GND_0                              |     0|
|154   |      axi_cpu_interconnect                                                    |system_axi_cpu_interconnect_0                                      |  1836|
|155   |        xbar                                                                  |system_xbar_0                                                      |   493|
|156   |          inst                                                                |axi_crossbar_v2_1_16_axi_crossbar                                  |   493|
|157   |            \gen_sasd.crossbar_sasd_0                                         |axi_crossbar_v2_1_16_crossbar_sasd                                 |   493|
|158   |              addr_arbiter_inst                                               |axi_crossbar_v2_1_16_addr_arbiter_sasd                             |   172|
|159   |              \gen_decerr.decerr_slave_inst                                   |axi_crossbar_v2_1_16_decerr_slave                                  |    11|
|160   |              reg_slice_r                                                     |axi_register_slice_v2_1_15_axic_register_slice__parameterized7     |   265|
|161   |              splitter_ar                                                     |axi_crossbar_v2_1_16_splitter__parameterized0                      |     5|
|162   |              splitter_aw                                                     |axi_crossbar_v2_1_16_splitter                                      |    22|
|163   |        s00_couplers                                                          |s00_couplers_imp_WZLZH6                                            |  1343|
|164   |          auto_pc                                                             |system_auto_pc_0                                                   |  1343|
|165   |            inst                                                              |axi_protocol_converter_v2_1_15_axi_protocol_converter              |  1343|
|166   |              \gen_axilite.gen_b2s_conv.axilite_b2s                           |axi_protocol_converter_v2_1_15_b2s                                 |  1343|
|167   |                \RD.ar_channel_0                                              |axi_protocol_converter_v2_1_15_b2s_ar_channel                      |   197|
|168   |                  ar_cmd_fsm_0                                                |axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm                      |    37|
|169   |                  cmd_translator_0                                            |axi_protocol_converter_v2_1_15_b2s_cmd_translator_412              |   144|
|170   |                    incr_cmd_0                                                |axi_protocol_converter_v2_1_15_b2s_incr_cmd_413                    |    54|
|171   |                    wrap_cmd_0                                                |axi_protocol_converter_v2_1_15_b2s_wrap_cmd_414                    |    85|
|172   |                \RD.r_channel_0                                               |axi_protocol_converter_v2_1_15_b2s_r_channel                       |   132|
|173   |                  rd_data_fifo_0                                              |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1     |    69|
|174   |                  transaction_fifo_0                                          |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2     |    45|
|175   |                SI_REG                                                        |axi_register_slice_v2_1_15_axi_register_slice                      |   742|
|176   |                  \ar.ar_pipe                                                 |axi_register_slice_v2_1_15_axic_register_slice                     |   256|
|177   |                  \aw.aw_pipe                                                 |axi_register_slice_v2_1_15_axic_register_slice_411                 |   267|
|178   |                  \b.b_pipe                                                   |axi_register_slice_v2_1_15_axic_register_slice__parameterized1     |    60|
|179   |                  \r.r_pipe                                                   |axi_register_slice_v2_1_15_axic_register_slice__parameterized2     |   159|
|180   |                \WR.aw_channel_0                                              |axi_protocol_converter_v2_1_15_b2s_aw_channel                      |   198|
|181   |                  aw_cmd_fsm_0                                                |axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm                      |    33|
|182   |                  cmd_translator_0                                            |axi_protocol_converter_v2_1_15_b2s_cmd_translator                  |   141|
|183   |                    incr_cmd_0                                                |axi_protocol_converter_v2_1_15_b2s_incr_cmd                        |    52|
|184   |                    wrap_cmd_0                                                |axi_protocol_converter_v2_1_15_b2s_wrap_cmd                        |    86|
|185   |                \WR.b_channel_0                                               |axi_protocol_converter_v2_1_15_b2s_b_channel                       |    73|
|186   |                  bid_fifo_0                                                  |axi_protocol_converter_v2_1_15_b2s_simple_fifo                     |    43|
|187   |                  bresp_fifo_0                                                |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0     |     8|
|188   |      axi_ad9680_jesd                                                         |axi_ad9680_jesd_imp_9H50XX                                         |  3021|
|189   |        rx                                                                    |system_rx_0                                                        |  1602|
|190   |          inst                                                                |jesd204_rx                                                         |  1602|
|191   |            \gen_lane[0].i_lane                                               |jesd204_rx_lane                                                    |   260|
|192   |              i_align_mux                                                     |align_mux_406                                                      |    85|
|193   |              i_cgs                                                           |jesd204_rx_cgs_407                                                 |    12|
|194   |              i_descrambler                                                   |jesd204_scrambler_408                                              |    29|
|195   |              i_elastic_buffer                                                |elastic_buffer_409                                                 |    31|
|196   |              i_ilas_monitor                                                  |jesd204_ilas_monitor_410                                           |    44|
|197   |            \gen_lane[1].i_lane                                               |jesd204_rx_lane_393                                                |   258|
|198   |              i_align_mux                                                     |align_mux_401                                                      |    83|
|199   |              i_cgs                                                           |jesd204_rx_cgs_402                                                 |    13|
|200   |              i_descrambler                                                   |jesd204_scrambler_403                                              |    29|
|201   |              i_elastic_buffer                                                |elastic_buffer_404                                                 |    31|
|202   |              i_ilas_monitor                                                  |jesd204_ilas_monitor_405                                           |    44|
|203   |            \gen_lane[2].i_lane                                               |jesd204_rx_lane_394                                                |   257|
|204   |              i_align_mux                                                     |align_mux_396                                                      |    83|
|205   |              i_cgs                                                           |jesd204_rx_cgs_397                                                 |    12|
|206   |              i_descrambler                                                   |jesd204_scrambler_398                                              |    29|
|207   |              i_elastic_buffer                                                |elastic_buffer_399                                                 |    31|
|208   |              i_ilas_monitor                                                  |jesd204_ilas_monitor_400                                           |    44|
|209   |            \gen_lane[3].i_lane                                               |jesd204_rx_lane_395                                                |   260|
|210   |              i_align_mux                                                     |align_mux                                                          |    84|
|211   |              i_cgs                                                           |jesd204_rx_cgs                                                     |    13|
|212   |              i_descrambler                                                   |jesd204_scrambler                                                  |    29|
|213   |              i_elastic_buffer                                                |elastic_buffer                                                     |    32|
|214   |              i_ilas_monitor                                                  |jesd204_ilas_monitor                                               |    44|
|215   |            i_eof_gen                                                         |jesd204_eof_generator                                              |    17|
|216   |            i_input_pipeline_stage                                            |pipeline_stage__parameterized2                                     |   356|
|217   |            i_lane_latency_monitor                                            |jesd204_lane_latency_monitor                                       |    70|
|218   |            i_lmfc                                                            |jesd204_lmfc                                                       |    56|
|219   |            i_output_pipeline_stage                                           |pipeline_stage__parameterized3                                     |     1|
|220   |            i_rx_ctrl                                                         |jesd204_rx_ctrl                                                    |    63|
|221   |        rx_axi                                                                |system_rx_axi_0                                                    |  1419|
|222   |          inst                                                                |axi_jesd204_rx                                                     |  1419|
|223   |            i_up_axi                                                          |up_axi__parameterized1                                             |   372|
|224   |            i_up_common                                                       |jesd204_up_common                                                  |   228|
|225   |              i_clock_mon                                                     |up_clock_mon__parameterized0                                       |   105|
|226   |            i_up_rx                                                           |jesd204_up_rx                                                      |   753|
|227   |              \gen_lane[0].i_up_rx_lane                                       |jesd204_up_rx_lane__xdcDup__1                                      |    99|
|228   |                i_cdc_status_ready                                            |sync_bits__parameterized2__xdcDup__1                               |     3|
|229   |                i_ilas_mem                                                    |jesd204_up_ilas_mem__xdcDup__1                                     |    72|
|230   |                  i_cdc_ilas_ready                                            |sync_bits__parameterized1__xdcDup__1                               |    35|
|231   |              \gen_lane[1].i_up_rx_lane                                       |jesd204_up_rx_lane__xdcDup__2                                      |   117|
|232   |                i_cdc_status_ready                                            |sync_bits__parameterized2__xdcDup__2                               |     3|
|233   |                i_ilas_mem                                                    |jesd204_up_ilas_mem__xdcDup__2                                     |    90|
|234   |                  i_cdc_ilas_ready                                            |sync_bits__parameterized1__xdcDup__2                               |    53|
|235   |              \gen_lane[2].i_up_rx_lane                                       |jesd204_up_rx_lane__xdcDup__3                                      |   113|
|236   |                i_cdc_status_ready                                            |sync_bits__parameterized2__xdcDup__3                               |     3|
|237   |                i_ilas_mem                                                    |jesd204_up_ilas_mem__xdcDup__3                                     |    86|
|238   |                  i_cdc_ilas_ready                                            |sync_bits__parameterized1__xdcDup__3                               |    49|
|239   |              \gen_lane[3].i_up_rx_lane                                       |jesd204_up_rx_lane                                                 |    99|
|240   |                i_cdc_status_ready                                            |sync_bits__parameterized2                                          |     3|
|241   |                i_ilas_mem                                                    |jesd204_up_ilas_mem                                                |    72|
|242   |                  i_cdc_ilas_ready                                            |sync_bits__parameterized1__xdcDup__4                               |    35|
|243   |              i_cdc_cfg                                                       |sync_data__parameterized0                                          |    17|
|244   |                i_sync_in                                                     |sync_bits__parameterized1__xdcDup__5                               |     3|
|245   |                i_sync_out                                                    |sync_bits__parameterized1__xdcDup__6                               |     3|
|246   |              i_cdc_status                                                    |sync_data                                                          |   293|
|247   |                i_sync_in                                                     |sync_bits__parameterized1__xdcDup__7                               |     3|
|248   |                i_sync_out                                                    |sync_bits__parameterized1__xdcDup__8                               |     3|
|249   |            i_up_sysref                                                       |jesd204_up_sysref                                                  |    31|
|250   |              i_cdc_sysref_event                                              |sync_event                                                         |    19|
|251   |                i_sync_in                                                     |sync_bits__parameterized1__xdcDup__9                               |     4|
|252   |                i_sync_out                                                    |sync_bits__parameterized1                                          |     3|
|253   |      axi_ad9680_core                                                         |system_axi_ad9680_core_0                                           |  2396|
|254   |        inst                                                                  |axi_ad9680                                                         |  2396|
|255   |          i_adc_jesd204                                                       |ad_ip_jesd204_tpl_adc                                              |  2396|
|256   |            i_core                                                            |ad_ip_jesd204_tpl_adc_core                                         |  1007|
|257   |              \g_channel[0].i_channel                                         |ad_ip_jesd204_tpl_adc_channel                                      |   262|
|258   |                \g_datafmt[0].i_ad_datafmt                                    |ad_datafmt_387                                                     |    15|
|259   |                \g_datafmt[1].i_ad_datafmt                                    |ad_datafmt_388                                                     |    15|
|260   |                \g_datafmt[2].i_ad_datafmt                                    |ad_datafmt_389                                                     |    15|
|261   |                \g_datafmt[3].i_ad_datafmt                                    |ad_datafmt_390                                                     |    15|
|262   |                i_pnmon                                                       |ad_ip_jesd204_tpl_adc_pnmon_391                                    |   202|
|263   |                  i_pnmon                                                     |ad_pnmon_392                                                       |   146|
|264   |              \g_channel[1].i_channel                                         |ad_ip_jesd204_tpl_adc_channel_380                                  |   259|
|265   |                \g_datafmt[0].i_ad_datafmt                                    |ad_datafmt                                                         |    15|
|266   |                \g_datafmt[1].i_ad_datafmt                                    |ad_datafmt_384                                                     |    15|
|267   |                \g_datafmt[2].i_ad_datafmt                                    |ad_datafmt_385                                                     |    15|
|268   |                \g_datafmt[3].i_ad_datafmt                                    |ad_datafmt_386                                                     |    15|
|269   |                i_pnmon                                                       |ad_ip_jesd204_tpl_adc_pnmon                                        |   199|
|270   |                  i_pnmon                                                     |ad_pnmon                                                           |   143|
|271   |              i_deframer                                                      |ad_ip_jesd204_tpl_adc_deframer                                     |   486|
|272   |                \g_xcvr_if[0].i_xcvr_if                                       |ad_xcvr_rx_if                                                      |   143|
|273   |                \g_xcvr_if[1].i_xcvr_if                                       |ad_xcvr_rx_if_381                                                  |   102|
|274   |                \g_xcvr_if[2].i_xcvr_if                                       |ad_xcvr_rx_if_382                                                  |   136|
|275   |                \g_xcvr_if[3].i_xcvr_if                                       |ad_xcvr_rx_if_383                                                  |   105|
|276   |            i_regmap                                                          |ad_ip_jesd204_tpl_adc_regmap                                       |  1389|
|277   |              \g_channel[0].i_up_adc_channel                                  |up_adc_channel                                                     |   279|
|278   |                i_xfer_cntrl                                                  |up_xfer_cntrl__xdcDup__1                                           |   183|
|279   |                i_xfer_status                                                 |up_xfer_status__xdcDup__1                                          |    37|
|280   |              \g_channel[1].i_up_adc_channel                                  |up_adc_channel__parameterized0                                     |   282|
|281   |                i_xfer_cntrl                                                  |up_xfer_cntrl                                                      |   183|
|282   |                i_xfer_status                                                 |up_xfer_status__xdcDup__2                                          |    37|
|283   |              i_up_adc_common                                                 |up_adc_common                                                      |   406|
|284   |                i_mmcm_rst_reg                                                |ad_rst                                                             |     3|
|285   |                i_core_rst_reg                                                |ad_rst__xdcDup__1                                                  |     3|
|286   |                i_xfer_cntrl                                                  |up_xfer_cntrl__parameterized0                                      |   101|
|287   |                i_xfer_status                                                 |up_xfer_status                                                     |    37|
|288   |                i_clock_mon                                                   |up_clock_mon                                                       |   140|
|289   |              i_up_axi                                                        |up_axi                                                             |   368|
|290   |      sys_ps8_emio_spi1_ss_i_n_VCC1                                           |system_sys_ps8_emio_spi1_ss_i_n_VCC_1                              |     0|
|291   |      sys_concat_intc_1                                                       |system_sys_concat_intc_1_0                                         |     0|
|292   |      start_LD_0                                                              |system_start_LD_0_0                                                |    81|
|293   |        inst                                                                  |start_LD                                                           |    81|
|294   |      ila_0                                                                   |system_ila_0_0                                                     |  9932|
|295   |        inst                                                                  |ila_v6_2_5_ila                                                     |  9932|
|296   |          ila_core_inst                                                       |ila_v6_2_5_ila_core                                                |  9925|
|297   |            \ADV_TRIG.u_adv_trig                                              |ila_v6_2_5_ila_adv_trigger_sequencer                               |   168|
|298   |            \ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                         |ila_v6_2_5_ila_fsm_memory_read                                     |    52|
|299   |            \COUNTER.u_count                                                  |ila_v6_2_5_ila_counter                                             |   225|
|300   |              \G_COUNTER[0].U_COUNTER                                         |ila_v6_2_5_generic_counter__1                                      |    56|
|301   |              \G_COUNTER[1].U_COUNTER                                         |ila_v6_2_5_generic_counter__2                                      |    56|
|302   |              \G_COUNTER[2].U_COUNTER                                         |ila_v6_2_5_generic_counter__3                                      |    56|
|303   |              \G_COUNTER[3].U_COUNTER                                         |ila_v6_2_5_generic_counter                                         |    56|
|304   |            ila_trace_memory_inst                                             |ila_v6_2_5_ila_trace_memory                                        |    16|
|305   |              \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6                                                 |    16|
|306   |                inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth                                           |    16|
|307   |                  \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_3_6_blk_mem_gen_top                                 |    16|
|308   |                    \valid.cstr                                               |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr                        |    16|
|309   |                      \ramloop[0].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width                          |     1|
|310   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper                        |     1|
|311   |                      \ramloop[10].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9          |     1|
|312   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9        |     1|
|313   |                      \ramloop[11].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10         |     1|
|314   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10       |     1|
|315   |                      \ramloop[12].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11         |     1|
|316   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11       |     1|
|317   |                      \ramloop[13].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12         |     1|
|318   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12       |     1|
|319   |                      \ramloop[14].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13         |     1|
|320   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13       |     1|
|321   |                      \ramloop[15].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized14         |     1|
|322   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized14       |     1|
|323   |                      \ramloop[1].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0          |     1|
|324   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0        |     1|
|325   |                      \ramloop[2].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1          |     1|
|326   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1        |     1|
|327   |                      \ramloop[3].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2          |     1|
|328   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2        |     1|
|329   |                      \ramloop[4].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3          |     1|
|330   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3        |     1|
|331   |                      \ramloop[5].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4          |     1|
|332   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4        |     1|
|333   |                      \ramloop[6].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5          |     1|
|334   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5        |     1|
|335   |                      \ramloop[7].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6          |     1|
|336   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6        |     1|
|337   |                      \ramloop[8].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7          |     1|
|338   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7        |     1|
|339   |                      \ramloop[9].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8          |     1|
|340   |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8        |     1|
|341   |            u_ila_cap_ctrl                                                    |ila_v6_2_5_ila_cap_ctrl_legacy                                     |   290|
|342   |              U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0                               |     5|
|343   |              U_NS0                                                           |ltlib_v1_0_0_cfglut7                                               |     9|
|344   |              U_NS1                                                           |ltlib_v1_0_0_cfglut7_365                                           |     9|
|345   |              u_cap_addrgen                                                   |ila_v6_2_5_ila_cap_addrgen                                         |   263|
|346   |                U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                                               |     3|
|347   |                u_cap_sample_counter                                          |ila_v6_2_5_ila_cap_sample_counter                                  |    63|
|348   |                  U_SCE                                                       |ltlib_v1_0_0_cfglut4_372                                           |     1|
|349   |                  U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_373                                           |     1|
|350   |                  U_SCRST                                                     |ltlib_v1_0_0_cfglut6_374                                           |     3|
|351   |                  u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_375                                     |    23|
|352   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_376                                |    23|
|353   |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized3_377                         |    12|
|354   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_378                   |     5|
|355   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_379                   |     5|
|356   |                u_cap_window_counter                                          |ila_v6_2_5_ila_cap_window_counter                                  |    63|
|357   |                  U_WCE                                                       |ltlib_v1_0_0_cfglut4                                               |     1|
|358   |                  U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                                               |     1|
|359   |                  U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_366                                           |     1|
|360   |                  u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                                         |    12|
|361   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_368                                |    12|
|362   |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized3_369                         |    12|
|363   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_370                   |     5|
|364   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_371                   |     5|
|365   |                  u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_367                                     |    23|
|366   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                                    |    23|
|367   |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized3                             |    12|
|368   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1                       |     5|
|369   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2                       |     5|
|370   |            u_ila_regs                                                        |ila_v6_2_5_ila_register                                            |  6205|
|371   |              U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                                                 |   303|
|372   |              reg_890                                                         |xsdbs_v1_0_2_reg__parameterized78                                  |    16|
|373   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_364                                          |    16|
|374   |              \ADV_TRIG_STREAM.reg_stream_ffc                                 |xsdbs_v1_0_2_reg_stream__parameterized0                            |    25|
|375   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_363                                           |    20|
|376   |              \ADV_TRIG_STREAM_READBACK.reg_stream_ffb                        |xsdbs_v1_0_2_reg_stream                                            |    34|
|377   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_362                                          |    34|
|378   |              \CNT.CNT_SRL[0].cnt_srl_reg                                     |xsdbs_v1_0_2_reg_p2s__parameterized55                              |    75|
|379   |              \CNT.CNT_SRL[1].cnt_srl_reg                                     |xsdbs_v1_0_2_reg_p2s__parameterized56                              |    75|
|380   |              \CNT.CNT_SRL[2].cnt_srl_reg                                     |xsdbs_v1_0_2_reg_p2s__parameterized57                              |    90|
|381   |              \CNT.CNT_SRL[3].cnt_srl_reg                                     |xsdbs_v1_0_2_reg_p2s__parameterized58                              |    76|
|382   |              \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                                               |    74|
|383   |              \MU_SRL[10].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized9                               |    74|
|384   |              \MU_SRL[11].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized10                              |   106|
|385   |              \MU_SRL[12].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized11                              |    74|
|386   |              \MU_SRL[13].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized12                              |    74|
|387   |              \MU_SRL[14].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized13                              |    74|
|388   |              \MU_SRL[15].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized14                              |    90|
|389   |              \MU_SRL[16].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized15                              |    74|
|390   |              \MU_SRL[17].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized16                              |    74|
|391   |              \MU_SRL[18].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized17                              |    74|
|392   |              \MU_SRL[19].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized18                              |   122|
|393   |              \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0                               |    74|
|394   |              \MU_SRL[20].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized19                              |    74|
|395   |              \MU_SRL[21].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized20                              |    74|
|396   |              \MU_SRL[22].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized21                              |    74|
|397   |              \MU_SRL[23].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized22                              |    90|
|398   |              \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1                               |    74|
|399   |              \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2                               |   106|
|400   |              \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3                               |    74|
|401   |              \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4                               |    74|
|402   |              \MU_SRL[6].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5                               |    74|
|403   |              \MU_SRL[7].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized6                               |    90|
|404   |              \MU_SRL[8].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized7                               |    74|
|405   |              \MU_SRL[9].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized8                               |    74|
|406   |              \STRG_QUAL.qual_strg_srl_reg                                    |xsdbs_v1_0_2_reg_p2s__parameterized59                              |    90|
|407   |              \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized23                              |    74|
|408   |              \TC_SRL[10].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized33                              |    74|
|409   |              \TC_SRL[11].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized34                              |   106|
|410   |              \TC_SRL[12].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized35                              |    74|
|411   |              \TC_SRL[13].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized36                              |    74|
|412   |              \TC_SRL[14].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized37                              |    74|
|413   |              \TC_SRL[15].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized38                              |    90|
|414   |              \TC_SRL[16].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized39                              |    74|
|415   |              \TC_SRL[17].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized40                              |    74|
|416   |              \TC_SRL[18].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized41                              |    74|
|417   |              \TC_SRL[19].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized42                              |   106|
|418   |              \TC_SRL[1].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized24                              |    74|
|419   |              \TC_SRL[20].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized43                              |    74|
|420   |              \TC_SRL[21].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized44                              |    74|
|421   |              \TC_SRL[22].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized45                              |    74|
|422   |              \TC_SRL[23].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized46                              |    90|
|423   |              \TC_SRL[24].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized47                              |    74|
|424   |              \TC_SRL[25].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized48                              |    74|
|425   |              \TC_SRL[26].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized49                              |    74|
|426   |              \TC_SRL[27].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized50                              |   122|
|427   |              \TC_SRL[28].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized51                              |    74|
|428   |              \TC_SRL[29].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized52                              |    74|
|429   |              \TC_SRL[2].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized25                              |    74|
|430   |              \TC_SRL[30].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized53                              |    74|
|431   |              \TC_SRL[31].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized54                              |    90|
|432   |              \TC_SRL[3].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized26                              |   106|
|433   |              \TC_SRL[4].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized27                              |    74|
|434   |              \TC_SRL[5].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized28                              |    74|
|435   |              \TC_SRL[6].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized29                              |    74|
|436   |              \TC_SRL[7].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized30                              |    90|
|437   |              \TC_SRL[8].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized31                              |    74|
|438   |              \TC_SRL[9].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized32                              |    74|
|439   |              reg_15                                                          |xsdbs_v1_0_2_reg__parameterized60                                  |    29|
|440   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_361                                           |    29|
|441   |              reg_16                                                          |xsdbs_v1_0_2_reg__parameterized61                                  |    18|
|442   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_360                                           |    18|
|443   |              reg_17                                                          |xsdbs_v1_0_2_reg__parameterized62                                  |    27|
|444   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_359                                           |    27|
|445   |              reg_18                                                          |xsdbs_v1_0_2_reg__parameterized63                                  |    27|
|446   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_358                                           |    27|
|447   |              reg_19                                                          |xsdbs_v1_0_2_reg__parameterized64                                  |    19|
|448   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_357                                           |    19|
|449   |              reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized65                                  |    38|
|450   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1                               |    38|
|451   |              reg_6                                                           |xsdbs_v1_0_2_reg__parameterized45                                  |    33|
|452   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_356                                           |    33|
|453   |              reg_7                                                           |xsdbs_v1_0_2_reg__parameterized46                                  |    40|
|454   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0                               |    40|
|455   |              reg_8                                                           |xsdbs_v1_0_2_reg__parameterized47                                  |     6|
|456   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_355                                          |     6|
|457   |              reg_80                                                          |xsdbs_v1_0_2_reg__parameterized66                                  |    17|
|458   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized2_354                           |    17|
|459   |              reg_81                                                          |xsdbs_v1_0_2_reg__parameterized67                                  |    19|
|460   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_353                                           |    19|
|461   |              reg_82                                                          |xsdbs_v1_0_2_reg__parameterized68                                  |    17|
|462   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized2                               |    17|
|463   |              reg_83                                                          |xsdbs_v1_0_2_reg__parameterized69                                  |    38|
|464   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_352                                           |    38|
|465   |              reg_84                                                          |xsdbs_v1_0_2_reg__parameterized70                                  |    44|
|466   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_351                                           |    44|
|467   |              reg_85                                                          |xsdbs_v1_0_2_reg__parameterized71                                  |    17|
|468   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_350                                           |    17|
|469   |              reg_887                                                         |xsdbs_v1_0_2_reg__parameterized73                                  |     1|
|470   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_349                                          |     1|
|471   |              reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized75                                  |     6|
|472   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_348                                          |     6|
|473   |              reg_88f                                                         |xsdbs_v1_0_2_reg__parameterized77                                  |    32|
|474   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_347                                          |    32|
|475   |              reg_892                                                         |xsdbs_v1_0_2_reg__parameterized76                                  |     7|
|476   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_346                                          |     7|
|477   |              reg_9                                                           |xsdbs_v1_0_2_reg__parameterized48                                  |    14|
|478   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_345                                          |    14|
|479   |              reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized60                              |    94|
|480   |              reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream__parameterized1                            |    18|
|481   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                                               |    18|
|482   |              reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized2                            |    16|
|483   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                                              |    16|
|484   |            u_ila_reset_ctrl                                                  |ila_v6_2_5_ila_reset_ctrl                                          |    48|
|485   |              arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection                                 |     5|
|486   |              \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                                       |     7|
|487   |              \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_341                                   |     8|
|488   |              \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_342                                   |     7|
|489   |              \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_343                                   |     6|
|490   |              halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_344                             |     6|
|491   |            u_trig                                                            |ila_v6_2_5_ila_trigger                                             |  1788|
|492   |              \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                                                 |    19|
|493   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_336                                        |    18|
|494   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_337                                         |    18|
|495   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_338                                   |     5|
|496   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_339                                   |     5|
|497   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_340                   |     6|
|498   |              \N_DDR_TC.N_DDR_TC_INST[10].U_TC                                |ltlib_v1_0_0_match_1                                               |    19|
|499   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_331                                        |    18|
|500   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_332                                         |    18|
|501   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_333                                   |     5|
|502   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_334                                   |     5|
|503   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_335                   |     6|
|504   |              \N_DDR_TC.N_DDR_TC_INST[11].U_TC                                |ltlib_v1_0_0_match_2                                               |    19|
|505   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_326                                        |    18|
|506   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_327                                         |    18|
|507   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_328                                   |     5|
|508   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_329                                   |     5|
|509   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_330                   |     6|
|510   |              \N_DDR_TC.N_DDR_TC_INST[12].U_TC                                |ltlib_v1_0_0_match_3                                               |    19|
|511   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_321                                        |    18|
|512   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_322                                         |    18|
|513   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_323                                   |     5|
|514   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_324                                   |     5|
|515   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_325                   |     6|
|516   |              \N_DDR_TC.N_DDR_TC_INST[13].U_TC                                |ltlib_v1_0_0_match_4                                               |    19|
|517   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_316                                        |    18|
|518   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_317                                         |    18|
|519   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_318                                   |     5|
|520   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_319                                   |     5|
|521   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_320                   |     6|
|522   |              \N_DDR_TC.N_DDR_TC_INST[14].U_TC                                |ltlib_v1_0_0_match_5                                               |    19|
|523   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_311                                        |    18|
|524   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_312                                         |    18|
|525   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_313                                   |     5|
|526   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_314                                   |     5|
|527   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_315                   |     6|
|528   |              \N_DDR_TC.N_DDR_TC_INST[15].U_TC                                |ltlib_v1_0_0_match_6                                               |    19|
|529   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_306                                        |    18|
|530   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_307                                         |    18|
|531   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_308                                   |     5|
|532   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_309                                   |     5|
|533   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_310                   |     6|
|534   |              \N_DDR_TC.N_DDR_TC_INST[16].U_TC                                |ltlib_v1_0_0_match_7                                               |    19|
|535   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_301                                        |    18|
|536   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_302                                         |    18|
|537   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_303                                   |     5|
|538   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_304                                   |     5|
|539   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_305                   |     6|
|540   |              \N_DDR_TC.N_DDR_TC_INST[17].U_TC                                |ltlib_v1_0_0_match_8                                               |    19|
|541   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_296                                        |    18|
|542   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_297                                         |    18|
|543   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_298                                   |     5|
|544   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_299                                   |     5|
|545   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_300                   |     6|
|546   |              \N_DDR_TC.N_DDR_TC_INST[18].U_TC                                |ltlib_v1_0_0_match_9                                               |    19|
|547   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_291                                        |    18|
|548   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_292                                         |    18|
|549   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_293                                   |     5|
|550   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_294                                   |     5|
|551   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_295                   |     6|
|552   |              \N_DDR_TC.N_DDR_TC_INST[19].U_TC                                |ltlib_v1_0_0_match_10                                              |    19|
|553   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_286                                        |    18|
|554   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_287                                         |    18|
|555   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_288                                   |     5|
|556   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_289                                   |     5|
|557   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_290                   |     6|
|558   |              \N_DDR_TC.N_DDR_TC_INST[1].U_TC                                 |ltlib_v1_0_0_match_11                                              |    19|
|559   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_281                                        |    18|
|560   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_282                                         |    18|
|561   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_283                                   |     5|
|562   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_284                                   |     5|
|563   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_285                   |     6|
|564   |              \N_DDR_TC.N_DDR_TC_INST[20].U_TC                                |ltlib_v1_0_0_match_12                                              |    19|
|565   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_276                                        |    18|
|566   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_277                                         |    18|
|567   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_278                                   |     5|
|568   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_279                                   |     5|
|569   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_280                   |     6|
|570   |              \N_DDR_TC.N_DDR_TC_INST[21].U_TC                                |ltlib_v1_0_0_match_13                                              |    19|
|571   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_271                                        |    18|
|572   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_272                                         |    18|
|573   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_273                                   |     5|
|574   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_274                                   |     5|
|575   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_275                   |     6|
|576   |              \N_DDR_TC.N_DDR_TC_INST[22].U_TC                                |ltlib_v1_0_0_match_14                                              |    19|
|577   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_266                                        |    18|
|578   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_267                                         |    18|
|579   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_268                                   |     5|
|580   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_269                                   |     5|
|581   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_270                   |     6|
|582   |              \N_DDR_TC.N_DDR_TC_INST[23].U_TC                                |ltlib_v1_0_0_match_15                                              |    19|
|583   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_261                                        |    18|
|584   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_262                                         |    18|
|585   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_263                                   |     5|
|586   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_264                                   |     5|
|587   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_265                   |     6|
|588   |              \N_DDR_TC.N_DDR_TC_INST[24].U_TC                                |ltlib_v1_0_0_match_16                                              |    19|
|589   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_256                                        |    18|
|590   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_257                                         |    18|
|591   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_258                                   |     5|
|592   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_259                                   |     5|
|593   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_260                   |     6|
|594   |              \N_DDR_TC.N_DDR_TC_INST[25].U_TC                                |ltlib_v1_0_0_match_17                                              |    19|
|595   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_251                                        |    18|
|596   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_252                                         |    18|
|597   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_253                                   |     5|
|598   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_254                                   |     5|
|599   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_255                   |     6|
|600   |              \N_DDR_TC.N_DDR_TC_INST[26].U_TC                                |ltlib_v1_0_0_match_18                                              |    19|
|601   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_246                                        |    18|
|602   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_247                                         |    18|
|603   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_248                                   |     5|
|604   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_249                                   |     5|
|605   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_250                   |     6|
|606   |              \N_DDR_TC.N_DDR_TC_INST[27].U_TC                                |ltlib_v1_0_0_match_19                                              |    19|
|607   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_241                                        |    18|
|608   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_242                                         |    18|
|609   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_243                                   |     5|
|610   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_244                                   |     5|
|611   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_245                   |     6|
|612   |              \N_DDR_TC.N_DDR_TC_INST[28].U_TC                                |ltlib_v1_0_0_match_20                                              |    19|
|613   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_236                                        |    18|
|614   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_237                                         |    18|
|615   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_238                                   |     5|
|616   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_239                                   |     5|
|617   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_240                   |     6|
|618   |              \N_DDR_TC.N_DDR_TC_INST[29].U_TC                                |ltlib_v1_0_0_match_21                                              |    19|
|619   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_231                                        |    18|
|620   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_232                                         |    18|
|621   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_233                                   |     5|
|622   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_234                                   |     5|
|623   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_235                   |     6|
|624   |              \N_DDR_TC.N_DDR_TC_INST[2].U_TC                                 |ltlib_v1_0_0_match_22                                              |    19|
|625   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_226                                        |    18|
|626   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_227                                         |    18|
|627   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_228                                   |     5|
|628   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_229                                   |     5|
|629   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_230                   |     6|
|630   |              \N_DDR_TC.N_DDR_TC_INST[30].U_TC                                |ltlib_v1_0_0_match_23                                              |    19|
|631   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_221                                        |    18|
|632   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_222                                         |    18|
|633   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_223                                   |     5|
|634   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_224                                   |     5|
|635   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_225                   |     6|
|636   |              \N_DDR_TC.N_DDR_TC_INST[31].U_TC                                |ltlib_v1_0_0_match_24                                              |    19|
|637   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_216                                        |    18|
|638   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_217                                         |    18|
|639   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_218                                   |     5|
|640   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_219                                   |     5|
|641   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_220                   |     6|
|642   |              \N_DDR_TC.N_DDR_TC_INST[3].U_TC                                 |ltlib_v1_0_0_match_25                                              |    19|
|643   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_211                                        |    18|
|644   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_212                                         |    18|
|645   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_213                                   |     5|
|646   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_214                                   |     5|
|647   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_215                   |     6|
|648   |              \N_DDR_TC.N_DDR_TC_INST[4].U_TC                                 |ltlib_v1_0_0_match_26                                              |    19|
|649   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_206                                        |    18|
|650   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_207                                         |    18|
|651   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_208                                   |     5|
|652   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_209                                   |     5|
|653   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_210                   |     6|
|654   |              \N_DDR_TC.N_DDR_TC_INST[5].U_TC                                 |ltlib_v1_0_0_match_27                                              |    19|
|655   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_201                                        |    18|
|656   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_202                                         |    18|
|657   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_203                                   |     5|
|658   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_204                                   |     5|
|659   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_205                   |     6|
|660   |              \N_DDR_TC.N_DDR_TC_INST[6].U_TC                                 |ltlib_v1_0_0_match_28                                              |    19|
|661   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_196                                        |    18|
|662   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_197                                         |    18|
|663   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_198                                   |     5|
|664   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_199                                   |     5|
|665   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_200                   |     6|
|666   |              \N_DDR_TC.N_DDR_TC_INST[7].U_TC                                 |ltlib_v1_0_0_match_29                                              |    19|
|667   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_191                                        |    18|
|668   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_192                                         |    18|
|669   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_193                                   |     5|
|670   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_194                                   |     5|
|671   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_195                   |     6|
|672   |              \N_DDR_TC.N_DDR_TC_INST[8].U_TC                                 |ltlib_v1_0_0_match_30                                              |    19|
|673   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_186                                        |    18|
|674   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_187                                         |    18|
|675   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_188                                   |     5|
|676   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_189                                   |     5|
|677   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_190                   |     6|
|678   |              \N_DDR_TC.N_DDR_TC_INST[9].U_TC                                 |ltlib_v1_0_0_match_31                                              |    19|
|679   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_181                                        |    18|
|680   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_182                                         |    18|
|681   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_183                                   |     5|
|682   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_184                                   |     5|
|683   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_185                   |     6|
|684   |              \STRG_QUAL.U_STRG_QUAL                                          |ltlib_v1_0_0_match_32                                              |    43|
|685   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                                            |    42|
|686   |                  DUT                                                         |ltlib_v1_0_0_all_typeA                                             |    18|
|687   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_178                                   |     5|
|688   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_179                                   |     5|
|689   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_180                   |     6|
|690   |              U_TM                                                            |ila_v6_2_5_ila_trig_match                                          |  1088|
|691   |                \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0                                 |    11|
|692   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_175                        |    10|
|693   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_176                         |     8|
|694   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_177                   |     6|
|695   |                \N_DDR_MODE.G_NMU[10].U_M                                     |ltlib_v1_0_0_match__parameterized0_33                              |    11|
|696   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_172                        |    10|
|697   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_173                         |     8|
|698   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_174                   |     6|
|699   |                \N_DDR_MODE.G_NMU[11].U_M                                     |ltlib_v1_0_0_match__parameterized0_34                              |     9|
|700   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_169                        |     8|
|701   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_170                         |     8|
|702   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_171                   |     6|
|703   |                \N_DDR_MODE.G_NMU[12].U_M                                     |ltlib_v1_0_0_match__parameterized0_35                              |    11|
|704   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_166                        |    10|
|705   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_167                         |     8|
|706   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_168                   |     6|
|707   |                \N_DDR_MODE.G_NMU[13].U_M                                     |ltlib_v1_0_0_match__parameterized0_36                              |     9|
|708   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_163                        |     8|
|709   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_164                         |     8|
|710   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_165                   |     6|
|711   |                \N_DDR_MODE.G_NMU[14].U_M                                     |ltlib_v1_0_0_match__parameterized0_37                              |    11|
|712   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_160                        |    10|
|713   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_161                         |     8|
|714   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_162                   |     6|
|715   |                \N_DDR_MODE.G_NMU[15].U_M                                     |ltlib_v1_0_0_match__parameterized0_38                              |     9|
|716   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_157                        |     8|
|717   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_158                         |     8|
|718   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_159                   |     6|
|719   |                \N_DDR_MODE.G_NMU[16].U_M                                     |ltlib_v1_0_0_match__parameterized0_39                              |    11|
|720   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_154                        |    10|
|721   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_155                         |     8|
|722   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_156                   |     6|
|723   |                \N_DDR_MODE.G_NMU[17].U_M                                     |ltlib_v1_0_0_match__parameterized0_40                              |     9|
|724   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_151                        |     8|
|725   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_152                         |     8|
|726   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_153                   |     6|
|727   |                \N_DDR_MODE.G_NMU[18].U_M                                     |ltlib_v1_0_0_match__parameterized0_41                              |    11|
|728   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_148                        |    10|
|729   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_149                         |     8|
|730   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_150                   |     6|
|731   |                \N_DDR_MODE.G_NMU[19].U_M                                     |ltlib_v1_0_0_match__parameterized0_42                              |     9|
|732   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_145                        |     8|
|733   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_146                         |     8|
|734   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_147                   |     6|
|735   |                \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized0_43                              |     9|
|736   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0                            |     8|
|737   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0                             |     8|
|738   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_144                   |     6|
|739   |                \N_DDR_MODE.G_NMU[20].U_M                                     |ltlib_v1_0_0_match__parameterized1                                 |   172|
|740   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_134                        |   171|
|741   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_135                         |    43|
|742   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_136                                   |     5|
|743   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_137                                   |     5|
|744   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_138                                   |     5|
|745   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_139                                   |     5|
|746   |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_140                                   |     5|
|747   |                      \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_141                                   |     5|
|748   |                      \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_142                                   |     5|
|749   |                      \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_143                   |     6|
|750   |                \N_DDR_MODE.G_NMU[21].U_M                                     |ltlib_v1_0_0_match__parameterized1_44                              |    44|
|751   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_124                        |    43|
|752   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_125                         |    43|
|753   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_126                                   |     5|
|754   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_127                                   |     5|
|755   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_128                                   |     5|
|756   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_129                                   |     5|
|757   |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_130                                   |     5|
|758   |                      \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_131                                   |     5|
|759   |                      \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_132                                   |     5|
|760   |                      \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_133                   |     6|
|761   |                \N_DDR_MODE.G_NMU[22].U_M                                     |ltlib_v1_0_0_match__parameterized1_45                              |   172|
|762   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_114                        |   171|
|763   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_115                         |    43|
|764   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_116                                   |     5|
|765   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_117                                   |     5|
|766   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_118                                   |     5|
|767   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_119                                   |     5|
|768   |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_120                                   |     5|
|769   |                      \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_121                                   |     5|
|770   |                      \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_122                                   |     5|
|771   |                      \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_123                   |     6|
|772   |                \N_DDR_MODE.G_NMU[23].U_M                                     |ltlib_v1_0_0_match__parameterized1_46                              |    44|
|773   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_104                        |    43|
|774   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_105                         |    43|
|775   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_106                                   |     5|
|776   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_107                                   |     5|
|777   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_108                                   |     5|
|778   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_109                                   |     5|
|779   |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_110                                   |     5|
|780   |                      \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_111                                   |     5|
|781   |                      \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_112                                   |     5|
|782   |                      \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_113                   |     6|
|783   |                \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized1_47                              |   172|
|784   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_94                         |   171|
|785   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_95                          |    43|
|786   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_96                                    |     5|
|787   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_97                                    |     5|
|788   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_98                                    |     5|
|789   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_99                                    |     5|
|790   |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_100                                   |     5|
|791   |                      \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_101                                   |     5|
|792   |                      \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_102                                   |     5|
|793   |                      \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_103                   |     6|
|794   |                \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized1_48                              |    44|
|795   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_84                         |    43|
|796   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_85                          |    43|
|797   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_86                                    |     5|
|798   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_87                                    |     5|
|799   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_88                                    |     5|
|800   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_89                                    |     5|
|801   |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_90                                    |     5|
|802   |                      \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_91                                    |     5|
|803   |                      \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_92                                    |     5|
|804   |                      \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_93                    |     6|
|805   |                \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized1_49                              |   172|
|806   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_74                         |   171|
|807   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_75                          |    43|
|808   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_76                                    |     5|
|809   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_77                                    |     5|
|810   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_78                                    |     5|
|811   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_79                                    |     5|
|812   |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_80                                    |     5|
|813   |                      \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_81                                    |     5|
|814   |                      \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_82                                    |     5|
|815   |                      \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_83                    |     6|
|816   |                \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized1_50                              |    44|
|817   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1                            |    43|
|818   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1                             |    43|
|819   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_66                                    |     5|
|820   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_67                                    |     5|
|821   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_68                                    |     5|
|822   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_69                                    |     5|
|823   |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_70                                    |     5|
|824   |                      \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_71                                    |     5|
|825   |                      \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_72                                    |     5|
|826   |                      \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_73                    |     6|
|827   |                \N_DDR_MODE.G_NMU[6].U_M                                      |ltlib_v1_0_0_match__parameterized2                                 |    38|
|828   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_62                         |    37|
|829   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2_63                          |    13|
|830   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_64                                    |     5|
|831   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_65                    |     6|
|832   |                \N_DDR_MODE.G_NMU[7].U_M                                      |ltlib_v1_0_0_match__parameterized2_51                              |    14|
|833   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_58                         |    13|
|834   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2_59                          |    13|
|835   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_60                                    |     5|
|836   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_61                    |     6|
|837   |                \N_DDR_MODE.G_NMU[8].U_M                                      |ltlib_v1_0_0_match__parameterized2_52                              |    38|
|838   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_54                         |    37|
|839   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2_55                          |    13|
|840   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_56                                    |     5|
|841   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_57                    |     6|
|842   |                \N_DDR_MODE.G_NMU[9].U_M                                      |ltlib_v1_0_0_match__parameterized2_53                              |    14|
|843   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2                            |    13|
|844   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2                             |    13|
|845   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice                                       |     5|
|846   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0                       |     6|
|847   |            xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                                         |   486|
+------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:38 ; elapsed = 00:13:40 . Memory (MB): peak = 4237.707 ; gain = 3521.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4470 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:42 ; elapsed = 00:12:35 . Memory (MB): peak = 4237.707 ; gain = 2286.074
Synthesis Optimization Complete : Time (s): cpu = 00:12:38 ; elapsed = 00:13:46 . Memory (MB): peak = 4237.707 ; gain = 3521.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11972 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_system_wrapper/system_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Chipscope 16-324] Core: i_system_wrapper/system_i/ila_0 UUID: f1f9ed16-5813-5c08-b893-b9c7b010f192 
Sourcing Tcl File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [d:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/bd/bd.tcl]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_tx_bufg
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1019 instances were transformed.
  (CARRY4) => CARRY8: 132 instances
  BUFG => BUFGCE: 3 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 756 instances
  CFGLUT5 => SRLC32E: 60 instances
  FDR => FDRE: 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 15 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 13 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1429 Infos, 514 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:13 ; elapsed = 00:14:26 . Memory (MB): peak = 4238.738 ; gain = 3522.891
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4238.738 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4238.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct  8 15:46:21 2018...
