
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.857695                       # Number of seconds simulated
sim_ticks                                1857694558000                       # Number of ticks simulated
final_tick                               1857694558000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1051130                       # Simulator instruction rate (inst/s)
host_op_rate                                  1682043                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2093055638                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661304                       # Number of bytes of host memory used
host_seconds                                   887.55                       # Real time elapsed on the host
sim_insts                                   932931566                       # Number of instructions simulated
sim_ops                                    1492899316                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1100544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1126464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        25920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        49472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           49472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           773                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                773                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              13953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             592425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                606377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         13953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            13953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           26631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                26631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           26631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             13953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            592425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               633008                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684808                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56343080                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936575                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           243                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1343332857                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            38                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1857694558000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3715389116                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   932931566                       # Number of instructions committed
system.cpu.committedOps                    1492899316                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491313379                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                1261133                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080288                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29212139                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491313379                       # number of integer instructions
system.cpu.num_fp_insts                       1261133                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934541493                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1544955408                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              1081309                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              900633                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            157583178                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523314049                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439027885                       # number of memory refs
system.cpu.num_load_insts                   382684805                       # Number of load instructions
system.cpu.num_store_insts                   56343080                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3715389116                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30551572                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1045475      0.07%      0.07% # Class of executed instruction
system.cpu.op_class::IntAlu                 914274672     61.24%     61.31% # Class of executed instruction
system.cpu.op_class::IntMult                135270005      9.06%     70.37% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560789      0.17%     70.54% # Class of executed instruction
system.cpu.op_class::FloatAdd                  360135      0.02%     70.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                       94      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                       46      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                  360215      0.02%     70.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::MemRead                382684755     25.63%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                55982626      3.75%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  50      0.00%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             360454      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492899316                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.868723                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439027888                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3127118                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.393771                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            764000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.868723                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881182894                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881182894                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379578022                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379578022                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322748                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435900770                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435900770                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435900770                       # number of overall hits
system.cpu.dcache.overall_hits::total       435900770                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106786                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106786                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20332                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3127118                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3127118                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3127118                       # number of overall misses
system.cpu.dcache.overall_misses::total       3127118                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  76084881000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76084881000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2302303000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2302303000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  78387184000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  78387184000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  78387184000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  78387184000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684808                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684808                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56343080                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56343080                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439027888                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439027888                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439027888                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439027888                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000361                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000361                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007123                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24489.900817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24489.900817                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 113235.441668                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 113235.441668                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 25066.909531                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25066.909531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 25066.909531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25066.909531                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1428522                       # number of writebacks
system.cpu.dcache.writebacks::total           1428522                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106786                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106786                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20332                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3127118                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3127118                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3127118                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3127118                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  72978095000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72978095000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2281971000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2281971000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  75260066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75260066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  75260066000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75260066000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007123                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007123                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007123                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007123                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23489.900817                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23489.900817                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 112235.441668                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 112235.441668                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 24066.909531                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24066.909531                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24066.909531                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24066.909531                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126606                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           318.934368                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1343332857                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               408                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3292482.492647                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   318.934368                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.622919                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.622919                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          337                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2686666122                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2686666122                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1343332449                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1343332449                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1343332449                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1343332449                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1343332449                       # number of overall hits
system.cpu.icache.overall_hits::total      1343332449                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          408                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           408                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          408                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            408                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          408                       # number of overall misses
system.cpu.icache.overall_misses::total           408                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     74159000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74159000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     74159000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74159000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     74159000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74159000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1343332857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1343332857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1343332857                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1343332857                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1343332857                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1343332857                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 181762.254902                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 181762.254902                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 181762.254902                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 181762.254902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 181762.254902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 181762.254902                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           71                       # number of writebacks
system.cpu.icache.writebacks::total                71                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          408                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          408                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          408                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          408                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          408                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          408                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     73751000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73751000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     73751000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73751000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     73751000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73751000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 180762.254902                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 180762.254902                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 180762.254902                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 180762.254902                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 180762.254902                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 180762.254902                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.467080                       # Cycle average of tags in use
system.l2.tags.total_refs                     6254203                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1711186                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.654894                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.005062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.728844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.733174                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999252                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          842                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1083                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51744810                       # Number of tag accesses
system.l2.tags.data_accesses                 51744810                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1428522                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1428522                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           71                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               71                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3350                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3350                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413011                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1416361                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416364                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data              1416361                       # number of overall hits
system.l2.overall_hits::total                 1416364                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16982                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16982                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693775                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 405                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710757                       # number of demand (read+write) misses
system.l2.demand_misses::total                1711162                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                405                       # number of overall misses
system.l2.overall_misses::cpu.data            1710757                       # number of overall misses
system.l2.overall_misses::total               1711162                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   2216297500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2216297500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     73106500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73106500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53481298500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53481298500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      73106500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   55697596000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      55770702500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     73106500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  55697596000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     55770702500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1428522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1428522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           71                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           71                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          408                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            408                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               408                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3127118                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127526                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              408                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3127118                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127526                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.835235                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.835235                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.992647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.992647                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545186                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.992647                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547071                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547130                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.992647                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547071                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547130                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 130508.626781                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130508.626781                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 180509.876543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 180509.876543                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31575.208336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31575.208336                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 180509.876543                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 32557.280783                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 32592.298391                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 180509.876543                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 32557.280783                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 32592.298391                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708637                       # number of writebacks
system.l2.writebacks::total                   1708637                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16982                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16982                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693775                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693775                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1711162                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1711162                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2046477500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2046477500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     69056500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69056500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36543548500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36543548500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     69056500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  38590026000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  38659082500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     69056500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  38590026000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  38659082500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.835235                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.835235                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.992647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.992647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545186                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545186                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.992647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547130                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.992647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547130                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 120508.626781                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120508.626781                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 170509.876543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 170509.876543                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21575.208336                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21575.208336                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 170509.876543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 22557.280783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22592.298391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 170509.876543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 22557.280783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22592.298391                       # average overall mshr miss latency
system.l2.replacements                        1709138                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14415.993750                       # Cycle average of tags in use
system.l3.tags.total_refs                     3419974                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17601                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    194.305664                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        278.851331                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14137.142419                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.017020                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.862863                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.879882                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16276                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  54737185                       # Number of tag accesses
system.l3.tags.data_accesses                 54737185                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708637                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708637                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                241                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   241                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693320                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693320                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693561                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693561                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693561                       # number of overall hits
system.l3.overall_hits::total                 1693561                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16741                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16741                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          405                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          455                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             860                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 405                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17196                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17601                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                405                       # number of overall misses
system.l3.overall_misses::cpu.data              17196                       # number of overall misses
system.l3.overall_misses::total                 17601                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1857145000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1857145000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     64601500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    132163500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    196765000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      64601500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    1989308500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       2053910000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     64601500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   1989308500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      2053910000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708637                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708637                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16982                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16982                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          405                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693775                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694180                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               405                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710757                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711162                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              405                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710757                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711162                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.985809                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.985809                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000269                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000508                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010052                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010286                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010052                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010286                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 110933.934651                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 110933.934651                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 159509.876543                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 290469.230769                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 228796.511628                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 159509.876543                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 115684.374273                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 116692.801545                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 159509.876543                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 115684.374273                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 116692.801545                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  773                       # number of writebacks
system.l3.writebacks::total                       773                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16741                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16741                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          405                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          455                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          860                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            405                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17196                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17601                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           405                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17196                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17601                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1689735000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1689735000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     60551500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    127613500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    188165000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     60551500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   1817348500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   1877900000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     60551500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   1817348500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   1877900000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.985809                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.985809                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000269                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000508                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010052                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010286                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010052                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010286                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 100933.934651                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 100933.934651                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 149509.876543                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 280469.230769                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 218796.511628                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 149509.876543                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 105684.374273                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 106692.801545                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 149509.876543                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 105684.374273                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 106692.801545                       # average overall mshr miss latency
system.l3.replacements                           1217                       # number of replacements
system.membus.snoop_filter.tot_requests         18498                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          897                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                860                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          773                       # Transaction distribution
system.membus.trans_dist::CleanEvict              124                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16741                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16741                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           860                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        36099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        36099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1175936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1175936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1175936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17601                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17601    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17601                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21593500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           88008500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6254203                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3126677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            646                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          646                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3107194                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3137932                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           71                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1699029                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20332                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           408                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106786                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9380842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9381729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        30656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    291560960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291591616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1710355                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109402240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4837881                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000134                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011555                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4837235     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    646      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4837881                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4555694500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            612000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4690677000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1857694558000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694180                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1709410                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             619                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16982                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16982                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694180                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5131136                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218867136                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1217                       # Total snoops (count)
system.tol3bus.snoopTraffic                     49472                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3421191                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000356                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.018857                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3419974     99.96%     99.96% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1217      0.04%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3421191                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3418624000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566743000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
