Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_adxl345_behav xil_defaultlib.testbench_adxl345 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb0101)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module(CPOL=1'b1,CPHA=1'b1,S...
Compiling module xil_defaultlib.ADXL345_com
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0,SPI_W...
Compiling module xil_defaultlib.testbench_adxl345
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_adxl345_behav
