/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// ICACHE peripheral register templates
// Total unique registers: 8

// icache_icache_cr_v1: ICACHE_CR (version 1)
// Used by: ICache.ICACHE_CR@stm32l552, SEC_ICache.ICACHE_CR@stm32l552, ICache.ICACHE_CR@stm32l562, SEC_ICache.ICACHE_CR@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using icache_icache_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 20, access::ro>,
             groov::field<"missmrst", bool, 19, 19>,
             groov::field<"hitmrst", bool, 18, 18>,
             groov::field<"missmen", bool, 17, 17>,
             groov::field<"hitmen", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 3, access::ro>,
             groov::field<"waysel", bool, 2, 2>,
             groov::field<"cacheinv", bool, 1, 1>,
             groov::field<"en", bool, 0, 0>>;

// icache_icache_cr_v2: ICACHE_CR (version 2)
// Used by: ICache.ICACHE_CR@stm32u59x, SEC_ICache.ICACHE_CR@stm32u59x, ICache.ICACHE_CR@stm32u5xx, SEC_ICache.ICACHE_CR@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using icache_icache_cr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 20, access::ro>,
             groov::field<"missmrst", bool, 19, 19>,
             groov::field<"hitmrst", bool, 18, 18>,
             groov::field<"missmen", bool, 17, 17>,
             groov::field<"hitmen", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 3, access::ro>,
             groov::field<"waysel", bool, 2, 2>,
             groov::field<"cacheinv", bool, 1, 1, access::wo>,
             groov::field<"en", bool, 0, 0>>;

// icache_icache_crr3_v1: ICACHE_CRR3 (version 1)
// Used by: ICache.ICACHE_CRR3@stm32l552, SEC_ICache.ICACHE_CRR3@stm32l552, ICache.ICACHE_CRR3@stm32l562, SEC_ICache.ICACHE_CRR3@stm32l562, ICache.ICACHE_CRR3@stm32u59x, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using icache_icache_crr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"hburst", bool, 31, 31>,
             groov::field<"reserved3", std::uint8_t, 30, 29, access::ro>,
             groov::field<"mstsel", bool, 28, 28>,
             groov::field<"reserved2", bool, 27, 27, access::ro>,
             groov::field<"remapaddr", std::uint16_t, 26, 16>,
             groov::field<"ren", bool, 15, 15>,
             groov::field<"reserved1", std::uint8_t, 14, 12, access::ro>,
             groov::field<"rsize", std::uint8_t, 11, 9>,
             groov::field<"reserved0", bool, 8, 8, access::ro>,
             groov::field<"baseaddr", std::uint8_t, 7, 0>>;

// icache_icache_fcr_v1: ICACHE_FCR (version 1)
// Used by: ICache.ICACHE_FCR@stm32l552, SEC_ICache.ICACHE_FCR@stm32l552, ICache.ICACHE_FCR@stm32l562, SEC_ICache.ICACHE_FCR@stm32l562, ICache.ICACHE_FCR@stm32u59x, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using icache_icache_fcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved1", std::uint32_t, 31, 3, access::ro>,
             groov::field<"cerrf", bool, 2, 2>,
             groov::field<"cbsyendf", bool, 1, 1>,
             groov::field<"reserved0", bool, 0, 0, access::ro>>;

// icache_icache_hmonr_v1: ICACHE_HMONR (version 1)
// Used by: ICache.ICACHE_HMONR@stm32l552, SEC_ICache.ICACHE_HMONR@stm32l552, ICache.ICACHE_HMONR@stm32l562, SEC_ICache.ICACHE_HMONR@stm32l562, ICache.ICACHE_HMONR@stm32u59x, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using icache_icache_hmonr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"hitmon", std::uint32_t, 31, 0>>;

// icache_icache_ier_v1: ICACHE_IER (version 1)
// Used by: ICache.ICACHE_IER@stm32l552, SEC_ICache.ICACHE_IER@stm32l552, ICache.ICACHE_IER@stm32l562, SEC_ICache.ICACHE_IER@stm32l562, ICache.ICACHE_IER@stm32u59x, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using icache_icache_ier_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 3, access::ro>,
             groov::field<"errie", bool, 2, 2>,
             groov::field<"bsyendie", bool, 1, 1>,
             groov::field<"reserved0", bool, 0, 0, access::ro>>;

// icache_icache_mmonr_v1: ICACHE_MMONR (version 1)
// Used by: ICache.ICACHE_MMONR@stm32l552, SEC_ICache.ICACHE_MMONR@stm32l552, ICache.ICACHE_MMONR@stm32l562, SEC_ICache.ICACHE_MMONR@stm32l562, ICache.ICACHE_MMONR@stm32u59x, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using icache_icache_mmonr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint16_t, 31, 16>,
             groov::field<"missmon", std::uint16_t, 15, 0>>;

// icache_icache_sr_v1: ICACHE_SR (version 1)
// Used by: ICache.ICACHE_SR@stm32l552, SEC_ICache.ICACHE_SR@stm32l552, ICache.ICACHE_SR@stm32l562, SEC_ICache.ICACHE_SR@stm32l562, ICache.ICACHE_SR@stm32u59x, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using icache_icache_sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 3>,
             groov::field<"errf", bool, 2, 2>,
             groov::field<"bsyendf", bool, 1, 1>,
             groov::field<"busyf", bool, 0, 0>>;

} // namespace stm32::registers
