Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 31 10:40:39 2020
| Host         : Laptop2n1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nexys4_StopWatch_timing_summary_routed.rpt -pb Nexys4_StopWatch_timing_summary_routed.pb -rpx Nexys4_StopWatch_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4_StopWatch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: SevSeg_inst/count_inst0/clock_div_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: SevSeg_inst/count_inst1/clock_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnd_inst/q_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.915        0.000                      0                   73        0.182        0.000                      0                   73        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.915        0.000                      0                   73        0.182        0.000                      0                   73        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst1/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst1/cycle_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 4.204ns (58.844%)  route 2.940ns (41.156%))
  Logic Levels:           18  (CARRY4=15 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.713     5.316    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y77         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDCE (Prop_fdce_C_Q)         0.518     5.834 r  SevSeg_inst/count_inst1/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.420    SevSeg_inst/count_inst1/cycle_count_reg[1]
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.076 r  SevSeg_inst/count_inst1/clock_div_reg_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.076    SevSeg_inst/count_inst1/clock_div_reg_i_15__0_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  SevSeg_inst/count_inst1/clock_div_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    SevSeg_inst/count_inst1/clock_div_reg_i_13__0_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  SevSeg_inst/count_inst1/clock_div_reg_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.304    SevSeg_inst/count_inst1/clock_div_reg_i_9__0_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  SevSeg_inst/count_inst1/clock_div_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.418    SevSeg_inst/count_inst1/clock_div_reg_i_6_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  SevSeg_inst/count_inst1/clock_div_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    SevSeg_inst/count_inst1/clock_div_reg_i_3_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  SevSeg_inst/count_inst1/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.646    SevSeg_inst/count_inst1/clock_div_reg_i_2_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.980 f  SevSeg_inst/count_inst1/clock_div_reg_i_11__0/O[1]
                         net (fo=1, routed)           0.815     8.795    SevSeg_inst/count_inst1/clock_div_reg_i_11__0_n_6
    SLICE_X84Y85         LUT5 (Prop_lut5_I0_O)        0.303     9.098 f  SevSeg_inst/count_inst1/clock_div_i_12/O
                         net (fo=1, routed)           0.437     9.535    SevSeg_inst/count_inst1/clock_div_i_12_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.659 f  SevSeg_inst/count_inst1/clock_div_i_5__0/O
                         net (fo=34, routed)          0.913    10.572    SevSeg_inst/count_inst1/clock_div_i_5__0_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.696 r  SevSeg_inst/count_inst1/cycle_count[0]_i_2__0/O
                         net (fo=1, routed)           0.189    10.885    SevSeg_inst/count_inst1/cycle_count[0]_i_2__0_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.435 r  SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.435    SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.552    SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  SevSeg_inst/count_inst1/cycle_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.669    SevSeg_inst/count_inst1/cycle_count_reg[8]_i_1__0_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  SevSeg_inst/count_inst1/cycle_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.786    SevSeg_inst/count_inst1/cycle_count_reg[12]_i_1__0_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.903 r  SevSeg_inst/count_inst1/cycle_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.903    SevSeg_inst/count_inst1/cycle_count_reg[16]_i_1__0_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.020 r  SevSeg_inst/count_inst1/cycle_count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.020    SevSeg_inst/count_inst1/cycle_count_reg[20]_i_1__0_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.137 r  SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.137    SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.460 r  SevSeg_inst/count_inst1/cycle_count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.460    SevSeg_inst/count_inst1/cycle_count_reg[28]_i_1__0_n_6
    SLICE_X84Y84         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604    15.027    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y84         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[29]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X84Y84         FDCE (Setup_fdce_C_D)        0.109    15.375    SevSeg_inst/count_inst1/cycle_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst1/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst1/cycle_count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 4.196ns (58.798%)  route 2.940ns (41.202%))
  Logic Levels:           18  (CARRY4=15 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.713     5.316    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y77         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDCE (Prop_fdce_C_Q)         0.518     5.834 r  SevSeg_inst/count_inst1/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.420    SevSeg_inst/count_inst1/cycle_count_reg[1]
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.076 r  SevSeg_inst/count_inst1/clock_div_reg_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.076    SevSeg_inst/count_inst1/clock_div_reg_i_15__0_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  SevSeg_inst/count_inst1/clock_div_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    SevSeg_inst/count_inst1/clock_div_reg_i_13__0_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  SevSeg_inst/count_inst1/clock_div_reg_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.304    SevSeg_inst/count_inst1/clock_div_reg_i_9__0_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  SevSeg_inst/count_inst1/clock_div_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.418    SevSeg_inst/count_inst1/clock_div_reg_i_6_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  SevSeg_inst/count_inst1/clock_div_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    SevSeg_inst/count_inst1/clock_div_reg_i_3_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  SevSeg_inst/count_inst1/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.646    SevSeg_inst/count_inst1/clock_div_reg_i_2_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.980 f  SevSeg_inst/count_inst1/clock_div_reg_i_11__0/O[1]
                         net (fo=1, routed)           0.815     8.795    SevSeg_inst/count_inst1/clock_div_reg_i_11__0_n_6
    SLICE_X84Y85         LUT5 (Prop_lut5_I0_O)        0.303     9.098 f  SevSeg_inst/count_inst1/clock_div_i_12/O
                         net (fo=1, routed)           0.437     9.535    SevSeg_inst/count_inst1/clock_div_i_12_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.659 f  SevSeg_inst/count_inst1/clock_div_i_5__0/O
                         net (fo=34, routed)          0.913    10.572    SevSeg_inst/count_inst1/clock_div_i_5__0_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.696 r  SevSeg_inst/count_inst1/cycle_count[0]_i_2__0/O
                         net (fo=1, routed)           0.189    10.885    SevSeg_inst/count_inst1/cycle_count[0]_i_2__0_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.435 r  SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.435    SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.552    SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  SevSeg_inst/count_inst1/cycle_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.669    SevSeg_inst/count_inst1/cycle_count_reg[8]_i_1__0_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  SevSeg_inst/count_inst1/cycle_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.786    SevSeg_inst/count_inst1/cycle_count_reg[12]_i_1__0_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.903 r  SevSeg_inst/count_inst1/cycle_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.903    SevSeg_inst/count_inst1/cycle_count_reg[16]_i_1__0_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.020 r  SevSeg_inst/count_inst1/cycle_count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.020    SevSeg_inst/count_inst1/cycle_count_reg[20]_i_1__0_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.137 r  SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.137    SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.452 r  SevSeg_inst/count_inst1/cycle_count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.452    SevSeg_inst/count_inst1/cycle_count_reg[28]_i_1__0_n_4
    SLICE_X84Y84         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604    15.027    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y84         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[31]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X84Y84         FDCE (Setup_fdce_C_D)        0.109    15.375    SevSeg_inst/count_inst1/cycle_count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -12.452    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst1/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst1/cycle_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 4.120ns (58.355%)  route 2.940ns (41.645%))
  Logic Levels:           18  (CARRY4=15 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.713     5.316    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y77         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDCE (Prop_fdce_C_Q)         0.518     5.834 r  SevSeg_inst/count_inst1/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.420    SevSeg_inst/count_inst1/cycle_count_reg[1]
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.076 r  SevSeg_inst/count_inst1/clock_div_reg_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.076    SevSeg_inst/count_inst1/clock_div_reg_i_15__0_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  SevSeg_inst/count_inst1/clock_div_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    SevSeg_inst/count_inst1/clock_div_reg_i_13__0_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  SevSeg_inst/count_inst1/clock_div_reg_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.304    SevSeg_inst/count_inst1/clock_div_reg_i_9__0_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  SevSeg_inst/count_inst1/clock_div_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.418    SevSeg_inst/count_inst1/clock_div_reg_i_6_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  SevSeg_inst/count_inst1/clock_div_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    SevSeg_inst/count_inst1/clock_div_reg_i_3_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  SevSeg_inst/count_inst1/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.646    SevSeg_inst/count_inst1/clock_div_reg_i_2_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.980 f  SevSeg_inst/count_inst1/clock_div_reg_i_11__0/O[1]
                         net (fo=1, routed)           0.815     8.795    SevSeg_inst/count_inst1/clock_div_reg_i_11__0_n_6
    SLICE_X84Y85         LUT5 (Prop_lut5_I0_O)        0.303     9.098 f  SevSeg_inst/count_inst1/clock_div_i_12/O
                         net (fo=1, routed)           0.437     9.535    SevSeg_inst/count_inst1/clock_div_i_12_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.659 f  SevSeg_inst/count_inst1/clock_div_i_5__0/O
                         net (fo=34, routed)          0.913    10.572    SevSeg_inst/count_inst1/clock_div_i_5__0_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.696 r  SevSeg_inst/count_inst1/cycle_count[0]_i_2__0/O
                         net (fo=1, routed)           0.189    10.885    SevSeg_inst/count_inst1/cycle_count[0]_i_2__0_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.435 r  SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.435    SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.552    SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  SevSeg_inst/count_inst1/cycle_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.669    SevSeg_inst/count_inst1/cycle_count_reg[8]_i_1__0_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  SevSeg_inst/count_inst1/cycle_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.786    SevSeg_inst/count_inst1/cycle_count_reg[12]_i_1__0_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.903 r  SevSeg_inst/count_inst1/cycle_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.903    SevSeg_inst/count_inst1/cycle_count_reg[16]_i_1__0_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.020 r  SevSeg_inst/count_inst1/cycle_count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.020    SevSeg_inst/count_inst1/cycle_count_reg[20]_i_1__0_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.137 r  SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.137    SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.376 r  SevSeg_inst/count_inst1/cycle_count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    12.376    SevSeg_inst/count_inst1/cycle_count_reg[28]_i_1__0_n_5
    SLICE_X84Y84         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604    15.027    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y84         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[30]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X84Y84         FDCE (Setup_fdce_C_D)        0.109    15.375    SevSeg_inst/count_inst1/cycle_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst1/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst1/cycle_count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 4.100ns (58.237%)  route 2.940ns (41.763%))
  Logic Levels:           18  (CARRY4=15 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.713     5.316    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y77         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDCE (Prop_fdce_C_Q)         0.518     5.834 r  SevSeg_inst/count_inst1/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.420    SevSeg_inst/count_inst1/cycle_count_reg[1]
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.076 r  SevSeg_inst/count_inst1/clock_div_reg_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.076    SevSeg_inst/count_inst1/clock_div_reg_i_15__0_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  SevSeg_inst/count_inst1/clock_div_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    SevSeg_inst/count_inst1/clock_div_reg_i_13__0_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  SevSeg_inst/count_inst1/clock_div_reg_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.304    SevSeg_inst/count_inst1/clock_div_reg_i_9__0_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  SevSeg_inst/count_inst1/clock_div_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.418    SevSeg_inst/count_inst1/clock_div_reg_i_6_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  SevSeg_inst/count_inst1/clock_div_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    SevSeg_inst/count_inst1/clock_div_reg_i_3_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  SevSeg_inst/count_inst1/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.646    SevSeg_inst/count_inst1/clock_div_reg_i_2_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.980 f  SevSeg_inst/count_inst1/clock_div_reg_i_11__0/O[1]
                         net (fo=1, routed)           0.815     8.795    SevSeg_inst/count_inst1/clock_div_reg_i_11__0_n_6
    SLICE_X84Y85         LUT5 (Prop_lut5_I0_O)        0.303     9.098 f  SevSeg_inst/count_inst1/clock_div_i_12/O
                         net (fo=1, routed)           0.437     9.535    SevSeg_inst/count_inst1/clock_div_i_12_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.659 f  SevSeg_inst/count_inst1/clock_div_i_5__0/O
                         net (fo=34, routed)          0.913    10.572    SevSeg_inst/count_inst1/clock_div_i_5__0_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.696 r  SevSeg_inst/count_inst1/cycle_count[0]_i_2__0/O
                         net (fo=1, routed)           0.189    10.885    SevSeg_inst/count_inst1/cycle_count[0]_i_2__0_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.435 r  SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.435    SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.552    SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  SevSeg_inst/count_inst1/cycle_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.669    SevSeg_inst/count_inst1/cycle_count_reg[8]_i_1__0_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  SevSeg_inst/count_inst1/cycle_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.786    SevSeg_inst/count_inst1/cycle_count_reg[12]_i_1__0_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.903 r  SevSeg_inst/count_inst1/cycle_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.903    SevSeg_inst/count_inst1/cycle_count_reg[16]_i_1__0_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.020 r  SevSeg_inst/count_inst1/cycle_count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.020    SevSeg_inst/count_inst1/cycle_count_reg[20]_i_1__0_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.137 r  SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.137    SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.356 r  SevSeg_inst/count_inst1/cycle_count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.356    SevSeg_inst/count_inst1/cycle_count_reg[28]_i_1__0_n_7
    SLICE_X84Y84         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604    15.027    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y84         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[28]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X84Y84         FDCE (Setup_fdce_C_D)        0.109    15.375    SevSeg_inst/count_inst1/cycle_count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst1/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst1/cycle_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 4.087ns (58.159%)  route 2.940ns (41.841%))
  Logic Levels:           17  (CARRY4=14 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.713     5.316    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y77         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDCE (Prop_fdce_C_Q)         0.518     5.834 r  SevSeg_inst/count_inst1/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.420    SevSeg_inst/count_inst1/cycle_count_reg[1]
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.076 r  SevSeg_inst/count_inst1/clock_div_reg_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.076    SevSeg_inst/count_inst1/clock_div_reg_i_15__0_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  SevSeg_inst/count_inst1/clock_div_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    SevSeg_inst/count_inst1/clock_div_reg_i_13__0_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  SevSeg_inst/count_inst1/clock_div_reg_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.304    SevSeg_inst/count_inst1/clock_div_reg_i_9__0_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  SevSeg_inst/count_inst1/clock_div_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.418    SevSeg_inst/count_inst1/clock_div_reg_i_6_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  SevSeg_inst/count_inst1/clock_div_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    SevSeg_inst/count_inst1/clock_div_reg_i_3_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  SevSeg_inst/count_inst1/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.646    SevSeg_inst/count_inst1/clock_div_reg_i_2_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.980 f  SevSeg_inst/count_inst1/clock_div_reg_i_11__0/O[1]
                         net (fo=1, routed)           0.815     8.795    SevSeg_inst/count_inst1/clock_div_reg_i_11__0_n_6
    SLICE_X84Y85         LUT5 (Prop_lut5_I0_O)        0.303     9.098 f  SevSeg_inst/count_inst1/clock_div_i_12/O
                         net (fo=1, routed)           0.437     9.535    SevSeg_inst/count_inst1/clock_div_i_12_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.659 f  SevSeg_inst/count_inst1/clock_div_i_5__0/O
                         net (fo=34, routed)          0.913    10.572    SevSeg_inst/count_inst1/clock_div_i_5__0_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.696 r  SevSeg_inst/count_inst1/cycle_count[0]_i_2__0/O
                         net (fo=1, routed)           0.189    10.885    SevSeg_inst/count_inst1/cycle_count[0]_i_2__0_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.435 r  SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.435    SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.552    SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  SevSeg_inst/count_inst1/cycle_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.669    SevSeg_inst/count_inst1/cycle_count_reg[8]_i_1__0_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  SevSeg_inst/count_inst1/cycle_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.786    SevSeg_inst/count_inst1/cycle_count_reg[12]_i_1__0_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.903 r  SevSeg_inst/count_inst1/cycle_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.903    SevSeg_inst/count_inst1/cycle_count_reg[16]_i_1__0_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.020 r  SevSeg_inst/count_inst1/cycle_count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.020    SevSeg_inst/count_inst1/cycle_count_reg[20]_i_1__0_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.343 r  SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.343    SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0_n_6
    SLICE_X84Y83         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.603    15.026    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y83         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[25]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y83         FDCE (Setup_fdce_C_D)        0.109    15.374    SevSeg_inst/count_inst1/cycle_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 3.921ns (55.829%)  route 3.102ns (44.171%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    SevSeg_inst/count_inst0/clk_IBUF_BUFG
    SLICE_X88Y83         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDCE (Prop_fdce_C_Q)         0.518     5.845 r  SevSeg_inst/count_inst0/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.650     6.495    SevSeg_inst/count_inst0/cycle_count_reg[1]
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.151 r  SevSeg_inst/count_inst0/clock_div_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.151    SevSeg_inst/count_inst0/clock_div_reg_i_15_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  SevSeg_inst/count_inst0/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.265    SevSeg_inst/count_inst0/clock_div_reg_i_14_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  SevSeg_inst/count_inst0/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    SevSeg_inst/count_inst0/clock_div_reg_i_11_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  SevSeg_inst/count_inst0/clock_div_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.493    SevSeg_inst/count_inst0/clock_div_reg_i_4_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.806 f  SevSeg_inst/count_inst0/clock_div_reg_i_12/O[3]
                         net (fo=1, routed)           0.803     8.609    SevSeg_inst/count_inst0/cycle_count2[20]
    SLICE_X87Y88         LUT4 (Prop_lut4_I2_O)        0.306     8.915 f  SevSeg_inst/count_inst0/clock_div_i_7/O
                         net (fo=1, routed)           0.798     9.713    SevSeg_inst/count_inst0/clock_div_i_7_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.837 f  SevSeg_inst/count_inst0/clock_div_i_2/O
                         net (fo=34, routed)          0.851    10.688    SevSeg_inst/count_inst0/clock_div_i_2_n_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I1_O)        0.124    10.812 r  SevSeg_inst/count_inst0/cycle_count[0]_i_6/O
                         net (fo=1, routed)           0.000    10.812    SevSeg_inst/count_inst0/cycle_count[0]_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.325 r  SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.325    SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.442    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.559    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.793    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.910 r  SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.910    SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.027 r  SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.350 r  SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.350    SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1_n_6
    SLICE_X88Y90         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.610    15.033    SevSeg_inst/count_inst0/clk_IBUF_BUFG
    SLICE_X88Y90         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[29]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X88Y90         FDCE (Setup_fdce_C_D)        0.109    15.381    SevSeg_inst/count_inst0/cycle_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst1/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst1/cycle_count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 4.079ns (58.112%)  route 2.940ns (41.888%))
  Logic Levels:           17  (CARRY4=14 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.713     5.316    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y77         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDCE (Prop_fdce_C_Q)         0.518     5.834 r  SevSeg_inst/count_inst1/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.420    SevSeg_inst/count_inst1/cycle_count_reg[1]
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.076 r  SevSeg_inst/count_inst1/clock_div_reg_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.076    SevSeg_inst/count_inst1/clock_div_reg_i_15__0_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  SevSeg_inst/count_inst1/clock_div_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    SevSeg_inst/count_inst1/clock_div_reg_i_13__0_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  SevSeg_inst/count_inst1/clock_div_reg_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.304    SevSeg_inst/count_inst1/clock_div_reg_i_9__0_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  SevSeg_inst/count_inst1/clock_div_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.418    SevSeg_inst/count_inst1/clock_div_reg_i_6_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  SevSeg_inst/count_inst1/clock_div_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    SevSeg_inst/count_inst1/clock_div_reg_i_3_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  SevSeg_inst/count_inst1/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.646    SevSeg_inst/count_inst1/clock_div_reg_i_2_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.980 f  SevSeg_inst/count_inst1/clock_div_reg_i_11__0/O[1]
                         net (fo=1, routed)           0.815     8.795    SevSeg_inst/count_inst1/clock_div_reg_i_11__0_n_6
    SLICE_X84Y85         LUT5 (Prop_lut5_I0_O)        0.303     9.098 f  SevSeg_inst/count_inst1/clock_div_i_12/O
                         net (fo=1, routed)           0.437     9.535    SevSeg_inst/count_inst1/clock_div_i_12_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.659 f  SevSeg_inst/count_inst1/clock_div_i_5__0/O
                         net (fo=34, routed)          0.913    10.572    SevSeg_inst/count_inst1/clock_div_i_5__0_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.696 r  SevSeg_inst/count_inst1/cycle_count[0]_i_2__0/O
                         net (fo=1, routed)           0.189    10.885    SevSeg_inst/count_inst1/cycle_count[0]_i_2__0_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.435 r  SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.435    SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.552    SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  SevSeg_inst/count_inst1/cycle_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.669    SevSeg_inst/count_inst1/cycle_count_reg[8]_i_1__0_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  SevSeg_inst/count_inst1/cycle_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.786    SevSeg_inst/count_inst1/cycle_count_reg[12]_i_1__0_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.903 r  SevSeg_inst/count_inst1/cycle_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.903    SevSeg_inst/count_inst1/cycle_count_reg[16]_i_1__0_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.020 r  SevSeg_inst/count_inst1/cycle_count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.020    SevSeg_inst/count_inst1/cycle_count_reg[20]_i_1__0_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.335 r  SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.335    SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0_n_4
    SLICE_X84Y83         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.603    15.026    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y83         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[27]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y83         FDCE (Setup_fdce_C_D)        0.109    15.374    SevSeg_inst/count_inst1/cycle_count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -12.335    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 3.913ns (55.779%)  route 3.102ns (44.221%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    SevSeg_inst/count_inst0/clk_IBUF_BUFG
    SLICE_X88Y83         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDCE (Prop_fdce_C_Q)         0.518     5.845 r  SevSeg_inst/count_inst0/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.650     6.495    SevSeg_inst/count_inst0/cycle_count_reg[1]
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.151 r  SevSeg_inst/count_inst0/clock_div_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.151    SevSeg_inst/count_inst0/clock_div_reg_i_15_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  SevSeg_inst/count_inst0/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.265    SevSeg_inst/count_inst0/clock_div_reg_i_14_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  SevSeg_inst/count_inst0/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    SevSeg_inst/count_inst0/clock_div_reg_i_11_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  SevSeg_inst/count_inst0/clock_div_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.493    SevSeg_inst/count_inst0/clock_div_reg_i_4_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.806 f  SevSeg_inst/count_inst0/clock_div_reg_i_12/O[3]
                         net (fo=1, routed)           0.803     8.609    SevSeg_inst/count_inst0/cycle_count2[20]
    SLICE_X87Y88         LUT4 (Prop_lut4_I2_O)        0.306     8.915 f  SevSeg_inst/count_inst0/clock_div_i_7/O
                         net (fo=1, routed)           0.798     9.713    SevSeg_inst/count_inst0/clock_div_i_7_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.837 f  SevSeg_inst/count_inst0/clock_div_i_2/O
                         net (fo=34, routed)          0.851    10.688    SevSeg_inst/count_inst0/clock_div_i_2_n_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I1_O)        0.124    10.812 r  SevSeg_inst/count_inst0/cycle_count[0]_i_6/O
                         net (fo=1, routed)           0.000    10.812    SevSeg_inst/count_inst0/cycle_count[0]_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.325 r  SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.325    SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.442    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.559    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.793    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.910 r  SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.910    SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.027 r  SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.342 r  SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.342    SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1_n_4
    SLICE_X88Y90         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.610    15.033    SevSeg_inst/count_inst0/clk_IBUF_BUFG
    SLICE_X88Y90         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[31]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X88Y90         FDCE (Setup_fdce_C_D)        0.109    15.381    SevSeg_inst/count_inst0/cycle_count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst1/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst1/cycle_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 4.003ns (57.653%)  route 2.940ns (42.347%))
  Logic Levels:           17  (CARRY4=14 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.713     5.316    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y77         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDCE (Prop_fdce_C_Q)         0.518     5.834 r  SevSeg_inst/count_inst1/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.420    SevSeg_inst/count_inst1/cycle_count_reg[1]
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.076 r  SevSeg_inst/count_inst1/clock_div_reg_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.076    SevSeg_inst/count_inst1/clock_div_reg_i_15__0_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  SevSeg_inst/count_inst1/clock_div_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    SevSeg_inst/count_inst1/clock_div_reg_i_13__0_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  SevSeg_inst/count_inst1/clock_div_reg_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.304    SevSeg_inst/count_inst1/clock_div_reg_i_9__0_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  SevSeg_inst/count_inst1/clock_div_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.418    SevSeg_inst/count_inst1/clock_div_reg_i_6_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  SevSeg_inst/count_inst1/clock_div_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    SevSeg_inst/count_inst1/clock_div_reg_i_3_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  SevSeg_inst/count_inst1/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.646    SevSeg_inst/count_inst1/clock_div_reg_i_2_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.980 f  SevSeg_inst/count_inst1/clock_div_reg_i_11__0/O[1]
                         net (fo=1, routed)           0.815     8.795    SevSeg_inst/count_inst1/clock_div_reg_i_11__0_n_6
    SLICE_X84Y85         LUT5 (Prop_lut5_I0_O)        0.303     9.098 f  SevSeg_inst/count_inst1/clock_div_i_12/O
                         net (fo=1, routed)           0.437     9.535    SevSeg_inst/count_inst1/clock_div_i_12_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.659 f  SevSeg_inst/count_inst1/clock_div_i_5__0/O
                         net (fo=34, routed)          0.913    10.572    SevSeg_inst/count_inst1/clock_div_i_5__0_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.696 r  SevSeg_inst/count_inst1/cycle_count[0]_i_2__0/O
                         net (fo=1, routed)           0.189    10.885    SevSeg_inst/count_inst1/cycle_count[0]_i_2__0_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.435 r  SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.435    SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.552    SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  SevSeg_inst/count_inst1/cycle_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.669    SevSeg_inst/count_inst1/cycle_count_reg[8]_i_1__0_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  SevSeg_inst/count_inst1/cycle_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.786    SevSeg_inst/count_inst1/cycle_count_reg[12]_i_1__0_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.903 r  SevSeg_inst/count_inst1/cycle_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.903    SevSeg_inst/count_inst1/cycle_count_reg[16]_i_1__0_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.020 r  SevSeg_inst/count_inst1/cycle_count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.020    SevSeg_inst/count_inst1/cycle_count_reg[20]_i_1__0_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.259 r  SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    12.259    SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0_n_5
    SLICE_X84Y83         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.603    15.026    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y83         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[26]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y83         FDCE (Setup_fdce_C_D)        0.109    15.374    SevSeg_inst/count_inst1/cycle_count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 3.837ns (55.295%)  route 3.102ns (44.705%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    SevSeg_inst/count_inst0/clk_IBUF_BUFG
    SLICE_X88Y83         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDCE (Prop_fdce_C_Q)         0.518     5.845 r  SevSeg_inst/count_inst0/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.650     6.495    SevSeg_inst/count_inst0/cycle_count_reg[1]
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.151 r  SevSeg_inst/count_inst0/clock_div_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.151    SevSeg_inst/count_inst0/clock_div_reg_i_15_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  SevSeg_inst/count_inst0/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.265    SevSeg_inst/count_inst0/clock_div_reg_i_14_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  SevSeg_inst/count_inst0/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    SevSeg_inst/count_inst0/clock_div_reg_i_11_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  SevSeg_inst/count_inst0/clock_div_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.493    SevSeg_inst/count_inst0/clock_div_reg_i_4_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.806 f  SevSeg_inst/count_inst0/clock_div_reg_i_12/O[3]
                         net (fo=1, routed)           0.803     8.609    SevSeg_inst/count_inst0/cycle_count2[20]
    SLICE_X87Y88         LUT4 (Prop_lut4_I2_O)        0.306     8.915 f  SevSeg_inst/count_inst0/clock_div_i_7/O
                         net (fo=1, routed)           0.798     9.713    SevSeg_inst/count_inst0/clock_div_i_7_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.837 f  SevSeg_inst/count_inst0/clock_div_i_2/O
                         net (fo=34, routed)          0.851    10.688    SevSeg_inst/count_inst0/clock_div_i_2_n_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I1_O)        0.124    10.812 r  SevSeg_inst/count_inst0/cycle_count[0]_i_6/O
                         net (fo=1, routed)           0.000    10.812    SevSeg_inst/count_inst0/cycle_count[0]_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.325 r  SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.325    SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.442    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.559    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.793    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.910 r  SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.910    SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.027 r  SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.266 r  SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.266    SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1_n_5
    SLICE_X88Y90         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.610    15.033    SevSeg_inst/count_inst0/clk_IBUF_BUFG
    SLICE_X88Y90         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[30]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X88Y90         FDCE (Setup_fdce_C_D)        0.109    15.381    SevSeg_inst/count_inst0/cycle_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  3.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 btnd_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.229%)  route 0.129ns (47.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.602     1.521    btnd_inst/clk_IBUF_BUFG
    SLICE_X83Y84         FDRE                                         r  btnd_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  btnd_inst/count_reg[3]/Q
                         net (fo=2, routed)           0.129     1.791    btnd_inst/sel0[4]
    SLICE_X82Y84         FDRE                                         r  btnd_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.872     2.037    btnd_inst/clk_IBUF_BUFG
    SLICE_X82Y84         FDRE                                         r  btnd_inst/count_reg[4]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X82Y84         FDRE (Hold_fdre_C_D)         0.075     1.609    btnd_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 btnd_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd_inst/q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.602     1.521    btnd_inst/clk_IBUF_BUFG
    SLICE_X82Y84         FDRE                                         r  btnd_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.128     1.649 r  btnd_inst/count_reg[4]/Q
                         net (fo=2, routed)           0.076     1.725    btnd_inst/sel0[5]
    SLICE_X82Y84         LUT5 (Prop_lut5_I0_O)        0.099     1.824 r  btnd_inst/q_reg_i_1/O
                         net (fo=1, routed)           0.000     1.824    btnd_inst/q_reg_i_1_n_0
    SLICE_X82Y84         FDRE                                         r  btnd_inst/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.872     2.037    btnd_inst/clk_IBUF_BUFG
    SLICE_X82Y84         FDRE                                         r  btnd_inst/q_reg_reg/C
                         clock pessimism             -0.515     1.521    
    SLICE_X82Y84         FDRE (Hold_fdre_C_D)         0.091     1.612    btnd_inst/q_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 btnd_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.602     1.521    btnd_inst/clk_IBUF_BUFG
    SLICE_X82Y84         FDRE                                         r  btnd_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.128     1.649 r  btnd_inst/count_reg[4]/Q
                         net (fo=2, routed)           0.134     1.783    btnd_inst/sel0[5]
    SLICE_X82Y84         FDRE                                         r  btnd_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.872     2.037    btnd_inst/clk_IBUF_BUFG
    SLICE_X82Y84         FDRE                                         r  btnd_inst/count_reg[5]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X82Y84         FDRE (Hold_fdre_C_D)         0.012     1.533    btnd_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 btnd_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd_inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.602     1.521    btnd_inst/clk_IBUF_BUFG
    SLICE_X82Y84         FDRE                                         r  btnd_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  btnd_inst/count_reg[5]/Q
                         net (fo=2, routed)           0.183     1.846    btnd_inst/sel0[6]
    SLICE_X82Y84         FDRE                                         r  btnd_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.872     2.037    btnd_inst/clk_IBUF_BUFG
    SLICE_X82Y84         FDRE                                         r  btnd_inst/count_reg[6]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X82Y84         FDRE (Hold_fdre_C_D)         0.070     1.591    btnd_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst0/clock_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/clock_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    SevSeg_inst/count_inst0/clk_IBUF_BUFG
    SLICE_X87Y84         FDCE                                         r  SevSeg_inst/count_inst0/clock_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDCE (Prop_fdce_C_Q)         0.141     1.663 r  SevSeg_inst/count_inst0/clock_div_reg/Q
                         net (fo=7, routed)           0.180     1.844    SevSeg_inst/count_inst0/CLK
    SLICE_X87Y84         LUT5 (Prop_lut5_I4_O)        0.045     1.889 r  SevSeg_inst/count_inst0/clock_div_i_1/O
                         net (fo=1, routed)           0.000     1.889    SevSeg_inst/count_inst0/clock_div_i_1_n_0
    SLICE_X87Y84         FDCE                                         r  SevSeg_inst/count_inst0/clock_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.873     2.038    SevSeg_inst/count_inst0/clk_IBUF_BUFG
    SLICE_X87Y84         FDCE                                         r  SevSeg_inst/count_inst0/clock_div_reg/C
                         clock pessimism             -0.515     1.522    
    SLICE_X87Y84         FDCE (Hold_fdce_C_D)         0.091     1.613    SevSeg_inst/count_inst0/clock_div_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst1/cycle_count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst1/cycle_count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.601     1.520    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y83         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDCE (Prop_fdce_C_Q)         0.164     1.684 r  SevSeg_inst/count_inst1/cycle_count_reg[27]/Q
                         net (fo=2, routed)           0.149     1.834    SevSeg_inst/count_inst1/cycle_count_reg[27]
    SLICE_X84Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.879 r  SevSeg_inst/count_inst1/cycle_count[24]_i_2__0/O
                         net (fo=1, routed)           0.000     1.879    SevSeg_inst/count_inst1/cycle_count[24]_i_2__0_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.943 r  SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.943    SevSeg_inst/count_inst1/cycle_count_reg[24]_i_1__0_n_4
    SLICE_X84Y83         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.871     2.036    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y83         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[27]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X84Y83         FDCE (Hold_fdce_C_D)         0.134     1.654    SevSeg_inst/count_inst1/cycle_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst1/cycle_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst1/cycle_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.515    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y78         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  SevSeg_inst/count_inst1/cycle_count_reg[7]/Q
                         net (fo=2, routed)           0.149     1.829    SevSeg_inst/count_inst1/cycle_count_reg[7]
    SLICE_X84Y78         LUT6 (Prop_lut6_I0_O)        0.045     1.874 r  SevSeg_inst/count_inst1/cycle_count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.874    SevSeg_inst/count_inst1/cycle_count[4]_i_2__0_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.938 r  SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.938    SevSeg_inst/count_inst1/cycle_count_reg[4]_i_1__0_n_4
    SLICE_X84Y78         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.866     2.031    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y78         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[7]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X84Y78         FDCE (Hold_fdce_C_D)         0.134     1.649    SevSeg_inst/count_inst1/cycle_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    SevSeg_inst/count_inst0/clk_IBUF_BUFG
    SLICE_X88Y87         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDCE (Prop_fdce_C_Q)         0.164     1.687 r  SevSeg_inst/count_inst0/cycle_count_reg[19]/Q
                         net (fo=2, routed)           0.149     1.837    SevSeg_inst/count_inst0/cycle_count_reg[19]
    SLICE_X88Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.882 r  SevSeg_inst/count_inst0/cycle_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.882    SevSeg_inst/count_inst0/cycle_count[16]_i_2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.946 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_4
    SLICE_X88Y87         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.875     2.040    SevSeg_inst/count_inst0/clk_IBUF_BUFG
    SLICE_X88Y87         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[19]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y87         FDCE (Hold_fdce_C_D)         0.134     1.657    SevSeg_inst/count_inst0/cycle_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst1/cycle_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst1/cycle_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.515    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y77         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  SevSeg_inst/count_inst1/cycle_count_reg[3]/Q
                         net (fo=2, routed)           0.149     1.829    SevSeg_inst/count_inst1/cycle_count_reg[3]
    SLICE_X84Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.874 r  SevSeg_inst/count_inst1/cycle_count[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.874    SevSeg_inst/count_inst1/cycle_count[0]_i_3__0_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.938 r  SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.938    SevSeg_inst/count_inst1/cycle_count_reg[0]_i_1__0_n_4
    SLICE_X84Y77         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.865     2.030    SevSeg_inst/count_inst1/clk_IBUF_BUFG
    SLICE_X84Y77         FDCE                                         r  SevSeg_inst/count_inst1/cycle_count_reg[3]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X84Y77         FDCE (Hold_fdce_C_D)         0.134     1.649    SevSeg_inst/count_inst1/cycle_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    SevSeg_inst/count_inst0/clk_IBUF_BUFG
    SLICE_X88Y85         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDCE (Prop_fdce_C_Q)         0.164     1.686 r  SevSeg_inst/count_inst0/cycle_count_reg[11]/Q
                         net (fo=2, routed)           0.149     1.836    SevSeg_inst/count_inst0/cycle_count_reg[11]
    SLICE_X88Y85         LUT5 (Prop_lut5_I0_O)        0.045     1.881 r  SevSeg_inst/count_inst0/cycle_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.881    SevSeg_inst/count_inst0/cycle_count[8]_i_2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.945 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_4
    SLICE_X88Y85         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.874     2.039    SevSeg_inst/count_inst0/clk_IBUF_BUFG
    SLICE_X88Y85         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[11]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y85         FDCE (Hold_fdce_C_D)         0.134     1.656    SevSeg_inst/count_inst0/cycle_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y84    SevSeg_inst/count_inst0/clock_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y83    SevSeg_inst/count_inst0/cycle_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y85    SevSeg_inst/count_inst0/cycle_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y85    SevSeg_inst/count_inst0/cycle_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y86    SevSeg_inst/count_inst0/cycle_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y86    SevSeg_inst/count_inst0/cycle_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y86    SevSeg_inst/count_inst0/cycle_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y86    SevSeg_inst/count_inst0/cycle_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    SevSeg_inst/count_inst0/cycle_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    SevSeg_inst/count_inst0/cycle_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    SevSeg_inst/count_inst0/cycle_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    SevSeg_inst/count_inst0/cycle_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    SevSeg_inst/count_inst0/cycle_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    SevSeg_inst/count_inst0/cycle_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    SevSeg_inst/count_inst0/cycle_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    SevSeg_inst/count_inst0/cycle_count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    SevSeg_inst/count_inst0/cycle_count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y83    SevSeg_inst/count_inst0/cycle_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y83    SevSeg_inst/count_inst0/cycle_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    SevSeg_inst/count_inst0/cycle_count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    SevSeg_inst/count_inst0/cycle_count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    SevSeg_inst/count_inst0/cycle_count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y80    SevSeg_inst/count_inst1/cycle_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y80    SevSeg_inst/count_inst1/cycle_count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y80    SevSeg_inst/count_inst1/cycle_count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    SevSeg_inst/count_inst1/cycle_count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    SevSeg_inst/count_inst1/cycle_count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    SevSeg_inst/count_inst1/cycle_count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    SevSeg_inst/count_inst1/cycle_count_reg[19]/C



