# Semiconductor memory device.

## Abstract
A semiconductor memory device which is intended to be operated under a so called address multiplex access method. The row part 12, RDEC of the device is enabled by a row address signal clock generator 10 receiving a row address strobe