[15:10:14.232] <TB0>     INFO: *** Welcome to pxar ***
[15:10:14.232] <TB0>     INFO: *** Today: 2016/08/26
[15:10:14.962] <TB0>     INFO: *** Version: b2a7-dirty
[15:10:14.962] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C15.dat
[15:10:14.971] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:10:14.971] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//defaultMaskFile.dat
[15:10:14.971] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters_C15.dat
[15:10:15.045] <TB0>     INFO:         clk: 4
[15:10:15.045] <TB0>     INFO:         ctr: 4
[15:10:15.045] <TB0>     INFO:         sda: 19
[15:10:15.045] <TB0>     INFO:         tin: 9
[15:10:15.045] <TB0>     INFO:         level: 15
[15:10:15.045] <TB0>     INFO:         triggerdelay: 0
[15:10:15.045] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:10:15.045] <TB0>     INFO: Log level: DEBUG
[15:10:15.056] <TB0>     INFO: Found DTB DTB_WWXGRB
[15:10:15.080] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[15:10:15.083] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[15:10:15.086] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[15:10:16.638] <TB0>     INFO: DUT info: 
[15:10:16.638] <TB0>     INFO: The DUT currently contains the following objects:
[15:10:16.638] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:10:16.638] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[15:10:16.638] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[15:10:16.638] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:10:16.638] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.638] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:10:16.650] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:10:16.651] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:10:16.652] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:10:16.661] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33349632
[15:10:16.661] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x10592e0
[15:10:16.661] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xfcb770
[15:10:16.661] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f2419d94010
[15:10:16.661] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f241ffff510
[15:10:16.661] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33415168 fPxarMemory = 0x7f2419d94010
[15:10:16.662] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[15:10:16.663] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[15:10:16.663] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 0.7 C
[15:10:16.664] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:10:17.081] <TB0>     INFO: enter 'restricted' command line mode
[15:10:17.081] <TB0>     INFO: enter test to run
[15:10:17.081] <TB0>     INFO:   test: FPIXTest no parameter change
[15:10:17.081] <TB0>     INFO:   running: fpixtest
[15:10:17.082] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:10:17.112] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:10:17.112] <TB0>     INFO: ######################################################################
[15:10:17.112] <TB0>     INFO: PixTestFPIXTest::doTest()
[15:10:17.112] <TB0>     INFO: ######################################################################
[15:10:17.127] <TB0>     INFO: ######################################################################
[15:10:17.127] <TB0>     INFO: PixTestPretest::doTest()
[15:10:17.127] <TB0>     INFO: ######################################################################
[15:10:17.130] <TB0>     INFO:    ----------------------------------------------------------------------
[15:10:17.130] <TB0>     INFO:    PixTestPretest::programROC() 
[15:10:17.130] <TB0>     INFO:    ----------------------------------------------------------------------
[15:10:35.147] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:10:35.147] <TB0>     INFO: IA differences per ROC:  18.5 16.9 18.5 17.7 17.7 16.1 17.7 17.7 17.7 20.1 17.7 18.5 20.9 18.5 17.7 20.1
[15:10:35.294] <TB0>     INFO:    ----------------------------------------------------------------------
[15:10:35.294] <TB0>     INFO:    PixTestPretest::checkIdig() 
[15:10:35.294] <TB0>     INFO:    ----------------------------------------------------------------------
[15:10:36.547] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[15:10:37.049] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[15:10:37.550] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[15:10:38.052] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[15:10:38.554] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[15:10:39.055] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[15:10:39.557] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[15:10:40.059] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[15:10:40.561] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[15:10:41.063] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 3.2 mA
[15:10:41.564] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[15:10:42.066] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[15:10:42.568] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[15:10:43.069] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[15:10:43.571] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[15:10:44.073] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[15:10:44.326] <TB0>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 1.6 1.6 2.4 1.6 1.6 2.4 3.2 1.6 2.4 1.6 1.6 1.6 1.6 
[15:10:44.326] <TB0>     INFO: Test took 9035 ms.
[15:10:44.326] <TB0>     INFO: PixTestPretest::checkIdig() done.
[15:10:44.359] <TB0>     INFO:    ----------------------------------------------------------------------
[15:10:44.359] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:10:44.359] <TB0>     INFO:    ----------------------------------------------------------------------
[15:10:44.462] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[15:10:44.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.1188 mA
[15:10:44.667] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  83 Ia 24.7188 mA
[15:10:44.768] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  80 Ia 24.7188 mA
[15:10:44.869] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  77 Ia 23.1188 mA
[15:10:44.970] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  82 Ia 24.7188 mA
[15:10:45.071] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  79 Ia 23.9188 mA
[15:10:45.173] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.5188 mA
[15:10:45.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  93 Ia 24.7188 mA
[15:10:45.375] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  90 Ia 23.9188 mA
[15:10:45.476] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[15:10:45.577] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[15:10:45.677] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 23.9188 mA
[15:10:45.779] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.3188 mA
[15:10:45.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  88 Ia 24.7188 mA
[15:10:45.980] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  85 Ia 24.7188 mA
[15:10:46.080] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  82 Ia 23.9188 mA
[15:10:46.182] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.1188 mA
[15:10:46.282] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  83 Ia 24.7188 mA
[15:10:46.383] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  80 Ia 23.9188 mA
[15:10:46.484] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 21.5188 mA
[15:10:46.585] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  93 Ia 24.7188 mA
[15:10:46.686] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  90 Ia 23.9188 mA
[15:10:46.787] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.3188 mA
[15:10:46.888] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  88 Ia 24.7188 mA
[15:10:46.989] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  85 Ia 24.7188 mA
[15:10:47.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  82 Ia 23.9188 mA
[15:10:47.192] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.3188 mA
[15:10:47.292] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  88 Ia 24.7188 mA
[15:10:47.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  85 Ia 23.9188 mA
[15:10:47.495] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.1188 mA
[15:10:47.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  83 Ia 24.7188 mA
[15:10:47.697] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  80 Ia 23.9188 mA
[15:10:47.799] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.7188 mA
[15:10:47.899] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  75 Ia 23.9188 mA
[15:10:47.000] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.1188 mA
[15:10:48.101] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  83 Ia 23.9188 mA
[15:10:48.203] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.1188 mA
[15:10:48.304] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  83 Ia 24.7188 mA
[15:10:48.404] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  80 Ia 23.9188 mA
[15:10:48.505] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 25.5188 mA
[15:10:48.606] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  70 Ia 23.9188 mA
[15:10:48.707] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[15:10:48.808] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  83 Ia 23.9188 mA
[15:10:48.910] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.3188 mA
[15:10:49.011] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 23.9188 mA
[15:10:49.112] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.7188 mA
[15:10:49.213] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  75 Ia 23.9188 mA
[15:10:49.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  79
[15:10:49.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  90
[15:10:49.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  80
[15:10:49.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  82
[15:10:49.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[15:10:49.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  90
[15:10:49.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  82
[15:10:49.243] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  85
[15:10:49.243] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  80
[15:10:49.243] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  75
[15:10:49.243] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  83
[15:10:49.243] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  80
[15:10:49.244] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  70
[15:10:49.244] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  83
[15:10:49.244] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  88
[15:10:49.244] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  75
[15:10:51.071] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 392.3 mA = 24.5187 mA/ROC
[15:10:51.072] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  19.3  20.1  19.3  19.3  20.1  19.3  20.1  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3
[15:10:51.106] <TB0>     INFO:    ----------------------------------------------------------------------
[15:10:51.106] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[15:10:51.106] <TB0>     INFO:    ----------------------------------------------------------------------
[15:10:51.252] <TB0>     INFO: Expecting 231680 events.
[15:10:59.310] <TB0>     INFO: 231680 events read in total (7340ms).
[15:10:59.467] <TB0>     INFO: Test took 8348ms.
[15:10:59.676] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 91 and Delta(CalDel) = 61
[15:10:59.680] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 83 and Delta(CalDel) = 60
[15:10:59.684] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 89 and Delta(CalDel) = 62
[15:10:59.687] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 76 and Delta(CalDel) = 62
[15:10:59.690] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 76 and Delta(CalDel) = 59
[15:10:59.694] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 92 and Delta(CalDel) = 59
[15:10:59.698] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 59
[15:10:59.701] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 115 and Delta(CalDel) = 59
[15:10:59.705] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 63
[15:10:59.708] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 121 and Delta(CalDel) = 63
[15:10:59.712] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 84 and Delta(CalDel) = 63
[15:10:59.715] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 62
[15:10:59.719] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 60
[15:10:59.722] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 85 and Delta(CalDel) = 61
[15:10:59.726] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 86 and Delta(CalDel) = 62
[15:10:59.730] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 111 and Delta(CalDel) = 59
[15:10:59.771] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:10:59.810] <TB0>     INFO:    ----------------------------------------------------------------------
[15:10:59.810] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:10:59.810] <TB0>     INFO:    ----------------------------------------------------------------------
[15:10:59.946] <TB0>     INFO: Expecting 231680 events.
[15:11:08.011] <TB0>     INFO: 231680 events read in total (7350ms).
[15:11:08.015] <TB0>     INFO: Test took 8201ms.
[15:11:08.050] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[15:11:08.354] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[15:11:08.359] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[15:11:08.362] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[15:11:08.366] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[15:11:08.369] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[15:11:08.373] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29
[15:11:08.376] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[15:11:08.380] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[15:11:08.383] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 31
[15:11:08.387] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[15:11:08.390] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 32
[15:11:08.394] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[15:11:08.397] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31
[15:11:08.401] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[15:11:08.404] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 30
[15:11:08.440] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:11:08.441] <TB0>     INFO: CalDel:      143   123   137   140   126   122   115   115   137   132   133   136   124   127   131   115
[15:11:08.441] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    52    51    51    51    51    51    51
[15:11:08.444] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C0.dat
[15:11:08.444] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C1.dat
[15:11:08.445] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C2.dat
[15:11:08.445] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C3.dat
[15:11:08.445] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C4.dat
[15:11:08.445] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C5.dat
[15:11:08.445] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C6.dat
[15:11:08.445] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C7.dat
[15:11:08.445] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C8.dat
[15:11:08.445] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C9.dat
[15:11:08.445] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C10.dat
[15:11:08.446] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C11.dat
[15:11:08.446] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C12.dat
[15:11:08.446] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C13.dat
[15:11:08.446] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C14.dat
[15:11:08.446] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C15.dat
[15:11:08.446] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:11:08.446] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:11:08.446] <TB0>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[15:11:08.446] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:11:08.594] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:11:08.594] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:11:08.594] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:11:08.594] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:11:08.596] <TB0>     INFO: ######################################################################
[15:11:08.596] <TB0>     INFO: PixTestTiming::doTest()
[15:11:08.596] <TB0>     INFO: ######################################################################
[15:11:08.596] <TB0>     INFO:    ----------------------------------------------------------------------
[15:11:08.596] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[15:11:08.596] <TB0>     INFO:    ----------------------------------------------------------------------
[15:11:08.597] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:11:10.492] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:11:12.764] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:11:15.038] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:11:17.309] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:11:19.581] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:11:21.854] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:11:24.127] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:11:26.403] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:11:28.676] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:11:30.949] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:11:33.222] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:11:35.495] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:11:37.768] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:11:40.042] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:11:42.315] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:11:44.588] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:11:46.108] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:11:47.628] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:11:49.148] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:11:50.667] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:11:52.186] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:11:53.706] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:11:55.225] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:11:56.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:11:58.269] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:11:59.791] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:12:01.314] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:12:02.836] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:12:04.358] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:12:05.881] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:12:07.404] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:12:08.927] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:12:10.447] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:12:11.967] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:12:13.488] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:12:15.008] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:12:16.528] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:12:18.049] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:12:19.570] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:12:21.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:12:23.364] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:12:25.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:12:27.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:12:30.183] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:12:32.457] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:12:34.730] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:12:36.003] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:12:39.277] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:12:41.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:12:43.824] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:12:46.097] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:12:48.370] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:12:50.643] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:12:52.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:12:55.189] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:12:57.463] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:12:59.736] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:13:02.010] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:13:04.283] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:13:06.556] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:13:11.647] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:13:13.921] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:13:16.193] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:13:18.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:13:20.740] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:13:23.013] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:13:25.287] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:13:27.560] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:13:29.834] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:13:32.107] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:13:34.380] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:13:36.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:13:38.926] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:13:41.199] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:13:43.473] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:13:45.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:13:48.019] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:13:50.293] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:13:52.565] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:13:54.838] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:13:56.358] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:13:58.631] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:14:00.905] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:14:03.180] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:14:05.453] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:14:07.727] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:14:09.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:14:12.273] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:14:13.793] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:14:15.315] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:14:27.715] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:14:40.118] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:14:41.640] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:14:43.161] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:14:44.682] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:14:57.108] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:14:58.629] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:15:00.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:15:01.670] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:15:03.191] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:15:04.712] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:15:06.233] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:15:07.754] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:15:09.274] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:15:11.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:15:13.820] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:15:16.093] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:15:18.367] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:15:20.640] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:15:22.913] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:15:25.187] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:15:27.460] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:15:29.733] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:15:32.006] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:15:34.278] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:15:36.552] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:15:38.825] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:15:41.098] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:15:43.373] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:15:45.645] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:15:47.918] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:15:50.191] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:15:52.466] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:15:54.739] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:16:00.209] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:16:02.481] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:16:04.755] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:16:07.413] <TB0>     INFO: TBM Phase Settings: 224
[15:16:07.413] <TB0>     INFO: 400MHz Phase: 0
[15:16:07.413] <TB0>     INFO: 160MHz Phase: 7
[15:16:07.413] <TB0>     INFO: Functional Phase Area: 5
[15:16:07.416] <TB0>     INFO: Test took 298820 ms.
[15:16:07.416] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:16:07.416] <TB0>     INFO:    ----------------------------------------------------------------------
[15:16:07.416] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[15:16:07.416] <TB0>     INFO:    ----------------------------------------------------------------------
[15:16:07.416] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:16:08.557] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:16:12.334] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:16:16.109] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:16:19.885] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:16:23.661] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:16:27.437] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:16:31.213] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:16:34.989] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:16:36.509] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:16:38.029] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:16:39.550] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:16:41.070] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:16:42.591] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:16:44.110] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:16:45.629] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:16:47.149] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:16:48.670] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:16:50.189] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:16:52.463] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:16:53.982] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:16:56.256] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:16:58.530] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:17:00.802] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:17:02.322] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:17:03.842] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:17:05.362] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:17:07.636] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:17:09.909] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:17:12.183] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:17:14.458] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:17:16.732] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:17:18.252] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:17:19.771] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:17:21.291] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:17:23.564] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:17:25.837] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:17:28.110] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:17:30.383] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:17:32.657] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:17:34.177] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:17:35.697] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:17:37.216] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:17:39.489] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:17:41.762] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:17:44.036] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:17:46.309] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:17:48.583] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:17:50.103] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:17:51.622] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:17:53.142] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:17:55.415] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:17:57.689] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:17:59.962] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:18:02.235] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:18:04.508] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:18:06.028] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:18:07.548] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:18:09.067] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:18:10.587] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:18:12.106] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:18:13.627] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:18:15.147] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:18:16.666] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:18:18.569] <TB0>     INFO: ROC Delay Settings: 228
[15:18:18.569] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[15:18:18.569] <TB0>     INFO: ROC Port 0 Delay: 4
[15:18:18.569] <TB0>     INFO: ROC Port 1 Delay: 4
[15:18:18.569] <TB0>     INFO: Functional ROC Area: 4
[15:18:18.572] <TB0>     INFO: Test took 131156 ms.
[15:18:18.572] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[15:18:18.572] <TB0>     INFO:    ----------------------------------------------------------------------
[15:18:18.572] <TB0>     INFO:    PixTestTiming::TimingTest()
[15:18:18.572] <TB0>     INFO:    ----------------------------------------------------------------------
[15:18:19.711] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4608 4608 4608 4608 4608 4608 4608 4608 e062 c000 a101 8040 460b 4608 4608 4608 460b 4608 4608 4609 e062 c000 
[15:18:19.711] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 a102 80b1 4609 4609 4608 4608 4609 4608 4608 4608 e022 c000 
[15:18:19.711] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 a103 80c0 4608 4608 4608 4608 4609 4608 4608 4608 e022 c000 
[15:18:19.711] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:18:33.860] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:33.860] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:18:48.024] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:48.024] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:19:02.138] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:02.138] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:19:16.228] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:16.228] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:19:30.266] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:30.266] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:19:44.301] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:44.301] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:19:58.312] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:58.312] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:20:12.282] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:12.282] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:20:26.329] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:26.329] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:20:40.357] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:40.740] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:40.752] <TB0>     INFO: Decoding statistics:
[15:20:40.752] <TB0>     INFO:   General information:
[15:20:40.752] <TB0>     INFO: 	 16bit words read:         240000000
[15:20:40.752] <TB0>     INFO: 	 valid events total:       20000000
[15:20:40.752] <TB0>     INFO: 	 empty events:             20000000
[15:20:40.752] <TB0>     INFO: 	 valid events with pixels: 0
[15:20:40.752] <TB0>     INFO: 	 valid pixel hits:         0
[15:20:40.752] <TB0>     INFO:   Event errors: 	           0
[15:20:40.752] <TB0>     INFO: 	 start marker:             0
[15:20:40.752] <TB0>     INFO: 	 stop marker:              0
[15:20:40.752] <TB0>     INFO: 	 overflow:                 0
[15:20:40.752] <TB0>     INFO: 	 invalid 5bit words:       0
[15:20:40.752] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[15:20:40.753] <TB0>     INFO:   TBM errors: 		           0
[15:20:40.753] <TB0>     INFO: 	 flawed TBM headers:       0
[15:20:40.753] <TB0>     INFO: 	 flawed TBM trailers:      0
[15:20:40.753] <TB0>     INFO: 	 event ID mismatches:      0
[15:20:40.753] <TB0>     INFO:   ROC errors: 		           0
[15:20:40.753] <TB0>     INFO: 	 missing ROC header(s):    0
[15:20:40.753] <TB0>     INFO: 	 misplaced readback start: 0
[15:20:40.753] <TB0>     INFO:   Pixel decoding errors:	   0
[15:20:40.753] <TB0>     INFO: 	 pixel data incomplete:    0
[15:20:40.753] <TB0>     INFO: 	 pixel address:            0
[15:20:40.753] <TB0>     INFO: 	 pulse height fill bit:    0
[15:20:40.753] <TB0>     INFO: 	 buffer corruption:        0
[15:20:40.753] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:40.753] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:20:40.753] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:40.753] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:40.753] <TB0>     INFO:    Read back bit status: 1
[15:20:40.753] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:40.753] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:40.753] <TB0>     INFO:    Timings are good!
[15:20:40.753] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:40.753] <TB0>     INFO: Test took 142181 ms.
[15:20:40.753] <TB0>     INFO: PixTestTiming::TimingTest() done.
[15:20:40.753] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:20:40.753] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:20:40.753] <TB0>     INFO: PixTestTiming::doTest took 572159 ms.
[15:20:40.753] <TB0>     INFO: PixTestTiming::doTest() done
[15:20:40.753] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:20:40.753] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[15:20:40.753] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[15:20:40.754] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[15:20:40.754] <TB0>     INFO: Write out ROCDelayScan3_V0
[15:20:40.754] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:20:40.754] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:20:41.108] <TB0>     INFO: ######################################################################
[15:20:41.108] <TB0>     INFO: PixTestAlive::doTest()
[15:20:41.108] <TB0>     INFO: ######################################################################
[15:20:41.111] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:41.111] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:20:41.111] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:41.112] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:20:41.457] <TB0>     INFO: Expecting 41600 events.
[15:20:45.547] <TB0>     INFO: 41600 events read in total (3375ms).
[15:20:45.548] <TB0>     INFO: Test took 4436ms.
[15:20:45.556] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:45.556] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:20:45.556] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:20:45.933] <TB0>     INFO: PixTestAlive::aliveTest() done
[15:20:45.933] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    1    0    0    1    0    0    0    0
[15:20:45.933] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    1    0    0    1    0    0    0    0
[15:20:45.936] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:45.936] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:20:45.936] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:45.937] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:20:46.280] <TB0>     INFO: Expecting 41600 events.
[15:20:49.243] <TB0>     INFO: 41600 events read in total (2248ms).
[15:20:49.243] <TB0>     INFO: Test took 3306ms.
[15:20:49.243] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:49.243] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:20:49.243] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:20:49.244] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:20:49.649] <TB0>     INFO: PixTestAlive::maskTest() done
[15:20:49.649] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:20:49.652] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:49.652] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:20:49.652] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:49.654] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:20:49.997] <TB0>     INFO: Expecting 41600 events.
[15:20:54.079] <TB0>     INFO: 41600 events read in total (3367ms).
[15:20:54.080] <TB0>     INFO: Test took 4426ms.
[15:20:54.088] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:54.088] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:20:54.088] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:20:54.464] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[15:20:54.464] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:20:54.464] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:20:54.464] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:20:54.472] <TB0>     INFO: ######################################################################
[15:20:54.472] <TB0>     INFO: PixTestTrim::doTest()
[15:20:54.472] <TB0>     INFO: ######################################################################
[15:20:54.475] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:54.475] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:20:54.475] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:54.551] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:20:54.551] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:20:54.564] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:20:54.564] <TB0>     INFO:     run 1 of 1
[15:20:54.564] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:20:54.907] <TB0>     INFO: Expecting 5025280 events.
[15:21:40.642] <TB0>     INFO: 1449128 events read in total (45021ms).
[15:22:24.955] <TB0>     INFO: 2880960 events read in total (89334ms).
[15:23:09.482] <TB0>     INFO: 4319792 events read in total (133861ms).
[15:23:31.740] <TB0>     INFO: 5025280 events read in total (156119ms).
[15:23:31.777] <TB0>     INFO: Test took 157213ms.
[15:23:31.829] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:31.920] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:33.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:34.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:35.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:37.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:38.507] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:39.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:41.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:42.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:43.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:45.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:46.485] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:47.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:23:49.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:23:50.499] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:23:51.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:23:53.221] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294227968
[15:23:53.224] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3531 minThrLimit = 90.2049 minThrNLimit = 111.004 -> result = 90.3531 -> 90
[15:23:53.225] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4101 minThrLimit = 93.4013 minThrNLimit = 110.785 -> result = 93.4101 -> 93
[15:23:53.225] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4593 minThrLimit = 95.4564 minThrNLimit = 113.183 -> result = 95.4593 -> 95
[15:23:53.226] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5545 minThrLimit = 91.4862 minThrNLimit = 109.151 -> result = 91.5545 -> 91
[15:23:53.226] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8276 minThrLimit = 92.8142 minThrNLimit = 111.638 -> result = 92.8276 -> 92
[15:23:53.226] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3393 minThrLimit = 90.3312 minThrNLimit = 109.35 -> result = 90.3393 -> 90
[15:23:53.227] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4808 minThrLimit = 93.4699 minThrNLimit = 112.477 -> result = 93.4808 -> 93
[15:23:53.227] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.382 minThrLimit = 104.343 minThrNLimit = 126.693 -> result = 104.382 -> 104
[15:23:53.228] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1297 minThrLimit = 91.0747 minThrNLimit = 110.946 -> result = 91.1297 -> 91
[15:23:53.228] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.149 minThrLimit = 106.071 minThrNLimit = 132.704 -> result = 106.149 -> 106
[15:23:53.228] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9606 minThrLimit = 94.9268 minThrNLimit = 110.941 -> result = 94.9606 -> 94
[15:23:53.229] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.312 minThrLimit = 100.198 minThrNLimit = 119.177 -> result = 100.312 -> 100
[15:23:53.229] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.662 minThrLimit = 102.659 minThrNLimit = 124.17 -> result = 102.662 -> 102
[15:23:53.229] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.3365 minThrLimit = 95.3173 minThrNLimit = 115.076 -> result = 95.3365 -> 95
[15:23:53.230] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0112 minThrLimit = 93.979 minThrNLimit = 110.477 -> result = 94.0112 -> 94
[15:23:53.230] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 110.229 minThrLimit = 110.209 minThrNLimit = 138.229 -> result = 110.229 -> 110
[15:23:53.230] <TB0>     INFO: ROC 0 VthrComp = 90
[15:23:53.230] <TB0>     INFO: ROC 1 VthrComp = 93
[15:23:53.231] <TB0>     INFO: ROC 2 VthrComp = 95
[15:23:53.231] <TB0>     INFO: ROC 3 VthrComp = 91
[15:23:53.231] <TB0>     INFO: ROC 4 VthrComp = 92
[15:23:53.231] <TB0>     INFO: ROC 5 VthrComp = 90
[15:23:53.231] <TB0>     INFO: ROC 6 VthrComp = 93
[15:23:53.232] <TB0>     INFO: ROC 7 VthrComp = 104
[15:23:53.232] <TB0>     INFO: ROC 8 VthrComp = 91
[15:23:53.232] <TB0>     INFO: ROC 9 VthrComp = 106
[15:23:53.232] <TB0>     INFO: ROC 10 VthrComp = 94
[15:23:53.232] <TB0>     INFO: ROC 11 VthrComp = 100
[15:23:53.232] <TB0>     INFO: ROC 12 VthrComp = 102
[15:23:53.232] <TB0>     INFO: ROC 13 VthrComp = 95
[15:23:53.232] <TB0>     INFO: ROC 14 VthrComp = 94
[15:23:53.232] <TB0>     INFO: ROC 15 VthrComp = 110
[15:23:53.233] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:23:53.233] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:23:53.245] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:23:53.245] <TB0>     INFO:     run 1 of 1
[15:23:53.245] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:23:53.588] <TB0>     INFO: Expecting 5025280 events.
[15:24:29.255] <TB0>     INFO: 891992 events read in total (34950ms).
[15:25:04.402] <TB0>     INFO: 1782704 events read in total (70097ms).
[15:25:39.624] <TB0>     INFO: 2672624 events read in total (105319ms).
[15:26:14.558] <TB0>     INFO: 3552448 events read in total (140253ms).
[15:26:49.596] <TB0>     INFO: 4428160 events read in total (175291ms).
[15:27:13.622] <TB0>     INFO: 5025280 events read in total (199317ms).
[15:27:13.690] <TB0>     INFO: Test took 200446ms.
[15:27:13.873] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:27:14.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:27:15.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:27:17.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:27:19.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:27:20.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:27:22.482] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:27:24.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:27:25.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:27:27.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:27:29.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:27:30.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:27:32.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:27:34.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:27:35.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:27:37.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:27:39.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:27:40.668] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281460736
[15:27:40.671] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.4495 for pixel 6/11 mean/min/max = 47.0001/32.3879/61.6123
[15:27:40.671] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.5413 for pixel 22/28 mean/min/max = 46.434/33.1828/59.6852
[15:27:40.671] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.6849 for pixel 21/6 mean/min/max = 45.6379/32.489/58.7868
[15:27:40.671] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.5931 for pixel 30/8 mean/min/max = 46.1625/33.6541/58.6709
[15:27:40.672] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 61.6275 for pixel 23/2 mean/min/max = 47.6024/33.5336/61.6713
[15:27:40.672] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.0013 for pixel 0/79 mean/min/max = 46.1461/33.9291/58.3631
[15:27:40.672] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.1276 for pixel 6/2 mean/min/max = 46.6399/33.0444/60.2353
[15:27:40.673] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.6028 for pixel 51/58 mean/min/max = 47.1999/32.7361/61.6638
[15:27:40.673] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 63.8583 for pixel 0/67 mean/min/max = 47.1123/30.3629/63.8617
[15:27:40.673] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 64.4332 for pixel 15/7 mean/min/max = 48.7911/33.0898/64.4924
[15:27:40.674] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.6073 for pixel 19/0 mean/min/max = 46.9504/33.0916/60.8093
[15:27:40.674] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 61.6757 for pixel 17/0 mean/min/max = 46.6881/31.6594/61.7169
[15:27:40.674] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.1922 for pixel 0/18 mean/min/max = 45.3167/32.4298/58.2037
[15:27:40.675] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.7669 for pixel 20/79 mean/min/max = 44.7368/32.6963/56.7774
[15:27:40.675] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.4628 for pixel 51/79 mean/min/max = 45.8503/33.0115/58.6891
[15:27:40.675] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.4867 for pixel 23/5 mean/min/max = 47.282/34.0178/60.5462
[15:27:40.676] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:40.807] <TB0>     INFO: Expecting 411648 events.
[15:27:48.450] <TB0>     INFO: 411648 events read in total (6928ms).
[15:27:48.456] <TB0>     INFO: Expecting 411648 events.
[15:27:56.020] <TB0>     INFO: 411648 events read in total (6902ms).
[15:27:56.029] <TB0>     INFO: Expecting 411648 events.
[15:28:03.635] <TB0>     INFO: 411648 events read in total (6944ms).
[15:28:03.645] <TB0>     INFO: Expecting 411648 events.
[15:28:11.174] <TB0>     INFO: 411648 events read in total (6866ms).
[15:28:11.186] <TB0>     INFO: Expecting 411648 events.
[15:28:18.595] <TB0>     INFO: 411648 events read in total (6751ms).
[15:28:18.610] <TB0>     INFO: Expecting 411648 events.
[15:28:25.967] <TB0>     INFO: 411648 events read in total (6699ms).
[15:28:25.985] <TB0>     INFO: Expecting 411648 events.
[15:28:33.572] <TB0>     INFO: 411648 events read in total (6930ms).
[15:28:33.592] <TB0>     INFO: Expecting 411648 events.
[15:28:41.120] <TB0>     INFO: 411648 events read in total (6880ms).
[15:28:41.143] <TB0>     INFO: Expecting 411648 events.
[15:28:48.867] <TB0>     INFO: 411648 events read in total (7065ms).
[15:28:48.892] <TB0>     INFO: Expecting 411648 events.
[15:28:56.779] <TB0>     INFO: 411648 events read in total (7230ms).
[15:28:56.812] <TB0>     INFO: Expecting 411648 events.
[15:29:04.393] <TB0>     INFO: 411648 events read in total (6949ms).
[15:29:04.420] <TB0>     INFO: Expecting 411648 events.
[15:29:11.993] <TB0>     INFO: 411648 events read in total (6924ms).
[15:29:12.023] <TB0>     INFO: Expecting 411648 events.
[15:29:19.558] <TB0>     INFO: 411648 events read in total (6890ms).
[15:29:19.591] <TB0>     INFO: Expecting 411648 events.
[15:29:27.134] <TB0>     INFO: 411648 events read in total (6905ms).
[15:29:27.170] <TB0>     INFO: Expecting 411648 events.
[15:29:34.634] <TB0>     INFO: 411648 events read in total (6827ms).
[15:29:34.670] <TB0>     INFO: Expecting 411648 events.
[15:29:42.303] <TB0>     INFO: 411648 events read in total (6989ms).
[15:29:42.343] <TB0>     INFO: Test took 121668ms.
[15:29:42.815] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0979 < 35 for itrim = 112; old thr = 34.7881 ... break
[15:29:42.843] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1203 < 35 for itrim = 102; old thr = 34.7276 ... break
[15:29:42.871] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0622 < 35 for itrim = 98; old thr = 34.3647 ... break
[15:29:42.898] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6192 < 35 for itrim+1 = 98; old thr = 34.8566 ... break
[15:29:42.930] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4948 < 35 for itrim+1 = 104; old thr = 34.5709 ... break
[15:29:42.951] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2495 < 35 for itrim+1 = 90; old thr = 34.7677 ... break
[15:29:42.984] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3453 < 35 for itrim = 107; old thr = 34.6375 ... break
[15:29:42.999] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6043 < 35 for itrim+1 = 86; old thr = 34.7295 ... break
[15:29:43.011] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.267 < 35 for itrim = 91; old thr = 33.5996 ... break
[15:29:43.046] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3452 < 35 for itrim = 127; old thr = 33.9592 ... break
[15:29:43.074] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.154 < 35 for itrim+1 = 109; old thr = 34.3856 ... break
[15:29:43.100] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8593 < 35 for itrim+1 = 102; old thr = 34.1913 ... break
[15:29:43.126] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4584 < 35 for itrim = 100; old thr = 34.4761 ... break
[15:29:43.153] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1232 < 35 for itrim = 92; old thr = 34.4539 ... break
[15:29:43.170] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2098 < 35 for itrim = 84; old thr = 34.7141 ... break
[15:29:43.204] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0298 < 35 for itrim = 110; old thr = 34.5723 ... break
[15:29:43.280] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:29:43.289] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:29:43.290] <TB0>     INFO:     run 1 of 1
[15:29:43.290] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:29:43.632] <TB0>     INFO: Expecting 5025280 events.
[15:30:19.134] <TB0>     INFO: 873176 events read in total (34787ms).
[15:30:53.876] <TB0>     INFO: 1744888 events read in total (69529ms).
[15:31:28.566] <TB0>     INFO: 2616488 events read in total (104219ms).
[15:32:03.172] <TB0>     INFO: 3477096 events read in total (138825ms).
[15:32:36.913] <TB0>     INFO: 4333480 events read in total (172566ms).
[15:33:05.058] <TB0>     INFO: 5025280 events read in total (200711ms).
[15:33:05.134] <TB0>     INFO: Test took 201845ms.
[15:33:05.319] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:05.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:33:07.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:33:08.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:33:10.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:33:12.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:33:13.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:33:15.323] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:33:16.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:33:18.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:33:20.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:33:21.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:33:23.431] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:33:25.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:33:26.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:33:28.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:33:29.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:33:31.421] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264904704
[15:33:31.423] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.150936 .. 255.000000
[15:33:31.497] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 255 (-1/-1) hits flags = 528 (plus default)
[15:33:31.507] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:33:31.507] <TB0>     INFO:     run 1 of 1
[15:33:31.507] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:33:31.850] <TB0>     INFO: Expecting 8286720 events.
[15:34:05.519] <TB0>     INFO: 814936 events read in total (32954ms).
[15:34:38.642] <TB0>     INFO: 1629896 events read in total (66077ms).
[15:35:12.067] <TB0>     INFO: 2445256 events read in total (99502ms).
[15:35:46.015] <TB0>     INFO: 3260416 events read in total (133450ms).
[15:36:18.443] <TB0>     INFO: 4075912 events read in total (165878ms).
[15:36:52.095] <TB0>     INFO: 4891312 events read in total (199530ms).
[15:37:25.673] <TB0>     INFO: 5705680 events read in total (233108ms).
[15:37:58.531] <TB0>     INFO: 6519264 events read in total (265966ms).
[15:38:31.385] <TB0>     INFO: 7332224 events read in total (298820ms).
[15:39:05.060] <TB0>     INFO: 8145176 events read in total (332495ms).
[15:39:11.459] <TB0>     INFO: 8286720 events read in total (338894ms).
[15:39:11.556] <TB0>     INFO: Test took 340050ms.
[15:39:11.883] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:12.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:39:14.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:39:16.248] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:39:18.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:39:19.974] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:39:21.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:39:23.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:39:25.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:39:27.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:39:29.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:39:31.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:39:32.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:39:34.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:39:36.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:39:38.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:39:40.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:39:42.236] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271634432
[15:39:42.317] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.885689 .. 68.798702
[15:39:42.392] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 78 (-1/-1) hits flags = 528 (plus default)
[15:39:42.402] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:39:42.402] <TB0>     INFO:     run 1 of 1
[15:39:42.402] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:39:42.745] <TB0>     INFO: Expecting 2462720 events.
[15:40:20.386] <TB0>     INFO: 1000400 events read in total (36926ms).
[15:40:58.928] <TB0>     INFO: 1999600 events read in total (75468ms).
[15:41:16.314] <TB0>     INFO: 2462720 events read in total (92855ms).
[15:41:16.350] <TB0>     INFO: Test took 93949ms.
[15:41:16.423] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:16.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:41:17.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:41:18.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:41:20.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:41:21.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:41:22.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:41:23.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:41:24.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:41:25.814] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:41:26.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:41:28.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:41:29.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:41:30.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:41:31.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:41:32.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:41:33.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:41:35.067] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389386240
[15:41:35.148] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.466074 .. 60.772910
[15:41:35.226] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:41:35.236] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:41:35.236] <TB0>     INFO:     run 1 of 1
[15:41:35.236] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:41:35.585] <TB0>     INFO: Expecting 1996800 events.
[15:42:14.598] <TB0>     INFO: 998416 events read in total (38292ms).
[15:42:52.477] <TB0>     INFO: 1995832 events read in total (76171ms).
[15:42:52.902] <TB0>     INFO: 1996800 events read in total (76596ms).
[15:42:52.924] <TB0>     INFO: Test took 77688ms.
[15:42:52.985] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:42:53.102] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:42:54.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:42:55.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:42:56.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:42:57.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:42:58.598] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:42:59.696] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:43:00.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:43:01.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:43:02.981] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:43:04.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:43:05.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:43:06.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:43:07.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:43:08.448] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:43:09.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:43:10.645] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260882432
[15:43:10.727] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 14.500000 .. 60.772910
[15:43:10.804] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 4 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:43:10.813] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:43:10.813] <TB0>     INFO:     run 1 of 1
[15:43:10.814] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:43:11.156] <TB0>     INFO: Expecting 2229760 events.
[15:43:49.890] <TB0>     INFO: 1046624 events read in total (38020ms).
[15:44:29.186] <TB0>     INFO: 2093456 events read in total (77316ms).
[15:44:34.971] <TB0>     INFO: 2229760 events read in total (83101ms).
[15:44:35.015] <TB0>     INFO: Test took 84201ms.
[15:44:35.078] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:44:35.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:44:36.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:44:37.549] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:44:38.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:44:39.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:44:40.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:44:41.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:44:43.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:44:44.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:44:45.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:44:46.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:44:47.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:44:48.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:44:49.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:44:50.700] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:44:51.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:44:52.903] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343060480
[15:44:52.986] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:44:52.986] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:44:52.996] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:44:52.996] <TB0>     INFO:     run 1 of 1
[15:44:52.996] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:44:53.339] <TB0>     INFO: Expecting 1364480 events.
[15:45:33.179] <TB0>     INFO: 1075384 events read in total (39125ms).
[15:45:43.463] <TB0>     INFO: 1364480 events read in total (49409ms).
[15:45:43.476] <TB0>     INFO: Test took 50480ms.
[15:45:43.509] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:45:43.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:45:44.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:45:45.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:45:46.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:45:47.568] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:45:48.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:45:49.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:45:50.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:45:51.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:45:52.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:45:53.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:45:54.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:45:55.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:45:56.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:45:57.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:45:58.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:45:59.585] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359952384
[15:45:59.621] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C0.dat
[15:45:59.621] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C1.dat
[15:45:59.622] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C2.dat
[15:45:59.622] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C3.dat
[15:45:59.622] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C4.dat
[15:45:59.622] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C5.dat
[15:45:59.622] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C6.dat
[15:45:59.622] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C7.dat
[15:45:59.622] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C8.dat
[15:45:59.622] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C9.dat
[15:45:59.622] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C10.dat
[15:45:59.623] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C11.dat
[15:45:59.623] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C12.dat
[15:45:59.623] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C13.dat
[15:45:59.623] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C14.dat
[15:45:59.623] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C15.dat
[15:45:59.623] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C0.dat
[15:45:59.630] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C1.dat
[15:45:59.637] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C2.dat
[15:45:59.644] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C3.dat
[15:45:59.651] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C4.dat
[15:45:59.658] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C5.dat
[15:45:59.665] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C6.dat
[15:45:59.671] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C7.dat
[15:45:59.678] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C8.dat
[15:45:59.685] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C9.dat
[15:45:59.692] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C10.dat
[15:45:59.698] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C11.dat
[15:45:59.705] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C12.dat
[15:45:59.712] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C13.dat
[15:45:59.718] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C14.dat
[15:45:59.725] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C15.dat
[15:45:59.732] <TB0>     INFO: PixTestTrim::trimTest() done
[15:45:59.732] <TB0>     INFO: vtrim:     112 102  98  98 104  90 107  86  91 127 109 102 100  92  84 110 
[15:45:59.732] <TB0>     INFO: vthrcomp:   90  93  95  91  92  90  93 104  91 106  94 100 102  95  94 110 
[15:45:59.732] <TB0>     INFO: vcal mean:  34.97  35.00  34.96  34.94  34.99  34.96  35.00  35.00  35.02  34.95  34.96  34.96  34.97  34.92  34.98  34.96 
[15:45:59.732] <TB0>     INFO: vcal RMS:    0.86   0.87   0.87   0.83   0.89   0.77   0.85   1.01   1.03   0.90   0.86   1.03   0.84   0.82   0.85   0.82 
[15:45:59.732] <TB0>     INFO: bits mean:   9.45   9.20   9.61   9.37   8.95   8.90   9.11   7.43   8.57   9.07   9.38   9.32   9.28   9.50   8.80   8.86 
[15:45:59.732] <TB0>     INFO: bits RMS:    2.56   2.58   2.65   2.52   2.60   2.71   2.69   3.11   2.90   2.49   2.55   2.73   2.80   2.67   2.94   2.57 
[15:45:59.744] <TB0>     INFO:    ----------------------------------------------------------------------
[15:45:59.744] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:45:59.744] <TB0>     INFO:    ----------------------------------------------------------------------
[15:45:59.746] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:45:59.747] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:45:59.757] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:45:59.757] <TB0>     INFO:     run 1 of 1
[15:45:59.757] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:46:00.101] <TB0>     INFO: Expecting 4160000 events.
[15:46:47.382] <TB0>     INFO: 1190850 events read in total (46566ms).
[15:47:33.030] <TB0>     INFO: 2367820 events read in total (92214ms).
[15:48:19.069] <TB0>     INFO: 3530990 events read in total (138253ms).
[15:48:43.618] <TB0>     INFO: 4160000 events read in total (162802ms).
[15:48:43.669] <TB0>     INFO: Test took 163913ms.
[15:48:43.778] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:43.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:48:45.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:48:47.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:48:49.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:48:51.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:48:53.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:48:55.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:48:57.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:48:58.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:49:00.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:49:02.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:49:04.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:49:06.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:49:08.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:49:10.138] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:49:11.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:49:13.808] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362819584
[15:49:13.809] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:49:13.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:49:13.882] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 204 (-1/-1) hits flags = 528 (plus default)
[15:49:13.892] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:49:13.892] <TB0>     INFO:     run 1 of 1
[15:49:13.893] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:49:14.236] <TB0>     INFO: Expecting 4264000 events.
[15:49:59.241] <TB0>     INFO: 1124025 events read in total (44290ms).
[15:50:44.756] <TB0>     INFO: 2239735 events read in total (89805ms).
[15:51:29.881] <TB0>     INFO: 3343330 events read in total (134930ms).
[15:52:07.102] <TB0>     INFO: 4264000 events read in total (172151ms).
[15:52:07.169] <TB0>     INFO: Test took 173276ms.
[15:52:07.304] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:07.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:52:09.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:52:11.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:52:13.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:52:15.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:52:17.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:52:18.950] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:52:20.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:52:22.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:52:24.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:52:26.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:52:28.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:52:30.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:52:32.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:52:34.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:52:36.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:52:38.739] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310632448
[15:52:38.740] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:52:38.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:52:38.816] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 200 (-1/-1) hits flags = 528 (plus default)
[15:52:38.826] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:52:38.826] <TB0>     INFO:     run 1 of 1
[15:52:38.826] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:52:39.174] <TB0>     INFO: Expecting 4180800 events.
[15:53:25.327] <TB0>     INFO: 1134995 events read in total (45438ms).
[15:54:11.074] <TB0>     INFO: 2260495 events read in total (91185ms).
[15:54:56.060] <TB0>     INFO: 3373710 events read in total (136171ms).
[15:55:28.095] <TB0>     INFO: 4180800 events read in total (168206ms).
[15:55:28.164] <TB0>     INFO: Test took 169338ms.
[15:55:28.296] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:55:28.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:55:30.441] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:55:32.327] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:55:34.222] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:55:36.095] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:55:37.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:55:39.823] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:55:41.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:55:43.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:55:45.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:55:47.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:55:49.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:55:51.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:55:53.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:55:55.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:55:56.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:55:58.901] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334053376
[15:55:58.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:55:58.978] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:55:58.978] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 200 (-1/-1) hits flags = 528 (plus default)
[15:55:58.988] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:55:58.988] <TB0>     INFO:     run 1 of 1
[15:55:58.988] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:55:59.330] <TB0>     INFO: Expecting 4180800 events.
[15:56:44.308] <TB0>     INFO: 1134380 events read in total (44263ms).
[15:57:29.903] <TB0>     INFO: 2259290 events read in total (89858ms).
[15:58:14.446] <TB0>     INFO: 3372515 events read in total (134401ms).
[15:58:47.145] <TB0>     INFO: 4180800 events read in total (167100ms).
[15:58:47.203] <TB0>     INFO: Test took 168215ms.
[15:58:47.332] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:47.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:58:49.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:58:51.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:58:53.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:58:55.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:58:57.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:58:58.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:59:00.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:59:02.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:59:04.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:59:06.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:59:08.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:59:10.231] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:59:12.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:59:14.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:59:15.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:59:17.804] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299737088
[15:59:17.805] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:59:17.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:59:17.882] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:59:17.895] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:59:17.895] <TB0>     INFO:     run 1 of 1
[15:59:17.895] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:59:18.239] <TB0>     INFO: Expecting 4160000 events.
[16:00:04.625] <TB0>     INFO: 1136920 events read in total (45671ms).
[16:00:49.950] <TB0>     INFO: 2264010 events read in total (90997ms).
[16:01:35.144] <TB0>     INFO: 3379445 events read in total (136190ms).
[16:02:06.950] <TB0>     INFO: 4160000 events read in total (167996ms).
[16:02:07.014] <TB0>     INFO: Test took 169119ms.
[16:02:07.145] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:07.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:02:09.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:02:11.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:02:13.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:02:15.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:02:17.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:02:19.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:02:21.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:02:23.199] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:02:25.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:02:27.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:02:29.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:02:31.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:02:33.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:02:35.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:02:36.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:02:38.947] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324648960
[16:02:38.948] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.54574, thr difference RMS: 1.6527
[16:02:38.948] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.8296, thr difference RMS: 1.43628
[16:02:38.948] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.5813, thr difference RMS: 1.61799
[16:02:38.948] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.8212, thr difference RMS: 1.63286
[16:02:38.949] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.2194, thr difference RMS: 1.69695
[16:02:38.949] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.99585, thr difference RMS: 1.56285
[16:02:38.949] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.47064, thr difference RMS: 1.75228
[16:02:38.949] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.8331, thr difference RMS: 1.31513
[16:02:38.949] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.6956, thr difference RMS: 2.02179
[16:02:38.950] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.8353, thr difference RMS: 1.30813
[16:02:38.950] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.4752, thr difference RMS: 1.33889
[16:02:38.950] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 11.2812, thr difference RMS: 1.23863
[16:02:38.950] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.4514, thr difference RMS: 1.19416
[16:02:38.950] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.0798, thr difference RMS: 1.6511
[16:02:38.950] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.7418, thr difference RMS: 1.38131
[16:02:38.951] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.9512, thr difference RMS: 1.27547
[16:02:38.951] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.60567, thr difference RMS: 1.63956
[16:02:38.951] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.68119, thr difference RMS: 1.41901
[16:02:38.951] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.6715, thr difference RMS: 1.63041
[16:02:38.951] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.7196, thr difference RMS: 1.58605
[16:02:38.952] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.2744, thr difference RMS: 1.69629
[16:02:38.952] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.99155, thr difference RMS: 1.56227
[16:02:38.952] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.52325, thr difference RMS: 1.74998
[16:02:38.952] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.7844, thr difference RMS: 1.33929
[16:02:38.952] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.64763, thr difference RMS: 2.02526
[16:02:38.953] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.7328, thr difference RMS: 1.32893
[16:02:38.953] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.4069, thr difference RMS: 1.31321
[16:02:38.953] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 11.3049, thr difference RMS: 1.24099
[16:02:38.953] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.4101, thr difference RMS: 1.15902
[16:02:38.953] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.0297, thr difference RMS: 1.64304
[16:02:38.954] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.8279, thr difference RMS: 1.37903
[16:02:38.954] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.9664, thr difference RMS: 1.24226
[16:02:38.954] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.67636, thr difference RMS: 1.67089
[16:02:38.954] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.78015, thr difference RMS: 1.43734
[16:02:38.954] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.8216, thr difference RMS: 1.62615
[16:02:38.954] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.8444, thr difference RMS: 1.61565
[16:02:38.955] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.4165, thr difference RMS: 1.68184
[16:02:38.955] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.02188, thr difference RMS: 1.56468
[16:02:38.955] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.66085, thr difference RMS: 1.75869
[16:02:38.955] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.7897, thr difference RMS: 1.3178
[16:02:38.955] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.75936, thr difference RMS: 2.02544
[16:02:38.956] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.9234, thr difference RMS: 1.29359
[16:02:38.956] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.4873, thr difference RMS: 1.32116
[16:02:38.956] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 11.4478, thr difference RMS: 1.19687
[16:02:38.956] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.4973, thr difference RMS: 1.15928
[16:02:38.956] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.1893, thr difference RMS: 1.65389
[16:02:38.957] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.8429, thr difference RMS: 1.38175
[16:02:38.957] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.2173, thr difference RMS: 1.24777
[16:02:38.957] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.75965, thr difference RMS: 1.64139
[16:02:38.957] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.9091, thr difference RMS: 1.42753
[16:02:38.957] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.9808, thr difference RMS: 1.63269
[16:02:38.958] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.9029, thr difference RMS: 1.59181
[16:02:38.958] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.5767, thr difference RMS: 1.68432
[16:02:38.958] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.02026, thr difference RMS: 1.55257
[16:02:38.958] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.82345, thr difference RMS: 1.76458
[16:02:38.958] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.6928, thr difference RMS: 1.31823
[16:02:38.959] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.81425, thr difference RMS: 2.0382
[16:02:38.959] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.9899, thr difference RMS: 1.3049
[16:02:38.959] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.5526, thr difference RMS: 1.28975
[16:02:38.959] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.5239, thr difference RMS: 1.19799
[16:02:38.959] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.4708, thr difference RMS: 1.17495
[16:02:38.960] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.2954, thr difference RMS: 1.66579
[16:02:38.960] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.745, thr difference RMS: 1.36022
[16:02:38.960] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.395, thr difference RMS: 1.2336
[16:02:39.066] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[16:02:39.069] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2504 seconds
[16:02:39.069] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:02:39.797] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:02:39.797] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:02:39.802] <TB0>     INFO: ######################################################################
[16:02:39.802] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[16:02:39.802] <TB0>     INFO: ######################################################################
[16:02:39.802] <TB0>     INFO:    ----------------------------------------------------------------------
[16:02:39.802] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:02:39.802] <TB0>     INFO:    ----------------------------------------------------------------------
[16:02:39.802] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:02:39.813] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:02:39.813] <TB0>     INFO:     run 1 of 1
[16:02:39.813] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:02:40.161] <TB0>     INFO: Expecting 59072000 events.
[16:03:09.132] <TB0>     INFO: 1072800 events read in total (28257ms).
[16:03:37.241] <TB0>     INFO: 2140800 events read in total (56366ms).
[16:04:05.417] <TB0>     INFO: 3209200 events read in total (84542ms).
[16:04:33.584] <TB0>     INFO: 4282000 events read in total (112709ms).
[16:05:01.753] <TB0>     INFO: 5350600 events read in total (140878ms).
[16:05:29.881] <TB0>     INFO: 6419400 events read in total (169006ms).
[16:05:58.069] <TB0>     INFO: 7490800 events read in total (197194ms).
[16:06:26.229] <TB0>     INFO: 8559200 events read in total (225354ms).
[16:06:54.500] <TB0>     INFO: 9628800 events read in total (253625ms).
[16:07:22.670] <TB0>     INFO: 10700600 events read in total (281795ms).
[16:07:50.876] <TB0>     INFO: 11768600 events read in total (310001ms).
[16:08:19.124] <TB0>     INFO: 12837200 events read in total (338249ms).
[16:08:47.356] <TB0>     INFO: 13909800 events read in total (366481ms).
[16:09:15.500] <TB0>     INFO: 14978200 events read in total (394625ms).
[16:09:43.665] <TB0>     INFO: 16047800 events read in total (422790ms).
[16:10:11.896] <TB0>     INFO: 17118800 events read in total (451021ms).
[16:10:40.116] <TB0>     INFO: 18187200 events read in total (479241ms).
[16:11:08.271] <TB0>     INFO: 19256400 events read in total (507396ms).
[16:11:36.449] <TB0>     INFO: 20328800 events read in total (535574ms).
[16:12:04.665] <TB0>     INFO: 21397200 events read in total (563790ms).
[16:12:32.892] <TB0>     INFO: 22467200 events read in total (592017ms).
[16:13:01.040] <TB0>     INFO: 23538400 events read in total (620165ms).
[16:13:29.159] <TB0>     INFO: 24607000 events read in total (648284ms).
[16:13:57.356] <TB0>     INFO: 25678600 events read in total (676481ms).
[16:14:25.565] <TB0>     INFO: 26748400 events read in total (704690ms).
[16:14:53.875] <TB0>     INFO: 27817200 events read in total (733000ms).
[16:15:22.075] <TB0>     INFO: 28888600 events read in total (761200ms).
[16:15:50.254] <TB0>     INFO: 29957800 events read in total (789379ms).
[16:16:18.447] <TB0>     INFO: 31026200 events read in total (817572ms).
[16:16:46.733] <TB0>     INFO: 32098000 events read in total (845858ms).
[16:17:14.814] <TB0>     INFO: 33167400 events read in total (873939ms).
[16:17:42.004] <TB0>     INFO: 34235800 events read in total (902129ms).
[16:18:11.202] <TB0>     INFO: 35307200 events read in total (930327ms).
[16:18:39.471] <TB0>     INFO: 36376000 events read in total (958596ms).
[16:19:07.727] <TB0>     INFO: 37444600 events read in total (986852ms).
[16:19:35.891] <TB0>     INFO: 38515800 events read in total (1015016ms).
[16:20:04.064] <TB0>     INFO: 39585400 events read in total (1043189ms).
[16:20:32.168] <TB0>     INFO: 40654000 events read in total (1071293ms).
[16:21:00.374] <TB0>     INFO: 41725800 events read in total (1099499ms).
[16:21:28.603] <TB0>     INFO: 42794800 events read in total (1127728ms).
[16:21:56.791] <TB0>     INFO: 43862600 events read in total (1155916ms).
[16:22:25.011] <TB0>     INFO: 44932800 events read in total (1184136ms).
[16:22:53.145] <TB0>     INFO: 46002600 events read in total (1212270ms).
[16:23:21.411] <TB0>     INFO: 47070600 events read in total (1240536ms).
[16:23:49.721] <TB0>     INFO: 48139800 events read in total (1268846ms).
[16:24:17.905] <TB0>     INFO: 49211000 events read in total (1297030ms).
[16:24:45.943] <TB0>     INFO: 50278800 events read in total (1325068ms).
[16:25:14.070] <TB0>     INFO: 51346600 events read in total (1353195ms).
[16:25:41.927] <TB0>     INFO: 52416800 events read in total (1381052ms).
[16:26:09.720] <TB0>     INFO: 53486800 events read in total (1408845ms).
[16:26:37.605] <TB0>     INFO: 54555000 events read in total (1436730ms).
[16:27:05.494] <TB0>     INFO: 55625400 events read in total (1464619ms).
[16:27:33.620] <TB0>     INFO: 56694800 events read in total (1492745ms).
[16:28:01.599] <TB0>     INFO: 57762800 events read in total (1520724ms).
[16:28:29.556] <TB0>     INFO: 58833800 events read in total (1548681ms).
[16:28:35.946] <TB0>     INFO: 59072000 events read in total (1555071ms).
[16:28:35.965] <TB0>     INFO: Test took 1556152ms.
[16:28:36.021] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:36.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:28:36.155] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:37.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:28:37.325] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:38.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:28:38.497] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:39.673] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:28:39.673] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:40.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:28:40.841] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:41.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:28:41.003] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:43.176] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:28:43.176] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:44.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:28:44.349] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:45.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:28:45.524] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:46.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:28:46.698] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:47.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:28:47.866] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:49.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:28:49.047] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:50.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:28:50.211] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:51.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:28:51.421] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:52.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:28:52.610] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:53.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:28:53.781] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:54.939] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 504164352
[16:28:54.966] <TB0>     INFO: PixTestScurves::scurves() done 
[16:28:54.966] <TB0>     INFO: Vcal mean:  35.06  35.12  35.08  35.09  35.10  35.06  35.00  35.14  35.18  35.12  35.11  35.14  34.99  35.06  35.09  35.09 
[16:28:54.966] <TB0>     INFO: Vcal RMS:    0.75   0.73   0.74   0.70   0.77   0.64   0.72   0.97   0.99   0.79   0.75   0.92   0.71   0.68   0.69   0.70 
[16:28:54.966] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:28:55.040] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:28:55.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:28:55.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:28:55.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:28:55.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:28:55.040] <TB0>     INFO: ######################################################################
[16:28:55.040] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:28:55.040] <TB0>     INFO: ######################################################################
[16:28:55.043] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:28:55.386] <TB0>     INFO: Expecting 41600 events.
[16:28:59.442] <TB0>     INFO: 41600 events read in total (3339ms).
[16:28:59.443] <TB0>     INFO: Test took 4400ms.
[16:28:59.451] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:59.451] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:28:59.451] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:28:59.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 48, 58] has eff 0/10
[16:28:59.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 48, 58]
[16:28:59.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 11, 13] has eff 0/10
[16:28:59.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 11, 13]
[16:28:59.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[16:28:59.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:28:59.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:28:59.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:28:59.799] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:29:00.150] <TB0>     INFO: Expecting 41600 events.
[16:29:04.251] <TB0>     INFO: 41600 events read in total (3386ms).
[16:29:04.252] <TB0>     INFO: Test took 4453ms.
[16:29:04.260] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:04.260] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[16:29:04.260] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:29:04.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.568
[16:29:04.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[16:29:04.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.131
[16:29:04.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 173
[16:29:04.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.12
[16:29:04.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 182
[16:29:04.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.575
[16:29:04.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[16:29:04.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.575
[16:29:04.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 181
[16:29:04.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.308
[16:29:04.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 196
[16:29:04.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.897
[16:29:04.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[16:29:04.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.396
[16:29:04.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 183
[16:29:04.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.726
[16:29:04.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[16:29:04.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.053
[16:29:04.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 178
[16:29:04.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.36
[16:29:04.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[16:29:04.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.365
[16:29:04.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 165
[16:29:04.267] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.862
[16:29:04.267] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 183
[16:29:04.267] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.953
[16:29:04.267] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[16:29:04.267] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.815
[16:29:04.267] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 160
[16:29:04.267] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.891
[16:29:04.267] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[16:29:04.267] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:29:04.267] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:29:04.267] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:29:04.350] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:29:04.693] <TB0>     INFO: Expecting 41600 events.
[16:29:08.857] <TB0>     INFO: 41600 events read in total (3449ms).
[16:29:08.857] <TB0>     INFO: Test took 4507ms.
[16:29:08.865] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:08.865] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[16:29:08.865] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:29:08.869] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:29:08.869] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 14
[16:29:08.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.607
[16:29:08.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 65
[16:29:08.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.833
[16:29:08.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[16:29:08.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1512
[16:29:08.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 76
[16:29:08.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.5128
[16:29:08.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 80
[16:29:08.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9992
[16:29:08.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,44] phvalue 77
[16:29:08.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 100.122
[16:29:08.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 100
[16:29:08.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.6766
[16:29:08.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 72
[16:29:08.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.2046
[16:29:08.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 82
[16:29:08.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.3882
[16:29:08.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 89
[16:29:08.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.7473
[16:29:08.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,61] phvalue 67
[16:29:08.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.2453
[16:29:08.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,60] phvalue 70
[16:29:08.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.4363
[16:29:08.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 54
[16:29:08.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.5102
[16:29:08.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 86
[16:29:08.872] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.939
[16:29:08.872] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 74
[16:29:08.872] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.4902
[16:29:08.872] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 57
[16:29:08.872] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0445
[16:29:08.872] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 69
[16:29:08.873] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 0 0
[16:29:09.276] <TB0>     INFO: Expecting 2560 events.
[16:29:10.236] <TB0>     INFO: 2560 events read in total (245ms).
[16:29:10.236] <TB0>     INFO: Test took 1363ms.
[16:29:10.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:10.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[16:29:10.743] <TB0>     INFO: Expecting 2560 events.
[16:29:11.702] <TB0>     INFO: 2560 events read in total (244ms).
[16:29:11.702] <TB0>     INFO: Test took 1466ms.
[16:29:11.703] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:11.703] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 2 2
[16:29:12.210] <TB0>     INFO: Expecting 2560 events.
[16:29:13.167] <TB0>     INFO: 2560 events read in total (242ms).
[16:29:13.167] <TB0>     INFO: Test took 1464ms.
[16:29:13.168] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:13.168] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 3 3
[16:29:13.675] <TB0>     INFO: Expecting 2560 events.
[16:29:14.634] <TB0>     INFO: 2560 events read in total (244ms).
[16:29:14.634] <TB0>     INFO: Test took 1466ms.
[16:29:14.634] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:14.635] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 44, 4 4
[16:29:15.142] <TB0>     INFO: Expecting 2560 events.
[16:29:16.100] <TB0>     INFO: 2560 events read in total (244ms).
[16:29:16.101] <TB0>     INFO: Test took 1466ms.
[16:29:16.101] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:16.102] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[16:29:16.608] <TB0>     INFO: Expecting 2560 events.
[16:29:17.567] <TB0>     INFO: 2560 events read in total (244ms).
[16:29:17.567] <TB0>     INFO: Test took 1465ms.
[16:29:17.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:17.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 6 6
[16:29:18.074] <TB0>     INFO: Expecting 2560 events.
[16:29:19.034] <TB0>     INFO: 2560 events read in total (245ms).
[16:29:19.034] <TB0>     INFO: Test took 1466ms.
[16:29:19.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:19.035] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 7 7
[16:29:19.541] <TB0>     INFO: Expecting 2560 events.
[16:29:20.501] <TB0>     INFO: 2560 events read in total (245ms).
[16:29:20.501] <TB0>     INFO: Test took 1466ms.
[16:29:20.501] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:20.501] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 8 8
[16:29:21.008] <TB0>     INFO: Expecting 2560 events.
[16:29:21.967] <TB0>     INFO: 2560 events read in total (244ms).
[16:29:21.967] <TB0>     INFO: Test took 1465ms.
[16:29:21.967] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:21.967] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 61, 9 9
[16:29:22.475] <TB0>     INFO: Expecting 2560 events.
[16:29:23.435] <TB0>     INFO: 2560 events read in total (245ms).
[16:29:23.435] <TB0>     INFO: Test took 1467ms.
[16:29:23.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:23.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 60, 10 10
[16:29:23.943] <TB0>     INFO: Expecting 2560 events.
[16:29:24.903] <TB0>     INFO: 2560 events read in total (246ms).
[16:29:24.903] <TB0>     INFO: Test took 1467ms.
[16:29:24.903] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:24.903] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[16:29:25.411] <TB0>     INFO: Expecting 2560 events.
[16:29:26.367] <TB0>     INFO: 2560 events read in total (241ms).
[16:29:26.368] <TB0>     INFO: Test took 1465ms.
[16:29:26.368] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:26.368] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 12 12
[16:29:26.875] <TB0>     INFO: Expecting 2560 events.
[16:29:27.834] <TB0>     INFO: 2560 events read in total (244ms).
[16:29:27.835] <TB0>     INFO: Test took 1467ms.
[16:29:27.835] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:27.835] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 13 13
[16:29:28.342] <TB0>     INFO: Expecting 2560 events.
[16:29:29.300] <TB0>     INFO: 2560 events read in total (243ms).
[16:29:29.300] <TB0>     INFO: Test took 1465ms.
[16:29:29.300] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:29.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 14 14
[16:29:29.807] <TB0>     INFO: Expecting 2560 events.
[16:29:30.767] <TB0>     INFO: 2560 events read in total (245ms).
[16:29:30.767] <TB0>     INFO: Test took 1466ms.
[16:29:30.768] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:30.768] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 15 15
[16:29:31.275] <TB0>     INFO: Expecting 2560 events.
[16:29:32.234] <TB0>     INFO: 2560 events read in total (244ms).
[16:29:32.235] <TB0>     INFO: Test took 1467ms.
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC13
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:29:32.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[16:29:32.238] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:29:32.744] <TB0>     INFO: Expecting 655360 events.
[16:29:44.454] <TB0>     INFO: 655360 events read in total (10995ms).
[16:29:44.465] <TB0>     INFO: Expecting 655360 events.
[16:29:56.053] <TB0>     INFO: 655360 events read in total (11028ms).
[16:29:56.068] <TB0>     INFO: Expecting 655360 events.
[16:30:07.611] <TB0>     INFO: 655360 events read in total (10989ms).
[16:30:07.630] <TB0>     INFO: Expecting 655360 events.
[16:30:19.168] <TB0>     INFO: 655360 events read in total (10985ms).
[16:30:19.191] <TB0>     INFO: Expecting 655360 events.
[16:30:30.735] <TB0>     INFO: 655360 events read in total (10991ms).
[16:30:30.765] <TB0>     INFO: Expecting 655360 events.
[16:30:42.277] <TB0>     INFO: 655360 events read in total (10968ms).
[16:30:42.308] <TB0>     INFO: Expecting 655360 events.
[16:30:53.880] <TB0>     INFO: 655360 events read in total (11026ms).
[16:30:53.916] <TB0>     INFO: Expecting 655360 events.
[16:31:05.417] <TB0>     INFO: 655360 events read in total (10966ms).
[16:31:05.460] <TB0>     INFO: Expecting 655360 events.
[16:31:16.998] <TB0>     INFO: 655360 events read in total (11010ms).
[16:31:17.044] <TB0>     INFO: Expecting 655360 events.
[16:31:28.665] <TB0>     INFO: 655360 events read in total (11095ms).
[16:31:28.714] <TB0>     INFO: Expecting 655360 events.
[16:31:40.323] <TB0>     INFO: 655360 events read in total (11083ms).
[16:31:40.375] <TB0>     INFO: Expecting 655360 events.
[16:31:51.948] <TB0>     INFO: 655360 events read in total (11046ms).
[16:31:51.005] <TB0>     INFO: Expecting 655360 events.
[16:32:03.628] <TB0>     INFO: 655360 events read in total (11097ms).
[16:32:03.690] <TB0>     INFO: Expecting 655360 events.
[16:32:15.236] <TB0>     INFO: 655360 events read in total (11019ms).
[16:32:15.302] <TB0>     INFO: Expecting 655360 events.
[16:32:26.885] <TB0>     INFO: 655360 events read in total (11056ms).
[16:32:26.965] <TB0>     INFO: Expecting 655360 events.
[16:32:38.503] <TB0>     INFO: 655360 events read in total (11012ms).
[16:32:38.579] <TB0>     INFO: Test took 186341ms.
[16:32:38.672] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:38.980] <TB0>     INFO: Expecting 655360 events.
[16:32:50.716] <TB0>     INFO: 655360 events read in total (11021ms).
[16:32:50.727] <TB0>     INFO: Expecting 655360 events.
[16:33:02.268] <TB0>     INFO: 655360 events read in total (10983ms).
[16:33:02.283] <TB0>     INFO: Expecting 655360 events.
[16:33:13.876] <TB0>     INFO: 655360 events read in total (11036ms).
[16:33:13.895] <TB0>     INFO: Expecting 655360 events.
[16:33:25.459] <TB0>     INFO: 655360 events read in total (11010ms).
[16:33:25.484] <TB0>     INFO: Expecting 655360 events.
[16:33:37.041] <TB0>     INFO: 655360 events read in total (11010ms).
[16:33:37.069] <TB0>     INFO: Expecting 655360 events.
[16:33:48.595] <TB0>     INFO: 655360 events read in total (10985ms).
[16:33:48.626] <TB0>     INFO: Expecting 655360 events.
[16:34:00.195] <TB0>     INFO: 655360 events read in total (11025ms).
[16:34:00.233] <TB0>     INFO: Expecting 655360 events.
[16:34:11.765] <TB0>     INFO: 655360 events read in total (10995ms).
[16:34:11.810] <TB0>     INFO: Expecting 655360 events.
[16:34:23.253] <TB0>     INFO: 655360 events read in total (10915ms).
[16:34:23.297] <TB0>     INFO: Expecting 655360 events.
[16:34:34.881] <TB0>     INFO: 655360 events read in total (11040ms).
[16:34:34.934] <TB0>     INFO: Expecting 655360 events.
[16:34:46.335] <TB0>     INFO: 655360 events read in total (10875ms).
[16:34:46.388] <TB0>     INFO: Expecting 655360 events.
[16:34:57.838] <TB0>     INFO: 655360 events read in total (10924ms).
[16:34:57.897] <TB0>     INFO: Expecting 655360 events.
[16:35:09.347] <TB0>     INFO: 655360 events read in total (10924ms).
[16:35:09.409] <TB0>     INFO: Expecting 655360 events.
[16:35:20.995] <TB0>     INFO: 655360 events read in total (11060ms).
[16:35:21.060] <TB0>     INFO: Expecting 655360 events.
[16:35:32.668] <TB0>     INFO: 655360 events read in total (11082ms).
[16:35:32.737] <TB0>     INFO: Expecting 655360 events.
[16:35:44.379] <TB0>     INFO: 655360 events read in total (11115ms).
[16:35:44.455] <TB0>     INFO: Test took 185784ms.
[16:35:44.628] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:35:44.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:35:44.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.630] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:35:44.630] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.630] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:35:44.630] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.631] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:35:44.631] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.631] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:35:44.631] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:35:44.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:35:44.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:35:44.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:35:44.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:35:44.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.634] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:35:44.634] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.634] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:35:44.634] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.634] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:35:44.634] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.635] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:35:44.635] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:44.635] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:35:44.635] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.642] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.649] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.656] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.663] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.670] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.677] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.684] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.690] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.697] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.704] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.711] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.718] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.725] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:35:44.731] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:35:44.738] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:35:44.745] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.752] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.760] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:44.767] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:35:44.796] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C0.dat
[16:35:44.796] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C1.dat
[16:35:44.796] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C2.dat
[16:35:44.796] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C3.dat
[16:35:44.796] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C4.dat
[16:35:44.797] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C5.dat
[16:35:44.797] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C6.dat
[16:35:44.797] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C7.dat
[16:35:44.797] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C8.dat
[16:35:44.797] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C9.dat
[16:35:44.797] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C10.dat
[16:35:44.797] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C11.dat
[16:35:44.797] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C12.dat
[16:35:44.798] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C13.dat
[16:35:44.798] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C14.dat
[16:35:44.798] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C15.dat
[16:35:45.146] <TB0>     INFO: Expecting 41600 events.
[16:35:48.957] <TB0>     INFO: 41600 events read in total (3096ms).
[16:35:48.958] <TB0>     INFO: Test took 4156ms.
[16:35:49.606] <TB0>     INFO: Expecting 41600 events.
[16:35:53.443] <TB0>     INFO: 41600 events read in total (3122ms).
[16:35:53.444] <TB0>     INFO: Test took 4183ms.
[16:35:54.088] <TB0>     INFO: Expecting 41600 events.
[16:35:57.905] <TB0>     INFO: 41600 events read in total (3102ms).
[16:35:57.905] <TB0>     INFO: Test took 4161ms.
[16:35:58.210] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:35:58.341] <TB0>     INFO: Expecting 2560 events.
[16:35:59.300] <TB0>     INFO: 2560 events read in total (244ms).
[16:35:59.300] <TB0>     INFO: Test took 1090ms.
[16:35:59.302] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:35:59.809] <TB0>     INFO: Expecting 2560 events.
[16:36:00.767] <TB0>     INFO: 2560 events read in total (244ms).
[16:36:00.767] <TB0>     INFO: Test took 1465ms.
[16:36:00.770] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:01.276] <TB0>     INFO: Expecting 2560 events.
[16:36:02.234] <TB0>     INFO: 2560 events read in total (243ms).
[16:36:02.235] <TB0>     INFO: Test took 1466ms.
[16:36:02.237] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:02.743] <TB0>     INFO: Expecting 2560 events.
[16:36:03.701] <TB0>     INFO: 2560 events read in total (243ms).
[16:36:03.701] <TB0>     INFO: Test took 1464ms.
[16:36:03.704] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:04.210] <TB0>     INFO: Expecting 2560 events.
[16:36:05.169] <TB0>     INFO: 2560 events read in total (244ms).
[16:36:05.170] <TB0>     INFO: Test took 1466ms.
[16:36:05.171] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:05.679] <TB0>     INFO: Expecting 2560 events.
[16:36:06.637] <TB0>     INFO: 2560 events read in total (243ms).
[16:36:06.638] <TB0>     INFO: Test took 1467ms.
[16:36:06.640] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:07.146] <TB0>     INFO: Expecting 2560 events.
[16:36:08.102] <TB0>     INFO: 2560 events read in total (241ms).
[16:36:08.102] <TB0>     INFO: Test took 1463ms.
[16:36:08.104] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:08.610] <TB0>     INFO: Expecting 2560 events.
[16:36:09.567] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:09.568] <TB0>     INFO: Test took 1464ms.
[16:36:09.569] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:10.076] <TB0>     INFO: Expecting 2560 events.
[16:36:11.032] <TB0>     INFO: 2560 events read in total (241ms).
[16:36:11.032] <TB0>     INFO: Test took 1463ms.
[16:36:11.034] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:11.541] <TB0>     INFO: Expecting 2560 events.
[16:36:12.497] <TB0>     INFO: 2560 events read in total (241ms).
[16:36:12.498] <TB0>     INFO: Test took 1464ms.
[16:36:12.499] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:12.005] <TB0>     INFO: Expecting 2560 events.
[16:36:13.962] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:13.962] <TB0>     INFO: Test took 1463ms.
[16:36:13.964] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:14.470] <TB0>     INFO: Expecting 2560 events.
[16:36:15.427] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:15.427] <TB0>     INFO: Test took 1463ms.
[16:36:15.429] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:15.935] <TB0>     INFO: Expecting 2560 events.
[16:36:16.892] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:16.892] <TB0>     INFO: Test took 1463ms.
[16:36:16.894] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:17.400] <TB0>     INFO: Expecting 2560 events.
[16:36:18.357] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:18.358] <TB0>     INFO: Test took 1464ms.
[16:36:18.360] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:18.866] <TB0>     INFO: Expecting 2560 events.
[16:36:19.822] <TB0>     INFO: 2560 events read in total (241ms).
[16:36:19.823] <TB0>     INFO: Test took 1463ms.
[16:36:19.825] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:20.331] <TB0>     INFO: Expecting 2560 events.
[16:36:21.287] <TB0>     INFO: 2560 events read in total (241ms).
[16:36:21.288] <TB0>     INFO: Test took 1464ms.
[16:36:21.291] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:21.797] <TB0>     INFO: Expecting 2560 events.
[16:36:22.753] <TB0>     INFO: 2560 events read in total (241ms).
[16:36:22.753] <TB0>     INFO: Test took 1462ms.
[16:36:22.755] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:23.262] <TB0>     INFO: Expecting 2560 events.
[16:36:24.218] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:24.219] <TB0>     INFO: Test took 1464ms.
[16:36:24.220] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:24.727] <TB0>     INFO: Expecting 2560 events.
[16:36:25.684] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:25.684] <TB0>     INFO: Test took 1464ms.
[16:36:25.686] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:26.193] <TB0>     INFO: Expecting 2560 events.
[16:36:27.150] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:27.150] <TB0>     INFO: Test took 1464ms.
[16:36:27.152] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:27.658] <TB0>     INFO: Expecting 2560 events.
[16:36:28.615] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:28.615] <TB0>     INFO: Test took 1464ms.
[16:36:28.617] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:29.124] <TB0>     INFO: Expecting 2560 events.
[16:36:30.081] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:30.081] <TB0>     INFO: Test took 1464ms.
[16:36:30.084] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:30.589] <TB0>     INFO: Expecting 2560 events.
[16:36:31.546] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:31.546] <TB0>     INFO: Test took 1462ms.
[16:36:31.549] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:32.055] <TB0>     INFO: Expecting 2560 events.
[16:36:33.012] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:33.012] <TB0>     INFO: Test took 1463ms.
[16:36:33.014] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:33.520] <TB0>     INFO: Expecting 2560 events.
[16:36:34.478] <TB0>     INFO: 2560 events read in total (243ms).
[16:36:34.478] <TB0>     INFO: Test took 1464ms.
[16:36:34.480] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:34.986] <TB0>     INFO: Expecting 2560 events.
[16:36:35.943] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:35.944] <TB0>     INFO: Test took 1464ms.
[16:36:35.945] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:36.452] <TB0>     INFO: Expecting 2560 events.
[16:36:37.408] <TB0>     INFO: 2560 events read in total (241ms).
[16:36:37.409] <TB0>     INFO: Test took 1464ms.
[16:36:37.411] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:37.917] <TB0>     INFO: Expecting 2560 events.
[16:36:38.873] <TB0>     INFO: 2560 events read in total (241ms).
[16:36:38.873] <TB0>     INFO: Test took 1462ms.
[16:36:38.875] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:39.382] <TB0>     INFO: Expecting 2560 events.
[16:36:40.338] <TB0>     INFO: 2560 events read in total (241ms).
[16:36:40.339] <TB0>     INFO: Test took 1464ms.
[16:36:40.341] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:40.847] <TB0>     INFO: Expecting 2560 events.
[16:36:41.804] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:41.804] <TB0>     INFO: Test took 1463ms.
[16:36:41.806] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:42.313] <TB0>     INFO: Expecting 2560 events.
[16:36:43.270] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:43.270] <TB0>     INFO: Test took 1464ms.
[16:36:43.272] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:43.778] <TB0>     INFO: Expecting 2560 events.
[16:36:44.735] <TB0>     INFO: 2560 events read in total (242ms).
[16:36:44.735] <TB0>     INFO: Test took 1463ms.
[16:36:45.743] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[16:36:45.743] <TB0>     INFO: PH scale (per ROC):    70  65  67  63  67  70  68  69  64  71  65  65  66  64  62  70
[16:36:45.744] <TB0>     INFO: PH offset (per ROC):  187 190 176 176 176 155 182 172 171 181 184 198 173 179 198 181
[16:36:45.916] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:36:45.920] <TB0>     INFO: ######################################################################
[16:36:45.920] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:36:45.920] <TB0>     INFO: ######################################################################
[16:36:45.920] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:36:45.931] <TB0>     INFO: scanning low vcal = 10
[16:36:46.273] <TB0>     INFO: Expecting 41600 events.
[16:36:49.992] <TB0>     INFO: 41600 events read in total (3004ms).
[16:36:49.992] <TB0>     INFO: Test took 4061ms.
[16:36:49.994] <TB0>     INFO: scanning low vcal = 20
[16:36:50.501] <TB0>     INFO: Expecting 41600 events.
[16:36:54.216] <TB0>     INFO: 41600 events read in total (3000ms).
[16:36:54.216] <TB0>     INFO: Test took 4222ms.
[16:36:54.218] <TB0>     INFO: scanning low vcal = 30
[16:36:54.724] <TB0>     INFO: Expecting 41600 events.
[16:36:58.462] <TB0>     INFO: 41600 events read in total (3023ms).
[16:36:58.463] <TB0>     INFO: Test took 4245ms.
[16:36:58.465] <TB0>     INFO: scanning low vcal = 40
[16:36:58.965] <TB0>     INFO: Expecting 41600 events.
[16:37:03.210] <TB0>     INFO: 41600 events read in total (3530ms).
[16:37:03.211] <TB0>     INFO: Test took 4746ms.
[16:37:03.214] <TB0>     INFO: scanning low vcal = 50
[16:37:03.628] <TB0>     INFO: Expecting 41600 events.
[16:37:07.866] <TB0>     INFO: 41600 events read in total (3523ms).
[16:37:07.867] <TB0>     INFO: Test took 4653ms.
[16:37:07.870] <TB0>     INFO: scanning low vcal = 60
[16:37:08.289] <TB0>     INFO: Expecting 41600 events.
[16:37:12.515] <TB0>     INFO: 41600 events read in total (3511ms).
[16:37:12.516] <TB0>     INFO: Test took 4646ms.
[16:37:12.519] <TB0>     INFO: scanning low vcal = 70
[16:37:12.937] <TB0>     INFO: Expecting 41600 events.
[16:37:17.161] <TB0>     INFO: 41600 events read in total (3510ms).
[16:37:17.161] <TB0>     INFO: Test took 4642ms.
[16:37:17.164] <TB0>     INFO: scanning low vcal = 80
[16:37:17.584] <TB0>     INFO: Expecting 41600 events.
[16:37:21.823] <TB0>     INFO: 41600 events read in total (3524ms).
[16:37:21.824] <TB0>     INFO: Test took 4660ms.
[16:37:21.826] <TB0>     INFO: scanning low vcal = 90
[16:37:22.242] <TB0>     INFO: Expecting 41600 events.
[16:37:26.474] <TB0>     INFO: 41600 events read in total (3517ms).
[16:37:26.474] <TB0>     INFO: Test took 4646ms.
[16:37:26.479] <TB0>     INFO: scanning low vcal = 100
[16:37:26.895] <TB0>     INFO: Expecting 41600 events.
[16:37:31.257] <TB0>     INFO: 41600 events read in total (3647ms).
[16:37:31.258] <TB0>     INFO: Test took 4779ms.
[16:37:31.261] <TB0>     INFO: scanning low vcal = 110
[16:37:31.680] <TB0>     INFO: Expecting 41600 events.
[16:37:35.913] <TB0>     INFO: 41600 events read in total (3518ms).
[16:37:35.914] <TB0>     INFO: Test took 4653ms.
[16:37:35.917] <TB0>     INFO: scanning low vcal = 120
[16:37:36.333] <TB0>     INFO: Expecting 41600 events.
[16:37:40.591] <TB0>     INFO: 41600 events read in total (3543ms).
[16:37:40.592] <TB0>     INFO: Test took 4675ms.
[16:37:40.595] <TB0>     INFO: scanning low vcal = 130
[16:37:41.011] <TB0>     INFO: Expecting 41600 events.
[16:37:45.261] <TB0>     INFO: 41600 events read in total (3535ms).
[16:37:45.261] <TB0>     INFO: Test took 4666ms.
[16:37:45.264] <TB0>     INFO: scanning low vcal = 140
[16:37:45.682] <TB0>     INFO: Expecting 41600 events.
[16:37:49.936] <TB0>     INFO: 41600 events read in total (3539ms).
[16:37:49.936] <TB0>     INFO: Test took 4672ms.
[16:37:49.939] <TB0>     INFO: scanning low vcal = 150
[16:37:50.355] <TB0>     INFO: Expecting 41600 events.
[16:37:54.619] <TB0>     INFO: 41600 events read in total (3549ms).
[16:37:54.620] <TB0>     INFO: Test took 4681ms.
[16:37:54.623] <TB0>     INFO: scanning low vcal = 160
[16:37:55.039] <TB0>     INFO: Expecting 41600 events.
[16:37:59.296] <TB0>     INFO: 41600 events read in total (3543ms).
[16:37:59.297] <TB0>     INFO: Test took 4674ms.
[16:37:59.300] <TB0>     INFO: scanning low vcal = 170
[16:37:59.720] <TB0>     INFO: Expecting 41600 events.
[16:38:03.970] <TB0>     INFO: 41600 events read in total (3535ms).
[16:38:03.971] <TB0>     INFO: Test took 4671ms.
[16:38:03.975] <TB0>     INFO: scanning low vcal = 180
[16:38:04.391] <TB0>     INFO: Expecting 41600 events.
[16:38:08.634] <TB0>     INFO: 41600 events read in total (3528ms).
[16:38:08.635] <TB0>     INFO: Test took 4660ms.
[16:38:08.638] <TB0>     INFO: scanning low vcal = 190
[16:38:09.053] <TB0>     INFO: Expecting 41600 events.
[16:38:13.304] <TB0>     INFO: 41600 events read in total (3536ms).
[16:38:13.305] <TB0>     INFO: Test took 4667ms.
[16:38:13.308] <TB0>     INFO: scanning low vcal = 200
[16:38:13.725] <TB0>     INFO: Expecting 41600 events.
[16:38:17.957] <TB0>     INFO: 41600 events read in total (3517ms).
[16:38:17.958] <TB0>     INFO: Test took 4650ms.
[16:38:17.961] <TB0>     INFO: scanning low vcal = 210
[16:38:18.381] <TB0>     INFO: Expecting 41600 events.
[16:38:22.650] <TB0>     INFO: 41600 events read in total (3554ms).
[16:38:22.650] <TB0>     INFO: Test took 4689ms.
[16:38:22.653] <TB0>     INFO: scanning low vcal = 220
[16:38:23.070] <TB0>     INFO: Expecting 41600 events.
[16:38:27.310] <TB0>     INFO: 41600 events read in total (3526ms).
[16:38:27.311] <TB0>     INFO: Test took 4658ms.
[16:38:27.314] <TB0>     INFO: scanning low vcal = 230
[16:38:27.729] <TB0>     INFO: Expecting 41600 events.
[16:38:31.974] <TB0>     INFO: 41600 events read in total (3530ms).
[16:38:31.974] <TB0>     INFO: Test took 4660ms.
[16:38:31.977] <TB0>     INFO: scanning low vcal = 240
[16:38:32.397] <TB0>     INFO: Expecting 41600 events.
[16:38:36.643] <TB0>     INFO: 41600 events read in total (3531ms).
[16:38:36.644] <TB0>     INFO: Test took 4667ms.
[16:38:36.647] <TB0>     INFO: scanning low vcal = 250
[16:38:37.067] <TB0>     INFO: Expecting 41600 events.
[16:38:41.303] <TB0>     INFO: 41600 events read in total (3521ms).
[16:38:41.303] <TB0>     INFO: Test took 4656ms.
[16:38:41.307] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:38:41.726] <TB0>     INFO: Expecting 41600 events.
[16:38:45.970] <TB0>     INFO: 41600 events read in total (3530ms).
[16:38:45.971] <TB0>     INFO: Test took 4663ms.
[16:38:45.973] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:38:46.389] <TB0>     INFO: Expecting 41600 events.
[16:38:50.627] <TB0>     INFO: 41600 events read in total (3523ms).
[16:38:50.628] <TB0>     INFO: Test took 4655ms.
[16:38:50.631] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:38:51.049] <TB0>     INFO: Expecting 41600 events.
[16:38:55.277] <TB0>     INFO: 41600 events read in total (3513ms).
[16:38:55.278] <TB0>     INFO: Test took 4646ms.
[16:38:55.281] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:38:55.699] <TB0>     INFO: Expecting 41600 events.
[16:38:59.942] <TB0>     INFO: 41600 events read in total (3528ms).
[16:38:59.943] <TB0>     INFO: Test took 4662ms.
[16:38:59.945] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:39:00.365] <TB0>     INFO: Expecting 41600 events.
[16:39:04.601] <TB0>     INFO: 41600 events read in total (3521ms).
[16:39:04.601] <TB0>     INFO: Test took 4655ms.
[16:39:05.157] <TB0>     INFO: PixTestGainPedestal::measure() done 
[16:39:05.165] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:39:05.166] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:39:05.166] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:39:05.166] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:39:05.166] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:39:05.166] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:39:05.166] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:39:05.167] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:39:05.167] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:39:05.167] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:39:05.167] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:39:05.167] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:39:05.168] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:39:05.168] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:39:05.168] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:39:05.168] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:39:44.495] <TB0>     INFO: PixTestGainPedestal::fit() done
[16:39:44.495] <TB0>     INFO: non-linearity mean:  0.954 0.956 0.949 0.957 0.959 0.958 0.963 0.954 0.951 0.952 0.952 0.960 0.957 0.949 0.954 0.953
[16:39:44.495] <TB0>     INFO: non-linearity RMS:   0.006 0.007 0.008 0.007 0.007 0.006 0.005 0.007 0.008 0.007 0.008 0.007 0.006 0.007 0.007 0.008
[16:39:44.495] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:39:44.518] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:39:44.540] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:39:44.562] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:39:44.584] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:39:44.606] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:39:44.629] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:39:44.651] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:39:44.673] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:39:44.695] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:39:44.718] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:39:44.740] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:39:44.762] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:39:44.784] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:39:44.807] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:39:44.829] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:39:44.851] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[16:39:44.851] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:39:44.858] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:39:44.858] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:39:44.861] <TB0>     INFO: ######################################################################
[16:39:44.861] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:39:44.861] <TB0>     INFO: ######################################################################
[16:39:44.864] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:39:44.874] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:39:44.874] <TB0>     INFO:     run 1 of 1
[16:39:44.874] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:39:45.218] <TB0>     INFO: Expecting 3120000 events.
[16:40:36.819] <TB0>     INFO: 1338700 events read in total (50887ms).
[16:41:27.803] <TB0>     INFO: 2676950 events read in total (101871ms).
[16:41:44.905] <TB0>     INFO: 3120000 events read in total (118973ms).
[16:41:44.941] <TB0>     INFO: Test took 120067ms.
[16:41:44.004] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:45.134] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:41:46.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:41:47.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:41:49.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:41:50.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:41:51.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:41:53.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:41:54.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:41:56.148] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:41:57.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:41:58.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:42:00.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:42:01.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:42:03.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:42:04.602] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:42:05.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:42:07.502] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 398135296
[16:42:07.533] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:42:07.533] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7723, RMS = 1.15691
[16:42:07.533] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:42:07.533] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:42:07.533] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5989, RMS = 1.10477
[16:42:07.533] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:42:07.534] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:42:07.534] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3493, RMS = 0.866927
[16:42:07.534] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:42:07.534] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:42:07.534] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3294, RMS = 1.1284
[16:42:07.534] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:42:07.535] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:42:07.535] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2547, RMS = 1.38169
[16:42:07.535] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:42:07.535] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:42:07.535] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.725, RMS = 1.54615
[16:42:07.535] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:42:07.536] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:42:07.536] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0636, RMS = 0.872834
[16:42:07.536] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:42:07.536] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:42:07.536] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8605, RMS = 0.947625
[16:42:07.536] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:42:07.537] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:42:07.537] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9346, RMS = 0.934794
[16:42:07.537] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:42:07.537] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:42:07.537] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4852, RMS = 0.914291
[16:42:07.537] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:42:07.538] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:42:07.538] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5216, RMS = 0.870067
[16:42:07.538] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:42:07.538] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:42:07.538] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5169, RMS = 1.0331
[16:42:07.539] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:42:07.540] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:42:07.540] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6978, RMS = 1.00849
[16:42:07.540] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:42:07.540] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:42:07.540] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3877, RMS = 0.925205
[16:42:07.540] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:42:07.541] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:42:07.541] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.1714, RMS = 1.79678
[16:42:07.541] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:42:07.541] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:42:07.541] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.1525, RMS = 1.94775
[16:42:07.541] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[16:42:07.542] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:42:07.542] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8292, RMS = 0.887804
[16:42:07.542] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:42:07.542] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:42:07.542] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7287, RMS = 0.910909
[16:42:07.542] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:42:07.543] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:42:07.543] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 94.7845, RMS = 1.56371
[16:42:07.543] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[16:42:07.543] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:42:07.543] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 93.7265, RMS = 1.54378
[16:42:07.543] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[16:42:07.544] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:42:07.544] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8132, RMS = 1.60853
[16:42:07.544] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:42:07.544] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:42:07.544] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3728, RMS = 1.64002
[16:42:07.544] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:42:07.545] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:42:07.545] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.2354, RMS = 1.53218
[16:42:07.545] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:42:07.545] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:42:07.545] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.668, RMS = 1.75734
[16:42:07.545] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[16:42:07.546] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:42:07.546] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.5449, RMS = 1.38647
[16:42:07.546] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:42:07.546] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:42:07.546] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.0358, RMS = 1.53539
[16:42:07.546] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:42:07.547] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:42:07.547] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0604, RMS = 1.24014
[16:42:07.547] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:42:07.547] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:42:07.547] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8874, RMS = 1.26562
[16:42:07.548] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:42:07.548] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:42:07.549] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1161, RMS = 0.912346
[16:42:07.549] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:42:07.549] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:42:07.549] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7037, RMS = 1.09103
[16:42:07.549] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:42:07.550] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:42:07.550] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 97.6315, RMS = 1.66124
[16:42:07.550] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 106
[16:42:07.550] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:42:07.550] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 97.4127, RMS = 1.80178
[16:42:07.550] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 107
[16:42:07.552] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[16:42:07.553] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    1    5   26    0    0    0    0    0    0    0
[16:42:07.553] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:42:07.651] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:42:07.651] <TB0>     INFO: enter test to run
[16:42:07.651] <TB0>     INFO:   test:  no parameter change
[16:42:07.651] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[16:42:07.652] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[16:42:07.652] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[16:42:07.652] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:42:08.195] <TB0>    QUIET: Connection to board 133 closed.
[16:42:08.196] <TB0>     INFO: pXar: this is the end, my friend
[16:42:08.196] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
