V 000052 55 4389 1711905769075 cycloneive_atom_pack
(_unit VHDL(cycloneive_atom_pack 0 22(cycloneive_atom_pack 0 85))
	(_version vef)
	(_time 1711905769097 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code e5e3e5b7e9b2b2f3b6e2b7b1a0bfb1e3ece2e3e3e0e0b3)
	(_coverage d)
	(_ent
		(_time 1711905769075)
	)
	(_object
		(_cnst(_int DefWireDelay -5 0 32(_ent(((ns 0))((ns 0))))))
		(_cnst(_int DefPropDelay01 -5 0 33(_ent(((ns 0))((ns 0))))))
		(_cnst(_int DefPropDelay01Z -6 0 34(_ent((_others(ns 0))))))
		(_cnst(_int DefSetupHoldCnst -7 0 35(_ent((ns 0)))))
		(_cnst(_int DefPulseWdthCnst -7 0 36(_ent((ns 0)))))
		(_cnst(_int DefGlitchMode -8 0 40(_ent((i 3)))))
		(_cnst(_int DefGlitchMsgOn -9 0 41(_ent((i 0)))))
		(_cnst(_int DefGlitchXOn -9 0 42(_ent((i 0)))))
		(_cnst(_int DefMsgOnChecks -9 0 43(_ent((i 1)))))
		(_cnst(_int DefXOnChecks -9 0 44(_ent((i 1)))))
		(_cnst(_int PullUp -10 0 47(_ent(_string \"UX01HX01X"\))))
		(_cnst(_int NoPullUpZ -10 0 48(_ent(_string \"UX01ZX01X"\))))
		(_cnst(_int PullDown -10 0 49(_ent(_string \"UX01LX01X"\))))
		(_cnst(_int wiredOR -11 0 51(_ent(((i 0))((i 1))((i 6))((i 3))))))
		(_cnst(_int wiredAND -11 0 52(_ent(((i 0))((i 1))((i 2))((i 7))))))
		(_cnst(_int L -12 0 53(_ent((i 17)))))
		(_cnst(_int H -12 0 54(_ent((i 18)))))
		(_cnst(_int x -12 0 55(_ent((i 19)))))
		(_cnst(_int S -12 0 56(_ent((i 22)))))
		(_cnst(_int R -12 0 57(_ent((i 0)))))
		(_cnst(_int U -12 0 58(_ent((i 16)))))
		(_cnst(_int V -12 0 59(_ent((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~15 0 62(_array -3((_dto i 31 i 0)))))
		(_type(_int cycloneive_mem_data 0 62(_array 0((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~16 0 87(_array -3((_dto i 3 i 0)))))
		(_type(_int masklength 0 87(_array 2((_dto i 4 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 90(_array -3((_dto i 15 i 0)))))
		(_type(_int ~STRING{8~downto~1}~16 0 154(_array -16((_dto i 8 i 1)))))
		(_subprogram
			(_int str_to_bin 0 0 88(_ent(_func -1 -2)))
			(_int product 1 0 127(_ent(_func -3 -1)))
			(_int alt_conv_integer 2 0 139(_ent(_func -4 -1)))
			(_int int2str 3 0 151(_ent(_func -2 -4)))
			(_int map_x_to_0 4 0 195(_ent(_func -3 -3)))
			(_int SelectDelay 5 0 204(_ent(_func -7 -13)))
			(_int int2bit 6 0 247(_ent(_func -3 -9)))
			(_int int2bit 7 0 233(_ent(_func -3 -4)))
			(_int bin2int 8 0 261(_ent(_func -4 -14)))
			(_int bin2int 9 0 274(_ent(_func -4 -15)))
			(_int bin2int 10 0 286(_ent(_func -4 -1)))
			(_int bin2int 11 0 299(_ent(_func -4 -3)))
			(_int int2bin 12 0 311(_ent(_func)))
			(_int int2bin 13 0 326(_ent(_func)))
			(_int calc_sum_len 14 0 337(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.STRING(1 STRING)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01Z(2 VitalDelayType01Z)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(2 VitalGlitchKindType)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.VITAL_Timing.VitalOutputMapType(2 VitalOutputMapType)))
		(_type(_ext ieee.VITAL_Timing.VitalResultMapType(2 VitalResultMapType)))
		(_type(_ext ieee.VITAL_Timing.VitalTableSymbolType(2 VitalTableSymbolType)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(2 VitalPathArray01Type)))
		(_type(_ext std.standard.BIT_VECTOR(1 BIT_VECTOR)))
		(_type(_ext std.standard.BIT(1 BIT)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalPath01Type(2 VitalPath01Type)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(VITAL_Timing))(ieee(VITAL_Primitives)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(538976288 538976288)
		(538976288 807411744)
		(1701604425 543973735 1651340654 2191973)
	)
	(_model . cycloneive_atom_pack 15 -1)
)
V 000050 55 2273 1711905769113 cycloneive_pllpack
(_unit VHDL(cycloneive_pllpack 0 353(cycloneive_pllpack 0 432))
	(_version vef)
	(_time 1711905769148 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 242223212973733277202025617e70222d232222212172)
	(_coverage d)
	(_ent
		(_time 1711905769113)
	)
	(_object
		(_type(_int INT_ARRAY 0 442(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STRING{1~to~6}~16 0 778(_array -4((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~162 0 933(_array -4((_to i 1 i 6)))))
		(_subprogram
			(_int find_simple_integer_fraction 0 0 436(_ent(_proc)))
			(_int find_m_and_n_4_manual_phase 1 0 528(_ent(_proc)))
			(_int gcd 2 0 674(_ent(_func)))
			(_int count_digit 3 0 702(_ent(_func -1 -1)))
			(_int scale_num 4 0 716(_ent(_func)))
			(_int lcm 5 0 733(_ent(_func)))
			(_int output_counter_value 6 0 764(_ent(_func)))
			(_int counter_mode 7 0 776(_ent(_func)))
			(_int counter_high 8 0 794(_ent(_func)))
			(_int counter_low 9 0 810(_ent(_func)))
			(_int mintimedelay 10 0 832(_ent(_func)))
			(_int maxnegabs 11 0 850(_ent(_func)))
			(_int counter_time_delay 12 0 874(_ent(_func)))
			(_int get_phase_degree 13 0 885(_ent(_func)))
			(_int counter_initial 14 0 904(_ent(_func)))
			(_int counter_ph 15 0 922(_ent(_func)))
			(_int ph_adjust 16 0 868(_ent(_func)))
			(_int translate_string 17 0 932(_ent(_func -2 -2)))
			(_int str2int 18 0 946(_ent(_func -1 -2)))
			(_int dqs_str2int 19 0 993(_ent(_func -1 -2)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1937075829 25701)
		(538976288 8224)
		(1634761058 29555)
		(1986338848 28261)
		(1864376352 25700)
		(1852143205)
		(6579311)
		(544088169 1769108595 1881171822 1835102817 1919251557 8225)
		(1701604425 543973735 1918986307 1702126433 8306)
		(1931505257 1852404340 1634738279 1701667186 561145204 32)
		(544106784 1769108595 1881171822 1835102817 1919251557 8225)
	)
	(_model . cycloneive_pllpack 20 -1)
)
V 000047 55 7459          1711905769172 behave
(_unit VHDL(cycloneive_dffe 0 1059(behave 0 1095))
	(_version vef)
	(_time 1711905769173 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 434544404914145541140519474546454a44454546)
	(_coverage d)
	(_attribute vital vital_level0)
	(_wiredelay ((1)(6)(16))((2)(7)(17))((3)(8)(18))((4)(9)(19))((5)(10)(20)))
	(_ent
		(_time 1711905769163)
	)
	(_vital vital_level0)
	(_block WireDelay 0 1109
		(_object
			(_prcs
				(line__1111(_arch 0 0 1111(_procedure_call(_trgt(6))(_sens(1)))))
				(line__1112(_arch 1 0 1112(_procedure_call(_trgt(7))(_sens(2)))))
				(line__1113(_arch 2 0 1113(_procedure_call(_trgt(8))(_sens(3)))))
				(line__1114(_arch 3 0 1114(_procedure_call(_trgt(9))(_sens(4)))))
				(line__1115(_arch 4 0 1115(_procedure_call(_trgt(10))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen(_int TimingChecksOn -1 0 1061 \True\ (_ent((i 1)))))
		(_gen(_int XOn -1 0 1062 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOn -1 0 1063 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOnChecks -1 0 1064 \TRUE\ (_ent gms((i 1)))))
		(_gen(_int XOnChecks -1 0 1065 \TRUE\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12 0 1066(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 0 0 1066(_ent gms(_string \"*"\))))
		(_gen(_int tpd_PRN_Q_negedge -3 0 1067(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_CLRN_Q_negedge -3 0 1068(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_CLK_Q_posedge -3 0 1069(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_ENA_Q_posedge -3 0 1070(_ent(((ns 0))((ns 0))))))
		(_gen(_int tsetup_D_CLK_noedge_posedge -4 0 1071 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_D_CLK_noedge_negedge -4 0 1072 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_ENA_CLK_noedge_posedge -4 0 1073 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_D_CLK_noedge_posedge -4 0 1074 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_D_CLK_noedge_negedge -4 0 1075 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_ENA_CLK_noedge_posedge -4 0 1076 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tipd_D -3 0 1077(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_CLRN -3 0 1078(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_PRN -3 0 1079(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_CLK -3 0 1080(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_ENA -3 0 1081(_ent(((ns 0))((ns 0))))))
		(_port(_int Q -6 0 1084(_ent(_out((i 2)))(_param_out))))
		(_port(_int D -6 0 1085(_ent(_in))))
		(_port(_int CLRN -6 0 1086(_ent(_in))))
		(_port(_int PRN -6 0 1087(_ent(_in))))
		(_port(_int CLK -6 0 1088(_ent(_in))))
		(_port(_int ENA -6 0 1089(_ent(_in))))
		(_sig(_int D_ipd -7 0 1098(_arch(_uni((i 0)))(_param_out))))
		(_sig(_int CLRN_ipd -7 0 1099(_arch(_uni((i 0)))(_lastevent)(_param_out))))
		(_sig(_int PRN_ipd -7 0 1100(_arch(_uni((i 0)))(_lastevent)(_param_out))))
		(_sig(_int CLK_ipd -7 0 1101(_arch(_uni((i 0)))(_lastevent)(_param_out))))
		(_sig(_int ENA_ipd -7 0 1102(_arch(_uni((i 0)))(_param_out))))
		(_var(_int Tviol_D_CLK -7 0 1123(_prcs 0((i 2)))))
		(_var(_int Tviol_ENA_CLK -7 0 1124(_prcs 0((i 2)))))
		(_var(_int TimingData_D_CLK -8 0 1125(_prcs 0(_code 6))))
		(_var(_int TimingData_ENA_CLK -8 0 1126(_prcs 0(_code 7))))
		(_var(_int Violation -7 0 1129(_prcs 0((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 1130(_array -6((_to i 0 i 7)))))
		(_var(_int PrevData_Q 1 0 1130(_prcs 0)))
		(_var(_int D_delayed -7 0 1131(_prcs 0((i 0)))))
		(_var(_int CLK_delayed -7 0 1132(_prcs 0((i 0)))))
		(_var(_int ENA_delayed -7 0 1133(_prcs 0((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~1}~13 0 1134(_array -6((_to i 1 i 1)))))
		(_var(_int Results 2 0 1134(_prcs 0((_others(i 2))))))
		(_var(_int Q_VitalGlitchData -9 0 1137(_prcs 0)))
		(_type(_int ~VitalStateTableType~13 0 1140(_array -10((_to i 0 i 10)(_to i 0 i 9)))))
		(_cnst(_int dffe_Q_tab 3 0 1140(_prcs 0((((i 17))((i 17))((i 19))((i 19))((i 19))((i 19))((i 19))((i 19))((i 19))((i 17)))(((i 17))((i 18))((i 17))((i 18))((i 18))((i 19))((i 19))((i 18))((i 19))((i 18)))(((i 17))((i 18))((i 17))((i 18))((i 19))((i 17))((i 19))((i 18))((i 19))((i 18)))(((i 17))((i 18))((i 17))((i 19))((i 18))((i 18))((i 19))((i 18))((i 19))((i 18)))(((i 17))((i 18))((i 18))((i 19))((i 19))((i 19))((i 18))((i 19))((i 19))((i 22)))(((i 17))((i 18))((i 19))((i 19))((i 19))((i 19))((i 17))((i 19))((i 19))((i 18)))(((i 17))((i 18))((i 19))((i 19))((i 19))((i 19))((i 18))((i 17))((i 19))((i 22)))(((i 17))((i 19))((i 17))((i 17))((i 17))((i 19))((i 18))((i 18))((i 19))((i 17)))(((i 17))((i 19))((i 17))((i 17))((i 19))((i 17))((i 18))((i 18))((i 19))((i 17)))(((i 17))((i 19))((i 17))((i 19))((i 17))((i 18))((i 18))((i 18))((i 19))((i 17)))(((i 17))((i 19))((i 19))((i 19))((i 19))((i 19))((i 19))((i 19))((i 19))((i 22)))))))
		(_prcs
			(VITALBehavior(_arch 5 0 1120(_prcs(_simple)(_trgt(0))(_sens(6)(7)(8)(9)(10))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay(2 11))
			(_ext VitalSetupHoldCheck(2 14))
			(_ext VitalStateTable(4 82))
			(_ext VitalPathDelay01(2 8))
		)
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(1 DefMsgOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(1 DefXOnChecks)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType(2 VitalDelayType)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefSetupHoldCnst(1 DefSetupHoldCnst)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalTimingDataType(2 VitalTimingDataType)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(2 VitalGlitchDataType)))
		(_type(_ext ieee.VITAL_Primitives.VitalStateSymbolType(4 VitalStateSymbolType)))
		(_type(_ext ieee.VITAL_Timing.VitalTableSymbolType(2 VitalTableSymbolType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.L(1 L)))
		(_var(_ext cycloneive.cycloneive_atom_pack.x(1 x)))
		(_var(_ext cycloneive.cycloneive_atom_pack.H(1 H)))
		(_var(_ext cycloneive.cycloneive_atom_pack.S(1 S)))
		(_type(_ext ieee.std_logic_1164.X01(3 X01)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalEdgeSymbolType(2 VitalEdgeSymbolType)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(3 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.VITAL_Primitives.VitalStateTableType(4 VitalStateTableType)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(2 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(2 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(2 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
	)
	(_use(std(standard))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(std_logic_1164))(ieee(VITAL_Primitives)))
	(_static
		(68)
		(4934723)
		(1179010095 69)
		(4279877)
		(81)
	)
	(_model . behave 8 -1)
)
V 000049 55 3251          1711905769186 AltVITAL
(_unit VHDL(cycloneive_mux21 0 1238(altvital 0 1258))
	(_version vef)
	(_time 1711905769187 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 434544404914145514110519474546454a44454546)
	(_coverage d)
	(_attribute vital vital_level0)
	(_wiredelay ((0)(4)(7))((1)(5)(8))((2)(6)(9)))
	(_ent
		(_time 1711905769182)
	)
	(_vital vital_level0)
	(_block WireDelay 0 1268
		(_object
			(_prcs
				(line__1270(_arch 0 0 1270(_procedure_call(_trgt(4))(_sens(0)))))
				(line__1271(_arch 1 0 1271(_procedure_call(_trgt(5))(_sens(1)))))
				(line__1272(_arch 2 0 1272(_procedure_call(_trgt(6))(_sens(2)))))
			)
		)
	)
	(_object
		(_gen(_int TimingChecksOn -1 0 1240 \True\ (_ent((i 1)))))
		(_gen(_int MsgOn -1 0 1241 \FALSE\ (_ent((i 0)))))
		(_gen(_int XOn -1 0 1242 \FALSE\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 1243(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 0 0 1243(_ent(_string \"*"\))))
		(_gen(_int tpd_A_MO -3 0 1244(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_B_MO -3 0 1245(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_S_MO -3 0 1246(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_A -3 0 1247(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_B -3 0 1248(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_S -3 0 1249(_ent(((ns 0))((ns 0))))))
		(_port(_int A -4 0 1251(_ent(_in((i 2))))))
		(_port(_int B -4 0 1252(_ent(_in((i 2))))))
		(_port(_int S -4 0 1253(_ent(_in((i 2))))))
		(_port(_int MO -4 0 1254(_ent(_out)(_param_out))))
		(_sig(_int A_ipd -4 0 1261(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int B_ipd -4 0 1261(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int S_ipd -4 0 1261(_arch(_uni)(_lastevent)(_param_out))))
		(_var(_int MO_GlitchData -6 0 1281(_prcs 0)))
		(_var(_int tmp_MO -4 0 1283(_prcs 0)))
		(_prcs
			(VITALBehavior(_arch 3 0 1278(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay(2 11))
			(_ext VitalPathDelay01(2 8))
		)
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(2 VitalGlitchDataType)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(2 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(2 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(2 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
	)
	(_use(std(standard))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(std_logic_1164)))
	(_static
		(20301)
	)
	(_model . AltVITAL 4 -1)
)
V 000049 55 4293          1711905769199 AltVITAL
(_unit VHDL(cycloneive_mux41 0 1323(altvital 0 1351))
	(_version vef)
	(_time 1711905769200 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 535554515904044506551509575556555a54555556)
	(_coverage d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1711905769194)
	)
	(_vital vital_level0)
	(_block WireDelay 0 1362
		(_object
			(_prcs
				(line__1364(_arch 0 0 1364(_procedure_call(_trgt(6))(_sens(0)))))
				(line__1365(_arch 1 0 1365(_procedure_call(_trgt(7))(_sens(1)))))
				(line__1366(_arch 2 0 1366(_procedure_call(_trgt(8))(_sens(2)))))
				(line__1367(_arch 3 0 1367(_procedure_call(_trgt(9))(_sens(3)))))
				(line__1368(_arch 4 0 1368(_procedure_call(_trgt(10(0)))(_sens(4(0))))))
				(line__1369(_arch 5 0 1369(_procedure_call(_trgt(10(1)))(_sens(4(1))))))
			)
		)
		(_split (10(0))(4(0))(10(1))(4(1))
		)
	)
	(_object
		(_gen(_int TimingChecksOn -1 0 1325 \True\ (_ent((i 1)))))
		(_gen(_int MsgOn -1 0 1326 \FALSE\ (_ent((i 0)))))
		(_gen(_int XOn -1 0 1327 \FALSE\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 1328(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 0 0 1328(_ent(_string \"*"\))))
		(_gen(_int tpd_IN0_MO -3 0 1329(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_IN1_MO -3 0 1330(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_IN2_MO -3 0 1331(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_IN3_MO -3 0 1332(_ent(((ns 0))((ns 0))))))
		(_type(_int ~VitalDelayArrayType01{1~downto~0}~12 0 1333(_array -3((_dto i 1 i 0)))))
		(_gen(_int tpd_S_MO 1 0 1333(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tipd_IN0 -3 0 1334(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_IN1 -3 0 1335(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_IN2 -3 0 1336(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_IN3 -3 0 1337(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_S 1 0 1338(_ent((_others((ns 0))((ns 0)))))))
		(_port(_int IN0 -4 0 1341(_ent(_in((i 2))))))
		(_port(_int IN1 -4 0 1342(_ent(_in((i 2))))))
		(_port(_int IN2 -4 0 1343(_ent(_in((i 2))))))
		(_port(_int IN3 -4 0 1344(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 1345(_array -4((_dto i 1 i 0)))))
		(_port(_int S 2 0 1345(_ent(_in((_others(i 2)))))))
		(_port(_int MO -4 0 1346(_ent(_out)(_param_out))))
		(_sig(_int IN0_ipd -4 0 1354(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int IN1_ipd -4 0 1354(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int IN2_ipd -4 0 1354(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int IN3_ipd -4 0 1354(_arch(_uni)(_lastevent)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 1355(_array -4((_dto i 1 i 0)))))
		(_sig(_int S_ipd 3 0 1355(_arch(_uni)(_lastevent)(_param_out))))
		(_var(_int MO_GlitchData -6 0 1378(_prcs 0)))
		(_var(_int tmp_MO -4 0 1380(_prcs 0)))
		(_prcs
			(VITALBehavior(_arch 6 0 1375(_prcs(_simple)(_trgt(5))(_sens(6)(7)(8)(9)(10(1))(10(0)))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay(2 11))
			(_ext VitalPathDelay01(2 8))
		)
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(2 VitalGlitchDataType)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(2 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(2 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(2 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
	)
	(_part (10(0))(10(1))
	)
	(_use(std(standard))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(std_logic_1164)))
	(_static
		(20301)
	)
	(_model . AltVITAL 7 -1)
)
V 000049 55 2774          1711905769222 AltVITAL
(_unit VHDL(cycloneive_and1 0 1427(altvital 0 1444))
	(_version vef)
	(_time 1711905769223 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 727475727925256425713428767477747b75747477)
	(_coverage d)
	(_attribute vital vital_level0)
	(_wiredelay ((1)(2)(5)))
	(_ent
		(_time 1711905769208)
	)
	(_vital vital_level0)
	(_block WireDelay 0 1454
		(_object
			(_prcs
				(line__1456(_arch 0 0 1456(_procedure_call(_trgt(2))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen(_int TimingChecksOn -1 0 1429 \True\ (_ent((i 1)))))
		(_gen(_int MsgOn -1 0 1430 \FALSE\ (_ent((i 0)))))
		(_gen(_int XOn -1 0 1431 \FALSE\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 1432(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 0 0 1432(_ent(_string \"*"\))))
		(_gen(_int tpd_IN1_Y -3 0 1433(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_IN1 -3 0 1434(_ent(((ns 0))((ns 0))))))
		(_port(_int Y -4 0 1437(_ent(_out)(_param_out))))
		(_port(_int IN1 -4 0 1438(_ent(_in))))
		(_sig(_int IN1_ipd -5 0 1447(_arch(_uni((i 0)))(_lastevent)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~1}~13 0 1465(_array -4((_to i 1 i 1)))))
		(_var(_int Results 1 0 1465(_prcs 0((_others(i 1))))))
		(_var(_alias Y_zd -5 0 1466(_prcs 0(6(1)))))
		(_var(_int Y_GlitchData -6 0 1469(_prcs 0)))
		(_prcs
			(VITALBehavior(_arch 1 0 1461(_prcs(_simple)(_trgt(0))(_sens(2))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay(2 11))
			(_ext VitalPathDelay01(2 8))
		)
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(2 VitalGlitchDataType)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(2 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(2 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(2 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
	)
	(_use(std(standard))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(std_logic_1164)))
	(_static
		(0 0 0 0)
		(89)
	)
	(_model . AltVITAL 2 -1)
)
V 000057 55 5677          1711905769236 vital_lcell_comb
(_unit VHDL(cycloneive_lcell_comb 0 1508(vital_lcell_comb 0 1549))
	(_version vef)
	(_time 1711905769237 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 727475727925256429213428767477747b75747477)
	(_coverage d)
	(_attribute vital vital_level0)
	(_wiredelay ((0)(7)(20))((1)(8)(21))((2)(9)(22))((3)(10)(23))((4)(11)(24)))
	(_ent
		(_time 1711905769231)
	)
	(_vital vital_level0)
	(_block WireDelay 0 1561
		(_object
			(_prcs
				(line__1563(_arch 0 0 1563(_procedure_call(_trgt(7))(_sens(0)))))
				(line__1564(_arch 1 0 1564(_procedure_call(_trgt(8))(_sens(1)))))
				(line__1565(_arch 2 0 1565(_procedure_call(_trgt(9))(_sens(2)))))
				(line__1566(_arch 3 0 1566(_procedure_call(_trgt(10))(_sens(3)))))
				(line__1567(_arch 4 0 1567(_procedure_call(_trgt(11))(_sens(4)))))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 1510(_array -1((_dto i 15 i 0)))))
		(_gen(_int lut_mask 0 0 1510(_ent gms((_others(i 3))))))
		(_type(_int ~STRING~12 0 1511(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sum_lutc_input 1 0 1511(_ent gms(_string \"datac"\))))
		(_type(_int ~STRING~121 0 1512(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int dont_touch 2 0 1512(_ent(_string \"off"\))))
		(_type(_int ~STRING~122 0 1513(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 3 0 1513(_ent(_string \"cycloneive_lcell_comb"\))))
		(_gen(_int TimingChecksOn -3 0 1514 \True\ (_ent((i 1)))))
		(_gen(_int MsgOn -3 0 1515 \FALSE\ (_ent gms((i 0)))))
		(_gen(_int XOn -3 0 1516 \FALSE\ (_ent gms((i 0)))))
		(_gen(_int MsgOnChecks -3 0 1517 \TRUE\ (_ent((i 1)))))
		(_gen(_int XOnChecks -3 0 1518 \TRUE\ (_ent((i 1)))))
		(_type(_int ~STRING~123 0 1519(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 4 0 1519(_ent(_string \"*"\))))
		(_gen(_int tpd_dataa_combout -4 0 1520(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_datab_combout -4 0 1521(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_datac_combout -4 0 1522(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_datad_combout -4 0 1523(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_cin_combout -4 0 1524(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_dataa_cout -4 0 1525(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_datab_cout -4 0 1526(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_datac_cout -4 0 1527(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_datad_cout -4 0 1528(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_cin_cout -4 0 1529(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_dataa -4 0 1530(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_datab -4 0 1531(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_datac -4 0 1532(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_datad -4 0 1533(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_cin -4 0 1534(_ent(((ns 0))((ns 0))))))
		(_port(_int dataa -1 0 1538(_ent(_in((i 3))))))
		(_port(_int datab -1 0 1539(_ent(_in((i 3))))))
		(_port(_int datac -1 0 1540(_ent(_in((i 3))))))
		(_port(_int datad -1 0 1541(_ent(_in((i 3))))))
		(_port(_int cin -1 0 1542(_ent(_in((i 2))))))
		(_port(_int combout -1 0 1543(_ent(_out)(_param_out))))
		(_port(_int cout -1 0 1544(_ent(_out)(_param_out))))
		(_sig(_int dataa_ipd -1 0 1551(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int datab_ipd -1 0 1552(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int datac_ipd -1 0 1553(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int datad_ipd -1 0 1554(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int cin_ipd -1 0 1555(_arch(_uni)(_lastevent)(_param_out))))
		(_var(_int combout_VitalGlitchData -6 0 1573(_prcs 0)))
		(_var(_int cout_VitalGlitchData -6 0 1574(_prcs 0)))
		(_var(_int combout_tmp -1 0 1576(_prcs 0)))
		(_var(_int cout_tmp -1 0 1577(_prcs 0)))
		(_prcs
			(VITALtiming(_arch 5 0 1570(_prcs(_simple)(_trgt(5)(6))(_sens(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay(3 11))
			(_ext VitalPathDelay01(3 8))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(2 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(2 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(2 DefMsgOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(2 DefXOnChecks)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(3 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(2 DefPropDelay01)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(3 VitalGlitchDataType)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.VITAL_Timing.VitalResultMapType(3 VitalResultMapType)))
		(_var(_ext ieee.VITAL_Timing.VitalDefaultResultMap(3 VitalDefaultResultMap)))
		(_type(_ext std.standard.STRING(1 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(3 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(3 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(3 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(2 DefGlitchMode)))
		(_type(_ext std.standard.SEVERITY_LEVEL(1 SEVERITY_LEVEL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(VITAL_Primitives)))
	(_static
		(1635017060 99)
		(7235939)
		(1112362819 5526863)
		(1414876995)
	)
	(_model . vital_lcell_comb 6 -1)
)
V 000047 55 2673          1711905769247 behave
(_unit VHDL(cycloneive_routing_wire 0 1662(behave 0 1677))
	(_version vef)
	(_time 1711905769248 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 8284858d89d5d594d584c4d8868487848b85848487)
	(_coverage d)
	(_attribute vital vital_level0)
	(_wiredelay ((0)(2)(4)))
	(_ent
		(_time 1711905769244)
	)
	(_vital vital_level0)
	(_block WireDelay 0 1685
		(_object
			(_prcs
				(line__1687(_arch 0 0 1687(_procedure_call(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen(_int MsgOn -1 0 1664 \FALSE\ (_ent gms((i 0)))))
		(_gen(_int XOn -1 0 1665 \FALSE\ (_ent gms((i 0)))))
		(_gen(_int tpd_datain_dataout -2 0 1666(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_datainglitch_dataout -2 0 1667(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_datain -2 0 1668(_ent(((ns 0))((ns 0))))))
		(_port(_int datain -3 0 1671(_ent(_in))))
		(_port(_int dataout -3 0 1672(_ent(_out)(_param_out))))
		(_sig(_int datain_ipd -3 0 1679(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int datainglitch_inert -3 0 1680(_arch(_uni)(_param_out))))
		(_var(_int datain_inert_VitalGlitchData -5 0 1691(_prcs 0)))
		(_var(_int dataout_VitalGlitchData -5 0 1692(_prcs 0)))
		(_prcs
			(VITAL(_arch 1 0 1690(_prcs(_simple)(_trgt(1)(3))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay(2 11))
			(_ext VitalPathDelay01(2 8))
		)
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(2 VitalGlitchDataType)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(2 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(2 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(2 VitalGlitchKindType)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
	)
	(_use(std(standard))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(std_logic_1164))(ieee(VITAL_Primitives)))
	(_static
		(1635017060 1818717801 1751348329 1701734751 29810)
		(1635017060 7632239)
	)
	(_model . behave 2 -1)
)
V 000047 55 1254          1711905769262 behave
(_unit VHDL(cycloneive_mn_cntr 0 1738(behave 0 1748))
	(_version vef)
	(_time 1711905769263 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 9197969f99c6c687c0c4d7cb959794979896979794)
	(_coverage d)
	(_ent
		(_time 1711905769260)
	)
	(_object
		(_port(_int clk -1 0 1739(_ent(_in)(_event))))
		(_port(_int reset -1 0 1740(_ent(_in((i 2))))))
		(_port(_int cout -1 0 1741(_ent(_out))))
		(_port(_int initial_value -2 0 1742(_ent(_in((i 1))))))
		(_port(_int modulus -2 0 1743(_ent(_in((i 1))))))
		(_port(_int time_delay -2 0 1744(_ent(_in((i 0))))))
		(_var(_int count -2 0 1752(_prcs 0((i 1)))))
		(_var(_int first_rising_edge -3 0 1753(_prcs 0((i 1)))))
		(_var(_int tmp_cout -1 0 1754(_prcs 0)))
		(_prcs
			(line__1751(_arch 0 0 1751(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(VITAL_Timing))(ieee(VITAL_Primitives)))
	(_model . behave 1 -1)
)
V 000047 55 1607          1711905769272 behave
(_unit VHDL(cycloneive_scale_cntr 0 1792(behave 0 1804))
	(_version vef)
	(_time 1711905769273 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code a1a7a6f7a9f6f6b7f6a7e7fba5a7a4a7a8a6a7a7a4)
	(_coverage d)
	(_ent
		(_time 1711905769269)
	)
	(_object
		(_port(_int clk -1 0 1793(_ent(_in)(_event))))
		(_port(_int reset -1 0 1794(_ent(_in((i 2))))))
		(_port(_int initial -2 0 1795(_ent(_in((i 1))))))
		(_port(_int high -2 0 1796(_ent(_in((i 1))))))
		(_port(_int low -2 0 1797(_ent(_in((i 1))))))
		(_type(_int ~STRING~12 0 1798(_array -3((_uto i 1 i 2147483647)))))
		(_port(_int mode 0 0 1798(_ent(_in(_string \"bypass"\)))))
		(_port(_int ph_tap -2 0 1799(_ent(_in((i 0))))))
		(_port(_int cout -1 0 1800(_ent(_out))))
		(_var(_int tmp_cout -1 0 1807(_prcs 0((i 2)))))
		(_var(_int count -2 0 1808(_prcs 0((i 1)))))
		(_var(_int output_shift_count -2 0 1809(_prcs 0((i 1)))))
		(_var(_int first_rising_edge -4 0 1810(_prcs 0((i 0)))))
		(_prcs
			(line__1806(_arch 0 0 1806(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(VITAL_Timing))(ieee(VITAL_Primitives)))
	(_static
		(1864376352 26214)
		(1634761058 29555)
		(1986338848 28261)
		(1864376352 25700)
	)
	(_model . behave 1 -1)
)
V 000047 55 928           1711905769280 behave
(_unit VHDL(cycloneive_pll_reg 0 1865(behave 0 1875))
	(_version vef)
	(_time 1711905769281 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code a1a7a6f7a9f6f6b7f3f4e7fba5a7a4a7a8a6a7a7a4)
	(_coverage d)
	(_ent
		(_time 1711905769278)
	)
	(_object
		(_port(_int clk -1 0 1866(_ent(_in)(_event))))
		(_port(_int ena -1 0 1867(_ent(_in((i 3))))))
		(_port(_int d -1 0 1868(_ent(_in))))
		(_port(_int clrn -1 0 1869(_ent(_in((i 3))))))
		(_port(_int prn -1 0 1870(_ent(_in((i 3))))))
		(_port(_int q -1 0 1871(_ent(_out))))
		(_var(_int q_reg -1 0 1878(_prcs 0((i 2)))))
		(_prcs
			(line__1877(_arch 0 0 1877(_prcs(_simple)(_trgt(5))(_sens(0)(3)(4))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
V 000050 55 59531         1711905769444 vital_pll
(_unit VHDL(cycloneive_pll 0 1927(vital_pll 0 2169))
	(_version vef)
	(_time 1711905769445 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 3d3b3b39606a6a2b6e6a636e7867693b343a3b3b38386b)
	(_coverage d)
	(_ent
		(_time 1711905769290)
	)
	(_comp
		(cycloneive_mn_cntr
			(_object
				(_port(_int clk -7 0 2403(_ent (_in))))
				(_port(_int reset -7 0 2404(_ent (_in((i 2))))))
				(_port(_int cout -7 0 2405(_ent (_out))))
				(_port(_int initial_value -2 0 2406(_ent (_in((i 1))))))
				(_port(_int modulus -2 0 2407(_ent (_in((i 1))))))
				(_port(_int time_delay -2 0 2408(_ent (_in((i 0))))))
			)
		)
		(cycloneive_scale_cntr
			(_object
				(_port(_int clk -7 0 2414(_ent (_in))))
				(_port(_int reset -7 0 2415(_ent (_in((i 2))))))
				(_port(_int cout -7 0 2416(_ent (_out))))
				(_port(_int initial -2 0 2417(_ent (_in((i 1))))))
				(_port(_int high -2 0 2418(_ent (_in((i 1))))))
				(_port(_int low -2 0 2419(_ent (_in((i 1))))))
				(_type(_int ~STRING~13 0 2420(_array -1((_uto i 1 i 2147483647)))))
				(_port(_int mode 125 0 2420(_ent (_in(_string \"bypass"\)))))
				(_port(_int ph_tap -2 0 2421(_ent (_in((i 0))))))
			)
		)
	)
	(_block WireDelay 0 2473
		(_object
			(_prcs
				(line__2475(_arch 0 0 2475(_procedure_call(_trgt(113))(_sens(0(0))))))
				(line__2476(_arch 1 0 2476(_procedure_call(_trgt(114))(_sens(0(1))))))
				(line__2477(_arch 2 0 2477(_procedure_call(_trgt(116))(_sens(4)))))
				(line__2478(_arch 3 0 2478(_procedure_call(_trgt(115))(_sens(5)))))
				(line__2479(_arch 4 0 2479(_procedure_call(_trgt(118))(_sens(7)))))
				(line__2480(_arch 5 0 2480(_procedure_call(_trgt(119))(_sens(8)))))
				(line__2481(_arch 6 0 2481(_procedure_call(_trgt(121))(_sens(6)))))
				(line__2482(_arch 7 0 2482(_procedure_call(_trgt(126))(_sens(9)))))
				(line__2483(_arch 8 0 2483(_procedure_call(_trgt(122))(_sens(3)))))
				(line__2484(_arch 9 0 2484(_procedure_call(_trgt(124))(_sens(12)))))
				(line__2485(_arch 10 0 2485(_procedure_call(_trgt(125))(_sens(13)))))
				(line__2486(_arch 11 0 2486(_procedure_call(_trgt(123(0)))(_sens(11(0))))))
				(line__2487(_arch 12 0 2487(_procedure_call(_trgt(123(1)))(_sens(11(1))))))
				(line__2488(_arch 13 0 2488(_procedure_call(_trgt(123(2)))(_sens(11(2))))))
			)
		)
		(_split (0(0))(0(1))(123(0))(11(0))(123(1))(11(1))(123(2))(11(2))
		)
	)
	(_inst m1 0 2505(_comp cycloneive_mn_cntr)
		(_port
			((clk)(inclk_m))
			((reset)(areset_ena_sig))
			((cout)(fbclk))
			((initial_value)(m_initial_val))
			((modulus)(m_val))
			((time_delay)(m_delay))
		)
		(_use(_ent . cycloneive_mn_cntr)
		)
	)
	(_inst n1 0 2714(_comp cycloneive_mn_cntr)
		(_port
			((clk)(clkin))
			((reset)(areset_ipd))
			((cout)(refclk))
			((initial_value)(n_val))
			((modulus)(n_val))
		)
		(_use(_ent . cycloneive_mn_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((cout)(cout))
				((initial_value)(initial_value))
				((modulus)(modulus))
				((time_delay)(time_delay))
			)
		)
	)
	(_inst c0 0 2727(_comp cycloneive_scale_cntr)
		(_port
			((clk)(inclk_c0))
			((reset)(areset_ena_sig))
			((cout)(c_clk(0)))
			((initial)(c_initial_val(0)))
			((high)(c_high_val(0)))
			((low)(c_low_val(0)))
			((mode)(c_mode_val(0)))
			((ph_tap)(c_ph_val(0)))
		)
		(_use(_ent . cycloneive_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c1 0 2744(_comp cycloneive_scale_cntr)
		(_port
			((clk)(inclk_c1))
			((reset)(areset_ena_sig))
			((cout)(c_clk(1)))
			((initial)(c_initial_val(1)))
			((high)(c_high_val(1)))
			((low)(c_low_val(1)))
			((mode)(c_mode_val(1)))
			((ph_tap)(c_ph_val(1)))
		)
		(_use(_ent . cycloneive_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c2 0 2760(_comp cycloneive_scale_cntr)
		(_port
			((clk)(inclk_c2))
			((reset)(areset_ena_sig))
			((cout)(c_clk(2)))
			((initial)(c_initial_val(2)))
			((high)(c_high_val(2)))
			((low)(c_low_val(2)))
			((mode)(c_mode_val(2)))
			((ph_tap)(c_ph_val(2)))
		)
		(_use(_ent . cycloneive_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c3 0 2777(_comp cycloneive_scale_cntr)
		(_port
			((clk)(inclk_c3))
			((reset)(areset_ena_sig))
			((cout)(c_clk(3)))
			((initial)(c_initial_val(3)))
			((high)(c_high_val(3)))
			((low)(c_low_val(3)))
			((mode)(c_mode_val(3)))
			((ph_tap)(c_ph_val(3)))
		)
		(_use(_ent . cycloneive_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c4 0 2793(_comp cycloneive_scale_cntr)
		(_port
			((clk)(inclk_c4))
			((reset)(areset_ena_sig))
			((cout)(c_clk(4)))
			((initial)(c_initial_val(4)))
			((high)(c_high_val(4)))
			((low)(c_low_val(4)))
			((mode)(c_mode_val(4)))
			((ph_tap)(c_ph_val(4)))
		)
		(_use(_ent . cycloneive_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 1929(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int operation_mode 0 0 1929(_ent(_string \"normal"\))))
		(_type(_int ~STRING~121 0 1930(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int pll_type 1 0 1930(_ent gms(_string \"auto"\))))
		(_type(_int ~STRING~122 0 1931(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int compensate_clock 2 0 1931(_ent(_string \"clock0"\))))
		(_gen(_int inclk0_input_frequency -2 0 1933 \0\ (_ent gms((i 0)))))
		(_gen(_int inclk1_input_frequency -2 0 1934 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~123 0 1936(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int self_reset_on_loss_lock 3 0 1936(_ent(_string \"off"\))))
		(_type(_int ~STRING~124 0 1937(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int switch_over_type 4 0 1937(_ent gms(_string \"auto"\))))
		(_gen(_int switch_over_counter -2 0 1938 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~125 0 1939(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_switch_over_counter 5 0 1939(_ent gms(_string \"off"\))))
		(_gen(_int bandwidth -2 0 1942 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~126 0 1943(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int bandwidth_type 6 0 1943(_ent(_string \"auto"\))))
		(_type(_int ~STRING~127 0 1944(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int use_dc_coupling 7 0 1944(_ent(_string \"false"\))))
		(_gen(_int lock_c -2 0 1948 \4\ (_ent((i 4)))))
		(_type(_int ~STRING~128 0 1949(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sim_gate_lock_device_behavior 8 0 1949(_ent(_string \"off"\))))
		(_gen(_int lock_high -2 0 1950 \0\ (_ent gms((i 0)))))
		(_gen(_int lock_low -2 0 1951 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~129 0 1952(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lock_window_ui 9 0 1952(_ent(_string \"0.05"\))))
		(_gen(_int lock_window -3 0 1953 \5 ps\ (_ent((ps 4617315517961601024)))))
		(_type(_int ~STRING~1210 0 1954(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int test_bypass_lock_detect 10 0 1954(_ent gms(_string \"off"\))))
		(_gen(_int clk0_output_frequency -2 0 1957 \0\ (_ent((i 0)))))
		(_gen(_int clk0_multiply_by -2 0 1958 \0\ (_ent gms((i 0)))))
		(_gen(_int clk0_divide_by -2 0 1959 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1211 0 1960(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_phase_shift 11 0 1960(_ent gms(_string \"0"\))))
		(_gen(_int clk0_duty_cycle -2 0 1961 \50\ (_ent gms((i 50)))))
		(_gen(_int clk1_output_frequency -2 0 1963 \0\ (_ent((i 0)))))
		(_gen(_int clk1_multiply_by -2 0 1964 \0\ (_ent((i 0)))))
		(_gen(_int clk1_divide_by -2 0 1965 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1212 0 1966(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_phase_shift 12 0 1966(_ent gms(_string \"0"\))))
		(_gen(_int clk1_duty_cycle -2 0 1967 \50\ (_ent gms((i 50)))))
		(_gen(_int clk2_output_frequency -2 0 1969 \0\ (_ent((i 0)))))
		(_gen(_int clk2_multiply_by -2 0 1970 \0\ (_ent((i 0)))))
		(_gen(_int clk2_divide_by -2 0 1971 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1213 0 1972(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_phase_shift 13 0 1972(_ent gms(_string \"0"\))))
		(_gen(_int clk2_duty_cycle -2 0 1973 \50\ (_ent gms((i 50)))))
		(_gen(_int clk3_output_frequency -2 0 1975 \0\ (_ent((i 0)))))
		(_gen(_int clk3_multiply_by -2 0 1976 \0\ (_ent((i 0)))))
		(_gen(_int clk3_divide_by -2 0 1977 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1214 0 1978(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_phase_shift 14 0 1978(_ent gms(_string \"0"\))))
		(_gen(_int clk3_duty_cycle -2 0 1979 \50\ (_ent gms((i 50)))))
		(_gen(_int clk4_output_frequency -2 0 1981 \0\ (_ent((i 0)))))
		(_gen(_int clk4_multiply_by -2 0 1982 \0\ (_ent((i 0)))))
		(_gen(_int clk4_divide_by -2 0 1983 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1215 0 1984(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_phase_shift 15 0 1984(_ent gms(_string \"0"\))))
		(_gen(_int clk4_duty_cycle -2 0 1985 \50\ (_ent gms((i 50)))))
		(_gen(_int pfd_min -2 0 1993 \0\ (_ent((i 0)))))
		(_gen(_int pfd_max -2 0 1994 \0\ (_ent((i 0)))))
		(_gen(_int vco_min -2 0 1995 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_max -2 0 1996 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_center -2 0 1997 \0\ (_ent((i 0)))))
		(_gen(_int m_initial -2 0 2000 \1\ (_ent gms((i 1)))))
		(_gen(_int m -2 0 2001 \0\ (_ent gms((i 0)))))
		(_gen(_int n -2 0 2002 \1\ (_ent gms((i 1)))))
		(_gen(_int c0_high -2 0 2004 \1\ (_ent((i 1)))))
		(_gen(_int c0_low -2 0 2005 \1\ (_ent((i 1)))))
		(_gen(_int c0_initial -2 0 2006 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1216 0 2007(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c0_mode 16 0 2007(_ent gms(_string \"bypass"\))))
		(_gen(_int c0_ph -2 0 2008 \0\ (_ent((i 0)))))
		(_gen(_int c1_high -2 0 2010 \1\ (_ent((i 1)))))
		(_gen(_int c1_low -2 0 2011 \1\ (_ent((i 1)))))
		(_gen(_int c1_initial -2 0 2012 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1217 0 2013(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c1_mode 17 0 2013(_ent gms(_string \"bypass"\))))
		(_gen(_int c1_ph -2 0 2014 \0\ (_ent((i 0)))))
		(_gen(_int c2_high -2 0 2016 \1\ (_ent((i 1)))))
		(_gen(_int c2_low -2 0 2017 \1\ (_ent((i 1)))))
		(_gen(_int c2_initial -2 0 2018 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1218 0 2019(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c2_mode 18 0 2019(_ent gms(_string \"bypass"\))))
		(_gen(_int c2_ph -2 0 2020 \0\ (_ent((i 0)))))
		(_gen(_int c3_high -2 0 2022 \1\ (_ent((i 1)))))
		(_gen(_int c3_low -2 0 2023 \1\ (_ent((i 1)))))
		(_gen(_int c3_initial -2 0 2024 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1219 0 2025(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c3_mode 19 0 2025(_ent gms(_string \"bypass"\))))
		(_gen(_int c3_ph -2 0 2026 \0\ (_ent((i 0)))))
		(_gen(_int c4_high -2 0 2028 \1\ (_ent((i 1)))))
		(_gen(_int c4_low -2 0 2029 \1\ (_ent((i 1)))))
		(_gen(_int c4_initial -2 0 2030 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1220 0 2031(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c4_mode 20 0 2031(_ent gms(_string \"bypass"\))))
		(_gen(_int c4_ph -2 0 2032 \0\ (_ent((i 0)))))
		(_gen(_int m_ph -2 0 2039 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1221 0 2041(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_counter 21 0 2041(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1222 0 2042(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_counter 22 0 2042(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1223 0 2043(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_counter 23 0 2043(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1224 0 2044(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_counter 24 0 2044(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1225 0 2045(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_counter 25 0 2045(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1226 0 2047(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c1_use_casc_in 26 0 2047(_ent(_string \"off"\))))
		(_type(_int ~STRING~1227 0 2048(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c2_use_casc_in 27 0 2048(_ent(_string \"off"\))))
		(_type(_int ~STRING~1228 0 2049(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c3_use_casc_in 28 0 2049(_ent(_string \"off"\))))
		(_type(_int ~STRING~1229 0 2050(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c4_use_casc_in 29 0 2050(_ent(_string \"off"\))))
		(_gen(_int m_test_source -2 0 2052 \-1\ (_ent((i -1)))))
		(_gen(_int c0_test_source -2 0 2053 \-1\ (_ent((i -1)))))
		(_gen(_int c1_test_source -2 0 2054 \-1\ (_ent((i -1)))))
		(_gen(_int c2_test_source -2 0 2055 \-1\ (_ent((i -1)))))
		(_gen(_int c3_test_source -2 0 2056 \-1\ (_ent((i -1)))))
		(_gen(_int c4_test_source -2 0 2057 \-1\ (_ent((i -1)))))
		(_gen(_int vco_multiply_by -2 0 2059 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_divide_by -2 0 2060 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_post_scale -2 0 2061 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1230 0 2062(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int vco_frequency_control 30 0 2062(_ent(_string \"auto"\))))
		(_gen(_int vco_phase_shift_step -2 0 2063 \0\ (_ent((i 0)))))
		(_gen(_int charge_pump_current -2 0 2065 \10\ (_ent((i 10)))))
		(_type(_int ~STRING~1231 0 2066(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int loop_filter_r 31 0 2066(_ent(_string \" 1.0"\))))
		(_gen(_int loop_filter_c -2 0 2067 \0\ (_ent((i 0)))))
		(_gen(_int pll_compensation_delay -2 0 2070 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1232 0 2071(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int simulation_type 32 0 2071(_ent(_string \"functional"\))))
		(_type(_int ~STRING~1233 0 2072(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 33 0 2072(_ent(_string \"cycloneive_pll"\))))
		(_type(_int ~STRING~1234 0 2074(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_use_even_counter_mode 34 0 2074(_ent(_string \"off"\))))
		(_type(_int ~STRING~1235 0 2075(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_use_even_counter_mode 35 0 2075(_ent(_string \"off"\))))
		(_type(_int ~STRING~1236 0 2076(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_use_even_counter_mode 36 0 2076(_ent(_string \"off"\))))
		(_type(_int ~STRING~1237 0 2077(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_use_even_counter_mode 37 0 2077(_ent(_string \"off"\))))
		(_type(_int ~STRING~1238 0 2078(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_use_even_counter_mode 38 0 2078(_ent(_string \"off"\))))
		(_type(_int ~STRING~1239 0 2080(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_use_even_counter_value 39 0 2080(_ent(_string \"off"\))))
		(_type(_int ~STRING~1240 0 2081(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_use_even_counter_value 40 0 2081(_ent(_string \"off"\))))
		(_type(_int ~STRING~1241 0 2082(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_use_even_counter_value 41 0 2082(_ent(_string \"off"\))))
		(_type(_int ~STRING~1242 0 2083(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_use_even_counter_value 42 0 2083(_ent(_string \"off"\))))
		(_type(_int ~STRING~1243 0 2084(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_use_even_counter_value 43 0 2084(_ent(_string \"off"\))))
		(_gen(_int init_block_reset_a_count -2 0 2087 \1\ (_ent((i 1)))))
		(_gen(_int init_block_reset_b_count -2 0 2088 \1\ (_ent((i 1)))))
		(_gen(_int charge_pump_current_bits -2 0 2089 \0\ (_ent((i 0)))))
		(_gen(_int lock_window_ui_bits -2 0 2090 \0\ (_ent((i 0)))))
		(_gen(_int loop_filter_c_bits -2 0 2091 \0\ (_ent((i 0)))))
		(_gen(_int loop_filter_r_bits -2 0 2092 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c0_delay_chain_bits -2 0 2093 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c1_delay_chain_bits -2 0 2094 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c2_delay_chain_bits -2 0 2095 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c3_delay_chain_bits -2 0 2096 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c4_delay_chain_bits -2 0 2097 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c5_delay_chain_bits -2 0 2098 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_m_delay_chain_bits -2 0 2099 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_n_delay_chain_bits -2 0 2100 \0\ (_ent((i 0)))))
		(_gen(_int test_feedback_comp_delay_chain_bits -2 0 2101 \0\ (_ent((i 0)))))
		(_gen(_int test_input_comp_delay_chain_bits -2 0 2102 \0\ (_ent((i 0)))))
		(_gen(_int test_volt_reg_output_mode_bits -2 0 2103 \0\ (_ent((i 0)))))
		(_gen(_int test_volt_reg_output_voltage_bits -2 0 2104 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1244 0 2105(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int test_volt_reg_test_mode 44 0 2105(_ent(_string \"false"\))))
		(_gen(_int vco_range_detector_high_bits -2 0 2106 \-1\ (_ent((i -1)))))
		(_gen(_int vco_range_detector_low_bits -2 0 2107 \-1\ (_ent((i -1)))))
		(_type(_int ~STRING~1245 0 2108(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int scan_chain_mif_file 45 0 2108(_ent(_string \""\))))
		(_type(_int ~STRING~1246 0 2110(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int auto_settings 46 0 2110(_ent(_string \"true"\))))
		(_type(_int ~STRING~1247 0 2112(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int family_name 47 0 2112(_ent gms(_string \"Cycloneive"\))))
		(_gen(_int XOn -4 0 2115 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOn -4 0 2116 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOnChecks -4 0 2117 \TRUE\ (_ent gms((i 1)))))
		(_gen(_int XOnChecks -4 0 2118 \TRUE\ (_ent gms((i 1)))))
		(_gen(_int TimingChecksOn -4 0 2119 \true\ (_ent((i 1)))))
		(_type(_int ~STRING~1248 0 2120(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 48 0 2120(_ent gms(_string \"*"\))))
		(_type(_int ~VitalDelayArrayType01{1~downto~0}~12 0 2121(_array -5((_dto i 1 i 0)))))
		(_gen(_int tipd_inclk 49 0 2121(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tipd_ena -5 0 2122(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_pfdena -5 0 2123(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_areset -5 0 2124(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_fbin -5 0 2125(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_scanclk -5 0 2126(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_scanclkena -5 0 2127(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_scandata -5 0 2128(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_configupdate -5 0 2129(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_clkswitch -5 0 2130(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_phaseupdown -5 0 2131(_ent(((ns 0))((ns 0))))))
		(_type(_int ~VitalDelayArrayType01{2~downto~0}~12 0 2132(_array -5((_dto i 2 i 0)))))
		(_gen(_int tipd_phasecounterselect 50 0 2132(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tipd_phasestep -5 0 2133(_ent(((ns 0))((ns 0))))))
		(_gen(_int tsetup_scandata_scanclk_noedge_negedge -6 0 2134 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_scandata_scanclk_noedge_negedge -6 0 2135 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_scanclkena_scanclk_noedge_negedge -6 0 2136 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_scanclkena_scanclk_noedge_negedge -6 0 2137 \0 ns\ (_ent((ns 0)))))
		(_type(_int ~STRING~1249 0 2138(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int use_vco_bypass 51 0 2138(_ent(_string \"false"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2143(_array -7((_dto i 1 i 0)))))
		(_port(_int inclk 52 0 2143(_ent(_in))))
		(_port(_int fbin -7 0 2144(_ent(_in((i 2))))))
		(_port(_int fbout -7 0 2145(_ent(_out))))
		(_port(_int clkswitch -7 0 2146(_ent(_in((i 2))))))
		(_port(_int areset -7 0 2147(_ent(_in((i 2))))))
		(_port(_int pfdena -7 0 2148(_ent(_in((i 3))))))
		(_port(_int scandata -7 0 2149(_ent(_in((i 2))))))
		(_port(_int scanclk -7 0 2150(_ent(_in((i 2))))))
		(_port(_int scanclkena -7 0 2151(_ent(_in((i 3))))))
		(_port(_int configupdate -7 0 2152(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 2153(_array -7((_dto i 4 i 0)))))
		(_port(_int clk 53 0 2153(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 2154(_array -7((_dto i 2 i 0)))))
		(_port(_int phasecounterselect 54 0 2154(_ent(_in(_string \"000"\)))))
		(_port(_int phaseupdown -7 0 2155(_ent(_in((i 2))))))
		(_port(_int phasestep -7 0 2156(_ent(_in((i 2))))))
		(_port(_int clkbad 52 0 2157(_ent(_out))))
		(_port(_int activeclock -7 0 2158(_ent(_out))))
		(_port(_int locked -7 0 2159(_ent(_out))))
		(_port(_int scandataout -7 0 2160(_ent(_out))))
		(_port(_int scandone -7 0 2161(_ent(_out))))
		(_port(_int phasedone -7 0 2162(_ent(_out))))
		(_port(_int vcooverrange -7 0 2163(_ent(_out))))
		(_port(_int vcounderrange -7 0 2164(_ent(_out))))
		(_type(_int int_array 0 2189(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STRING{1~to~6}~13 0 2190(_array -1((_to i 1 i 6)))))
		(_type(_int str_array 0 2190(_array 56((_uto i 0 i 2147483647)))))
		(_type(_int ~STRING{1~to~9}~13 0 2191(_array -1((_to i 1 i 9)))))
		(_type(_int str_array1 0 2191(_array 58((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 2192(_array -7((_uto i 0 i 2147483647)))))
		(_cnst(_int VCO_MIN_NO_DIVISION -2 0 2194(_arch gms(_code 64))))
		(_cnst(_int VCO_MAX_NO_DIVISION -2 0 2195(_arch gms(_code 65))))
		(_sig(_int i_vco_min -2 0 2198(_arch(_uni(_code 66)))))
		(_sig(_int i_vco_max -2 0 2199(_arch(_uni(_code 67)))))
		(_sig(_int i_vco_center -2 0 2200(_arch(_uni))))
		(_sig(_int i_pfd_min -2 0 2201(_arch(_uni))))
		(_sig(_int i_pfd_max -2 0 2202(_arch(_uni))))
		(_type(_int ~int_array{0~to~4}~13 0 2203(_array -2((_to i 0 i 4)))))
		(_sig(_int c_ph_val 61 0 2203(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_ph_val_tmp 61 0 2204(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_high_val 61 0 2205(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val 61 0 2206(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_initial_val 61 0 2207(_arch(_uni((_others(i 1)))))))
		(_type(_int ~str_array{0~to~4}~13 0 2208(_array 56((_to i 0 i 4)))))
		(_sig(_int c_mode_val 62 0 2208(_arch(_uni))))
		(_sig(_int clk_num 62 0 2209(_arch(_uni))))
		(_sig(_int c_high_val_old 61 0 2212(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val_old 61 0 2213(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_ph_val_old 61 0 2214(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_mode_val_old 62 0 2215(_arch(_uni))))
		(_sig(_int c_high_val_hold 61 0 2217(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val_hold 61 0 2218(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_ph_val_hold 61 0 2219(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_mode_val_hold 62 0 2220(_arch(_uni))))
		(_sig(_int sig_c_ph_val_tmp 61 0 2223(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_ph_val_orig 61 0 2224(_arch(_uni((_others(i 0)))))))
		(_sig(_int real_lock_high -2 0 2226(_arch(_uni((i 0))))))
		(_sig(_int i_clk4_counter -2 0 2227(_arch(_uni((i 4))))))
		(_sig(_int i_clk3_counter -2 0 2228(_arch(_uni((i 3))))))
		(_sig(_int i_clk2_counter -2 0 2229(_arch(_uni((i 2))))))
		(_sig(_int i_clk1_counter -2 0 2230(_arch(_uni((i 1))))))
		(_sig(_int i_clk0_counter -2 0 2231(_arch(_uni((i 0))))))
		(_sig(_int i_charge_pump_current -2 0 2232(_arch(_uni))))
		(_sig(_int i_loop_filter_r -2 0 2233(_arch(_uni))))
		(_cnst(_int SCAN_CHAIN -2 0 2238(_arch((i 144)))))
		(_cnst(_int GPP_SCAN_CHAIN -2 0 2239(_arch((i 234)))))
		(_cnst(_int FAST_SCAN_CHAIN -2 0 2240(_arch((i 180)))))
		(_type(_int ~str_array{4~downto~0}~13 0 2241(_array 56((_dto i 4 i 0)))))
		(_cnst(_int cntrs 63 0 2241(_arch(((_string \"    C4"\))((_string \"    C3"\))((_string \"    C2"\))((_string \"    C1"\))((_string \"    C0"\))))))
		(_type(_int ~str_array{0~to~3}~13 0 2242(_array 56((_to i 0 i 3)))))
		(_cnst(_int ss_cntrs 64 0 2242(_arch(((_string \"     M"\))((_string \"    M2"\))((_string \"     N"\))((_string \"    N2"\))))))
		(_type(_int ~int_array{0~to~3}~13 0 2244(_array -2((_to i 0 i 3)))))
		(_cnst(_int loop_filter_c_arr 65 0 2244(_arch(((i 0))((i 0))((i 0))((i 0))))))
		(_type(_int ~int_array{0~to~3}~134 0 2245(_array -2((_to i 0 i 3)))))
		(_cnst(_int fpll_loop_filter_c_arr 66 0 2245(_arch(((i 0))((i 0))((i 0))((i 0))))))
		(_type(_int ~int_array{0~to~15}~13 0 2246(_array -2((_to i 0 i 15)))))
		(_cnst(_int charge_pump_curr_arr 67 0 2246(_arch(((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))))))
		(_cnst(_int num_phase_taps -2 0 2248(_arch((i 8)))))
		(_sig(_int vcc -7 0 2251(_arch(_uni((i 3))))))
		(_sig(_int fbclk -7 0 2253(_arch(_uni)(_event))))
		(_sig(_int refclk -7 0 2254(_arch(_uni)(_event))))
		(_sig(_int vco_over -7 0 2255(_arch(_uni((i 2))))))
		(_sig(_int vco_under -7 0 2256(_arch(_uni((i 3))))))
		(_sig(_int pll_locked -4 0 2258(_arch(_uni((i 0))))))
		(_type(_int ~std_logic_array{0~to~4}~13 0 2261(_array -7((_to i 0 i 4)))))
		(_sig(_int c_clk 68 0 2261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 2262(_array -7((_dto i 7 i 0)))))
		(_sig(_int vco_out 69 0 2262(_arch(_uni((_others(i 2))))(_event))))
		(_sig(_int m_val -2 0 2265(_arch(_uni((i 1))))))
		(_sig(_int n_val -2 0 2266(_arch(_uni((i 1))))))
		(_sig(_int m_ph_val -2 0 2267(_arch(_uni((i 0))))))
		(_sig(_int m_ph_initial -2 0 2268(_arch(_uni((i 0))))))
		(_sig(_int m_ph_val_tmp -2 0 2269(_arch(_uni((i 0))))))
		(_sig(_int m_initial_val -2 0 2270(_arch(_uni(_code 68)))))
		(_type(_int ~STRING{1~to~6}~137 0 2272(_array -1((_to i 1 i 6)))))
		(_sig(_int m_mode_val 70 0 2272(_arch(_uni(_string \"      "\)))))
		(_sig(_int n_mode_val 70 0 2273(_arch(_uni(_string \"      "\)))))
		(_sig(_int lfc_val -2 0 2274(_arch(_uni((i 0))))))
		(_sig(_int vco_cur -2 0 2275(_arch(_uni(_code 69)))))
		(_sig(_int cp_curr_val -2 0 2276(_arch(_uni((i 0))))))
		(_type(_int ~STRING{1~to~2}~13 0 2277(_array -1((_to i 1 i 2)))))
		(_sig(_int lfr_val 71 0 2277(_arch(_uni(_string \"  "\)))))
		(_sig(_int cp_curr_old_bit_setting -2 0 2279(_arch(_uni(_code 70)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 2280(_array -7((_dto i 2 i 0)))))
		(_sig(_int cp_curr_val_bit_setting 72 0 2280(_arch(_uni((_others(i 2)))))))
		(_sig(_int lfr_old_bit_setting -2 0 2281(_arch(_uni(_code 71)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 2282(_array -7((_dto i 4 i 0)))))
		(_sig(_int lfr_val_bit_setting 73 0 2282(_arch(_uni((_others(i 2)))))))
		(_sig(_int lfc_old_bit_setting -2 0 2283(_arch(_uni(_code 72)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 2284(_array -7((_dto i 1 i 0)))))
		(_sig(_int lfc_val_bit_setting 74 0 2284(_arch(_uni((_others(i 2)))))))
		(_sig(_int pll_reconfig_display_full_setting -4 0 2286(_arch(_uni((i 0))))))
		(_sig(_int m_val_old -2 0 2288(_arch(_uni((i 1))))))
		(_sig(_int n_val_old -2 0 2289(_arch(_uni((i 1))))))
		(_sig(_int m_mode_val_old 70 0 2290(_arch(_uni(_string \"      "\)))))
		(_sig(_int n_mode_val_old 70 0 2291(_arch(_uni(_string \"      "\)))))
		(_sig(_int m_ph_val_old -2 0 2292(_arch(_uni((i 0))))))
		(_sig(_int lfc_old -2 0 2293(_arch(_uni((i 0))))))
		(_sig(_int vco_old -2 0 2294(_arch(_uni((i 0))))))
		(_sig(_int cp_curr_old -2 0 2295(_arch(_uni((i 0))))))
		(_sig(_int lfr_old 71 0 2296(_arch(_uni(_string \"  "\)))))
		(_sig(_int num_output_cntrs -2 0 2297(_arch(_uni((i 5))))))
		(_sig(_int scanclk_period -3 0 2298(_arch(_uni((ps 4607182418800017408))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~143}~13 0 2299(_array -7((_to i 0 i 143)))))
		(_sig(_int scan_data 75 0 2299(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 2302(_array -7((_to i 0 i 4)))))
		(_sig(_int clk_pfd 76 0 2302(_arch(_uni))))
		(_sig(_int clk0_tmp -7 0 2303(_arch(_uni))))
		(_sig(_int clk1_tmp -7 0 2304(_arch(_uni))))
		(_sig(_int clk2_tmp -7 0 2305(_arch(_uni))))
		(_sig(_int clk3_tmp -7 0 2306(_arch(_uni))))
		(_sig(_int clk4_tmp -7 0 2307(_arch(_uni))))
		(_sig(_int update_conf_latches -7 0 2309(_arch(_uni((i 2)))(_event))))
		(_sig(_int update_conf_latches_reg -7 0 2310(_arch(_uni((i 2))))))
		(_sig(_int clkin -7 0 2312(_arch(_uni((i 2))))))
		(_sig(_int gate_locked -7 0 2313(_arch(_uni((i 2))))))
		(_sig(_int pfd_locked -7 0 2314(_arch(_uni((i 2))))))
		(_sig(_int lock -7 0 2315(_arch(_uni((i 2)))(_event))))
		(_sig(_int about_to_lock -4 0 2316(_arch(_uni((i 0))))))
		(_sig(_int reconfig_err -4 0 2317(_arch(_uni((i 0))))))
		(_sig(_int inclk_c0 -7 0 2319(_arch(_uni)(_event))))
		(_sig(_int inclk_c1 -7 0 2320(_arch(_uni)(_event))))
		(_sig(_int inclk_c2 -7 0 2321(_arch(_uni))))
		(_sig(_int inclk_c3 -7 0 2322(_arch(_uni))))
		(_sig(_int inclk_c4 -7 0 2323(_arch(_uni))))
		(_sig(_int inclk_m -7 0 2324(_arch(_uni))))
		(_sig(_int devpor -7 0 2325(_arch(_uni))))
		(_sig(_int devclrn -7 0 2326(_arch(_uni))))
		(_sig(_int inclk0_ipd -7 0 2328(_arch(_uni)(_event)(_param_out))))
		(_sig(_int inclk1_ipd -7 0 2329(_arch(_uni)(_event)(_param_out))))
		(_sig(_int pfdena_ipd -7 0 2330(_arch(_uni)(_event)(_param_out))))
		(_sig(_int areset_ipd -7 0 2331(_arch(_uni)(_event)(_param_out))))
		(_sig(_int fbin_ipd -7 0 2332(_arch(_uni))))
		(_sig(_int scanclk_ipd -7 0 2333(_arch(_uni)(_event)(_param_out))))
		(_sig(_int scanclkena_ipd -7 0 2334(_arch(_uni)(_param_out))))
		(_sig(_int scanclkena_reg -7 0 2334(_arch(_uni))))
		(_sig(_int scandata_ipd -7 0 2335(_arch(_uni)(_param_out))))
		(_sig(_int clkswitch_ipd -7 0 2336(_arch(_uni)(_event)(_param_out))))
		(_sig(_int phasecounterselect_ipd 72 0 2337(_arch(_uni)(_param_out))))
		(_sig(_int phaseupdown_ipd -7 0 2338(_arch(_uni)(_param_out))))
		(_sig(_int phasestep_ipd -7 0 2339(_arch(_uni)(_event)(_param_out))))
		(_sig(_int configupdate_ipd -7 0 2340(_arch(_uni)(_param_out))))
		(_sig(_int sig_offset -3 0 2343(_arch(_uni((ps 0))))))
		(_sig(_int sig_refclk_time -3 0 2344(_arch(_uni((ps 0))))))
		(_sig(_int sig_fbclk_period -3 0 2345(_arch(_uni((ps 0))))))
		(_sig(_int sig_vco_period_was_phase_adjusted -4 0 2346(_arch(_uni((i 0))))))
		(_sig(_int sig_phase_adjust_was_scheduled -4 0 2347(_arch(_uni((i 0))))))
		(_sig(_int sig_stop_vco -7 0 2348(_arch(_uni((i 2))))))
		(_sig(_int sig_m_times_vco_period -3 0 2349(_arch(_uni((ps 0))))))
		(_sig(_int sig_new_m_times_vco_period -3 0 2350(_arch(_uni((ps 0))))))
		(_sig(_int sig_got_refclk_posedge -4 0 2351(_arch(_uni((i 0))))))
		(_sig(_int sig_got_fbclk_posedge -4 0 2352(_arch(_uni((i 0))))))
		(_sig(_int sig_got_second_refclk -4 0 2353(_arch(_uni((i 0))))))
		(_sig(_int m_delay -2 0 2355(_arch(_uni((i 0))))))
		(_sig(_int n_delay -2 0 2356(_arch(_uni((i 0))))))
		(_sig(_int inclk1_tmp -7 0 2358(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset_low -7 0 2361(_arch(_uni((i 2))))))
		(_sig(_int phasecounterselect_reg 72 0 2365(_arch(_uni))))
		(_sig(_int phaseupdown_reg -7 0 2367(_arch(_uni((i 2))))))
		(_sig(_int phasestep_reg -7 0 2368(_arch(_uni((i 2))))))
		(_sig(_int phasestep_high_count -2 0 2369(_arch(_uni((i 0))))))
		(_sig(_int update_phase -7 0 2370(_arch(_uni((i 2))))))
		(_sig(_int scandataout_tmp -7 0 2372(_arch(_uni((i 2))))))
		(_sig(_int scandata_in -7 0 2373(_arch(_uni((i 2))))))
		(_sig(_int scandata_out -7 0 2374(_arch(_uni((i 2))))))
		(_sig(_int scandone_tmp -7 0 2375(_arch(_uni((i 3)))(_event))))
		(_sig(_int initiate_reconfig -7 0 2376(_arch(_uni((i 2))))))
		(_sig(_int sig_refclk_period -3 0 2378(_arch(_uni(_code 73)))))
		(_sig(_int schedule_vco -7 0 2380(_arch(_uni((i 2)))(_event))))
		(_sig(_int areset_ena_sig -7 0 2382(_arch(_uni((i 2))))))
		(_sig(_int pll_in_test_mode -4 0 2383(_arch(_uni((i 0))))))
		(_sig(_int pll_has_just_been_reconfigured -4 0 2384(_arch(_uni((i 0))))))
		(_sig(_int inclk_c_from_vco 68 0 2386(_arch(_uni))))
		(_sig(_int inclk_m_from_vco -7 0 2388(_arch(_uni))))
		(_sig(_int inclk0_period -3 0 2390(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk0_period -3 0 2391(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk0_edge -3 0 2392(_arch(_uni((ps 0))))))
		(_sig(_int first_inclk0_edge_detect -7 0 2393(_arch(_uni((i 2))))))
		(_sig(_int inclk1_period -3 0 2394(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk1_period -3 0 2395(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk1_edge -3 0 2396(_arch(_uni((ps 0))))))
		(_sig(_int first_inclk1_edge_detect -7 0 2397(_arch(_uni((i 2))))))
		(_var(_int inclk0_period_tmp -3 0 2520(_prcs 5((ps 0)))))
		(_var(_int inclk1_period_tmp -3 0 2536(_prcs 6((ps 0)))))
		(_var(_int input_value -7 0 2550(_prcs 7((i 2)))))
		(_var(_int current_clock -2 0 2551(_prcs 7((i 0)))))
		(_var(_int clk0_count -2 0 2552(_prcs 7((i 0)))))
		(_var(_int clk1_count -2 0 2552(_prcs 7((i 0)))))
		(_var(_int clk0_is_bad -7 0 2553(_prcs 7((i 2)))))
		(_var(_int clk1_is_bad -7 0 2553(_prcs 7((i 2)))))
		(_var(_int primary_clk_is_bad -4 0 2554(_prcs 7((i 0)))))
		(_var(_int current_clk_is_bad -4 0 2555(_prcs 7((i 0)))))
		(_var(_int got_curr_clk_falling_edge_after_clkswitch -4 0 2556(_prcs 7((i 0)))))
		(_var(_int switch_over_count -2 0 2557(_prcs 7((i 0)))))
		(_var(_int active_clock -7 0 2558(_prcs 7((i 2)))))
		(_var(_int external_switch -4 0 2559(_prcs 7((i 0)))))
		(_var(_int diff_percent_period -2 0 2560(_prcs 7((i 0)))))
		(_var(_int buf -9 0 2561(_prcs 7)))
		(_var(_int switch_clock -4 0 2562(_prcs 7((i 0)))))
		(_var(_int c0_got_first_rising_edge -4 0 2824(_prcs 14((i 0)))))
		(_var(_int c0_count -2 0 2825(_prcs 14((i 2)))))
		(_var(_int c0_initial_count -2 0 2826(_prcs 14((i 1)))))
		(_var(_int c0_tmp -7 0 2827(_prcs 14((i 2)))))
		(_var(_int c1_tmp -7 0 2827(_prcs 14((i 2)))))
		(_var(_int c1_got_first_rising_edge -4 0 2828(_prcs 14((i 0)))))
		(_var(_int c1_count -2 0 2829(_prcs 14((i 2)))))
		(_var(_int c1_initial_count -2 0 2830(_prcs 14((i 1)))))
		(_var(_int buf -9 0 2895(_prcs 16)))
		(_var(_int init -4 0 3021(_prcs 18((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 3022(_array -7((_dto i 7 i 0)))))
		(_var(_int low 77 0 3022(_prcs 18)))
		(_var(_int high 77 0 3022(_prcs 18)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 3023(_array -7((_dto i 3 i 0)))))
		(_var(_int low_fast 78 0 3023(_prcs 18)))
		(_var(_int high_fast 78 0 3023(_prcs 18)))
		(_type(_int ~STRING{1~to~6}~1314 0 3024(_array -1((_to i 1 i 6)))))
		(_var(_int mode 79 0 3024(_prcs 18(_string \"bypass"\))))
		(_var(_int is_error -4 0 3025(_prcs 18((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 3026(_array -7((_dto i 8 i 0)))))
		(_var(_int m_tmp 80 0 3026(_prcs 18)))
		(_var(_int n_tmp 80 0 3026(_prcs 18)))
		(_type(_int ~STRING{1~to~2}~1316 0 3027(_array -1((_to i 1 i 2)))))
		(_var(_int lfr_val_tmp 81 0 3027(_prcs 18(_string \"  "\))))
		(_type(_int ~int_array{0~to~4}~1318 0 3029(_array -2((_to i 0 i 4)))))
		(_var(_int c_high_val_tmp 82 0 3029(_prcs 18((_others(i 1))))))
		(_var(_int c_hval 82 0 3029(_prcs 18((_others(i 1))))))
		(_type(_int ~int_array{0~to~4}~1320 0 3030(_array -2((_to i 0 i 4)))))
		(_var(_int c_low_val_tmp 83 0 3030(_prcs 18((_others(i 1))))))
		(_var(_int c_lval 83 0 3030(_prcs 18((_others(i 1))))))
		(_type(_int ~str_array{0~to~4}~1322 0 3031(_array 56((_to i 0 i 4)))))
		(_var(_int c_mode_val_tmp 84 0 3031(_prcs 18)))
		(_var(_int m_val_tmp -2 0 3032(_prcs 18((i 0)))))
		(_var(_int c0_rising_edge_transfer_done -4 0 3033(_prcs 18((i 0)))))
		(_var(_int c1_rising_edge_transfer_done -4 0 3034(_prcs 18((i 0)))))
		(_var(_int c2_rising_edge_transfer_done -4 0 3035(_prcs 18((i 0)))))
		(_var(_int c3_rising_edge_transfer_done -4 0 3036(_prcs 18((i 0)))))
		(_var(_int c4_rising_edge_transfer_done -4 0 3037(_prcs 18((i 0)))))
		(_var(_int i_clk0_mult_by -2 0 3040(_prcs 18((i 1)))))
		(_var(_int i_clk0_div_by -2 0 3041(_prcs 18((i 1)))))
		(_var(_int i_clk1_mult_by -2 0 3042(_prcs 18((i 1)))))
		(_var(_int i_clk1_div_by -2 0 3043(_prcs 18((i 1)))))
		(_var(_int i_clk2_mult_by -2 0 3044(_prcs 18((i 1)))))
		(_var(_int i_clk2_div_by -2 0 3045(_prcs 18((i 1)))))
		(_var(_int i_clk3_mult_by -2 0 3046(_prcs 18((i 1)))))
		(_var(_int i_clk3_div_by -2 0 3047(_prcs 18((i 1)))))
		(_var(_int i_clk4_mult_by -2 0 3048(_prcs 18((i 1)))))
		(_var(_int i_clk4_div_by -2 0 3049(_prcs 18((i 1)))))
		(_var(_int max_d_value -2 0 3050(_prcs 18((i 1)))))
		(_var(_int new_multiplier -2 0 3051(_prcs 18((i 1)))))
		(_var(_int i_clk0_phase_shift -2 0 3054(_prcs 18((i 1)))))
		(_var(_int i_clk1_phase_shift -2 0 3055(_prcs 18((i 1)))))
		(_var(_int i_clk2_phase_shift -2 0 3056(_prcs 18((i 1)))))
		(_var(_int max_neg_abs -2 0 3060(_prcs 18((i 0)))))
		(_var(_int i_m_initial -2 0 3061(_prcs 18)))
		(_var(_int i_m -2 0 3062(_prcs 18((i 1)))))
		(_var(_int i_n -2 0 3063(_prcs 18((i 1)))))
		(_type(_int ~int_array{0~to~4}~1324 0 3064(_array -2((_to i 0 i 4)))))
		(_var(_int i_c_high 85 0 3064(_prcs 18)))
		(_type(_int ~int_array{0~to~4}~1326 0 3065(_array -2((_to i 0 i 4)))))
		(_var(_int i_c_low 86 0 3065(_prcs 18)))
		(_type(_int ~int_array{0~to~4}~1328 0 3066(_array -2((_to i 0 i 4)))))
		(_var(_int i_c_initial 87 0 3066(_prcs 18)))
		(_type(_int ~int_array{0~to~4}~1330 0 3067(_array -2((_to i 0 i 4)))))
		(_var(_int i_c_ph 88 0 3067(_prcs 18)))
		(_type(_int ~str_array{0~to~4}~1332 0 3068(_array 56((_to i 0 i 4)))))
		(_var(_int i_c_mode 89 0 3068(_prcs 18)))
		(_var(_int i_m_ph -2 0 3069(_prcs 18)))
		(_var(_int output_count -2 0 3070(_prcs 18)))
		(_var(_int new_divisor -2 0 3071(_prcs 18)))
		(_type(_int ~STRING{1~to~6}~1334 0 3073(_array -1((_to i 1 i 6)))))
		(_var(_int clk0_cntr 90 0 3073(_prcs 18(_string \"    c0"\))))
		(_type(_int ~STRING{1~to~6}~1336 0 3074(_array -1((_to i 1 i 6)))))
		(_var(_int clk1_cntr 91 0 3074(_prcs 18(_string \"    c1"\))))
		(_type(_int ~STRING{1~to~6}~1338 0 3075(_array -1((_to i 1 i 6)))))
		(_var(_int clk2_cntr 92 0 3075(_prcs 18(_string \"    c2"\))))
		(_type(_int ~STRING{1~to~6}~1340 0 3076(_array -1((_to i 1 i 6)))))
		(_var(_int clk3_cntr 93 0 3076(_prcs 18(_string \"    c3"\))))
		(_type(_int ~STRING{1~to~6}~1342 0 3077(_array -1((_to i 1 i 6)))))
		(_var(_int clk4_cntr 94 0 3077(_prcs 18(_string \"    c4"\))))
		(_type(_int ~STRING{1~to~2}~1344 0 3079(_array -1((_to i 1 i 2)))))
		(_var(_int fbk_cntr 95 0 3079(_prcs 18)))
		(_var(_int fbk_cntr_index -2 0 3080(_prcs 18)))
		(_var(_int start_bit -2 0 3081(_prcs 18)))
		(_var(_int quiet_time -3 0 3082(_prcs 18((ps 0)))))
		(_var(_int slowest_clk_old -3 0 3083(_prcs 18((ps 0)))))
		(_var(_int slowest_clk_new -3 0 3084(_prcs 18((ps 0)))))
		(_var(_int i -2 0 3086(_prcs 18((i 0)))))
		(_var(_int j -2 0 3087(_prcs 18((i 0)))))
		(_var(_int scanread_active_edge -3 0 3088(_prcs 18((ps 0)))))
		(_var(_int got_first_scanclk -4 0 3089(_prcs 18((i 0)))))
		(_var(_int scanclk_last_rising_edge -3 0 3090(_prcs 18((ps 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~143}~1346 0 3091(_array -7((_to i 0 i 143)))))
		(_var(_int current_scan_data 96 0 3091(_prcs 18((_others(i 2))))))
		(_var(_int index -2 0 3093(_prcs 18((i 0)))))
		(_var(_int Tviol_scandata_scanclk -8 0 3094(_prcs 18((i 2)))))
		(_var(_int TimingData_scandata_scanclk -15 0 3095(_prcs 18(_code 74))))
		(_var(_int Tviol_scanclkena_scanclk -8 0 3096(_prcs 18((i 2)))))
		(_var(_int TimingData_scanclkena_scanclk -15 0 3097(_prcs 18(_code 75))))
		(_var(_int scan_chain_length -2 0 3098(_prcs 18((i 234)))))
		(_var(_int tmp_rem -2 0 3099(_prcs 18((i 0)))))
		(_var(_int scanclk_cycles -2 0 3100(_prcs 18((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 3101(_array -7((_dto i 1 i 0)))))
		(_var(_int lfc_tmp 97 0 3101(_prcs 18)))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 3102(_array -7((_dto i 5 i 0)))))
		(_var(_int lfr_tmp 98 0 3102(_prcs 18)))
		(_var(_int lfr_int -2 0 3103(_prcs 18((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1350 0 3105(_array -7((_dto i 7 i 0)))))
		(_var(_int n_hi 99 0 3105(_prcs 18)))
		(_var(_int n_lo 99 0 3105(_prcs 18)))
		(_var(_int m_hi 99 0 3105(_prcs 18)))
		(_var(_int m_lo 99 0 3105(_prcs 18)))
		(_var(_int buf -9 0 3106(_prcs 18)))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 3107(_array -7((_to i 0 i 1)))))
		(_var(_int buf_scan_data 100 0 3107(_prcs 18((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 3108(_array -7((_to i 0 i 2)))))
		(_var(_int buf_scan_data_2 101 0 3108(_prcs 18((_others(i 2))))))
		(_type(_int ~STRING{1~to~6}~1352 0 3111(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1354 0 3112(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1356 0 3113(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1358 0 3114(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1360 0 3115(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1362 0 3116(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1364 0 3117(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1366 0 3118(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1368 0 3119(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1370 0 3120(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1372 0 3111(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1374 0 3112(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1376 0 3113(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1378 0 3114(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1380 0 3115(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1382 0 3116(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1384 0 3117(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1386 0 3118(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1388 0 3119(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1390 0 3120(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1392 0 3180(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1394 0 3238(_array -1((_to i 1 i 6)))))
		(_var(_int i -2 0 3993(_prcs 19((i 0)))))
		(_var(_int c_ph -2 0 3994(_prcs 19((i 0)))))
		(_var(_int m_ph -2 0 3995(_prcs 19((i 0)))))
		(_var(_int select_counter -2 0 3996(_prcs 19((i 0)))))
		(_var(_int sched_time -3 0 4076(_prcs 21((ps 0)))))
		(_type(_int time_array 0 4078(_array -3((_to i 0 i 7)))))
		(_var(_int init -4 0 4079(_prcs 21((i 1)))))
		(_var(_int refclk_period -3 0 4080(_prcs 21)))
		(_var(_int m_times_vco_period -3 0 4081(_prcs 21)))
		(_var(_int new_m_times_vco_period -3 0 4082(_prcs 21)))
		(_var(_int phase_shift 124 0 4084(_prcs 21((_others(ps 0))))))
		(_var(_int last_phase_shift 124 0 4085(_prcs 21((_others(ps 0))))))
		(_var(_int l_index -2 0 4087(_prcs 21((i 1)))))
		(_var(_int cycle_to_adjust -2 0 4088(_prcs 21((i 0)))))
		(_var(_int stop_vco -4 0 4090(_prcs 21((i 0)))))
		(_var(_int locked_tmp -7 0 4092(_prcs 21((i 2)))))
		(_var(_int pll_is_locked -4 0 4093(_prcs 21((i 0)))))
		(_var(_int cycles_pfd_low -2 0 4094(_prcs 21((i 0)))))
		(_var(_int cycles_pfd_high -2 0 4095(_prcs 21((i 0)))))
		(_var(_int cycles_to_lock -2 0 4096(_prcs 21((i 0)))))
		(_var(_int cycles_to_unlock -2 0 4097(_prcs 21((i 0)))))
		(_var(_int got_first_refclk -4 0 4099(_prcs 21((i 0)))))
		(_var(_int got_second_refclk -4 0 4100(_prcs 21((i 0)))))
		(_var(_int got_first_fbclk -4 0 4101(_prcs 21((i 0)))))
		(_var(_int refclk_time -3 0 4103(_prcs 21((ps 0)))))
		(_var(_int fbclk_time -3 0 4104(_prcs 21((ps 0)))))
		(_var(_int first_fbclk_time -3 0 4105(_prcs 21((ps 0)))))
		(_var(_int fbclk_period -3 0 4107(_prcs 21((ps 0)))))
		(_var(_int first_schedule -4 0 4109(_prcs 21((i 1)))))
		(_var(_int vco_val -7 0 4111(_prcs 21((i 2)))))
		(_var(_int vco_period_was_phase_adjusted -4 0 4112(_prcs 21((i 0)))))
		(_var(_int phase_adjust_was_scheduled -4 0 4113(_prcs 21((i 0)))))
		(_var(_int loop_xplier -2 0 4115(_prcs 21)))
		(_var(_int loop_initial -2 0 4116(_prcs 21((i 0)))))
		(_var(_int loop_ph -2 0 4117(_prcs 21((i 0)))))
		(_var(_int loop_time_delay -2 0 4118(_prcs 21((i 0)))))
		(_var(_int initial_delay -3 0 4120(_prcs 21((ps 0)))))
		(_var(_int vco_per -3 0 4121(_prcs 21)))
		(_var(_int tmp_rem -2 0 4122(_prcs 21)))
		(_var(_int my_rem -2 0 4123(_prcs 21)))
		(_var(_int fbk_phase -2 0 4124(_prcs 21((i 0)))))
		(_var(_int pull_back_M -2 0 4126(_prcs 21((i 0)))))
		(_var(_int total_pull_back -2 0 4127(_prcs 21((i 0)))))
		(_var(_int fbk_delay -2 0 4128(_prcs 21((i 0)))))
		(_var(_int offset -3 0 4130(_prcs 21((ps 0)))))
		(_var(_int tmp_vco_per -2 0 4132(_prcs 21((i 0)))))
		(_var(_int high_time -3 0 4133(_prcs 21)))
		(_var(_int low_time -3 0 4134(_prcs 21)))
		(_var(_int got_refclk_posedge -4 0 4136(_prcs 21((i 0)))))
		(_var(_int got_fbclk_posedge -4 0 4137(_prcs 21((i 0)))))
		(_var(_int inclk_out_of_range -4 0 4138(_prcs 21((i 0)))))
		(_var(_int no_warn -4 0 4139(_prcs 21((i 0)))))
		(_var(_int ext_fbk_cntr_modulus -2 0 4141(_prcs 21((i 1)))))
		(_var(_int init_clks -4 0 4142(_prcs 21((i 1)))))
		(_var(_int pll_is_in_reset -4 0 4143(_prcs 21((i 0)))))
		(_var(_int buf -9 0 4144(_prcs 21)))
		(_prcs
			(line__2492(_arch 14 0 2492(_assignment(_trgt(110))(_sens(53)(54)(158)))))
			(line__2496(_arch 15 0 2496(_assignment(_trgt(154))(_sens(116)(132)))))
			(line__2499(_arch 16 0 2499(_assignment(_trgt(155)))))
			(line__2504(_arch 17 0 2504(_assignment(_trgt(44)))))
			(line__2516(_arch 18 0 2516(_assignment(_alias((inclk1_tmp)(inclk1_ipd)))(_simpleassign BUF)(_trgt(140))(_sens(114)))))
			(line__2519(_arch 19 0 2519(_prcs(_trgt(159)(160)(161)(162))(_sens(113))(_read(159)(161)(162)))))
			(line__2535(_arch 20 0 2535(_prcs(_trgt(163)(164)(165)(166))(_sens(114))(_read(163)(165)(166)))))
			(line__2549(_arch 21 0 2549(_prcs(_simple)(_trgt(14(1))(14(0))(15)(99))(_sens(113)(122)(140))(_mon)(_read(116)(159)(163)))))
			(line__2722(_arch 22 0 2722(_assignment(_trgt(105))(_sens(53)(54)(157(0))))))
			(line__2738(_arch 23 0 2738(_assignment(_trgt(106))(_sens(53)(54)(58(0))(157(1))))))
			(line__2755(_arch 24 0 2755(_assignment(_trgt(107))(_sens(53)(54)(58(1))(157(2))))))
			(line__2772(_arch 25 0 2772(_assignment(_trgt(108))(_sens(53)(54)(58(2))(157(3))))))
			(line__2788(_arch 26 0 2788(_assignment(_trgt(109))(_sens(53)(54)(58(3))(157(4))))))
			(line__2814(_arch 27 0 2814(_prcs(_simple)(_trgt(156))(_sens(102)(150)))))
			(line__2823(_arch 28 0 2823(_prcs(_simple)(_sens(105)(106)(116)(132))(_read(29(1))(29(0))(30(1))(30(0))(31(1))(31(0))))))
			(line__2890(_arch 29 0 2890(_assignment(_trgt(16))(_sens(101)(102)))))
			(line__2894(_arch 30 0 2894(_prcs(_simple)(_trgt(72)(74)(76))(_sens(150))(_mon)(_read(27)(29)(30)(32)(33)(34)(35)(36)(37)(60)(61)(62)(68)(69)(70)(71)(72)(73)(74)(75)(76)(77)(78)(79)(80)(83)(84)(85)(86)(87)(88)(104)))))
			(line__3017(_arch 31 0 3017(_assignment(_alias((update_conf_latches)(configupdate_ipd)))(_simpleassign BUF)(_trgt(97))(_sens(126)))))
			(line__3020(_arch 32 0 3020(_prcs(_simple)(_trgt(22)(23)(27)(29(4))(29(3))(29(2))(29(1))(29(0))(29)(30(4))(30(3))(30(2))(30(1))(30(0))(30)(31)(32(4))(32(3))(32(2))(32(1))(32(0))(32)(33(0))(33(1))(33(2))(33(3))(33(4))(34)(35)(37)(38)(39)(41)(43)(45)(46)(47)(48)(49)(60)(61)(62)(63)(65)(66)(67)(68)(69)(70)(71)(73)(75)(77)(79)(80)(81)(82)(84)(85)(86)(87)(88)(89)(90(0))(90)(98)(104)(120)(148)(149)(150)(151)(157)(158))(_sens(53)(58(4))(58(3))(58(2))(58(1))(58(0))(59)(97)(116)(118)(150))(_mon)(_read(27)(28)(29)(30)(32)(60)(61)(62)(64)(66)(67)(68)(69)(70)(71)(88)(89)(90)(98)(119)(120)(121)(146)(147)(148)(151)))))
			(line__3992(_arch 33 0 3992(_prcs(_simple)(_trgt(28)(64)(142)(143)(144)(145)(146))(_sens(116)(118)(125))(_read(27)(43)(62)(63)(88)(89)(123)(124)(144)(145)(146)))))
			(line__4073(_arch 34 0 4073(_assignment(_alias((scandataout_tmp)(scan_data(142))))(_simpleassign BUF)(_trgt(147))(_sens(90(142))))))
			(line__4075(_arch 35 0 4075(_prcs(_simple)(_trgt(55)(56)(57)(59)(101)(102)(132)(138)(152)(153))(_sens(53)(54)(115)(116)(153))(_mon)(_read(22)(23)(44)(60)(61)(62)(65)(101)(104)(156)))))
			(line__4569(_arch 36 0 4569(_assignment(_trgt(92))(_sens(49)(58)))))
			(line__4570(_arch 37 0 4570(_assignment(_trgt(91(0)))(_sens(92)(101)))))
			(line__4571(_arch 38 0 4571(_assignment(_trgt(10(0)))(_sens(57)(91(0))(92)(104)(116)(155)))))
			(line__4575(_arch 39 0 4575(_assignment(_trgt(93))(_sens(48)(58)))))
			(line__4576(_arch 40 0 4576(_assignment(_trgt(91(1)))(_sens(93)(101)))))
			(line__4577(_arch 41 0 4577(_assignment(_trgt(10(1)))(_sens(57)(91(1))(93)(104)(116)(155)))))
			(line__4580(_arch 42 0 4580(_assignment(_trgt(94))(_sens(47)(58)))))
			(line__4581(_arch 43 0 4581(_assignment(_trgt(91(2)))(_sens(94)(101)))))
			(line__4582(_arch 44 0 4582(_assignment(_trgt(10(2)))(_sens(57)(91(2))(94)(104)(116)(155)))))
			(line__4585(_arch 45 0 4585(_assignment(_trgt(95))(_sens(46)(58)))))
			(line__4586(_arch 46 0 4586(_assignment(_trgt(91(3)))(_sens(95)(101)))))
			(line__4587(_arch 47 0 4587(_assignment(_trgt(10(3)))(_sens(57)(91(3))(95)(104)(116)(155)))))
			(line__4590(_arch 48 0 4590(_assignment(_trgt(96))(_sens(45)(58)))))
			(line__4591(_arch 49 0 4591(_assignment(_trgt(91(4)))(_sens(96)(101)))))
			(line__4592(_arch 50 0 4592(_assignment(_trgt(10(4)))(_sens(57)(91(4))(96)(104)(116)(155)))))
			(line__4606(_arch 51 0 4606(_assignment(_alias((scandataout)(scandata_out)))(_simpleassign BUF)(_trgt(17))(_sens(149)))))
			(line__4607(_arch 52 0 4607(_assignment(_alias((scandone)(scandone_tmp)))(_simpleassign "not")(_trgt(18))(_sens(150)))))
			(line__4608(_arch 53 0 4608(_assignment(_alias((phasedone)(update_phase)))(_simpleassign "not")(_trgt(19))(_sens(146)))))
			(line__4609(_arch 54 0 4609(_assignment(_trgt(20))(_sens(55)))))
			(line__4610(_arch 55 0 4610(_assignment(_trgt(21))(_sens(56)))))
			(line__4611(_arch 56 0 4611(_assignment(_alias((fbout)(fbclk)))(_simpleassign BUF)(_trgt(2))(_sens(53)))))
		)
		(_subprogram
			(_int get_vco_min_no_division 57 0 2171(_arch(_func -2 -2)))
			(_int get_vco_max_no_division 58 0 2180(_arch(_func -2 -2)))
			(_int slowest_clk 59 0 3110(_arch(_func)))
			(_int int2bin 60 0 3164(_arch(_func)))
			(_int extract_cntr_string 61 0 3179(_arch(_func -10 -10)))
			(_int extract_cntr_index 62 0 3210(_arch(_func -2 -10)))
			(_int output_cntr_num 63 0 3237(_arch(_func -10 -10)))
			(_ext VitalWireDelay(2 11))
			(_ext WRITE(4 24))
			(_ext WRITELINE(4 17))
			(_ext WRITE(4 22))
			(_ext find_simple_integer_fraction(5 0))
			(_ext find_m_and_n_4_manual_phase(5 1))
			(_ext VitalSetupHoldCheck(2 14))
			(_ext alt_conv_integer(1 2))
			(_ext lcm(5 5))
			(_ext str2int(5 18))
			(_ext maxnegabs(5 11))
			(_ext get_phase_degree(5 13))
			(_ext counter_ph(5 15))
			(_ext ph_adjust(5 16))
			(_ext output_counter_value(5 6))
			(_ext counter_high(5 8))
			(_ext counter_low(5 9))
			(_ext counter_initial(5 14))
			(_ext counter_mode(5 7))
			(_ext translate_string(5 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(1 DefMsgOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(1 DefXOnChecks)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType(2 VitalDelayType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefSetupHoldCnst(1 DefSetupHoldCnst)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext std.TEXTIO.LINE(4 LINE)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.SIDE(4 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(4 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(4 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(4 OUTPUT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(3 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.VITAL_Timing.VitalTimingDataType(2 VitalTimingDataType)))
		(_type(_ext ieee.std_logic_1164.X01(3 X01)))
		(_type(_ext ieee.VITAL_Timing.VitalEdgeSymbolType(2 VitalEdgeSymbolType)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
	)
	(_part (59(0))(59(1))(59(2))(59(3))(59(4))(59(5))(59(6))(59(7))
	)
	(_split (27)(31)(29)(30)(32)(43)(38)(39)(41)(34)(35)(37)(157)(90)(28)(59)
	)
	(_use(std(standard))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(std_logic_1164))(std(TEXTIO))(.(cycloneive_pllpack))(ieee(VITAL_Primitives)))
	(_static
		(28271)
		(1970168173 27745)
		(1869903201)
		(6710895)
		(1852989783 543649385 1750343738 1852383333 544503152 1668246627 1919295595 1702195557 1701405550 1886593139 1718182757 543450473 544370534 543516788 1667592307 1701406313 1280319588 1918967884 1869881445 1634082927 1885413490 544502369 544370534 1869903201 1769435949 761815924 1919252079 1634035232 1701999988 544175136 1802661751 1869770784 1819436400 1344286329 1935762796 1634541669 1931502955 543519349 1952540788 1701344288 1869374240 1713400675 1970365810 1768124005 1629516645 840983922 1701847088 1852138354 1885413492 544502369 544370534 1920102243 544498533 1668183398 1852795252 1953066081 11897)
		(541871184 1919968594 1634887535 1852403053 1868767335 1701605485 543450484 1752459639 1701344288 1819239968 1769434988 1981835118 1702194273 1445470323 1702194273 1852383347 1918988320 1752460897 1936028517 1684957472 1952539497 1635131493 1936029036 1717920288 543519343 1919968626 1634887535 1852403053 975186279)
		(538976288 1869422670 1970042212 540876915)
		(2107424)
		(10528)
		(538976288 1869422669 1970042212 540876915)
		(538976288 1752178765 1885434975 2112800)
		(2112032)
		(538982944 1734961184 540876904)
		(10272)
		(8233)
		(538979360 2003790880 2112800)
		(538979360 1685024032 540876901)
		(538979360 1634234400 1948280179 1025536097 32)
		(538976288 1918986307 1344300391 544238965 1920103747 544501349 692155688 2112800)
		(2107680)
		(538976288 1886351180 1818838560 544367988 1634754883 1869900131 1881677938 1025517894 32)
		(538976288 1886351180 1818838560 544367988 1769170258 1919906931 1867196448 539585896 8253)
		(538976288 1599030102 1953722192 1633899359 1025533292 32)
		(538976288 1918986307 1344300391 544238965 1920103747 544501349 1768040480 1702043764 1852404852 1025517927 32)
		(538976288 1886351180 1818838560 544367988 1634754883 1869900131 1646796914 1931506793 1769239653 539584366 2112800)
		(538976288 1886351180 1818838560 544367988 1769170258 1919906931 1768040480 1702043764 1852404852 538978663 8253)
		(1869771333 1998615410 543519333 1868787301 1702129269 543450482 1769108836 1344300910 1914719308 1869770853 1835102823 1735289197 1817190446 1702060389 1717924384 1948283493 1919230063 796028786 1852989815 543649385 1936942445 1936025441 1868718368 3040630)
		(538976288 13411)
		(538976288 13155)
		(538976288 12899)
		(538976288 12643)
		(538976288 12387)
		(1970168173 1885301857 1702060392)
		(1937075829 25701)
		(1953718630)
		(1935963756)
		(1952867692 1734963807 29800)
		(1935963756 7040099)
		(1685482598 115)
		(1634761058 29555)
		(538976288 8224)
		(541871184 1919968594 1634887535 1852403053 1850286183 1634301033 6579572)
		(33686018 2)
		(12338)
		(33751554 2)
		(13873)
		(33686019 2)
		(12849)
		(33751555 2)
		(14384)
		(33686275 2)
		(13872)
		(50463491 3)
		(13360)
		(33751811 2)
		(12848)
		(12592)
		(1864376352 25700)
		(1986338848 28261)
		(33686018 33686018 3)
		(1935754784 1280319604 1752375372 1684829551 543515168 1718513507 1920296809 1713398885 891318895 539305264 2037675364 1668899616 1864394092 779709550 544098592 1936287860 1935762208 1752440933 1229463653 1629505607 1277191278 1830836047 1819632751 1919950953 1634887535 1684368749 1818851104 1701978220 1953265011 544106784 1969496161 1663072628 1701602169 1752461088 1948283493 544104808 623194165 1752637484 543712105 1763734377 1734700140 539913313 1868784978 1734960750 1952543349 544108393 544825709 544501614 1802661751)
		(1852989783 543649385 1750343738 541925477 1853189987 544367988 1948280431 2123112)
		(33686018 33686018)
		(33686019 33686018)
		(1852989783 543649385 1750343738 541991013 1853189987 544367988 1948280431 2123112)
		(1851876211 1635017060)
		(1851876211 7040099)
		(1668899631 1701736300 1600484969 7105648)
		(1851876211 1701538915 24942)
		(197379)
		(131586)
		(197122)
		(1280069664 1935767328 1936028192 29797)
		(1768778100 26478)
		(1280069664 1668246560 543450475 1948282473 544502629 1701080941 544108320 541345360 1650552421 1629513068 1919251315 1852795252 46)
		(1280069664 1936682016 1869357172 1763732323 1702109294 1830843507 543515759 1344302703 1696613446 1818386798 1701060709 1936941357 1769239141 3042927)
		(1280069664 2036428064 1936682016 1869357157 27491)
		(1970302537 1818435700 543908719 1902473830 1936269358 1702260512 1129717874 1634869327 778397550 32)
		(1970302537 1818435700 543908719 1902473830 1936269358 1684960544 1444967013 1914720067 1701277281 8238)
		(1280069664 1936682016 1869357172 3042147)
		(1280069664 2036428064 1953459744 1668246560 1344286315 1935762796 1937055845 1752440933 1868767333 1667592818 1919295604 1702195557 779707246)
		(1886275872 1663071349 1801678700 1701996064 1763716721 1869488243 1769414772 1852401780 1329813024 1851879968 975201639 32)
		(1280069664 1936682016 1869357172 1679846243 1948280181 1869357167 1864397683 1852383334 544503152 1668246627 1919885419 1701344288 1886284064 1663071349 1801678700 544434464 544501614 1702126948 1684370531 1953068832 544106856 543516788 1869376609 543450487 1701669236 1634887200 3040621)
		(1634036816 1914725747 1948282485 1852403049 1769152615 1634497901 1852795252 544175136 1667590243 1752637547 1701344357 1752440946 1852383333 544503152 1668246627 1936269419 1701867296 1769234802 1998612334 1768453225 1752440942 1970479205 1919905904 543450484 542065494 1735287154 1919885413 1953459744 46)
		(1280069664 1668246560 543450475 1763733364 1836016494 543649385 1668246627 107)
		(1162102352 1679835470 1936941413 1702130277 11876)
		(1864376352 26214)
		(12387)
		(12643)
		(12899)
		(13155)
		(13411)
		(13667)
		(538976288 13667)
		(13923)
		(538976288 13923)
		(14179)
		(538976288 14179)
		(14435)
		(538976288 14435)
		(14691)
		(538976288 14691)
		(1818435616 12395)
		(1818435616 12651)
		(1818435616 12907)
		(1818435616 13163)
		(1818435616 13419)
		(1818435616 13675)
		(1818435616 13931)
		(1818435616 14187)
		(1818435616 14443)
		(1818435616 14699)
	)
	(_model . vital_pll 76 -1)
)
V 000055 55 8821          1711905769486 vital_lcell_ff
(_unit VHDL(cycloneive_ff 0 4629(vital_lcell_ff 0 4680))
	(_version vef)
	(_time 1711905769487 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 6c6a6a6d363b3b7a3f6b386d2936386a656b6a6a69693a)
	(_coverage d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1711905769473)
	)
	(_vital vital_level0)
	(_comp
		(cycloneive_and1
			(_object
				(_gen(_int XOn -5 0 4695(_ent((i 0)))))
				(_gen(_int MsgOn -5 0 4696(_ent((i 0)))))
				(_gen(_int tpd_IN1_Y -4 0 4697(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_IN1 -4 0 4698(_ent(((ns 0))((ns 0))))))
				(_port(_int Y -6 0 4701(_ent (_out))))
				(_port(_int IN1 -6 0 4702(_ent (_in))))
			)
		)
	)
	(_inst ddelaybuffer 0 4708(_comp cycloneive_and1)
		(_port
			((Y)(d_dly))
			((IN1)(d_ipd))
		)
		(_use(_ent . cycloneive_and1)
			(_gen
				((XOn)((i 0)))
				((tpd_IN1_Y)(((ns 0))((ns 0))))
				((tipd_IN1)(((ns 0))((ns 0))))
			)
		)
	)
	(_inst asdatadelaybuffer 0 4712(_comp cycloneive_and1)
		(_port
			((Y)(asdata_dly))
			((IN1)(asdata_ipd))
		)
		(_use(_ent . cycloneive_and1)
			(_gen
				((XOn)((i 0)))
				((tpd_IN1_Y)(((ns 0))((ns 0))))
				((tipd_IN1)(((ns 0))((ns 0))))
			)
		)
	)
	(_inst asdatadelaybuffer1 0 4716(_comp cycloneive_and1)
		(_port
			((Y)(asdata_dly1))
			((IN1)(asdata_dly))
		)
		(_use(_ent . cycloneive_and1)
			(_gen
				((XOn)((i 0)))
				((tpd_IN1_Y)(((ns 0))((ns 0))))
				((tipd_IN1)(((ns 0))((ns 0))))
			)
		)
	)
	(_block WireDelay 0 4724
		(_object
			(_prcs
				(line__4726(_arch 0 0 4726(_procedure_call(_trgt(11))(_sens(1)))))
				(line__4727(_arch 1 0 4727(_procedure_call(_trgt(12))(_sens(0)))))
				(line__4728(_arch 2 0 4728(_procedure_call(_trgt(14))(_sens(7)))))
				(line__4729(_arch 3 0 4729(_procedure_call(_trgt(17))(_sens(4)))))
				(line__4730(_arch 4 0 4730(_procedure_call(_trgt(18))(_sens(5)))))
				(line__4731(_arch 5 0 4731(_procedure_call(_trgt(19))(_sens(2)))))
				(line__4732(_arch 6 0 4732(_procedure_call(_trgt(20))(_sens(3)))))
				(line__4733(_arch 7 0 4733(_procedure_call(_trgt(21))(_sens(6)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 4631(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int power_up 0 0 4631(_ent gms(_string \"low"\))))
		(_type(_int ~STRING~121 0 4632(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int x_on_violation 1 0 4632(_ent(_string \"on"\))))
		(_type(_int ~STRING~122 0 4633(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 2 0 4633(_ent(_string \"cycloneive_ff"\))))
		(_gen(_int tsetup_d_clk_noedge_posedge -2 0 4634 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_asdata_clk_noedge_posedge -2 0 4635 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_sclr_clk_noedge_posedge -2 0 4636 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_sload_clk_noedge_posedge -2 0 4637 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_ena_clk_noedge_posedge -2 0 4638 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_d_clk_noedge_posedge -2 0 4639 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_asdata_clk_noedge_posedge -2 0 4640 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_sclr_clk_noedge_posedge -2 0 4641 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_sload_clk_noedge_posedge -2 0 4642 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_ena_clk_noedge_posedge -2 0 4643 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tpd_clk_q_posedge -4 0 4644(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_clrn_q_posedge -4 0 4645(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_aload_q_posedge -4 0 4646(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_asdata_q -4 0 4647(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_clk -4 0 4648(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_d -4 0 4649(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_asdata -4 0 4650(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_sclr -4 0 4651(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_sload -4 0 4652(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_clrn -4 0 4653(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_aload -4 0 4654(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_ena -4 0 4655(_ent(((ns 0))((ns 0))))))
		(_gen(_int TimingChecksOn -5 0 4656 \True\ (_ent((i 1)))))
		(_gen(_int MsgOn -5 0 4657 \FALSE\ (_ent((i 0)))))
		(_gen(_int XOn -5 0 4658 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOnChecks -5 0 4659 \TRUE\ (_ent gms((i 1)))))
		(_gen(_int XOnChecks -5 0 4660 \TRUE\ (_ent gms((i 1)))))
		(_type(_int ~STRING~123 0 4661(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 3 0 4661(_ent gms(_string \"*"\))))
		(_port(_int d -6 0 4665(_ent(_in((i 2))))))
		(_port(_int clk -6 0 4666(_ent(_in((i 2))))))
		(_port(_int clrn -6 0 4667(_ent(_in((i 3))))))
		(_port(_int aload -6 0 4668(_ent(_in((i 2))))))
		(_port(_int sclr -6 0 4669(_ent(_in((i 2))))))
		(_port(_int sload -6 0 4670(_ent(_in((i 2))))))
		(_port(_int ena -6 0 4671(_ent(_in((i 3))))))
		(_port(_int asdata -6 0 4672(_ent(_in((i 2))))))
		(_port(_int devclrn -6 0 4673(_ent(_in((i 3))))))
		(_port(_int devpor -6 0 4674(_ent(_in((i 3))))))
		(_port(_int q -6 0 4675(_ent(_out)(_param_out))))
		(_sig(_int clk_ipd -6 0 4682(_arch(_uni)(_event)(_lastevent)(_param_out))))
		(_sig(_int d_ipd -6 0 4683(_arch(_uni)(_param_out))))
		(_sig(_int d_dly -6 0 4684(_arch(_uni))))
		(_sig(_int asdata_ipd -6 0 4685(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int asdata_dly -6 0 4686(_arch(_uni))))
		(_sig(_int asdata_dly1 -6 0 4687(_arch(_uni))))
		(_sig(_int sclr_ipd -6 0 4688(_arch(_uni)(_param_out))))
		(_sig(_int sload_ipd -6 0 4689(_arch(_uni)(_param_out))))
		(_sig(_int clrn_ipd -6 0 4690(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int aload_ipd -6 0 4691(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int ena_ipd -6 0 4692(_arch(_uni)(_param_out))))
		(_var(_int Tviol_d_clk -7 0 4740(_prcs 0((i 2)))))
		(_var(_int Tviol_asdata_clk -7 0 4741(_prcs 0((i 2)))))
		(_var(_int Tviol_sclr_clk -7 0 4742(_prcs 0((i 2)))))
		(_var(_int Tviol_sload_clk -7 0 4743(_prcs 0((i 2)))))
		(_var(_int Tviol_ena_clk -7 0 4744(_prcs 0((i 2)))))
		(_var(_int TimingData_d_clk -8 0 4745(_prcs 0(_code 9))))
		(_var(_int TimingData_asdata_clk -8 0 4746(_prcs 0(_code 10))))
		(_var(_int TimingData_sclr_clk -8 0 4747(_prcs 0(_code 11))))
		(_var(_int TimingData_sload_clk -8 0 4748(_prcs 0(_code 12))))
		(_var(_int TimingData_ena_clk -8 0 4749(_prcs 0(_code 13))))
		(_var(_int q_VitalGlitchData -9 0 4750(_prcs 0)))
		(_var(_int iq -6 0 4752(_prcs 0((i 2)))))
		(_var(_int idata -6 0 4753(_prcs 0((i 2)))))
		(_var(_int violation -6 0 4756(_prcs 0((i 2)))))
		(_prcs
			(VITALtiming(_arch 8 0 4736(_prcs(_simple)(_trgt(10))(_sens(11)(13)(16)(17)(18)(19)(20)(21)(8)(9))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay(1 11))
			(_ext VitalSetupHoldCheck(1 14))
			(_ext VitalPathDelay01(1 8))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType(1 VitalDelayType)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefSetupHoldCnst(2 DefSetupHoldCnst)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(1 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(2 DefPropDelay01)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(2 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(2 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(2 DefMsgOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(2 DefXOnChecks)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalTimingDataType(1 VitalTimingDataType)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(1 VitalGlitchDataType)))
		(_type(_ext ieee.std_logic_1164.X01(3 X01)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalEdgeSymbolType(1 VitalEdgeSymbolType)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(1 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(1 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(1 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(2 DefGlitchMode)))
	)
	(_use(std(standard))(ieee(VITAL_Timing))(.(cycloneive_atom_pack))(ieee(std_logic_1164))(ieee(VITAL_Primitives)))
	(_static
		(7827308)
		(1751607656)
		(1096040772 20041)
		(4934723)
		(1162038319 1180650572 70)
		(1094996801 16724)
		(1380729683)
		(1095715923 68)
		(4279877)
		(28271)
		(81)
	)
	(_model . vital_lcell_ff 14 -1)
)
V 000049 55 6698          1711905769505 reg_arch
(_unit VHDL(cycloneive_ram_register 0 4930(reg_arch 0 4967))
	(_version vef)
	(_time 1711905769506 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 7c7a7a7c262b2b6a7d7b3a26787a797a757b7a7a79)
	(_coverage d)
	(_ent
		(_time 1711905769496)
	)
	(_block WireDelay 0 4977
		(_generate loopbits 0 4979(_for 6 )
			(_object
				(_cnst(_int i 6 0 4979(_arch)))
				(_prcs
					(line__4980(_arch 0 0 4980(_procedure_call(_trgt(9(_object 30)))(_sens(0(_object 30)))(_read(0(_object 30))))))
				)
			)
			(_split (9(_object 30))(0(_object 30))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~d'range~13 0 4979(_scalar (_range 7))))
			(_prcs
				(line__4982(_arch 1 0 4982(_procedure_call(_trgt(10))(_sens(1)))))
				(line__4983(_arch 2 0 4983(_procedure_call(_trgt(12))(_sens(4)))))
				(line__4984(_arch 3 0 4984(_procedure_call(_trgt(11))(_sens(2)))))
				(line__4985(_arch 4 0 4985(_procedure_call(_trgt(13))(_sens(3)))))
			)
		)
	)
	(_object
		(_gen(_int width -1 0 4933 \1\ (_ent gms((i 1)))))
		(_gen(_int preset -2 0 4934 \'0'\ (_ent gms((i 2)))))
		(_type(_int ~VitalDelayArrayType01{143~downto~0}~12 0 4935(_array -3((_dto i 143 i 0)))))
		(_gen(_int tipd_d 0 0 4935(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tipd_clk -3 0 4936(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_ena -3 0 4937(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_stall -3 0 4938(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_aclr -3 0 4939(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpw_ena_posedge -4 0 4940 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tpd_clk_q_posedge -3 0 4941(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_aclr_q_posedge -3 0 4942(_ent(((ns 0))((ns 0))))))
		(_gen(_int tsetup_d_clk_noedge_posedge -4 0 4943 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_d_clk_noedge_posedge -4 0 4944 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_ena_clk_noedge_posedge -4 0 4945 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_ena_clk_noedge_posedge -4 0 4946 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_stall_clk_noedge_posedge -4 0 4947 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_stall_clk_noedge_posedge -4 0 4948 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_aclr_clk_noedge_posedge -4 0 4949 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_aclr_clk_noedge_posedge -4 0 4950 \0 ns\ (_ent((ns 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 4954(_array -2((_dto c 8 i 0)))))
		(_port(_int d 1 0 4954(_ent(_in))))
		(_port(_int clk -2 0 4955(_ent(_in))))
		(_port(_int ena -2 0 4956(_ent(_in))))
		(_port(_int stall -2 0 4957(_ent(_in))))
		(_port(_int aclr -2 0 4958(_ent(_in))))
		(_port(_int devclrn -2 0 4959(_ent(_in))))
		(_port(_int devpor -2 0 4960(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 4961(_array -2((_dto c 9 i 0)))))
		(_port(_int q 2 0 4961(_ent(_out))))
		(_port(_int aclrout -2 0 4962(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 4969(_array -2((_dto c 10 i 0)))))
		(_sig(_int d_ipd 3 0 4969(_arch(_uni)(_param_out))))
		(_sig(_int clk_ipd -2 0 4970(_arch(_uni)(_event)(_lastevent)(_param_out))))
		(_sig(_int ena_ipd -2 0 4971(_arch(_uni)(_param_out))))
		(_sig(_int aclr_ipd -2 0 4972(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int stall_ipd -2 0 4973(_arch(_uni)(_param_out))))
		(_var(_int Tviol_clk_ena -6 0 4989(_prcs 0((i 2)))))
		(_var(_int Tviol_clk_aclr -6 0 4990(_prcs 0((i 2)))))
		(_var(_int Tviol_data_clk -6 0 4991(_prcs 0((i 2)))))
		(_var(_int TimingData_clk_ena -7 0 4992(_prcs 0(_code 11))))
		(_var(_int TimingData_clk_stall -7 0 4993(_prcs 0(_code 12))))
		(_var(_int TimingData_clk_aclr -7 0 4994(_prcs 0(_code 13))))
		(_var(_int TimingData_data_clk -7 0 4995(_prcs 0(_code 14))))
		(_var(_int Tviol_ena -6 0 4996(_prcs 0((i 2)))))
		(_var(_int PeriodData_ena -8 0 4997(_prcs 0(((i 1))((ns 0))((ns 0))((i 0))))))
		(_type(_int ~VitalGlitchDataArrayType{143~downto~0}~13 0 4998(_array -9((_dto i 143 i 0)))))
		(_var(_int q_VitalGlitchDataArray 4 0 4998(_prcs 0)))
		(_var(_int CQDelay -5 0 4999(_prcs 0((ns 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 5000(_array -2((_dto c 15 i 0)))))
		(_var(_int q_reg 5 0 5000(_prcs 0(_code 16))))
		(_prcs
			(line__4988(_arch 5 0 4988(_prcs(_simple)(_trgt(7))(_sens(9)(10)(11)(12)(13)(5)(6))(_mon))))
			(line__5099(_arch 6 0 5099(_assignment(_alias((aclrout)(aclr_ipd)))(_simpleassign BUF)(_trgt(8))(_sens(12)))))
		)
		(_subprogram
			(_ext VitalWireDelay(2 11))
			(_ext VitalSetupHoldCheck(2 14))
			(_ext VitalSetupHoldCheck(2 15))
			(_ext VitalPeriodPulseCheck(2 17))
			(_ext SelectDelay(3 5))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(3 DefPropDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType(2 VitalDelayType)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPulseWdthCnst(3 DefPulseWdthCnst)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefSetupHoldCnst(3 DefSetupHoldCnst)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalTimingDataType(2 VitalTimingDataType)))
		(_type(_ext ieee.VITAL_Timing.VitalPeriodDataType(2 VitalPeriodDataType)))
		(_var(_ext ieee.VITAL_Timing.VitalPeriodDataInit(2 VitalPeriodDataInit)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(2 VitalGlitchDataType)))
		(_type(_ext ieee.std_logic_1164.X01(1 X01)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ieee.VITAL_Timing.VitalEdgeSymbolType(2 VitalEdgeSymbolType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(3 DefXOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(3 DefMsgOnChecks)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(2 VitalPathArray01Type)))
	)
	(_split (9)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(VITAL_Timing))(.(cycloneive_atom_pack))(ieee(VITAL_Primitives)))
	(_static
		(6385253)
		(7040099)
		(1296126511 1734693408 1702130537 1767252082 1399611764 1886745701 1684827976 1667590211 107)
		(1818326131 108)
		(1919705953)
		(1635017060)
		(1296126511 1734693408 1702130537 1767252082 1349280116 1869181541 1819627620 1749247347 7037797)
	)
	(_model . reg_arch 17 -1)
)
V 000050 55 2881          1711905769516 pgen_arch
(_unit VHDL(cycloneive_ram_pulse_generator 0 5114(pgen_arch 0 5128))
	(_version vef)
	(_time 1711905769517 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 8b8d8d84d0dcdc9ddbdbcdd18f8d8e8d828c8d8d8e)
	(_coverage d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1711905769513)
	)
	(_vital vital_level0)
	(_block WireDelay 0 5134
		(_object
			(_prcs
				(line__5136(_arch 0 0 5136(_procedure_call(_trgt(5))(_sens(0)))))
				(line__5137(_arch 1 0 5137(_procedure_call(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen(_int tipd_clk -1 0 5116(_ent(((ns 4602678819172646912))((ns 4602678819172646912))))))
		(_gen(_int tipd_ena -1 0 5117(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_clk_pulse_posedge -1 0 5118(_ent(((ns 0))((ns 0))))))
		(_port(_int clk -2 0 5121(_ent(_in))))
		(_port(_int ena -2 0 5121(_ent(_in))))
		(_port(_int delaywrite -2 0 5122(_ent(_in((i 2))))))
		(_port(_int pulse -2 0 5123(_ent(_out)(_param_out))))
		(_port(_int cycle -2 0 5123(_ent(_out))))
		(_sig(_int clk_ipd -2 0 5129(_arch(_uni)(_event)(_lastevent)(_param_out))))
		(_sig(_int ena_ipd -2 0 5129(_arch(_uni)(_param_out))))
		(_sig(_int state -2 0 5130(_arch(_uni)(_event))))
		(_var(_int pulse_VitalGlitchData -4 0 5154(_prcs 1)))
		(_prcs
			(line__5140(_arch 2 0 5140(_prcs(_simple)(_trgt(7))(_sens(5)(7))(_read(6)(2)))))
			(PathDelay(_arch 3 0 5153(_prcs(_trgt(3))(_sens(7))(_mon))))
			(line__5169(_arch 4 0 5169(_assignment(_alias((cycle)(clk_ipd)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_subprogram
			(_ext VitalWireDelay(0 11))
			(_ext VitalPathDelay01(0 8))
		)
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(0 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(2 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(0 VitalGlitchDataType)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(0 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(0 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(0 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
		(_type(_ext std.standard.BOOLEAN(3 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(1 DefXOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(1 DefMsgOnChecks)))
		(_type(_ext std.standard.SEVERITY_LEVEL(3 SEVERITY_LEVEL)))
	)
	(_use(ieee(VITAL_Timing))(.(cycloneive_atom_pack))(ieee(std_logic_1164))(std(standard))(ieee(VITAL_Primitives)))
	(_static
		(1936487792 101)
	)
	(_model . pgen_arch 5 -1)
)
V 000051 55 47362         1711905769576 block_arch
(_unit VHDL(cycloneive_ram_block 0 5181(block_arch 0 5277))
	(_version vef)
	(_time 1711905769577 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code cacccc9e929d9ddc99c89b9d8f909eccc3cdcccccfcf9c)
	(_coverage d)
	(_ent
		(_time 1711905769525)
	)
	(_comp
		(cycloneive_ram_register
			(_object
				(_gen(_int preset -4 0 5291(_ent((i 2)))))
				(_gen(_int width -2 0 5292(_ent((i 1)))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 5295(_array -4((_dto c 97 i 0)))))
				(_port(_int d 79 0 5295(_ent (_in))))
				(_port(_int clk -4 0 5296(_ent (_in))))
				(_port(_int aclr -4 0 5297(_ent (_in))))
				(_port(_int devclrn -4 0 5298(_ent (_in))))
				(_port(_int devpor -4 0 5299(_ent (_in))))
				(_port(_int ena -4 0 5300(_ent (_in))))
				(_port(_int stall -4 0 5301(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 5302(_array -4((_dto c 98 i 0)))))
				(_port(_int q 80 0 5302(_ent (_out))))
				(_port(_int aclrout -4 0 5303(_ent (_out))))
			)
		)
		(cycloneive_ram_pulse_generator
			(_object
				(_port(_int clk -4 0 5281(_ent (_in))))
				(_port(_int ena -4 0 5282(_ent (_in))))
				(_port(_int delaywrite -4 0 5283(_ent (_in((i 2))))))
				(_port(_int pulse -4 0 5284(_ent (_out))))
				(_port(_int cycle -4 0 5285(_ent (_out))))
			)
		)
	)
	(_inst active_core_port_a 0 5651(_comp cycloneive_ram_register)
		(_gen
			((width)((i 1)))
		)
		(_port
			((d)(active_a_core_in_vec))
			((clk)(clk_a_in))
			((aclr)(wire_gnd))
			((devclrn)(wire_vcc))
			((devpor)(wire_vcc))
			((ena)(wire_vcc))
			((stall)(wire_gnd))
			((q)(active_a_core_out))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)((i 1)))
				((preset)((i 2)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst active_core_port_b 0 5666(_comp cycloneive_ram_register)
		(_gen
			((width)((i 1)))
		)
		(_port
			((d)(active_b_core_in_vec))
			((clk)(clk_b_in))
			((aclr)(wire_gnd))
			((devclrn)(wire_vcc))
			((devpor)(wire_vcc))
			((ena)(wire_vcc))
			((stall)(wire_gnd))
			((q)(active_b_core_out))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)((i 1)))
				((preset)((i 2)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst we_a_register 0 5684(_comp cycloneive_ram_register)
		(_gen
			((width)((i 1)))
		)
		(_port
			((d)(we_a_reg_in))
			((clk)(clk_a_wena))
			((aclr)(we_a_clr_in))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((ena)(active_a_in))
			((stall)(wire_gnd))
			((q)(we_a_reg_out))
			((aclrout)(we_a_clr))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)((i 1)))
				((preset)((i 2)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst re_a_register 0 5700(_comp cycloneive_ram_register)
		(_gen
			((width)((i 1)))
		)
		(_port
			((d)(re_a_reg_in))
			((clk)(clk_a_rena))
			((aclr)(re_a_clr_in))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((ena)(active_a_in))
			((stall)(wire_gnd))
			((q)(re_a_reg_out))
			((aclrout)(re_a_clr))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)((i 1)))
				((preset)((i 2)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst addr_a_register 0 5716(_comp cycloneive_ram_register)
		(_gen
			((width)(_code 99))
		)
		(_port
			((d)(portaaddr_int))
			((clk)(clk_a_in))
			((aclr)(addr_a_clr_in))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((ena)(active_a_in))
			((stall)(portaaddrstall_int))
			((q)(addr_a_reg))
			((aclrout)(addr_a_clr))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)(_code 100))
				((preset)((i 2)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst datain_a_register 0 5730(_comp cycloneive_ram_register)
		(_gen
			((width)(_code 101))
		)
		(_port
			((d)(portadatain_int))
			((clk)(clk_a_in))
			((aclr)(datain_a_clr_in))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((ena)(active_a_in))
			((stall)(wire_gnd))
			((q)(datain_a_reg))
			((aclrout)(datain_a_clr))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)(_code 102))
				((preset)((i 2)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst byteena_a_register 0 5744(_comp cycloneive_ram_register)
		(_gen
			((preset)((i 3)))
			((width)(_code 103))
		)
		(_port
			((d)(portabyteenamasks_int))
			((clk)(clk_a_byteena))
			((aclr)(byteena_a_clr_in))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((ena)(active_a_in))
			((stall)(wire_gnd))
			((q)(byteena_a_reg))
			((aclrout)(byteena_a_clr))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)(_code 104))
				((preset)((i 3)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst re_b_register 0 5764(_comp cycloneive_ram_register)
		(_gen
			((width)((i 1)))
		)
		(_port
			((d)(re_b_reg_in))
			((clk)(clk_b_rena))
			((aclr)(re_b_clr_in))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((ena)(active_b_in))
			((stall)(wire_gnd))
			((q)(re_b_reg_out))
			((aclrout)(re_b_clr))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)((i 1)))
				((preset)((i 2)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst we_b_register 0 5783(_comp cycloneive_ram_register)
		(_gen
			((width)((i 1)))
		)
		(_port
			((d)(we_b_reg_in))
			((clk)(clk_b_wena))
			((aclr)(we_b_clr_in))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((ena)(active_b_in))
			((stall)(wire_gnd))
			((q)(we_b_reg_out))
			((aclrout)(we_b_clr))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)((i 1)))
				((preset)((i 2)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst addr_b_register 0 5801(_comp cycloneive_ram_register)
		(_gen
			((width)(_code 105))
		)
		(_port
			((d)(portbaddr_int))
			((clk)(clk_b_in))
			((aclr)(addr_b_clr_in))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((ena)(active_b_in))
			((stall)(portbaddrstall_int))
			((q)(addr_b_reg))
			((aclrout)(addr_b_clr))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)(_code 106))
				((preset)((i 2)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst datain_b_register 0 5815(_comp cycloneive_ram_register)
		(_gen
			((width)(_code 107))
		)
		(_port
			((d)(portbdatain_int))
			((clk)(clk_b_in))
			((aclr)(datain_b_clr_in))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((ena)(active_b_in))
			((stall)(wire_gnd))
			((q)(datain_b_reg))
			((aclrout)(datain_b_clr))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)(_code 108))
				((preset)((i 2)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst byteena_b_register 0 5829(_comp cycloneive_ram_register)
		(_gen
			((preset)((i 3)))
			((width)(_code 109))
		)
		(_port
			((d)(portbbyteenamasks_int))
			((clk)(clk_b_byteena))
			((aclr)(byteena_b_clr_in))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((ena)(active_b_in))
			((stall)(wire_gnd))
			((q)(byteena_b_reg))
			((aclrout)(byteena_b_clr))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)(_code 110))
				((preset)((i 3)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst wpgen_a 0 5857(_comp cycloneive_ram_pulse_generator)
		(_port
			((clk)(wpgen_a_clk))
			((ena)(wpgen_a_clkena))
			((delaywrite)(delay_write_pulse_a))
			((pulse)(write_pulse(_object 63)))
			((cycle)(write_cycle_a))
		)
		(_use(_ent . cycloneive_ram_pulse_generator)
		)
	)
	(_inst wpgen_b 0 5870(_comp cycloneive_ram_pulse_generator)
		(_port
			((clk)(wpgen_b_clk))
			((ena)(wpgen_b_clkena))
			((delaywrite)(delay_write_pulse_b))
			((pulse)(write_pulse(_object 64)))
			((cycle)(write_cycle_b))
		)
		(_use(_ent . cycloneive_ram_pulse_generator)
		)
	)
	(_inst rpgen_a 0 5882(_comp cycloneive_ram_pulse_generator)
		(_port
			((clk)(clk_a_in))
			((ena)(rpgen_a_clkena))
			((pulse)(read_pulse(_object 63)))
			((cycle)(clk_a_core))
		)
		(_use(_ent . cycloneive_ram_pulse_generator)
			(_port
				((clk)(clk))
				((ena)(ena))
				((delaywrite)(delaywrite))
				((pulse)(pulse))
				((cycle)(cycle))
			)
		)
	)
	(_inst rpgen_b 0 5890(_comp cycloneive_ram_pulse_generator)
		(_port
			((clk)(clk_b_in))
			((ena)(rpgen_b_clkena))
			((pulse)(read_pulse(_object 64)))
			((cycle)(clk_b_core))
		)
		(_use(_ent . cycloneive_ram_pulse_generator)
			(_port
				((clk)(clk))
				((ena)(ena))
				((delaywrite)(delaywrite))
				((pulse)(pulse))
				((cycle)(cycle))
			)
		)
	)
	(_inst rwpgen_a 0 5900(_comp cycloneive_ram_pulse_generator)
		(_port
			((clk)(clk_a_in))
			((ena)(rwpgen_a_clkena))
			((pulse)(rw_pulse(_object 63)))
		)
		(_use(_ent . cycloneive_ram_pulse_generator)
			(_port
				((clk)(clk))
				((ena)(ena))
				((delaywrite)(delaywrite))
				((pulse)(pulse))
				((cycle)(cycle))
			)
		)
	)
	(_inst rwpgen_b 0 5908(_comp cycloneive_ram_pulse_generator)
		(_port
			((clk)(clk_b_in))
			((ena)(rwpgen_b_clkena))
			((pulse)(rw_pulse(_object 64)))
		)
		(_use(_ent . cycloneive_ram_pulse_generator)
			(_port
				((clk)(clk))
				((ena)(ena))
				((delaywrite)(delaywrite))
				((pulse)(pulse))
				((cycle)(cycle))
			)
		)
	)
	(_inst ftpgen_a 0 6185(_comp cycloneive_ram_pulse_generator)
		(_port
			((clk)(clk_a_in))
			((ena)(ftpgen_a_clkena))
			((pulse)(read_pulse_feedthru(_object 63)))
		)
		(_use(_ent . cycloneive_ram_pulse_generator)
			(_port
				((clk)(clk))
				((ena)(ena))
				((delaywrite)(delaywrite))
				((pulse)(pulse))
				((cycle)(cycle))
			)
		)
	)
	(_inst ftpgen_b 0 6193(_comp cycloneive_ram_pulse_generator)
		(_port
			((clk)(clk_b_in))
			((ena)(ftpgen_b_clkena))
			((pulse)(read_pulse_feedthru(_object 64)))
		)
		(_use(_ent . cycloneive_ram_pulse_generator)
			(_port
				((clk)(clk))
				((ena)(ena))
				((delaywrite)(delaywrite))
				((pulse)(pulse))
				((cycle)(cycle))
			)
		)
	)
	(_inst aclr_a_mux_register 0 6247(_comp cycloneive_ram_register)
		(_gen
			((width)((i 1)))
		)
		(_port
			((d)(dataout_a_clr_reg_latch_in))
			((clk)(clk_a_core))
			((aclr)(wire_gnd))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((ena)(wire_vcc))
			((stall)(wire_gnd))
			((q)(dataout_a_clr_reg_latch_out))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)((i 1)))
				((preset)((i 2)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst aclr_b_mux_register 0 6263(_comp cycloneive_ram_register)
		(_gen
			((width)((i 1)))
		)
		(_port
			((d)(dataout_b_clr_reg_latch_in))
			((clk)(clk_b_core))
			((aclr)(wire_gnd))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((ena)(wire_vcc))
			((stall)(wire_gnd))
			((q)(dataout_b_clr_reg_latch_out))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)((i 1)))
				((preset)((i 2)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst dataout_a_register 0 6289(_comp cycloneive_ram_register)
		(_gen
			((width)(_code 111))
		)
		(_port
			((d)(dataout_a))
			((clk)(clk_a_out))
			((aclr)(dataout_a_clr_reg))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((ena)(clkena_a_out))
			((stall)(wire_gnd))
			((q)(dataout_a_reg))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)(_code 112))
				((preset)((i 2)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_inst dataout_b_register 0 6302(_comp cycloneive_ram_register)
		(_gen
			((width)(_code 113))
		)
		(_port
			((d)(dataout_b))
			((clk)(clk_b_out))
			((aclr)(dataout_b_clr_reg))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((ena)(clkena_b_out))
			((stall)(wire_gnd))
			((q)(dataout_b_reg))
		)
		(_use(_ent . cycloneive_ram_register)
			(_gen
				((width)(_code 114))
				((preset)((i 2)))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((stall)(stall))
				((aclr)(aclr))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
				((aclrout)(aclrout))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 5184(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int operation_mode 0 0 5184(_ent(_string \"single_port"\))))
		(_type(_int ~STRING~121 0 5185(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int mixed_port_feed_through_mode 1 0 5185(_ent(_string \"dont_care"\))))
		(_type(_int ~STRING~122 0 5186(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int ram_block_type 2 0 5186(_ent(_string \"auto"\))))
		(_type(_int ~STRING~123 0 5187(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int logical_ram_name 3 0 5187(_ent(_string \"ram_name"\))))
		(_type(_int ~STRING~124 0 5188(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int init_file 4 0 5188(_ent(_string \"init_file.hex"\))))
		(_type(_int ~STRING~125 0 5189(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int init_file_layout 5 0 5189(_ent gms(_string \"none"\))))
		(_gen(_int data_interleave_width_in_bits -2 0 5190 \1\ (_ent((i 1)))))
		(_gen(_int data_interleave_offset_in_bits -2 0 5191 \1\ (_ent((i 1)))))
		(_gen(_int port_a_logical_ram_depth -2 0 5192 \0\ (_ent((i 0)))))
		(_gen(_int port_a_logical_ram_width -2 0 5193 \0\ (_ent((i 0)))))
		(_gen(_int port_a_first_address -2 0 5194 \0\ (_ent gms((i 0)))))
		(_gen(_int port_a_last_address -2 0 5195 \0\ (_ent gms((i 0)))))
		(_gen(_int port_a_first_bit_number -2 0 5196 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~126 0 5197(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_a_address_clear 6 0 5197(_ent(_string \"none"\))))
		(_type(_int ~STRING~127 0 5198(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_a_data_out_clear 7 0 5198(_ent(_string \"none"\))))
		(_type(_int ~STRING~128 0 5199(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_a_data_in_clock 8 0 5199(_ent(_string \"clock0"\))))
		(_type(_int ~STRING~129 0 5200(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_a_address_clock 9 0 5200(_ent(_string \"clock0"\))))
		(_type(_int ~STRING~1210 0 5201(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_a_write_enable_clock 10 0 5201(_ent(_string \"clock0"\))))
		(_type(_int ~STRING~1211 0 5202(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_a_read_enable_clock 11 0 5202(_ent(_string \"clock0"\))))
		(_type(_int ~STRING~1212 0 5203(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_a_byte_enable_clock 12 0 5203(_ent(_string \"clock0"\))))
		(_type(_int ~STRING~1213 0 5204(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_a_data_out_clock 13 0 5204(_ent(_string \"none"\))))
		(_gen(_int port_a_data_width -2 0 5205 \1\ (_ent gms((i 1)))))
		(_gen(_int port_a_address_width -2 0 5206 \1\ (_ent gms((i 1)))))
		(_gen(_int port_a_byte_enable_mask_width -2 0 5207 \1\ (_ent gms((i 1)))))
		(_gen(_int port_b_logical_ram_depth -2 0 5208 \0\ (_ent((i 0)))))
		(_gen(_int port_b_logical_ram_width -2 0 5209 \0\ (_ent((i 0)))))
		(_gen(_int port_b_first_address -2 0 5210 \0\ (_ent((i 0)))))
		(_gen(_int port_b_last_address -2 0 5211 \0\ (_ent((i 0)))))
		(_gen(_int port_b_first_bit_number -2 0 5212 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1214 0 5213(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_b_address_clear 14 0 5213(_ent(_string \"none"\))))
		(_type(_int ~STRING~1215 0 5214(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_b_data_out_clear 15 0 5214(_ent(_string \"none"\))))
		(_type(_int ~STRING~1216 0 5215(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_b_data_in_clock 16 0 5215(_ent(_string \"clock1"\))))
		(_type(_int ~STRING~1217 0 5216(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_b_address_clock 17 0 5216(_ent(_string \"clock1"\))))
		(_type(_int ~STRING~1218 0 5217(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_b_write_enable_clock 18 0 5217(_ent(_string \"clock1"\))))
		(_type(_int ~STRING~1219 0 5218(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_b_read_enable_clock 19 0 5218(_ent(_string \"clock1"\))))
		(_type(_int ~STRING~1220 0 5219(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_b_byte_enable_clock 20 0 5219(_ent(_string \"clock1"\))))
		(_type(_int ~STRING~1221 0 5220(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_b_data_out_clock 21 0 5220(_ent(_string \"none"\))))
		(_gen(_int port_b_data_width -2 0 5221 \1\ (_ent gms((i 1)))))
		(_gen(_int port_b_address_width -2 0 5222 \1\ (_ent gms((i 1)))))
		(_gen(_int port_b_byte_enable_mask_width -2 0 5223 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1222 0 5225(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_a_read_during_write_mode 22 0 5225(_ent(_string \"new_data_no_nbe_read"\))))
		(_type(_int ~STRING~1223 0 5226(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_b_read_during_write_mode 23 0 5226(_ent(_string \"new_data_no_nbe_read"\))))
		(_type(_int ~STRING~1224 0 5227(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int power_up_uninitialized 24 0 5227(_ent(_string \"false"\))))
		(_gen(_int port_b_byte_size -2 0 5228 \0\ (_ent((i 0)))))
		(_gen(_int port_a_byte_size -2 0 5229 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1225 0 5230(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int safe_write 25 0 5230(_ent(_string \"err_on_2clk"\))))
		(_type(_int ~STRING~1226 0 5231(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int init_file_restructured 26 0 5231(_ent(_string \"unused"\))))
		(_type(_int ~STRING~1227 0 5232(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 27 0 5232(_ent(_string \"cycloneive_ram_block"\))))
		(_type(_int ~STRING~1228 0 5233(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 28 0 5233(_ent(_string \"true"\))))
		(_type(_int ~STRING~1229 0 5234(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_input_clock_enable 29 0 5234(_ent(_string \"none"\))))
		(_type(_int ~STRING~1230 0 5235(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_core_clock_enable 30 0 5235(_ent(_string \"none"\))))
		(_type(_int ~STRING~1231 0 5236(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_output_clock_enable 31 0 5236(_ent(_string \"none"\))))
		(_type(_int ~STRING~1232 0 5237(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_input_clock_enable 32 0 5237(_ent(_string \"none"\))))
		(_type(_int ~STRING~1233 0 5238(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_core_clock_enable 33 0 5238(_ent(_string \"none"\))))
		(_type(_int ~STRING~1234 0 5239(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_output_clock_enable 34 0 5239(_ent(_string \"none"\))))
		(_type(_int ~BIT_VECTOR~12 0 5240(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int mem_init0 35 0 5240(_ent gms(_string \"0000"\))))
		(_type(_int ~BIT_VECTOR~1235 0 5241(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int mem_init1 36 0 5241(_ent gms(_string \"0000"\))))
		(_type(_int ~BIT_VECTOR~1236 0 5242(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int mem_init2 37 0 5242(_ent gms(_string \"0000"\))))
		(_type(_int ~BIT_VECTOR~1237 0 5243(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int mem_init3 38 0 5243(_ent gms(_string \"0000"\))))
		(_type(_int ~BIT_VECTOR~1238 0 5244(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int mem_init4 39 0 5244(_ent gms(_string \"0000"\))))
		(_type(_int ~STRING~1239 0 5245(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int connectivity_checking 40 0 5245(_ent(_string \"off"\))))
		(_type(_int ~STD_LOGIC_VECTOR{port_a_data_width-1~downto~0}~12 0 5249(_array -4((_dto c 115 i 0)))))
		(_port(_int portadatain 41 0 5249(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{port_a_address_width-1~downto~0}~12 0 5250(_array -4((_dto c 116 i 0)))))
		(_port(_int portaaddr 42 0 5250(_ent(_in((_others(i 2)))))))
		(_port(_int portawe -4 0 5251(_ent(_in((i 2))))))
		(_port(_int portare -4 0 5252(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{port_b_data_width-1~downto~0}~12 0 5253(_array -4((_dto c 117 i 0)))))
		(_port(_int portbdatain 43 0 5253(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{port_b_address_width-1~downto~0}~12 0 5254(_array -4((_dto c 118 i 0)))))
		(_port(_int portbaddr 44 0 5254(_ent(_in((_others(i 2)))))))
		(_port(_int portbwe -4 0 5255(_ent(_in((i 2))))))
		(_port(_int portbre -4 0 5256(_ent(_in((i 3))))))
		(_port(_int clk0 -4 0 5257(_ent(_in((i 2))))))
		(_port(_int clk1 -4 0 5258(_ent(_in((i 2))))))
		(_port(_int ena0 -4 0 5259(_ent(_in((i 3))))))
		(_port(_int ena1 -4 0 5260(_ent(_in((i 3))))))
		(_port(_int ena2 -4 0 5261(_ent(_in((i 3))))))
		(_port(_int ena3 -4 0 5262(_ent(_in((i 3))))))
		(_port(_int clr0 -4 0 5263(_ent(_in((i 2))))))
		(_port(_int clr1 -4 0 5264(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{port_a_byte_enable_mask_width-1~downto~0}~12 0 5265(_array -4((_dto c 119 i 0)))))
		(_port(_int portabyteenamasks 45 0 5265(_ent(_in((_others(i 3)))))))
		(_type(_int ~STD_LOGIC_VECTOR{port_b_byte_enable_mask_width-1~downto~0}~12 0 5266(_array -4((_dto c 120 i 0)))))
		(_port(_int portbbyteenamasks 46 0 5266(_ent(_in((_others(i 3)))))))
		(_port(_int devclrn -4 0 5267(_ent(_in((i 3))))))
		(_port(_int devpor -4 0 5268(_ent(_in((i 3))))))
		(_port(_int portaaddrstall -4 0 5269(_ent(_in((i 2))))))
		(_port(_int portbaddrstall -4 0 5270(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{port_a_data_width-1~downto~0}~1241 0 5271(_array -4((_dto c 121 i 0)))))
		(_port(_int portadataout 47 0 5271(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{port_b_data_width-1~downto~0}~1243 0 5272(_array -4((_dto c 122 i 0)))))
		(_port(_int portbdataout 48 0 5272(_ent(_out))))
		(_type(_int port_type 0 5314(_type -5 (_to i 0 i 1))))
		(_cnst(_int primary 49 0 5316(_arch((i 1)))))
		(_cnst(_int secondary 49 0 5317(_arch((i 0)))))
		(_cnst(_int primary_port_is_a -5 0 5319(_arch gms(_code 123))))
		(_cnst(_int primary_port_is_b -5 0 5320(_arch gms(_code 124))))
		(_cnst(_int mode_is_rom -5 0 5322(_arch gms(_code 125))))
		(_cnst(_int mode_is_sp -5 0 5323(_arch gms(_code 126))))
		(_cnst(_int mode_is_dp -5 0 5324(_arch gms(_code 127))))
		(_cnst(_int mode_is_bdp -5 0 5325(_arch gms(_code 128))))
		(_cnst(_int wired_mode -5 0 5327(_arch gms(_code 129))))
		(_cnst(_int num_cols -2 0 5329(_arch gms(_code 130))))
		(_cnst(_int data_width -2 0 5331(_arch gms(_code 131))))
		(_cnst(_int data_unit_width -2 0 5332(_arch gms(_code 132))))
		(_cnst(_int address_unit_width -2 0 5334(_arch gms(_code 133))))
		(_cnst(_int address_width -2 0 5335(_arch gms(_code 134))))
		(_cnst(_int byte_size_a -2 0 5337(_arch gms(_code 135))))
		(_cnst(_int byte_size_b -2 0 5338(_arch gms(_code 136))))
		(_cnst(_int out_a_is_reg -5 0 5340(_arch gms(_code 137))))
		(_cnst(_int out_b_is_reg -5 0 5341(_arch gms(_code 138))))
		(_type(_int ~STD_LOGIC_VECTOR{port_a_byte_enable_mask_width-1~downto~0}~13 0 5343(_array -4((_dto c 139 i 0)))))
		(_cnst(_int bytes_a_disabled 50 0 5343(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{port_b_byte_enable_mask_width-1~downto~0}~13 0 5344(_array -4((_dto c 140 i 0)))))
		(_cnst(_int bytes_b_disabled 51 0 5344(_arch((_others(i 2))))))
		(_cnst(_int ram_type -5 0 5346(_arch((i 0)))))
		(_type(_int bool_to_std_logic_map 0 5348(_array -4((_dto i 1 i 0(_enum -5))))))
		(_cnst(_int bool_to_std_logic 52 0 5349(_arch(((i 3))((i 2))))))
		(_cnst(_int dual_clock -5 0 5353(_arch gms(_code 141))))
		(_cnst(_int both_new_data_same_port -5 0 5356(_arch gms(_code 142))))
		(_type(_int ~STRING{3~downto~1}~13 0 5362(_array -1((_dto i 3 i 1)))))
		(_sig(_int hw_write_mode_a 53 0 5362(_arch(_uni))))
		(_sig(_int hw_write_mode_b 53 0 5363(_arch(_uni))))
		(_sig(_int delay_write_pulse_a -4 0 5365(_arch(_uni))))
		(_sig(_int delay_write_pulse_b -4 0 5366(_arch(_uni))))
		(_cnst(_int be_mask_write_a -5 0 5368(_arch gms(_code 143))))
		(_cnst(_int be_mask_write_b -5 0 5369(_arch gms(_code 144))))
		(_cnst(_int old_data_write_a -5 0 5371(_arch gms(_code 145))))
		(_cnst(_int old_data_write_b -5 0 5372(_arch gms(_code 146))))
		(_sig(_int read_before_write_a -5 0 5374(_arch(_uni))))
		(_sig(_int read_before_write_b -5 0 5375(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{port_a_data_width-1~downto~0}~13 0 5378(_array -4((_dto c 147 i 0)))))
		(_sig(_int portadatain_int 54 0 5378(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{port_a_address_width-1~downto~0}~13 0 5379(_array -4((_dto c 148 i 0)))))
		(_sig(_int portaaddr_int 55 0 5379(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{port_a_byte_enable_mask_width-1~downto~0}~134 0 5380(_array -4((_dto c 149 i 0)))))
		(_sig(_int portabyteenamasks_int 56 0 5380(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{port_b_data_width-1~downto~0}~13 0 5381(_array -4((_dto c 150 i 0)))))
		(_sig(_int portbdatain_int 57 0 5381(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{port_b_address_width-1~downto~0}~13 0 5382(_array -4((_dto c 151 i 0)))))
		(_sig(_int portbaddr_int 58 0 5382(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{port_b_byte_enable_mask_width-1~downto~0}~136 0 5383(_array -4((_dto c 152 i 0)))))
		(_sig(_int portbbyteenamasks_int 59 0 5383(_arch(_uni))))
		(_sig(_int portaaddrstall_int -4 0 5384(_arch(_uni))))
		(_sig(_int portbaddrstall_int -4 0 5385(_arch(_uni))))
		(_sig(_int clk_a_in -4 0 5387(_arch(_uni))))
		(_sig(_int clk_b_in -4 0 5387(_arch(_uni))))
		(_sig(_int clk_a_byteena -4 0 5388(_arch(_uni))))
		(_sig(_int clk_b_byteena -4 0 5388(_arch(_uni))))
		(_sig(_int clk_a_out -4 0 5389(_arch(_uni))))
		(_sig(_int clk_b_out -4 0 5389(_arch(_uni))))
		(_sig(_int clkena_a_out -4 0 5390(_arch(_uni))))
		(_sig(_int clkena_b_out -4 0 5390(_arch(_uni))))
		(_sig(_int clkena_out_c0 -4 0 5391(_arch(_uni))))
		(_sig(_int clkena_out_c1 -4 0 5391(_arch(_uni))))
		(_sig(_int write_cycle_a -4 0 5392(_arch(_uni))))
		(_sig(_int write_cycle_b -4 0 5392(_arch(_uni))))
		(_sig(_int clk_a_rena -4 0 5394(_arch(_uni))))
		(_sig(_int clk_a_wena -4 0 5394(_arch(_uni))))
		(_sig(_int clk_a_core -4 0 5395(_arch(_uni))))
		(_sig(_int clk_b_rena -4 0 5397(_arch(_uni))))
		(_sig(_int clk_b_wena -4 0 5397(_arch(_uni))))
		(_sig(_int clk_b_core -4 0 5398(_arch(_uni))))
		(_type(_int one_bit_bus_type 0 5400(_array -4((_dto i 0 i 0)))))
		(_type(_int clear_mode_type 0 5403(_array -5((_dto i 1 i 0(_enum -5))))))
		(_type(_int clear_vec_type 0 5404(_array -4((_dto i 1 i 0(_enum -5))))))
		(_sig(_int datain_a_clr -4 0 5405(_arch(_uni)(_event))))
		(_sig(_int datain_b_clr -4 0 5405(_arch(_uni)(_event))))
		(_sig(_int dataout_a_clr -4 0 5406(_arch(_uni)(_event))))
		(_sig(_int dataout_b_clr -4 0 5406(_arch(_uni)(_event))))
		(_sig(_int dataout_a_clr_reg -4 0 5407(_arch(_uni))))
		(_sig(_int dataout_b_clr_reg -4 0 5407(_arch(_uni))))
		(_sig(_int dataout_a_clr_reg_in 60 0 5408(_arch(_uni))))
		(_sig(_int dataout_b_clr_reg_in 60 0 5408(_arch(_uni))))
		(_sig(_int dataout_a_clr_reg_out 60 0 5409(_arch(_uni))))
		(_sig(_int dataout_b_clr_reg_out 60 0 5409(_arch(_uni))))
		(_sig(_int dataout_a_clr_reg_latch -4 0 5410(_arch(_uni))))
		(_sig(_int dataout_b_clr_reg_latch -4 0 5410(_arch(_uni))))
		(_sig(_int dataout_a_clr_reg_latch_in 60 0 5411(_arch(_uni))))
		(_sig(_int dataout_b_clr_reg_latch_in 60 0 5411(_arch(_uni))))
		(_sig(_int dataout_a_clr_reg_latch_out 60 0 5412(_arch(_uni))))
		(_sig(_int dataout_b_clr_reg_latch_out 60 0 5412(_arch(_uni))))
		(_sig(_int addr_a_clr -4 0 5415(_arch(_uni)(_event))))
		(_sig(_int addr_b_clr -4 0 5415(_arch(_uni)(_event))))
		(_sig(_int byteena_a_clr -4 0 5416(_arch(_uni))))
		(_sig(_int byteena_b_clr -4 0 5416(_arch(_uni))))
		(_sig(_int we_a_clr -4 0 5417(_arch(_uni)(_event))))
		(_sig(_int re_a_clr -4 0 5417(_arch(_uni))))
		(_sig(_int we_b_clr -4 0 5417(_arch(_uni)(_event))))
		(_sig(_int re_b_clr -4 0 5417(_arch(_uni))))
		(_sig(_int datain_a_clr_in -4 0 5418(_arch(_uni))))
		(_sig(_int datain_b_clr_in -4 0 5418(_arch(_uni))))
		(_sig(_int addr_a_clr_in -4 0 5419(_arch(_uni))))
		(_sig(_int addr_b_clr_in -4 0 5419(_arch(_uni))))
		(_sig(_int byteena_a_clr_in -4 0 5420(_arch(_uni))))
		(_sig(_int byteena_b_clr_in -4 0 5420(_arch(_uni))))
		(_sig(_int we_a_clr_in -4 0 5421(_arch(_uni))))
		(_sig(_int re_a_clr_in -4 0 5421(_arch(_uni))))
		(_sig(_int we_b_clr_in -4 0 5421(_arch(_uni))))
		(_sig(_int re_b_clr_in -4 0 5421(_arch(_uni))))
		(_sig(_int mem_invalidate 61 0 5422(_arch(_uni)(_event))))
		(_sig(_int mem_invalidate_loc 61 0 5422(_arch(_uni)(_event))))
		(_sig(_int read_latch_invalidate 61 0 5422(_arch(_uni)(_event))))
		(_sig(_int clear_asserted_during_write 62 0 5423(_arch(_uni))))
		(_sig(_int we_a_reg -4 0 5427(_arch(_uni))))
		(_sig(_int re_a_reg -4 0 5428(_arch(_uni))))
		(_sig(_int we_a_reg_in 60 0 5429(_arch(_uni))))
		(_sig(_int we_a_reg_out 60 0 5429(_arch(_uni))))
		(_sig(_int re_a_reg_in 60 0 5430(_arch(_uni))))
		(_sig(_int re_a_reg_out 60 0 5430(_arch(_uni))))
		(_sig(_int addr_a_reg 55 0 5431(_arch(_uni))))
		(_sig(_int datain_a_reg 54 0 5432(_arch(_uni))))
		(_sig(_int dataout_a_reg 54 0 5433(_arch(_uni))))
		(_sig(_int dataout_a 54 0 5434(_arch(_uni))))
		(_sig(_int byteena_a_reg 56 0 5435(_arch(_uni)(_event))))
		(_sig(_int we_b_reg -4 0 5437(_arch(_uni))))
		(_sig(_int re_b_reg -4 0 5437(_arch(_uni))))
		(_sig(_int re_b_reg_in 60 0 5438(_arch(_uni))))
		(_sig(_int re_b_reg_out 60 0 5438(_arch(_uni))))
		(_sig(_int we_b_reg_in 60 0 5438(_arch(_uni))))
		(_sig(_int we_b_reg_out 60 0 5438(_arch(_uni))))
		(_sig(_int addr_b_reg 58 0 5439(_arch(_uni))))
		(_sig(_int datain_b_reg 57 0 5440(_arch(_uni))))
		(_sig(_int dataout_b_reg 57 0 5441(_arch(_uni))))
		(_sig(_int dataout_b 57 0 5442(_arch(_uni))))
		(_sig(_int byteena_b_reg 59 0 5443(_arch(_uni)(_event))))
		(_type(_int pulse_vec 0 5445(_array -4((_dto i 1 i 0(_enum -5))))))
		(_sig(_int write_pulse 63 0 5446(_arch(_uni)(_event))))
		(_sig(_int read_pulse 63 0 5446(_arch(_uni)(_event))))
		(_sig(_int read_pulse_feedthru 63 0 5446(_arch(_uni)(_event))))
		(_sig(_int rw_pulse 63 0 5447(_arch(_uni)(_event))))
		(_sig(_int wpgen_a_clk -4 0 5448(_arch(_uni))))
		(_sig(_int wpgen_a_clkena -4 0 5448(_arch(_uni))))
		(_sig(_int wpgen_b_clk -4 0 5448(_arch(_uni))))
		(_sig(_int wpgen_b_clkena -4 0 5448(_arch(_uni))))
		(_sig(_int rpgen_a_clkena -4 0 5449(_arch(_uni))))
		(_sig(_int rpgen_b_clkena -4 0 5449(_arch(_uni))))
		(_sig(_int ftpgen_a_clkena -4 0 5450(_arch(_uni))))
		(_sig(_int ftpgen_b_clkena -4 0 5450(_arch(_uni))))
		(_sig(_int rwpgen_a_clkena -4 0 5451(_arch(_uni))))
		(_sig(_int rwpgen_b_clkena -4 0 5451(_arch(_uni))))
		(_sig(_int addr_prime_reg -2 0 5453(_arch(_uni))))
		(_sig(_int addr_sec_reg -2 0 5453(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 5455(_array -4((_dto c 153 i 0)))))
		(_sig(_int datain_prime_reg 64 0 5455(_arch(_uni))))
		(_sig(_int dataout_prime 64 0 5455(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{data_unit_width-1~downto~0}~13 0 5456(_array -4((_dto c 154 i 0)))))
		(_sig(_int datain_sec_reg 65 0 5456(_arch(_uni))))
		(_sig(_int dataout_sec 65 0 5456(_arch(_uni))))
		(_sig(_int dual_write -5 0 5458(_arch(_uni))))
		(_type(_int be_mask_write_vec 0 5460(_array -5((_dto i 1 i 0(_enum -5))))))
		(_sig(_int be_mask_write 66 0 5461(_arch(_uni))))
		(_type(_int mem_word_type 0 5463(_array -4((_dto c 155 i 0)))))
		(_type(_int mem_col_type 0 5464(_array -4((_dto c 156 i 0)))))
		(_type(_int mem_row_type 0 5465(_array 68((_dto c 157 i 0)))))
		(_type(_int mem_type 0 5466(_array 69((_dto c 158 i 0)))))
		(_sig(_int mem 70 0 5467(_arch(_uni))))
		(_sig(_int init_mem -5 0 5468(_arch(_uni((i 0)))(_event))))
		(_cnst(_int mem_x 70 0 5469(_arch((_others(_others(_others(i 1))))))))
		(_cnst(_int row_x 69 0 5470(_arch((_others(_others(i 1)))))))
		(_cnst(_int col_x 68 0 5471(_arch((_others(i 1))))))
		(_sig(_int mem_data 69 0 5472(_arch(_uni))))
		(_sig(_int old_mem_data 69 0 5473(_arch(_uni))))
		(_sig(_int mem_unit_data 68 0 5474(_arch(_uni))))
		(_type(_int read_latch_rec 0 5477(_record(prime 69)(sec 68))))
		(_sig(_int read_latch 71 0 5481(_arch(_uni))))
		(_sig(_int row_sec -2 0 5483(_arch(_uni))))
		(_sig(_int col_sec -2 0 5483(_arch(_uni))))
		(_type(_int mask_type 0 5485(_enum1 normal inverse (_to i 0 i 1))))
		(_type(_int mask_prime_type 0 5486(_array 67((_dto i 1 i 0(_enum 72))))))
		(_type(_int mask_sec_type 0 5487(_array 68((_dto i 1 i 0(_enum 72))))))
		(_type(_int mask_rec 0 5488(_record(prime 73)(sec 74))))
		(_sig(_int mask_vector 75 0 5492(_arch(_uni))))
		(_sig(_int mask_vector_common 68 0 5493(_arch(_uni))))
		(_sig(_int active_a_core_in_vec 60 0 5527(_arch(_uni))))
		(_sig(_int active_b_core_in_vec 60 0 5527(_arch(_uni))))
		(_sig(_int active_a_core_out 60 0 5527(_arch(_uni))))
		(_sig(_int active_b_core_out 60 0 5527(_arch(_uni))))
		(_sig(_int active_a_in -4 0 5528(_arch(_uni))))
		(_sig(_int active_b_in -4 0 5528(_arch(_uni))))
		(_sig(_int active_write_a -5 0 5529(_arch(_uni))))
		(_sig(_int active_write_b -5 0 5530(_arch(_uni))))
		(_sig(_int active_b_in_c0 -4 0 5531(_arch(_uni))))
		(_sig(_int active_b_core_in_c0 -4 0 5531(_arch(_uni))))
		(_sig(_int active_b_in_c1 -4 0 5531(_arch(_uni))))
		(_sig(_int active_b_core_in_c1 -4 0 5531(_arch(_uni))))
		(_sig(_int active_a_core_in -4 0 5532(_arch(_uni))))
		(_sig(_int active_b_core_in -4 0 5532(_arch(_uni))))
		(_sig(_int active_a_core -5 0 5533(_arch(_uni))))
		(_sig(_int active_b_core -5 0 5533(_arch(_uni))))
		(_sig(_int wire_vcc -4 0 5534(_arch(_uni((i 3))))))
		(_sig(_int wire_gnd -4 0 5535(_arch(_uni((i 2))))))
		(_var(_int mask 75 0 5917(_prcs 75)))
		(_type(_int rw_type 0 5950(_array -5((_dto i 1 i 0(_enum -5))))))
		(_var(_int addr_range_init -2 0 5951(_prcs 78)))
		(_var(_int row -2 0 5951(_prcs 78)))
		(_var(_int col -2 0 5951(_prcs 78)))
		(_var(_int index -2 0 5951(_prcs 78)))
		(_type(_int ~STD_LOGIC_VECTOR{{port_a_last_address-port_a_first_address+1}*port_a_data_width-1~downto~0}~13 0 5952(_array -4((_dto c 159 i 0)))))
		(_var(_int mem_init_std 77 0 5952(_prcs 78)))
		(_type(_int ~BIT_VECTOR{mem_init4'length+mem_init3'length+mem_init2'length+mem_init1'length+mem_init0'length-1~downto~0}~13 0 5953(_array -3((_dto c 160 i 0)))))
		(_var(_int mem_init 78 0 5953(_prcs 78)))
		(_var(_int mem_val 70 0 5955(_prcs 78)))
		(_var(_int mem_data_p 69 0 5957(_prcs 78)))
		(_var(_int old_mem_data_p 69 0 5958(_prcs 78)))
		(_var(_int row_prime -2 0 5959(_prcs 78)))
		(_var(_int col_prime -2 0 5959(_prcs 78)))
		(_var(_int access_same_location -5 0 5960(_prcs 78)))
		(_var(_int read_during_write 76 0 5961(_prcs 78)))
		(_prcs
			(line__5544(_arch 0 0 5544(_assignment(_trgt(139)))))
			(line__5546(_arch 1 0 5546(_assignment(_trgt(24)))))
			(line__5554(_arch 2 0 5554(_assignment(_trgt(25)))))
			(line__5561(_arch 3 0 5561(_assignment(_trgt(26))(_sens(24)))))
			(line__5562(_arch 4 0 5562(_assignment(_trgt(27))(_sens(25)))))
			(line__5563(_arch 5 0 5563(_assignment(_trgt(28))(_sens(24)))))
			(line__5564(_arch 6 0 5564(_assignment(_trgt(29))(_sens(25)))))
			(line__5567(_arch 7 0 5567(_assignment(_trgt(30))(_sens(0)))))
			(line__5568(_arch 8 0 5568(_assignment(_trgt(31))(_sens(1)))))
			(line__5569(_arch 9 0 5569(_assignment(_trgt(32))(_sens(16)))))
			(line__5570(_arch 10 0 5570(_assignment(_trgt(33))(_sens(4)))))
			(line__5571(_arch 11 0 5571(_assignment(_trgt(34))(_sens(5)))))
			(line__5572(_arch 12 0 5572(_assignment(_trgt(35))(_sens(17)))))
			(line__5573(_arch 13 0 5573(_assignment(_alias((portaaddrstall_int)(portaaddrstall)))(_simpleassign BUF)(_trgt(36))(_sens(20)))))
			(line__5574(_arch 14 0 5574(_assignment(_alias((portbaddrstall_int)(portbaddrstall)))(_simpleassign BUF)(_trgt(37))(_sens(21)))))
			(line__5575(_arch 15 0 5575(_assignment(_alias((clk_a_in)(clk0)))(_simpleassign BUF)(_trgt(38))(_sens(8)))))
			(line__5576(_arch 16 0 5576(_assignment(_trgt(51))(_sens(8)))))
			(line__5577(_arch 17 0 5577(_assignment(_trgt(50))(_sens(8)))))
			(line__5579(_arch 18 0 5579(_assignment(_trgt(40))(_sens(8)))))
			(line__5580(_arch 19 0 5580(_assignment(_trgt(42))(_sens(8)(9)))))
			(line__5583(_arch 20 0 5583(_assignment(_trgt(39))(_sens(8)(9)))))
			(line__5584(_arch 21 0 5584(_assignment(_trgt(41))(_sens(8)(9)))))
			(line__5586(_arch 22 0 5586(_assignment(_trgt(54))(_sens(8)(9)))))
			(line__5589(_arch 23 0 5589(_assignment(_trgt(53))(_sens(8)(9)))))
			(line__5592(_arch 24 0 5592(_assignment(_trgt(43))(_sens(8)(9)))))
			(line__5595(_arch 25 0 5595(_assignment(_trgt(82))(_sens(14)))))
			(line__5596(_arch 26 0 5596(_assignment(_trgt(83))(_sens(14)(15)))))
			(line__5599(_arch 27 0 5599(_assignment(_alias((datain_a_clr_in)(_string \"0"\)))(_trgt(80)))))
			(line__5600(_arch 28 0 5600(_assignment(_alias((datain_b_clr_in)(_string \"0"\)))(_trgt(81)))))
			(line__5602(_arch 29 0 5602(_assignment(_trgt(60))(_sens(14)(15)))))
			(line__5604(_arch 30 0 5604(_assignment(_trgt(58))(_sens(60)))))
			(line__5607(_arch 31 0 5607(_assignment(_trgt(61))(_sens(14)(15)))))
			(line__5609(_arch 32 0 5609(_assignment(_trgt(59))(_sens(61)))))
			(line__5612(_arch 33 0 5612(_assignment(_alias((byteena_a_clr_in)(_string \"0"\)))(_trgt(84)))))
			(line__5613(_arch 34 0 5613(_assignment(_alias((byteena_b_clr_in)(_string \"0"\)))(_trgt(85)))))
			(line__5614(_arch 35 0 5614(_assignment(_alias((we_a_clr_in)(_string \"0"\)))(_trgt(86)))))
			(line__5615(_arch 36 0 5615(_assignment(_alias((re_a_clr_in)(_string \"0"\)))(_trgt(87)))))
			(line__5616(_arch 37 0 5616(_assignment(_alias((we_b_clr_in)(_string \"0"\)))(_trgt(88)))))
			(line__5617(_arch 38 0 5617(_assignment(_alias((re_b_clr_in)(_string \"0"\)))(_trgt(89)))))
			(line__5619(_arch 39 0 5619(_assignment(_trgt(152))(_sens(10)(12)))))
			(line__5622(_arch 40 0 5622(_assignment(_trgt(160))(_sens(10)(12)))))
			(line__5626(_arch 41 0 5626(_assignment(_trgt(137(_object 63))))))
			(line__5627(_arch 42 0 5627(_assignment(_trgt(137(_object 64))))))
			(line__5629(_arch 43 0 5629(_assignment(_trgt(156))(_sens(10)(12)))))
			(line__5632(_arch 44 0 5632(_assignment(_trgt(158))(_sens(11)(13)))))
			(line__5635(_arch 45 0 5635(_assignment(_trgt(153))(_sens(156)(158)))))
			(line__5636(_arch 46 0 5636(_assignment(_trgt(157))(_sens(10)(12)))))
			(line__5639(_arch 47 0 5639(_assignment(_trgt(159))(_sens(11)(13)))))
			(line__5642(_arch 48 0 5642(_assignment(_trgt(161))(_sens(157)(159)))))
			(line__5644(_arch 49 0 5644(_assignment(_trgt(154))(_sens(104)))))
			(line__5646(_arch 50 0 5646(_assignment(_trgt(155))(_sens(115)))))
			(line__5650(_arch 51 0 5650(_assignment(_alias((active_a_core_in_vec(0))(active_a_core_in)))(_trgt(148(0)))(_sens(160)))))
			(line__5662(_arch 52 0 5662(_assignment(_trgt(162))(_sens(150(0))))))
			(line__5665(_arch 53 0 5665(_assignment(_alias((active_b_core_in_vec(0))(active_b_core_in)))(_trgt(149(0)))(_sens(161)))))
			(line__5677(_arch 54 0 5677(_assignment(_trgt(163))(_sens(151(0))))))
			(line__5683(_arch 55 0 5683(_assignment(_trgt(96(0)))(_sens(2)))))
			(line__5697(_arch 56 0 5697(_assignment(_alias((we_a_reg)(we_a_reg_out(0))))(_simpleassign BUF)(_trgt(94))(_sens(97(0))))))
			(line__5699(_arch 57 0 5699(_assignment(_alias((re_a_reg_in(0))(portare)))(_trgt(98(0)))(_sens(3)))))
			(line__5713(_arch 58 0 5713(_assignment(_alias((re_a_reg)(re_a_reg_out(0))))(_simpleassign BUF)(_trgt(95))(_sens(99(0))))))
			(line__5763(_arch 59 0 5763(_assignment(_alias((re_b_reg_in(0))(portbre)))(_trgt(107(0)))(_sens(7)))))
			(line__5779(_arch 60 0 5779(_assignment(_alias((re_b_reg)(re_b_reg_out(0))))(_simpleassign BUF)(_trgt(106))(_sens(108(0))))))
			(line__5782(_arch 61 0 5782(_assignment(_alias((we_b_reg_in(0))(portbwe)))(_trgt(109(0)))(_sens(6)))))
			(line__5798(_arch 62 0 5798(_assignment(_alias((we_b_reg)(we_b_reg_out(0))))(_simpleassign BUF)(_trgt(105))(_sens(110(0))))))
			(line__5846(_arch 63 0 5846(_assignment(_trgt(132))(_sens(101)(112)))))
			(line__5847(_arch 64 0 5847(_assignment(_trgt(130))(_sens(100)(111)))))
			(line__5849(_arch 65 0 5849(_assignment(_trgt(134))(_sens(101)(112)))))
			(line__5851(_arch 66 0 5851(_assignment(_trgt(131))(_sens(100)(111)))))
			(line__5854(_arch 67 0 5854(_assignment(_alias((wpgen_a_clk)(clk_a_in)))(_simpleassign BUF)(_trgt(120))(_sens(38)))))
			(line__5855(_arch 68 0 5855(_assignment(_trgt(121))(_sens(154)(162)(94)))))
			(line__5866(_arch 69 0 5866(_assignment(_alias((wpgen_b_clk)(clk_b_in)))(_simpleassign BUF)(_trgt(122))(_sens(39)))))
			(line__5867(_arch 70 0 5867(_assignment(_trgt(123))(_sens(155)(163)(105)))))
			(line__5880(_arch 71 0 5880(_assignment(_trgt(124))(_sens(162)(58)(94)(95)))))
			(line__5889(_arch 72 0 5889(_assignment(_trgt(125))(_sens(163)(59)(105)(106)))))
			(line__5899(_arch 73 0 5899(_assignment(_trgt(128))(_sens(162)(28)(58)(94)(95)))))
			(line__5907(_arch 74 0 5907(_assignment(_trgt(129))(_sens(163)(29)(59)(105)(106)))))
			(mask_create(_arch 75 0 5916(_prcs(_simple)(_trgt(146(1))(146(0)))(_sens(104)(115)))))
			(line__5938(_arch 76 0 5938(_assignment(_trgt(144))(_sens(131)))))
			(line__5939(_arch 77 0 5939(_assignment(_trgt(145))(_sens(131)))))
			(mem_rw(_arch 78 0 5944(_prcs(_simple)(_trgt(133)(135)(136)(138)(140)(142)(143(1))(143(0))(147))(_sens(58)(59)(90)(91)(92)(116)(117)(118)(119)(139))(_read(93(0))(93(1))(130)(132)(134)(136)(137(0))(137(1))(138)(140)(142)(143)(144)(145)(146)(147)))))
			(line__6184(_arch 79 0 6184(_assignment(_trgt(126))(_sens(162)(58)(94)(95)))))
			(line__6191(_arch 80 0 6191(_assignment(_trgt(127))(_sens(163)(59)(105)(106)))))
			(clear_a(_arch 81 0 6205(_prcs(_simple)(_trgt(90(_object 63))(91(_object 63))(92(_object 63))(92(_object 63))(93(_object 63))(93(_object 63)))(_sens(56)(72)(76))(_read(154)(162)(48)(58)(66)(94)(95)(116(_object 63))(116(_object 63))))))
			(clear_b(_arch 82 0 6224(_prcs(_simple)(_trgt(90(_object 64))(91(_object 64))(92(_object 64))(92(_object 64))(93(_object 64))(93(_object 64)))(_sens(57)(73)(78))(_read(155)(163)(49)(59)(67)(105)(106)(116(_object 64))(116(_object 64))))))
			(line__6246(_arch 83 0 6246(_assignment(_alias((dataout_a_clr_reg_latch_in(0))(dataout_a_clr)))(_trgt(68(0)))(_sens(58)))))
			(line__6259(_arch 84 0 6259(_assignment(_alias((dataout_a_clr_reg_latch)(dataout_a_clr_reg_latch_out(0))))(_simpleassign BUF)(_trgt(66))(_sens(70(0))))))
			(line__6262(_arch 85 0 6262(_assignment(_alias((dataout_b_clr_reg_latch_in(0))(dataout_b_clr)))(_trgt(69(0)))(_sens(59)))))
			(line__6275(_arch 86 0 6275(_assignment(_alias((dataout_b_clr_reg_latch)(dataout_b_clr_reg_latch_out(0))))(_simpleassign BUF)(_trgt(67))(_sens(71(0))))))
			(line__6280(_arch 87 0 6280(_assignment(_trgt(46))(_sens(10)))))
			(line__6281(_arch 88 0 6281(_assignment(_trgt(47))(_sens(11)))))
			(line__6282(_arch 89 0 6282(_assignment(_trgt(44))(_sens(46)(47)))))
			(line__6283(_arch 90 0 6283(_assignment(_trgt(45))(_sens(46)(47)))))
			(line__6285(_arch 91 0 6285(_assignment(_trgt(103))(_sens(133)(135)))))
			(line__6286(_arch 92 0 6286(_assignment(_trgt(114))(_sens(133)(135)))))
			(line__6315(_arch 93 0 6315(_assignment(_trgt(22))(_sens(102)(103)))))
			(line__6316(_arch 94 0 6316(_assignment(_trgt(23))(_sens(113)(114)))))
		)
		(_subprogram
			(_int cond 95 0 5307(_arch(_func)))
			(_int get_mask 96 0 5495(_arch(_func)))
			(_ext alt_conv_integer(2 2))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_part (119(1))(119(0))(116(1))(117(0))(116(0))(117(1))(118(1))(118(0))
	)
	(_split (133)(135)(138)(143(0))(90(_object 63))(92(_object 63))(91(_object 63))(92(_object 63))(90(_object 64))(92(_object 64))(91(_object 64))(92(_object 64))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(VITAL_Primitives)))
	(_static
		(1600416879 1635017060)
		(1601660270 1635017060 1953068895 1651400552 1701994341 25697)
		(5712722)
		(1953394532 1918985055 101)
		(5719584)
		(5719072)
		(1701736302)
		(1398099541 17477)
		(1668246627 12395)
		(1634036835 12402)
		(811691621)
		(828468837)
		(0)
		(1936482662 101)
		(1953656688 24927)
		(1953656688 25183)
		(514)
		(7171954)
		(1735289203 1885300076 7631471)
		(1818326372 1919905887 116)
		(1768188258 1969512306 1885301857 7631471)
		(1668246627 12651)
		(1601660270 1635017060 1601138271 1600479854 1684104562)
	)
	(_model . block_arch 161 -1)
)
V 000070 55 6430          1711905769586 vital_cycloneive_mac_data_reg
(_unit VHDL(cycloneive_mac_data_reg 0 6337(vital_cycloneive_mac_data_reg 0 6368))
	(_version vef)
	(_time 1711905769587 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code cacccc9e929d9ddc90c98c90cecccfccc3cdcccccf)
	(_coverage d)
	(_ent
		(_time 1711905769584)
	)
	(_block WireDelay 0 6381
		(_generate g1 0 6383(_for 5 )
			(_object
				(_cnst(_int i 5 0 6383(_arch)))
				(_prcs
					(line__6384(_arch 0 0 6384(_procedure_call(_trgt(5(_object 17)))(_sens(1(_object 17)))(_read(1(_object 17))))))
				)
			)
			(_split (5(_object 17))(1(_object 17))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~data'range~13 0 6383(_scalar (_dto i 17 i 0))))
			(_prcs
				(line__6386(_arch 1 0 6386(_procedure_call(_trgt(7))(_sens(0)))))
				(line__6387(_arch 2 0 6387(_procedure_call(_trgt(6))(_sens(3)))))
				(line__6388(_arch 3 0 6388(_procedure_call(_trgt(8))(_sens(2)))))
			)
		)
	)
	(_block sh 0 6402
		(_generate g0 0 6404(_for 6 )
			(_object
				(_cnst(_int i 6 0 6404(_arch)))
				(_var(_int Tviol_data_clk -8 0 6406(_prcs 0((i 2)))))
				(_var(_int TimingData_data_clk -9 0 6407(_prcs 0(_code 7))))
				(_var(_int Tviol_ena_clk -8 0 6408(_prcs 0((i 2)))))
				(_var(_int TimingData_ena_clk -9 0 6409(_prcs 0(_code 8))))
				(_prcs
					(line__6405(_arch 5 0 6405(_prcs(_simple)(_sens(5(_object 18))(7)(8))(_mon)(_read(2)(3)))))
				)
			)
			(_part (5(_object 18))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~data'range~131 0 6404(_scalar (_dto i 17 i 0))))
		)
	)
	(_block PathDelay 0 6461
		(_generate g1 0 6463(_for 7 )
			(_object
				(_cnst(_int i 7 0 6463(_arch)))
				(_var(_int dataout_VitalGlitchData -14 0 6465(_prcs 0)))
				(_prcs
					(VITALtiming(_arch 6 0 6464(_prcs(_simple)(_trgt(4(_object 23)))(_sens(9(_object 23)))(_mon)(_read(9(_object 23))))))
				)
			)
			(_part (4(_object 23))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~dataout_tmp'range~13 0 6463(_scalar (_dto i 17 i 0))))
		)
	)
	(_object
		(_gen(_int TimingChecksOn -1 0 6339 \True\ (_ent((i 1)))))
		(_gen(_int MsgOn -1 0 6340 \FALSE\ (_ent((i 0)))))
		(_gen(_int XOn -1 0 6341 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOnChecks -1 0 6342 \TRUE\ (_ent gms((i 1)))))
		(_gen(_int XOnChecks -1 0 6343 \TRUE\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12 0 6344(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 0 0 6344(_ent gms(_string \"*"\))))
		(_type(_int ~VitalDelayArrayType01{17~downto~0}~12 0 6345(_array -3((_dto i 17 i 0)))))
		(_gen(_int tipd_data 1 0 6345(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tipd_clk -3 0 6346(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_ena -3 0 6347(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_aclr -3 0 6348(_ent(((ns 0))((ns 0))))))
		(_type(_int ~VitalDelayArrayType{17~downto~0}~12 0 6349(_array -4((_dto i 17 i 0)))))
		(_gen(_int tsetup_data_clk_noedge_posedge 2 0 6349(_ent((_others(ns 0))))))
		(_gen(_int thold_data_clk_noedge_posedge 2 0 6350(_ent((_others(ns 0))))))
		(_gen(_int tsetup_ena_clk_noedge_posedge -4 0 6351 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_ena_clk_noedge_posedge -4 0 6352 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tpd_aclr_dataout_posedge 1 0 6353(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tpd_clk_dataout_posedge 1 0 6354(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int data_width -6 0 6355 \18\ (_ent((i 18)))))
		(_port(_int clk -7 0 6359(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 6360(_array -7((_dto i 17 i 0)))))
		(_port(_int data 3 0 6360(_ent(_in))))
		(_port(_int ena -7 0 6361(_ent(_in))))
		(_port(_int aclr -7 0 6362(_ent(_in))))
		(_port(_int dataout 3 0 6364(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 6370(_array -7((_dto i 17 i 0)))))
		(_sig(_int data_ipd 4 0 6370(_arch(_uni)(_param_out))))
		(_sig(_int aclr_ipd -7 0 6371(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int clk_ipd -7 0 6372(_arch(_uni)(_event)(_lastevent)(_param_out))))
		(_sig(_int ena_ipd -7 0 6373(_arch(_uni)(_param_out))))
		(_sig(_int dataout_tmp 4 0 6374(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__6392(_arch 4 0 6392(_prcs(_simple)(_trgt(9))(_sens(5)(6)(7))(_read(8)))))
		)
		(_subprogram
			(_ext VitalWireDelay(2 11))
			(_ext VitalSetupHoldCheck(2 14))
			(_ext VitalPathDelay01(2 8))
		)
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(1 DefMsgOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(1 DefXOnChecks)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType(2 VitalDelayType)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefSetupHoldCnst(1 DefSetupHoldCnst)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalTimingDataType(2 VitalTimingDataType)))
		(_type(_ext ieee.std_logic_1164.X01(3 X01)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalEdgeSymbolType(2 VitalEdgeSymbolType)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(2 VitalGlitchDataType)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(2 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(2 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(2 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
	)
	(_use(std(standard))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(std_logic_1164))(ieee(VITAL_Primitives)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(1096040772 2713896)
		(4934723)
		(1128353071 1413563487 1163026241 71)
		(4279877)
		(1096040772 5526863)
	)
	(_model . vital_cycloneive_mac_data_reg 9 -1)
)
V 000064 55 4733          1711905769592 cycloneive_mac_sign_reg
(_unit VHDL(cycloneive_mac_sign_reg 0 6497(cycloneive_mac_sign_reg 0 6528))
	(_version vef)
	(_time 1711905769593 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code cacccc9e929d9ddc9e9a8c90cecccfccc3cdcccccf)
	(_coverage d)
	(_ent
		(_time 1711905769590)
	)
	(_block WireDelay 0 6539
		(_object
			(_prcs
				(line__6541(_arch 0 0 6541(_procedure_call(_trgt(5))(_sens(1)))))
				(line__6542(_arch 1 0 6542(_procedure_call(_trgt(6))(_sens(0)))))
				(line__6543(_arch 2 0 6543(_procedure_call(_trgt(7))(_sens(3)))))
				(line__6544(_arch 3 0 6544(_procedure_call(_trgt(8))(_sens(2)))))
			)
		)
	)
	(_object
		(_gen(_int TimingChecksOn -1 0 6499 \True\ (_ent((i 1)))))
		(_gen(_int MsgOn -1 0 6500 \FALSE\ (_ent((i 0)))))
		(_gen(_int XOn -1 0 6501 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOnChecks -1 0 6502 \TRUE\ (_ent gms((i 1)))))
		(_gen(_int XOnChecks -1 0 6503 \TRUE\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12 0 6504(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 0 0 6504(_ent gms(_string \"*"\))))
		(_gen(_int tsetup_d_clk_noedge_posedge -3 0 6505 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_d_clk_noedge_posedge -3 0 6506 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_ena_clk_noedge_posedge -3 0 6507 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_ena_clk_noedge_posedge -3 0 6508 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tpd_clk_q_posedge -5 0 6509(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_aclr_q_posedge -5 0 6510(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_d -5 0 6511(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_ena -5 0 6512(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_aclr -5 0 6513(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_clk -5 0 6514(_ent(((ns 0))((ns 0))))))
		(_port(_int clk -6 0 6518(_ent(_in))))
		(_port(_int d -6 0 6519(_ent(_in))))
		(_port(_int ena -6 0 6520(_ent(_in))))
		(_port(_int aclr -6 0 6521(_ent(_in))))
		(_port(_int q -6 0 6524(_ent(_out)(_param_out))))
		(_sig(_int d_ipd -6 0 6530(_arch(_uni)(_param_out))))
		(_sig(_int clk_ipd -6 0 6531(_arch(_uni)(_event)(_lastevent)(_param_out))))
		(_sig(_int aclr_ipd -6 0 6532(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int ena_ipd -6 0 6533(_arch(_uni)(_param_out))))
		(_var(_int Tviol_d_clk -7 0 6548(_prcs 0((i 2)))))
		(_var(_int TimingData_d_clk -8 0 6549(_prcs 0(_code 5))))
		(_var(_int Tviol_ena_clk -7 0 6550(_prcs 0((i 2)))))
		(_var(_int TimingData_ena_clk -8 0 6551(_prcs 0(_code 6))))
		(_var(_int q_VitalGlitchData -9 0 6552(_prcs 0)))
		(_var(_int q_reg -6 0 6553(_prcs 0((i 2)))))
		(_prcs
			(VITALtiming(_arch 4 0 6547(_prcs(_simple)(_trgt(4))(_sens(6)(7))(_mon)(_read(2)(3)(5)(8)))))
		)
		(_subprogram
			(_ext VitalWireDelay(2 11))
			(_ext VitalSetupHoldCheck(2 14))
			(_ext VitalPathDelay01(2 8))
		)
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(1 DefMsgOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(1 DefXOnChecks)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType(2 VitalDelayType)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefSetupHoldCnst(1 DefSetupHoldCnst)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalTimingDataType(2 VitalTimingDataType)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(2 VitalGlitchDataType)))
		(_type(_ext ieee.std_logic_1164.X01(3 X01)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalEdgeSymbolType(2 VitalEdgeSymbolType)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(2 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(2 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(2 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
	)
	(_use(std(standard))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(std_logic_1164))(ieee(VITAL_Primitives)))
	(_static
		(68)
		(4934723)
		(1195987759 1163026254 71)
		(4279877)
		(81)
	)
	(_model . cycloneive_mac_sign_reg 7 -1)
)
V 000075 55 6075          1711905769598 vital_cycloneive_mac_mult_internal
(_unit VHDL(cycloneive_mac_mult_internal 0 6636(vital_cycloneive_mac_mult_internal 0 6666))
	(_version vef)
	(_time 1711905769599 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code d9dfdf8ad98e8ecf8ddd9f83dddfdcdfd0dedfdfdc)
	(_coverage d)
	(_ent
		(_time 1711905769596)
	)
	(_block WireDelay 0 6683
		(_generate g1 0 6685(_for 8 )
			(_object
				(_cnst(_int i 8 0 6685(_arch)))
				(_prcs
					(line__6686(_arch 0 0 6686(_procedure_call(_trgt(5(_object 16)))(_sens(0(_object 16)))(_read(0(_object 16))))))
				)
			)
			(_split (5(_object 16))(0(_object 16))
			)
		)
		(_generate g2 0 6688(_for 9 )
			(_object
				(_cnst(_int i 9 0 6688(_arch)))
				(_prcs
					(line__6689(_arch 1 0 6689(_procedure_call(_trgt(6(_object 17)))(_sens(1(_object 17)))(_read(1(_object 17))))))
				)
			)
			(_split (6(_object 17))(1(_object 17))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~dataa'range~13 0 6685(_scalar (_dto i 17 i 0))))
			(_type(_int ~NATURAL~range~datab'range~13 0 6688(_scalar (_dto i 17 i 0))))
			(_prcs
				(line__6692(_arch 2 0 6692(_procedure_call(_trgt(7))(_sens(2)))))
				(line__6693(_arch 3 0 6693(_procedure_call(_trgt(8))(_sens(3)))))
			)
		)
	)
	(_block PathDelay 0 6721
		(_generate g1 0 6723(_for 10 )
			(_object
				(_cnst(_int i 10 0 6723(_arch)))
				(_var(_int dataout_VitalGlitchData -9 0 6725(_prcs 0)))
				(_prcs
					(VITALtiming(_arch 5 0 6724(_prcs(_simple)(_trgt(4(_object 18)))(_sens(10(_object 18)))(_mon)(_read(2)(3)(5)(6)(10(_object 18))))))
				)
			)
			(_split (4(_object 18))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~dataout'range~13 0 6723(_scalar (_range 6))))
		)
	)
	(_object
		(_gen(_int TimingChecksOn -1 0 6638 \True\ (_ent((i 1)))))
		(_gen(_int MsgOn -1 0 6639 \FALSE\ (_ent((i 0)))))
		(_gen(_int XOn -1 0 6640 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOnChecks -1 0 6641 \TRUE\ (_ent((i 1)))))
		(_gen(_int XOnChecks -1 0 6642 \TRUE\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 6643(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 0 0 6643(_ent(_string \"*"\))))
		(_type(_int ~VitalDelayArrayType01{17~downto~0}~12 0 6644(_array -3((_dto i 17 i 0)))))
		(_gen(_int tipd_dataa 1 0 6644(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tipd_datab 1 0 6646(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tipd_signa -3 0 6648(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_signb -3 0 6649(_ent(((ns 0))((ns 0))))))
		(_type(_int ~VitalDelayArrayType01{18*36-1~downto~0}~12 0 6650(_array -3((_dto i 647 i 0)))))
		(_gen(_int tpd_dataa_dataout 2 0 6650(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tpd_datab_dataout 2 0 6651(_ent((_others((ns 0))((ns 0)))))))
		(_type(_int ~VitalDelayArrayType01{35~downto~0}~12 0 6652(_array -3((_dto i 35 i 0)))))
		(_gen(_int tpd_signa_dataout 3 0 6652(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tpd_signb_dataout 3 0 6653(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int dataa_width -4 0 6654 \18\ (_ent gms((i 18)))))
		(_gen(_int datab_width -4 0 6655 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 6658(_array -5((_dto i 17 i 0)))))
		(_port(_int dataa 4 0 6658(_ent(_in((_others(i 2)))))))
		(_port(_int datab 4 0 6659(_ent(_in((_others(i 2)))))))
		(_port(_int signa -5 0 6660(_ent(_in((i 3)))(_lastevent))))
		(_port(_int signb -5 0 6661(_ent(_in((i 3)))(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{{dataa_width+datab_width}-1~downto~0}~12 0 6662(_array -5((_dto c 7 i 0)))))
		(_port(_int dataout 5 0 6662(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 6669(_array -5((_dto i 17 i 0)))))
		(_sig(_int dataa_ipd 6 0 6669(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int datab_ipd 6 0 6670(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int signa_ipd -5 0 6671(_arch(_uni)(_param_out))))
		(_sig(_int signb_ipd -5 0 6672(_arch(_uni)(_param_out))))
		(_sig(_int reg_aclr -5 0 6675(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{dataa_width+datab_width~downto~0}~13 0 6676(_array -5((_dto c 8 i 0)))))
		(_sig(_int dataout_tmp 7 0 6676(_arch(_uni((_others(i 2)))))))
		(_prcs
			(VITALtiming(_arch 4 0 6697(_prcs(_simple)(_trgt(10(_range 9))(10(_range 10))(10))(_sens(5)(6)(7)(8)))))
		)
		(_subprogram
			(_ext VitalWireDelay(2 11))
			(_ext VitalPathDelay01(2 8))
		)
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(1 DefMsgOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(1 DefXOnChecks)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_arith.SIGNED(4 SIGNED)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(2 VitalGlitchDataType)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(2 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(2 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(2 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
	)
	(_use(std(standard))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(VITAL_Primitives))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1635017060 7632239)
	)
	(_model . vital_cycloneive_mac_mult_internal 11 -1)
)
V 000066 55 11597         1711905769604 vital_cycloneive_mac_mult
(_unit VHDL(cycloneive_mac_mult 0 6763(vital_cycloneive_mac_mult 0 6794))
	(_version vef)
	(_time 1711905769605 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code d9dfdf8ad98e8ecfded69f83dddfdcdfd0dedfdfdc)
	(_coverage d)
	(_ent
		(_time 1711905769602)
	)
	(_comp
		(cycloneive_mac_data_reg
			(_object
				(_gen(_int TimingChecksOn -3 0 6798(_ent((i 1)))))
				(_gen(_int MsgOn -3 0 6799(_ent((i 0)))))
				(_gen(_int XOn -3 0 6800(_ent((i 0)))))
				(_gen(_int MsgOnChecks -3 0 6801(_ent((i 1)))))
				(_gen(_int XOnChecks -3 0 6802(_ent((i 1)))))
				(_type(_int ~STRING~13 0 6803(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int InstancePath 19 0 6803(_ent(_string \"*"\))))
				(_gen(_int tipd_data 10 0 6804(_ent((_others((ns 0))((ns 0)))))))
				(_gen(_int tipd_clk -5 0 6805(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_ena -5 0 6806(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_aclr -5 0 6807(_ent(((ns 0))((ns 0))))))
				(_gen(_int tsetup_data_clk_noedge_posedge 11 0 6808(_ent((_others(ns 0))))))
				(_gen(_int thold_data_clk_noedge_posedge 11 0 6809(_ent((_others(ns 0))))))
				(_gen(_int tsetup_ena_clk_noedge_posedge -6 0 6810(_ent((ns 0)))))
				(_gen(_int thold_ena_clk_noedge_posedge -6 0 6811(_ent((ns 0)))))
				(_gen(_int tpd_aclr_dataout_posedge 10 0 6812(_ent((_others((ns 0))((ns 0)))))))
				(_gen(_int tpd_clk_dataout_posedge 10 0 6813(_ent((_others((ns 0))((ns 0)))))))
				(_gen(_int data_width -1 0 6814(_ent((i 18)))))
				(_port(_int clk -4 0 6818(_ent (_in))))
				(_port(_int data 12 0 6819(_ent (_in))))
				(_port(_int ena -4 0 6820(_ent (_in))))
				(_port(_int aclr -4 0 6821(_ent (_in))))
				(_port(_int dataout 12 0 6823(_ent (_out))))
			)
		)
		(cycloneive_mac_sign_reg
			(_object
				(_gen(_int TimingChecksOn -3 0 6829(_ent((i 1)))))
				(_gen(_int MsgOn -3 0 6830(_ent((i 0)))))
				(_gen(_int XOn -3 0 6831(_ent((i 0)))))
				(_gen(_int MsgOnChecks -3 0 6832(_ent((i 1)))))
				(_gen(_int XOnChecks -3 0 6833(_ent((i 1)))))
				(_type(_int ~STRING~133 0 6834(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int InstancePath 19 0 6834(_ent(_string \"*"\))))
				(_gen(_int tsetup_d_clk_noedge_posedge -6 0 6835(_ent((ns 0)))))
				(_gen(_int thold_d_clk_noedge_posedge -6 0 6836(_ent((ns 0)))))
				(_gen(_int tsetup_ena_clk_noedge_posedge -6 0 6837(_ent((ns 0)))))
				(_gen(_int thold_ena_clk_noedge_posedge -6 0 6838(_ent((ns 0)))))
				(_gen(_int tpd_clk_q_posedge -5 0 6839(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_aclr_q_posedge -5 0 6840(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_d -5 0 6841(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_ena -5 0 6842(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_aclr -5 0 6843(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_clk -5 0 6844(_ent(((ns 0))((ns 0))))))
				(_port(_int clk -4 0 6848(_ent (_in))))
				(_port(_int d -4 0 6849(_ent (_in))))
				(_port(_int ena -4 0 6850(_ent (_in))))
				(_port(_int aclr -4 0 6851(_ent (_in))))
				(_port(_int q -4 0 6854(_ent (_out))))
			)
		)
		(cycloneive_mac_mult_internal
			(_object
				(_gen(_int TimingChecksOn -3 0 6860(_ent((i 1)))))
				(_gen(_int MsgOn -3 0 6861(_ent((i 0)))))
				(_gen(_int XOn -3 0 6862(_ent((i 0)))))
				(_gen(_int MsgOnChecks -3 0 6863(_ent((i 1)))))
				(_gen(_int XOnChecks -3 0 6864(_ent((i 1)))))
				(_type(_int ~STRING~134 0 6865(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int InstancePath 19 0 6865(_ent(_string \"*"\))))
				(_gen(_int tipd_dataa 13 0 6866(_ent((_others((ns 0))((ns 0)))))))
				(_gen(_int tipd_datab 13 0 6868(_ent((_others((ns 0))((ns 0)))))))
				(_gen(_int tipd_signa -5 0 6870(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_signb -5 0 6871(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_dataa_dataout 14 0 6872(_ent((_others((ns 0))((ns 0)))))))
				(_gen(_int tpd_datab_dataout 14 0 6873(_ent((_others((ns 0))((ns 0)))))))
				(_gen(_int tpd_signa_dataout 15 0 6874(_ent((_others((ns 0))((ns 0)))))))
				(_gen(_int tpd_signb_dataout 15 0 6875(_ent((_others((ns 0))((ns 0)))))))
				(_gen(_int dataa_width -1 0 6876(_ent((i 18)))))
				(_gen(_int datab_width -1 0 6877(_ent((i 18)))))
				(_port(_int dataa 16 0 6880(_ent (_in((_others(i 2)))))))
				(_port(_int datab 16 0 6881(_ent (_in((_others(i 2)))))))
				(_port(_int signa -4 0 6882(_ent (_in((i 3))))))
				(_port(_int signb -4 0 6883(_ent (_in((i 3))))))
				(_type(_int ~STD_LOGIC_VECTOR{{dataa_width+datab_width}-1~downto~0}~13 0 6884(_array -4((_dto c 7 i 0)))))
				(_port(_int dataout 20 0 6884(_ent (_out))))
			)
		)
	)
	(_inst dataa_reg 0 6916(_comp cycloneive_mac_data_reg)
		(_gen
			((data_width)(_code 8))
		)
		(_port
			((clk)(clk))
			((data)(dataa_ipd))
			((ena)(ena))
			((aclr)(reg_aclr))
			((dataout)(idataa_reg))
		)
		(_use(_ent . cycloneive_mac_data_reg)
			(_gen
				((data_width)(_code 9))
			)
		)
	)
	(_inst datab_reg 0 6926(_comp cycloneive_mac_data_reg)
		(_gen
			((data_width)(_code 10))
		)
		(_port
			((clk)(clk))
			((data)(datab_ipd))
			((ena)(ena))
			((aclr)(reg_aclr))
			((dataout)(idatab_reg))
		)
		(_use(_ent . cycloneive_mac_data_reg)
			(_gen
				((data_width)(_code 11))
			)
		)
	)
	(_inst signa_reg 0 6936(_comp cycloneive_mac_sign_reg)
		(_port
			((clk)(clk))
			((d)(signa))
			((ena)(ena))
			((aclr)(reg_aclr))
			((q)(isigna_reg))
		)
		(_use(_ent . cycloneive_mac_sign_reg)
		)
	)
	(_inst signb_reg 0 6944(_comp cycloneive_mac_sign_reg)
		(_port
			((clk)(clk))
			((d)(signb))
			((ena)(ena))
			((aclr)(reg_aclr))
			((q)(isignb_reg))
		)
		(_use(_ent . cycloneive_mac_sign_reg)
		)
	)
	(_inst mac_multiply 0 6957(_comp cycloneive_mac_mult_internal)
		(_gen
			((dataa_width)(_code 12))
			((datab_width)(_code 13))
		)
		(_port
			((dataa)(idataa_int))
			((datab)(idatab_int))
			((signa)(isigna_int))
			((signb)(isignb_int))
			((dataout)(dataout))
		)
		(_use(_ent . cycloneive_mac_mult_internal)
			(_gen
				((dataa_width)(_code 14))
				((datab_width)(_code 15))
			)
			(_port
				((dataa)(dataa))
				((datab)(datab))
				((signa)(signa))
				((signb)(signb))
				((dataout)(dataout))
			)
		)
	)
	(_object
		(_gen(_int dataa_width -1 0 6765 \18\ (_ent gms((i 18)))))
		(_gen(_int datab_width -1 0 6766 \18\ (_ent gms((i 18)))))
		(_type(_int ~STRING~12 0 6767(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int dataa_clock 0 0 6767(_ent(_string \"none"\))))
		(_type(_int ~STRING~121 0 6768(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int datab_clock 1 0 6768(_ent(_string \"none"\))))
		(_type(_int ~STRING~122 0 6769(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int signa_clock 2 0 6769(_ent(_string \"none"\))))
		(_type(_int ~STRING~123 0 6770(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int signb_clock 3 0 6770(_ent(_string \"none"\))))
		(_gen(_int TimingChecksOn -3 0 6771 \True\ (_ent((i 1)))))
		(_gen(_int MsgOn -3 0 6772 \FALSE\ (_ent((i 0)))))
		(_gen(_int XOn -3 0 6773 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOnChecks -3 0 6774 \TRUE\ (_ent((i 1)))))
		(_gen(_int XOnChecks -3 0 6775 \TRUE\ (_ent((i 1)))))
		(_type(_int ~STRING~124 0 6776(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 4 0 6776(_ent(_string \"*"\))))
		(_type(_int ~STRING~125 0 6777(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 5 0 6777(_ent(_string \"true"\))))
		(_type(_int ~STRING~126 0 6778(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 6 0 6778(_ent(_string \"cycloneive_mac_mult"\))))
		(_type(_int ~STD_LOGIC_VECTOR{dataa_width-1~downto~0}~12 0 6781(_array -4((_dto c 16 i 0)))))
		(_port(_int dataa 7 0 6781(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{datab_width-1~downto~0}~12 0 6782(_array -4((_dto c 17 i 0)))))
		(_port(_int datab 8 0 6782(_ent(_in((_others(i 2)))))))
		(_port(_int signa -4 0 6783(_ent(_in((i 3))))))
		(_port(_int signb -4 0 6784(_ent(_in((i 3))))))
		(_port(_int clk -4 0 6785(_ent(_in((i 2))))))
		(_port(_int aclr -4 0 6786(_ent(_in((i 2))))))
		(_port(_int ena -4 0 6787(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{dataa_width+datab_width}-1~downto~0}~12 0 6788(_array -4((_dto c 18 i 0)))))
		(_port(_int dataout 9 0 6788(_ent(_out))))
		(_port(_int devclrn -4 0 6789(_ent(_in((i 3))))))
		(_port(_int devpor -4 0 6790(_ent(_in((i 3))))))
		(_type(_int ~VitalDelayArrayType01{17~downto~0}~13 0 6804(_array -5((_dto i 17 i 0)))))
		(_type(_int ~VitalDelayArrayType{17~downto~0}~13 0 6808(_array -6((_dto i 17 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 6819(_array -4((_dto i 17 i 0)))))
		(_type(_int ~VitalDelayArrayType01{17~downto~0}~136 0 6866(_array -5((_dto i 17 i 0)))))
		(_type(_int ~VitalDelayArrayType01{18*36-1~downto~0}~13 0 6872(_array -5((_dto i 647 i 0)))))
		(_type(_int ~VitalDelayArrayType01{35~downto~0}~13 0 6874(_array -5((_dto i 35 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~138 0 6880(_array -4((_dto i 17 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 6889(_array -4((_dto i 17 i 0)))))
		(_sig(_int dataa_ipd 17 0 6889(_arch(_uni))))
		(_sig(_int datab_ipd 17 0 6890(_arch(_uni))))
		(_sig(_int idataa_reg 17 0 6891(_arch(_uni))))
		(_sig(_int idatab_reg 17 0 6892(_arch(_uni))))
		(_sig(_int isigna_reg -4 0 6893(_arch(_uni))))
		(_sig(_int isignb_reg -4 0 6894(_arch(_uni))))
		(_sig(_int idataa_int 17 0 6895(_arch(_uni))))
		(_sig(_int idatab_int 17 0 6896(_arch(_uni))))
		(_sig(_int isigna_int -4 0 6897(_arch(_uni))))
		(_sig(_int isignb_int -4 0 6898(_arch(_uni))))
		(_sig(_int reg_aclr -4 0 6900(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{dataa_width+datab_width~downto~0}~13 0 6901(_array -4((_dto c 19 i 0)))))
		(_sig(_int dataout_tmp 18 0 6901(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__6909(_arch 0 0 6909(_assignment(_trgt(20))(_sens(5)(8)(9)))))
			(line__6912(_arch 1 0 6912(_assignment(_trgt(10(_range 20)))(_sens(0)))))
			(line__6913(_arch 2 0 6913(_assignment(_trgt(11(_range 21)))(_sens(1)))))
			(line__6952(_arch 3 0 6952(_assignment(_trgt(16))(_sens(10)(12)))))
			(line__6953(_arch 4 0 6953(_assignment(_trgt(17))(_sens(11)(13)))))
			(line__6954(_arch 5 0 6954(_assignment(_trgt(18))(_sens(2)(14)))))
			(line__6955(_arch 6 0 6955(_assignment(_trgt(19))(_sens(3)(15)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(1 DefMsgOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(1 DefXOnChecks)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(3 VitalDelayType01)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType(3 VitalDelayType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefSetupHoldCnst(1 DefSetupHoldCnst)))
	)
	(_use(std(standard))(.(cycloneive_atom_pack))(ieee(std_logic_1164))(ieee(VITAL_Timing))(ieee(VITAL_Primitives))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1701736302)
	)
	(_model . vital_cycloneive_mac_mult 22 -1)
)
V 000065 55 7252          1711905769610 vital_cycloneive_mac_out
(_unit VHDL(cycloneive_mac_out 0 6985(vital_cycloneive_mac_out 0 7020))
	(_version vef)
	(_time 1711905769611 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code d9dfdf8ad98e8ecf838a9f83dddfdcdfd0dedfdfdc)
	(_coverage d)
	(_ent
		(_time 1711905769608)
	)
	(_block WireDelay 0 7038
		(_generate g1 0 7040(_for 11 )
			(_object
				(_cnst(_int i 11 0 7040(_arch)))
				(_var(_int dataout_VitalGlitchData -9 0 7043(_prcs 1)))
				(_prcs
					(line__7041(_arch 0 0 7041(_procedure_call(_trgt(7(_object 21)))(_sens(0(_object 21)))(_read(0(_object 21))))))
					(VITALtiming(_arch 1 0 7042(_prcs(_simple)(_trgt(4(_object 21)))(_sens(8)(9)(12(_object 21)))(_mon)(_read(11)(12(_object 21))))))
				)
			)
			(_part (7(_object 21))(4(_object 21))
			)
			(_split (7(_object 21))(0(_object 21))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~dataa'range~13 0 7040(_scalar (_range 8))))
			(_prcs
				(line__7059(_arch 2 0 7059(_procedure_call(_trgt(8))(_sens(1)))))
				(line__7060(_arch 3 0 7060(_procedure_call(_trgt(9))(_sens(2)))))
				(line__7061(_arch 4 0 7061(_procedure_call(_trgt(10))(_sens(3)))))
			)
		)
	)
	(_block sh 0 7067
		(_generate g0 0 7069(_for 12 )
			(_object
				(_cnst(_int i 12 0 7069(_arch)))
				(_var(_int Tviol_dataa_clk -8 0 7071(_prcs 0((i 2)))))
				(_var(_int TimingData_dataa_clk -14 0 7072(_prcs 0(_code 9))))
				(_var(_int Tviol_ena_clk -8 0 7073(_prcs 0((i 2)))))
				(_var(_int TimingData_ena_clk -14 0 7074(_prcs 0(_code 10))))
				(_prcs
					(VITALtiming(_arch 6 0 7070(_prcs(_simple)(_sens(7(_object 23))(8)(10))(_mon)(_read(2)(3)(11)))))
				)
			)
			(_part (0(_object 23))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~dataa'range~131 0 7069(_scalar (_range 11))))
		)
	)
	(_object
		(_gen(_int dataa_width -1 0 6987 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12 0 6988(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_clock 0 0 6988(_ent(_string \"none"\))))
		(_gen(_int TimingChecksOn -3 0 6989 \True\ (_ent((i 1)))))
		(_gen(_int MsgOn -3 0 6990 \FALSE\ (_ent((i 0)))))
		(_gen(_int XOn -3 0 6991 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOnChecks -3 0 6992 \TRUE\ (_ent gms((i 1)))))
		(_gen(_int XOnChecks -3 0 6993 \TRUE\ (_ent gms((i 1)))))
		(_type(_int ~STRING~121 0 6994(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 1 0 6994(_ent gms(_string \"*"\))))
		(_type(_int ~VitalDelayArrayType01{35~downto~0}~12 0 6995(_array -4((_dto i 35 i 0)))))
		(_gen(_int tipd_dataa 2 0 6995(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tipd_clk -4 0 6997(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_ena -4 0 6998(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_aclr -4 0 6999(_ent(((ns 0))((ns 0))))))
		(_type(_int ~VitalDelayArrayType01{36*36-1~downto~0}~12 0 7000(_array -4((_dto i 1295 i 0)))))
		(_gen(_int tpd_dataa_dataout 3 0 7000(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tpd_aclr_dataout_posedge 2 0 7001(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tpd_clk_dataout_posedge 2 0 7002(_ent((_others((ns 0))((ns 0)))))))
		(_type(_int ~VitalDelayArrayType{35~downto~0}~12 0 7003(_array -5((_dto i 35 i 0)))))
		(_gen(_int tsetup_dataa_clk_noedge_posedge 4 0 7003(_ent((_others(ns 0))))))
		(_gen(_int thold_dataa_clk_noedge_posedge 4 0 7004(_ent((_others(ns 0))))))
		(_gen(_int tsetup_ena_clk_noedge_posedge -5 0 7005 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_ena_clk_noedge_posedge -5 0 7006 \0 ns\ (_ent((ns 0)))))
		(_type(_int ~STRING~123 0 7007(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 5 0 7007(_ent(_string \"true"\))))
		(_type(_int ~STRING~124 0 7008(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 6 0 7008(_ent(_string \"cycloneive_mac_out"\))))
		(_type(_int ~STD_LOGIC_VECTOR{dataa_width-1~downto~0}~12 0 7010(_array -7((_dto c 12 i 0)))))
		(_port(_int dataa 7 0 7010(_ent(_in((_others(i 2)))))))
		(_port(_int clk -7 0 7011(_ent(_in((i 2))))))
		(_port(_int aclr -7 0 7012(_ent(_in((i 2))))))
		(_port(_int ena -7 0 7013(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{dataa_width-1~downto~0}~126 0 7014(_array -7((_dto c 13 i 0)))))
		(_port(_int dataout 8 0 7014(_ent(_out)(_param_out))))
		(_port(_int devclrn -7 0 7015(_ent(_in((i 3))))))
		(_port(_int devpor -7 0 7016(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{dataa'range}~13 0 7023(_array -7((_range 14)))))
		(_sig(_int dataa_ipd 9 0 7023(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int clk_ipd -7 0 7024(_arch(_uni)(_event)(_lastevent)(_param_out))))
		(_sig(_int aclr_ipd -7 0 7025(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int ena_ipd -7 0 7026(_arch(_uni)(_param_out))))
		(_sig(_int use_reg -7 0 7029(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{dataout'range}~13 0 7031(_array -7((_range 15)))))
		(_sig(_int dataout_tmp 10 0 7031(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__7065(_arch 5 0 7065(_assignment(_trgt(11)))))
			(line__7123(_arch 7 0 7123(_prcs(_simple)(_trgt(12))(_sens(7)(8)(9)(10))(_read(11)))))
		)
		(_subprogram
			(_ext VitalWireDelay(2 11))
			(_ext VitalPathDelay01(2 8))
			(_ext VitalSetupHoldCheck(2 14))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(1 DefMsgOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(1 DefXOnChecks)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType(2 VitalDelayType)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefSetupHoldCnst(1 DefSetupHoldCnst)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(2 VitalGlitchDataType)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(2 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(2 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(2 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
		(_type(_ext ieee.VITAL_Timing.VitalTimingDataType(2 VitalTimingDataType)))
		(_type(_ext ieee.std_logic_1164.X01(3 X01)))
		(_type(_ext ieee.VITAL_Timing.VitalEdgeSymbolType(2 VitalEdgeSymbolType)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(std_logic_1164))(ieee(VITAL_Primitives)))
	(_static
		(1096040772 5526863)
		(1701736302)
		(68)
		(4934723)
		(1128353071 1413563487 1163026241 71)
		(4279877)
	)
	(_model . vital_cycloneive_mac_out 16 -1)
)
V 000045 55 3563          1711905769616 arch
(_unit VHDL(cycloneive_io_ibuf 0 7155(arch 0 7175))
	(_version vef)
	(_time 1711905769617 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code e9efefbbe9bebeffbfe7afb3edefecefe0eeefefec)
	(_coverage d)
	(_ent
		(_time 1711905769614)
	)
	(_block WireDelay 0 7182
		(_object
			(_prcs
				(line__7184(_arch 0 0 7184(_procedure_call(_trgt(3))(_sens(0)))))
				(line__7185(_arch 1 0 7185(_procedure_call(_trgt(4))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen(_int tipd_i -1 0 7157(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_ibar -1 0 7158(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_i_o -1 0 7159(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_ibar_o -1 0 7160(_ent(((ns 0))((ns 0))))))
		(_gen(_int XOn -2 0 7161 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOn -2 0 7162 \FALSE\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 7163(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int differential_mode 0 0 7163(_ent(_string \"false"\))))
		(_type(_int ~STRING~121 0 7164(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int bus_hold 1 0 7164(_ent(_string \"false"\))))
		(_type(_int ~STRING~122 0 7165(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int simulate_z_as 2 0 7165(_ent(_string \"Z"\))))
		(_type(_int ~STRING~123 0 7166(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 3 0 7166(_ent(_string \"cycloneive_io_ibuf"\))))
		(_port(_int i -4 0 7169(_ent(_in((i 2))))))
		(_port(_int ibar -4 0 7170(_ent(_in((i 2))))))
		(_port(_int o -4 0 7171(_ent(_out)(_param_out))))
		(_sig(_int i_ipd -4 0 7176(_arch(_uni((i 2)))(_lastevent)(_param_out))))
		(_sig(_int ibar_ipd -4 0 7177(_arch(_uni((i 2)))(_lastevent)(_param_out))))
		(_sig(_int o_tmp -4 0 7178(_arch(_uni))))
		(_sig(_int out_tmp -4 0 7179(_arch(_uni))))
		(_sig(_int prev_value -4 0 7180(_arch(_uni((i 2))))))
		(_var(_int output_VitalGlitchData -6 0 7223(_prcs 2)))
		(_prcs
			(line__7188(_arch 2 0 7188(_prcs(_simple)(_trgt(5)(7))(_sens(3)(4)))))
			(line__7213(_arch 3 0 7213(_assignment(_trgt(6))(_sens(5)(7)))))
			(line__7222(_arch 4 0 7222(_prcs(_simple)(_trgt(2))(_sens(6))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay(0 11))
			(_ext VitalPathDelay01(0 8))
		)
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(0 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext std.standard.BOOLEAN(2 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_type(_ext std.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(0 VitalGlitchDataType)))
		(_type(_ext std.standard.STRING(2 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(0 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(0 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(0 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
		(_type(_ext std.standard.SEVERITY_LEVEL(2 SEVERITY_LEVEL)))
	)
	(_use(ieee(VITAL_Timing))(.(cycloneive_atom_pack))(std(standard))(ieee(std_logic_1164))(ieee(VITAL_Primitives)))
	(_static
		(1936482662 101)
		(1702195828)
		(90)
		(88)
		(6513526)
		(6581863)
		(111)
	)
	(_model . arch 5 -1)
)
V 000045 55 5022          1711905769622 arch
(_unit VHDL(cycloneive_io_obuf 0 7257(arch 0 7282))
	(_version vef)
	(_time 1711905769623 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code e9efefbbe9bebeffb2eeafb3edefecefe0eeefefec)
	(_coverage d)
	(_ent
		(_time 1711905769620)
	)
	(_block WireDelay 0 7297
		(_generate g1 0 7301(_for 6 )
			(_object
				(_cnst(_int i 6 0 7301(_arch)))
				(_prcs
					(line__7302(_arch 2 0 7302(_procedure_call(_trgt(15(_object 14)))(_sens(2(_object 14)))(_read(2(_object 14))))))
				)
			)
			(_split (15(_object 14))(2(_object 14))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~seriesterminationcontrol'range~13 0 7301(_scalar (_dto i 15 i 0))))
			(_prcs
				(line__7299(_arch 0 0 7299(_procedure_call(_trgt(6))(_sens(0)))))
				(line__7300(_arch 1 0 7300(_procedure_call(_trgt(7))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen(_int tipd_i -1 0 7259(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_oe -1 0 7260(_ent(((ns 0))((ns 0))))))
		(_type(_int ~VitalDelayArrayType01{15~downto~0}~12 0 7261(_array -1((_dto i 15 i 0)))))
		(_gen(_int tipd_seriesterminationcontrol 0 0 7261(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tpd_i_o -1 0 7262(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_oe_o -1 0 7263(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_i_obar -1 0 7264(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_oe_obar -1 0 7265(_ent(((ns 0))((ns 0))))))
		(_gen(_int XOn -2 0 7266 \FALSE\ (_ent gms((i 0)))))
		(_gen(_int MsgOn -2 0 7267 \FALSE\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 7268(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int open_drain_output 1 0 7268(_ent(_string \"false"\))))
		(_type(_int ~STRING~121 0 7269(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int bus_hold 2 0 7269(_ent(_string \"false"\))))
		(_type(_int ~STRING~122 0 7270(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 3 0 7270(_ent(_string \"cycloneive_io_obuf"\))))
		(_port(_int i -4 0 7273(_ent(_in((i 2))))))
		(_port(_int oe -4 0 7274(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7275(_array -4((_dto i 15 i 0)))))
		(_port(_int seriesterminationcontrol 4 0 7275(_ent(_in((_others(i 2)))))))
		(_port(_int devoe -4 0 7276(_ent(_in((i 3))))))
		(_port(_int o -4 0 7277(_ent(_out)(_param_out))))
		(_port(_int obar -4 0 7278(_ent(_out)(_param_out))))
		(_sig(_int i_ipd -4 0 7284(_arch(_uni((i 2)))(_lastevent)(_param_out))))
		(_sig(_int oe_ipd -4 0 7285(_arch(_uni((i 2)))(_lastevent)(_param_out))))
		(_sig(_int out_tmp -4 0 7286(_arch(_uni((i 4))))))
		(_sig(_int out_tmp_bar -4 0 7287(_arch(_uni))))
		(_sig(_int prev_value -4 0 7288(_arch(_uni((i 2))))))
		(_sig(_int o_tmp -4 0 7289(_arch(_uni))))
		(_sig(_int obar_tmp -4 0 7290(_arch(_uni))))
		(_sig(_int o_tmp1 -4 0 7291(_arch(_uni))))
		(_sig(_int obar_tmp1 -4 0 7292(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 7293(_array -4((_dto i 15 i 0)))))
		(_sig(_int seriesterminationcontrol_ipd 5 0 7293(_arch(_uni((_others(i 2))))(_param_out))))
		(_var(_int o_VitalGlitchData -6 0 7353(_prcs 5)))
		(_var(_int obar_VitalGlitchData -6 0 7354(_prcs 5)))
		(_prcs
			(line__7307(_arch 3 0 7307(_prcs(_simple)(_trgt(8)(9)(10))(_sens(6)(7)))))
			(line__7345(_arch 4 0 7345(_assignment(_trgt(13))(_sens(8)(10)))))
			(line__7346(_arch 5 0 7346(_assignment(_trgt(14))(_sens(9)(10)))))
			(line__7347(_arch 6 0 7347(_assignment(_trgt(11))(_sens(3)(13)))))
			(line__7348(_arch 7 0 7348(_assignment(_trgt(12))(_sens(3)(14)))))
			(line__7352(_arch 8 0 7352(_prcs(_simple)(_trgt(4)(5))(_sens(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay(0 11))
			(_ext VitalPathDelay01(0 8))
		)
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(0 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext std.standard.BOOLEAN(2 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_type(_ext std.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(0 VitalGlitchDataType)))
		(_type(_ext std.standard.STRING(2 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(0 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(0 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(0 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
		(_type(_ext std.standard.SEVERITY_LEVEL(2 SEVERITY_LEVEL)))
	)
	(_use(ieee(VITAL_Timing))(.(cycloneive_atom_pack))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(VITAL_Primitives)))
	(_static
		(1702195828)
		(111)
		(1918984815)
	)
	(_model . arch 9 -1)
)
V 000045 55 12907         1711905769628 arch
(_unit VHDL(cycloneive_ddio_oe 0 7401(arch 0 7430))
	(_version vef)
	(_time 1711905769629 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code e9efefbbe9bebeffefedafb3edefecefe0eeefefec)
	(_coverage d)
	(_ent
		(_time 1711905769626)
	)
	(_comp
		(DFFEAS
			(_object
				(_type(_int ~STRING~131 0 7455(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int power_up 4 0 7455(_ent(_string \"DONT_CARE"\))))
				(_type(_int ~STRING~132 0 7456(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int is_wysiwyg 5 0 7456(_ent(_string \"false"\))))
				(_type(_int ~STRING~133 0 7457(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int x_on_violation 6 0 7457(_ent(_string \"on"\))))
				(_type(_int ~STRING~134 0 7458(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int lpm_type 7 0 7458(_ent(_string \"DFFEAS"\))))
				(_gen(_int tsetup_d_clk_noedge_posedge -5 0 7459(_ent((ns 0)))))
				(_gen(_int tsetup_asdata_clk_noedge_posedge -5 0 7460(_ent((ns 0)))))
				(_gen(_int tsetup_sclr_clk_noedge_posedge -5 0 7461(_ent((ns 0)))))
				(_gen(_int tsetup_sload_clk_noedge_posedge -5 0 7462(_ent((ns 0)))))
				(_gen(_int tsetup_ena_clk_noedge_posedge -5 0 7463(_ent((ns 0)))))
				(_gen(_int thold_d_clk_noedge_posedge -5 0 7464(_ent((ns 0)))))
				(_gen(_int thold_asdata_clk_noedge_posedge -5 0 7465(_ent((ns 0)))))
				(_gen(_int thold_sclr_clk_noedge_posedge -5 0 7466(_ent((ns 0)))))
				(_gen(_int thold_sload_clk_noedge_posedge -5 0 7467(_ent((ns 0)))))
				(_gen(_int thold_ena_clk_noedge_posedge -5 0 7468(_ent((ns 0)))))
				(_gen(_int tpd_clk_q_posedge -1 0 7469(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_clrn_q_negedge -1 0 7470(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_prn_q_negedge -1 0 7471(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_aload_q_posedge -1 0 7472(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_asdata_q -1 0 7473(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_clk -1 0 7474(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_d -1 0 7475(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_asdata -1 0 7476(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_sclr -1 0 7477(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_sload -1 0 7478(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_clrn -1 0 7479(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_prn -1 0 7480(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_aload -1 0 7481(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_ena -1 0 7482(_ent(((ns 0))((ns 0))))))
				(_gen(_int TimingChecksOn -2 0 7483(_ent((i 1)))))
				(_gen(_int MsgOn -2 0 7484(_ent((i 0)))))
				(_gen(_int XOn -2 0 7485(_ent((i 0)))))
				(_gen(_int MsgOnChecks -2 0 7486(_ent((i 1)))))
				(_gen(_int XOnChecks -2 0 7487(_ent((i 1)))))
				(_type(_int ~STRING~135 0 7488(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int InstancePath 8 0 7488(_ent(_string \"*"\))))
				(_port(_int d -4 0 7492(_ent (_in((i 2))))))
				(_port(_int clk -4 0 7493(_ent (_in((i 2))))))
				(_port(_int ena -4 0 7494(_ent (_in((i 3))))))
				(_port(_int clrn -4 0 7495(_ent (_in((i 3))))))
				(_port(_int prn -4 0 7496(_ent (_in((i 3))))))
				(_port(_int aload -4 0 7497(_ent (_in((i 2))))))
				(_port(_int asdata -4 0 7498(_ent (_in((i 3))))))
				(_port(_int sclr -4 0 7499(_ent (_in((i 2))))))
				(_port(_int sload -4 0 7500(_ent (_in((i 2))))))
				(_port(_int devclrn -4 0 7501(_ent (_in((i 3))))))
				(_port(_int devpor -4 0 7502(_ent (_in((i 3))))))
				(_port(_int q -4 0 7503(_ent (_out))))
			)
		)
		(cycloneive_mux21
			(_object
				(_gen(_int TimingChecksOn -2 0 7434(_ent((i 1)))))
				(_gen(_int MsgOn -2 0 7435(_ent((i 0)))))
				(_gen(_int XOn -2 0 7436(_ent((i 0)))))
				(_type(_int ~STRING~13 0 7437(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int InstancePath 4 0 7437(_ent(_string \"*"\))))
				(_gen(_int tpd_A_MO -1 0 7438(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_B_MO -1 0 7439(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_S_MO -1 0 7440(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_A -1 0 7441(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_B -1 0 7442(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_S -1 0 7443(_ent(((ns 0))((ns 0))))))
				(_port(_int A -4 0 7446(_ent (_in((i 2))))))
				(_port(_int B -4 0 7447(_ent (_in((i 2))))))
				(_port(_int S -4 0 7448(_ent (_in((i 2))))))
				(_port(_int MO -4 0 7449(_ent (_out))))
			)
		)
	)
	(_block WireDelay 0 7526
		(_object
			(_prcs
				(line__7528(_arch 0 0 7528(_procedure_call(_trgt(10))(_sens(0)))))
				(line__7529(_arch 1 0 7529(_procedure_call(_trgt(11))(_sens(1)))))
				(line__7530(_arch 2 0 7530(_procedure_call(_trgt(12))(_sens(2)))))
				(line__7531(_arch 3 0 7531(_procedure_call(_trgt(13))(_sens(3)))))
				(line__7532(_arch 4 0 7532(_procedure_call(_trgt(14))(_sens(4)))))
			)
		)
	)
	(_inst ddioreg_hi 0 7565(_comp DFFEAS)
		(_gen
			((power_up)(_code 9))
		)
		(_port
			((d)(oe_ipd))
			((clk)(clk_ipd))
			((ena)(ena_ipd))
			((clrn)(ddioreg_aclr))
			((prn)(ddioreg_prn))
			((asdata)(ddioreg_adatasdata))
			((sclr)(ddioreg_sclr))
			((sload)(ddioreg_sload))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((q)(dffhi_tmp))
		)
		(_use(_ent altera DFFEAS)
			(_gen
				((power_up)(_code 10))
				((x_on_violation)(_string \"on"\))
				((lpm_type)(_string \"DFFEAS"\))
				((tsetup_d_clk_noedge_posedge)((ns 0)))
				((tsetup_asdata_clk_noedge_posedge)((ns 0)))
				((tsetup_sclr_clk_noedge_posedge)((ns 0)))
				((tsetup_sload_clk_noedge_posedge)((ns 0)))
				((tsetup_ena_clk_noedge_posedge)((ns 0)))
				((thold_d_clk_noedge_posedge)((ns 0)))
				((thold_asdata_clk_noedge_posedge)((ns 0)))
				((thold_sclr_clk_noedge_posedge)((ns 0)))
				((thold_sload_clk_noedge_posedge)((ns 0)))
				((thold_ena_clk_noedge_posedge)((ns 0)))
				((tpd_clk_q_posedge)(((ns 0))((ns 0))))
				((tpd_clrn_q_negedge)(((ns 0))((ns 0))))
				((tpd_prn_q_negedge)(((ns 0))((ns 0))))
				((tpd_aload_q_posedge)(((ns 0))((ns 0))))
				((tpd_asdata_q)(((ns 0))((ns 0))))
				((tipd_clk)(((ns 0))((ns 0))))
				((tipd_d)(((ns 0))((ns 0))))
				((tipd_asdata)(((ns 0))((ns 0))))
				((tipd_sclr)(((ns 0))((ns 0))))
				((tipd_sload)(((ns 0))((ns 0))))
				((tipd_clrn)(((ns 0))((ns 0))))
				((tipd_prn)(((ns 0))((ns 0))))
				((tipd_aload)(((ns 0))((ns 0))))
				((tipd_ena)(((ns 0))((ns 0))))
				((TimingChecksOn)((i 1)))
				((MsgOn)((i 0)))
				((XOn)((i 0)))
				((MsgOnChecks)((i 1)))
				((XOnChecks)((i 1)))
				((InstancePath)(_string \"*"\))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((clrn)(clrn))
				((prn)(prn))
				((aload)(aload))
				((asdata)(asdata))
				((sclr)(sclr))
				((sload)(sload))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
			)
		)
	)
	(_inst ddioreg_lo 0 7585(_comp DFFEAS)
		(_gen
			((power_up)(_code 11))
		)
		(_port
			((d)(dffhi_tmp))
			((clk)(nclk))
			((ena)(ena_ipd))
			((clrn)(ddioreg_aclr))
			((prn)(ddioreg_prn))
			((asdata)(ddioreg_adatasdata))
			((sclr)(ddioreg_sclr))
			((sload)(ddioreg_sload))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((q)(dfflo_tmp))
		)
		(_use(_ent altera DFFEAS)
			(_gen
				((power_up)(_code 12))
				((x_on_violation)(_string \"on"\))
				((lpm_type)(_string \"DFFEAS"\))
				((tsetup_d_clk_noedge_posedge)((ns 0)))
				((tsetup_asdata_clk_noedge_posedge)((ns 0)))
				((tsetup_sclr_clk_noedge_posedge)((ns 0)))
				((tsetup_sload_clk_noedge_posedge)((ns 0)))
				((tsetup_ena_clk_noedge_posedge)((ns 0)))
				((thold_d_clk_noedge_posedge)((ns 0)))
				((thold_asdata_clk_noedge_posedge)((ns 0)))
				((thold_sclr_clk_noedge_posedge)((ns 0)))
				((thold_sload_clk_noedge_posedge)((ns 0)))
				((thold_ena_clk_noedge_posedge)((ns 0)))
				((tpd_clk_q_posedge)(((ns 0))((ns 0))))
				((tpd_clrn_q_negedge)(((ns 0))((ns 0))))
				((tpd_prn_q_negedge)(((ns 0))((ns 0))))
				((tpd_aload_q_posedge)(((ns 0))((ns 0))))
				((tpd_asdata_q)(((ns 0))((ns 0))))
				((tipd_clk)(((ns 0))((ns 0))))
				((tipd_d)(((ns 0))((ns 0))))
				((tipd_asdata)(((ns 0))((ns 0))))
				((tipd_sclr)(((ns 0))((ns 0))))
				((tipd_sload)(((ns 0))((ns 0))))
				((tipd_clrn)(((ns 0))((ns 0))))
				((tipd_prn)(((ns 0))((ns 0))))
				((tipd_aload)(((ns 0))((ns 0))))
				((tipd_ena)(((ns 0))((ns 0))))
				((TimingChecksOn)((i 1)))
				((MsgOn)((i 0)))
				((XOn)((i 0)))
				((MsgOnChecks)((i 1)))
				((XOnChecks)((i 1)))
				((InstancePath)(_string \"*"\))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((clrn)(clrn))
				((prn)(prn))
				((aload)(aload))
				((asdata)(asdata))
				((sclr)(sclr))
				((sload)(sload))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
			)
		)
	)
	(_inst or_gate 0 7604(_comp cycloneive_mux21)
		(_port
			((A)(dffhi_tmp))
			((B)(dfflo_tmp))
			((S)(dfflo_tmp))
			((MO)(dataout))
		)
		(_use(_ent . cycloneive_mux21)
		)
	)
	(_object
		(_gen(_int tipd_oe -1 0 7403(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_clk -1 0 7404(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_ena -1 0 7405(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_areset -1 0 7406(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_sreset -1 0 7407(_ent(((ns 0))((ns 0))))))
		(_gen(_int XOn -2 0 7408 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOn -2 0 7409 \FALSE\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 7410(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int power_up 0 0 7410(_ent(_string \"low"\))))
		(_type(_int ~STRING~121 0 7411(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int async_mode 1 0 7411(_ent gms(_string \"none"\))))
		(_type(_int ~STRING~122 0 7412(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int sync_mode 2 0 7412(_ent gms(_string \"none"\))))
		(_type(_int ~STRING~123 0 7413(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 3 0 7413(_ent(_string \"cycloneive_ddio_oe"\))))
		(_port(_int oe -4 0 7417(_ent(_in((i 3))))))
		(_port(_int clk -4 0 7418(_ent(_in((i 2))))))
		(_port(_int ena -4 0 7419(_ent(_in((i 3))))))
		(_port(_int areset -4 0 7420(_ent(_in((i 2))))))
		(_port(_int sreset -4 0 7421(_ent(_in((i 2))))))
		(_port(_int dataout -4 0 7422(_ent(_out))))
		(_port(_int dfflo -4 0 7423(_ent(_out))))
		(_port(_int dffhi -4 0 7424(_ent(_out))))
		(_port(_int devclrn -4 0 7425(_ent(_in((i 3))))))
		(_port(_int devpor -4 0 7426(_ent(_in((i 3))))))
		(_sig(_int oe_ipd -4 0 7508(_arch(_uni((i 2)))(_param_out))))
		(_sig(_int clk_ipd -4 0 7509(_arch(_uni((i 2)))(_param_out))))
		(_sig(_int ena_ipd -4 0 7510(_arch(_uni((i 2)))(_param_out))))
		(_sig(_int areset_ipd -4 0 7511(_arch(_uni((i 2)))(_event)(_param_out))))
		(_sig(_int sreset_ipd -4 0 7512(_arch(_uni((i 2)))(_event)(_param_out))))
		(_sig(_int ddioreg_aclr -4 0 7513(_arch(_uni))))
		(_sig(_int ddioreg_prn -4 0 7514(_arch(_uni))))
		(_sig(_int ddioreg_adatasdata -4 0 7515(_arch(_uni))))
		(_sig(_int ddioreg_sclr -4 0 7516(_arch(_uni))))
		(_sig(_int ddioreg_sload -4 0 7517(_arch(_uni))))
		(_sig(_int dfflo_tmp -4 0 7518(_arch(_uni))))
		(_sig(_int dffhi_tmp -4 0 7519(_arch(_uni))))
		(_sig(_int nclk -4 0 7520(_arch(_uni))))
		(_sig(_int dataout_tmp -4 0 7521(_arch(_uni))))
		(_prcs
			(line__7535(_arch 5 0 7535(_assignment(_alias((nclk)(clk_ipd)))(_simpleassign "not")(_trgt(22))(_sens(11)))))
			(line__7536(_arch 6 0 7536(_prcs(_trgt(15)(16)(17)(18)(19))(_sens(13)(14)))))
			(line__7612(_arch 7 0 7612(_assignment(_alias((dfflo)(dfflo_tmp)))(_simpleassign BUF)(_trgt(6))(_sens(20)))))
			(line__7613(_arch 8 0 7613(_assignment(_alias((dffhi)(dffhi_tmp)))(_simpleassign BUF)(_trgt(7))(_sens(21)))))
		)
		(_subprogram
			(_ext VitalWireDelay(0 11))
		)
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(0 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext std.standard.BOOLEAN(2 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_type(_ext std.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType(0 VitalDelayType)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext std.standard.TIME(2 TIME)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefSetupHoldCnst(1 DefSetupHoldCnst)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(1 DefMsgOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(1 DefXOnChecks)))
	)
	(_use(ieee(VITAL_Timing))(.(cycloneive_atom_pack))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(VITAL_Primitives)))
	(_static
		(1634036835 114)
		(1936028272 29797)
	)
	(_model . arch 13 -1)
)
V 000052 55 5310          1711905769634 vital_latch
(_unit VHDL(cycloneive_latch 0 7631(vital_latch 0 7665))
	(_version vef)
	(_time 1711905769635 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code f9ffffa8f9aeaeefa2fcbfa3fdfffcfff0fefffffc)
	(_coverage d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1711905769632)
	)
	(_vital vital_level0)
	(_block WireDelay 0 7680
		(_object
			(_prcs
				(line__7682(_arch 1 0 7682(_procedure_call(_trgt(5))(_sens(0)))))
				(line__7683(_arch 2 0 7683(_procedure_call(_trgt(7))(_sens(2)))))
				(line__7684(_arch 3 0 7684(_procedure_call(_trgt(8))(_sens(3)))))
				(line__7685(_arch 4 0 7685(_procedure_call(_trgt(9))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 7633(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int is_wysiwyg 0 0 7633(_ent(_string \"false"\))))
		(_type(_int ~STRING~121 0 7634(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int x_on_violation 1 0 7634(_ent(_string \"on"\))))
		(_type(_int ~STRING~122 0 7635(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 2 0 7635(_ent(_string \"cycloneive_latch"\))))
		(_gen(_int tsetup_d_ena_noedge_negedge -2 0 7636 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_d_ena_noedge_negedge -2 0 7637 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tpd_d_q -4 0 7638(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_ena_q_negedge -4 0 7639(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_clr_q_negedge -4 0 7640(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_pre_q_negedge -4 0 7641(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_d -4 0 7642(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_clr -4 0 7643(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_pre -4 0 7644(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_ena -4 0 7645(_ent(((ns 0))((ns 0))))))
		(_gen(_int TimingChecksOn -5 0 7646 \True\ (_ent((i 1)))))
		(_gen(_int MsgOn -5 0 7647 \FALSE\ (_ent((i 0)))))
		(_gen(_int XOn -5 0 7648 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOnChecks -5 0 7649 \TRUE\ (_ent((i 1)))))
		(_gen(_int XOnChecks -5 0 7650 \TRUE\ (_ent((i 1)))))
		(_type(_int ~STRING~123 0 7651(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 3 0 7651(_ent(_string \"*"\))))
		(_port(_int d -6 0 7655(_ent(_in((i 2))))))
		(_port(_int ena -6 0 7656(_ent(_in((i 3))))))
		(_port(_int clr -6 0 7657(_ent(_in((i 3))))))
		(_port(_int pre -6 0 7658(_ent(_in((i 3))))))
		(_port(_int q -6 0 7659(_ent(_out)(_param_out))))
		(_sig(_int d_ipd -6 0 7667(_arch(_uni)(_param_out))))
		(_sig(_int d_dly -6 0 7668(_arch(_uni))))
		(_sig(_int clr_ipd -6 0 7669(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int pre_ipd -6 0 7670(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int ena_ipd -6 0 7671(_arch(_uni)(_lastevent)(_param_out))))
		(_var(_int Tviol_d_ena -7 0 7690(_prcs 1((i 2)))))
		(_var(_int TimingData_d_ena -8 0 7691(_prcs 1(_code 6))))
		(_var(_int q_VitalGlitchData -9 0 7692(_prcs 1)))
		(_var(_int iq -6 0 7694(_prcs 1((i 2)))))
		(_var(_int idata -6 0 7695(_prcs 1((i 2)))))
		(_var(_int violation -6 0 7698(_prcs 1((i 2)))))
		(_prcs
			(line__7675(_arch 0 0 7675(_assignment(_alias((d_dly)(d_ipd)))(_simpleassign BUF)(_trgt(6))(_sens(5)))))
			(VITALtiming(_arch 5 0 7688(_prcs(_simple)(_trgt(4))(_sens(6)(7)(8)(9))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay(1 11))
			(_ext VitalSetupHoldCheck(1 14))
			(_ext VitalPathDelay01(1 8))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType(1 VitalDelayType)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefSetupHoldCnst(2 DefSetupHoldCnst)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(1 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(2 DefPropDelay01)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(2 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(2 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(2 DefMsgOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(2 DefXOnChecks)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalTimingDataType(1 VitalTimingDataType)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(1 VitalGlitchDataType)))
		(_type(_ext ieee.std_logic_1164.X01(3 X01)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalEdgeSymbolType(1 VitalEdgeSymbolType)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(1 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(1 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(1 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(2 DefGlitchMode)))
	)
	(_use(std(standard))(ieee(VITAL_Timing))(.(cycloneive_atom_pack))(ieee(std_logic_1164))(ieee(VITAL_Primitives)))
	(_static
		(1096040772 20041)
		(4279877)
		(1668899631 1701736300 1600484969 1668571500 104)
		(28271)
		(81)
	)
	(_model . vital_latch 7 -1)
)
V 000045 55 16607         1711905769640 arch
(_unit VHDL(cycloneive_ddio_out 0 7777(arch 0 7814))
	(_version vef)
	(_time 1711905769641 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code f9ffffa8f9aeaeefaafeabf9bca3adfff0fefffffcfcaf)
	(_coverage d)
	(_ent
		(_time 1711905769638)
	)
	(_comp
		(cycloneive_latch
			(_object
				(_type(_int ~STRING~136 0 7893(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int is_wysiwyg 5 0 7893(_ent(_string \"false"\))))
				(_type(_int ~STRING~137 0 7894(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int x_on_violation 6 0 7894(_ent(_string \"on"\))))
				(_type(_int ~STRING~138 0 7895(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int lpm_type 7 0 7895(_ent(_string \"cycloneive_latch"\))))
				(_gen(_int tsetup_d_ena_noedge_negedge -5 0 7896(_ent((ns 0)))))
				(_gen(_int thold_d_ena_noedge_negedge -5 0 7897(_ent((ns 0)))))
				(_gen(_int tpd_d_q -1 0 7898(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_ena_q_negedge -1 0 7899(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_clr_q_negedge -1 0 7900(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_pre_q_negedge -1 0 7901(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_d -1 0 7902(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_clr -1 0 7903(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_pre -1 0 7904(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_ena -1 0 7905(_ent(((ns 0))((ns 0))))))
				(_gen(_int TimingChecksOn -2 0 7906(_ent((i 1)))))
				(_gen(_int MsgOn -2 0 7907(_ent((i 0)))))
				(_gen(_int XOn -2 0 7908(_ent((i 0)))))
				(_gen(_int MsgOnChecks -2 0 7909(_ent((i 1)))))
				(_gen(_int XOnChecks -2 0 7910(_ent((i 1)))))
				(_type(_int ~STRING~139 0 7911(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int InstancePath 8 0 7911(_ent(_string \"*"\))))
				(_port(_int d -4 0 7915(_ent (_in((i 2))))))
				(_port(_int ena -4 0 7916(_ent (_in((i 3))))))
				(_port(_int clr -4 0 7917(_ent (_in((i 3))))))
				(_port(_int pre -4 0 7918(_ent (_in((i 3))))))
				(_port(_int q -4 0 7919(_ent (_out))))
			)
		)
		(DFFEAS
			(_object
				(_type(_int ~STRING~131 0 7839(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int power_up 5 0 7839(_ent(_string \"DONT_CARE"\))))
				(_type(_int ~STRING~132 0 7840(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int is_wysiwyg 6 0 7840(_ent(_string \"false"\))))
				(_type(_int ~STRING~133 0 7841(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int x_on_violation 7 0 7841(_ent(_string \"on"\))))
				(_type(_int ~STRING~134 0 7842(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int lpm_type 8 0 7842(_ent(_string \"DFFEAS"\))))
				(_gen(_int tsetup_d_clk_noedge_posedge -5 0 7843(_ent((ns 0)))))
				(_gen(_int tsetup_asdata_clk_noedge_posedge -5 0 7844(_ent((ns 0)))))
				(_gen(_int tsetup_sclr_clk_noedge_posedge -5 0 7845(_ent((ns 0)))))
				(_gen(_int tsetup_sload_clk_noedge_posedge -5 0 7846(_ent((ns 0)))))
				(_gen(_int tsetup_ena_clk_noedge_posedge -5 0 7847(_ent((ns 0)))))
				(_gen(_int thold_d_clk_noedge_posedge -5 0 7848(_ent((ns 0)))))
				(_gen(_int thold_asdata_clk_noedge_posedge -5 0 7849(_ent((ns 0)))))
				(_gen(_int thold_sclr_clk_noedge_posedge -5 0 7850(_ent((ns 0)))))
				(_gen(_int thold_sload_clk_noedge_posedge -5 0 7851(_ent((ns 0)))))
				(_gen(_int thold_ena_clk_noedge_posedge -5 0 7852(_ent((ns 0)))))
				(_gen(_int tpd_clk_q_posedge -1 0 7853(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_clrn_q_negedge -1 0 7854(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_prn_q_negedge -1 0 7855(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_aload_q_posedge -1 0 7856(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_asdata_q -1 0 7857(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_clk -1 0 7858(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_d -1 0 7859(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_asdata -1 0 7860(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_sclr -1 0 7861(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_sload -1 0 7862(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_clrn -1 0 7863(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_prn -1 0 7864(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_aload -1 0 7865(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_ena -1 0 7866(_ent(((ns 0))((ns 0))))))
				(_gen(_int TimingChecksOn -2 0 7867(_ent((i 1)))))
				(_gen(_int MsgOn -2 0 7868(_ent((i 0)))))
				(_gen(_int XOn -2 0 7869(_ent((i 0)))))
				(_gen(_int MsgOnChecks -2 0 7870(_ent((i 1)))))
				(_gen(_int XOnChecks -2 0 7871(_ent((i 1)))))
				(_type(_int ~STRING~135 0 7872(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int InstancePath 9 0 7872(_ent(_string \"*"\))))
				(_port(_int d -4 0 7876(_ent (_in((i 2))))))
				(_port(_int clk -4 0 7877(_ent (_in((i 2))))))
				(_port(_int ena -4 0 7878(_ent (_in((i 3))))))
				(_port(_int clrn -4 0 7879(_ent (_in((i 3))))))
				(_port(_int prn -4 0 7880(_ent (_in((i 3))))))
				(_port(_int aload -4 0 7881(_ent (_in((i 2))))))
				(_port(_int asdata -4 0 7882(_ent (_in((i 3))))))
				(_port(_int sclr -4 0 7883(_ent (_in((i 2))))))
				(_port(_int sload -4 0 7884(_ent (_in((i 2))))))
				(_port(_int devclrn -4 0 7885(_ent (_in((i 3))))))
				(_port(_int devpor -4 0 7886(_ent (_in((i 3))))))
				(_port(_int q -4 0 7887(_ent (_out))))
			)
		)
		(cycloneive_routing_wire
			(_object
				(_gen(_int MsgOn -2 0 7925(_ent((i 0)))))
				(_gen(_int XOn -2 0 7926(_ent((i 0)))))
				(_gen(_int tpd_datain_dataout -1 0 7927(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_datainglitch_dataout -1 0 7928(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_datain -1 0 7929(_ent(((ns 0))((ns 0))))))
				(_port(_int datain -4 0 7932(_ent (_in))))
				(_port(_int dataout -4 0 7933(_ent (_out))))
			)
		)
		(cycloneive_mux21
			(_object
				(_gen(_int TimingChecksOn -2 0 7818(_ent((i 1)))))
				(_gen(_int MsgOn -2 0 7819(_ent((i 0)))))
				(_gen(_int XOn -2 0 7820(_ent((i 0)))))
				(_type(_int ~STRING~13 0 7821(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int InstancePath 5 0 7821(_ent(_string \"*"\))))
				(_gen(_int tpd_A_MO -1 0 7822(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_B_MO -1 0 7823(_ent(((ns 0))((ns 0))))))
				(_gen(_int tpd_S_MO -1 0 7824(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_A -1 0 7825(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_B -1 0 7826(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_S -1 0 7827(_ent(((ns 0))((ns 0))))))
				(_port(_int A -4 0 7830(_ent (_in((i 2))))))
				(_port(_int B -4 0 7831(_ent (_in((i 2))))))
				(_port(_int S -4 0 7832(_ent (_in((i 2))))))
				(_port(_int MO -4 0 7833(_ent (_out))))
			)
		)
	)
	(_block WireDelay 0 7975
		(_object
			(_prcs
				(line__7977(_arch 0 0 7977(_procedure_call(_trgt(14))(_sens(0)))))
				(line__7978(_arch 1 0 7978(_procedure_call(_trgt(15))(_sens(1)))))
				(line__7979(_arch 2 0 7979(_procedure_call(_trgt(16))(_sens(2)))))
				(line__7980(_arch 3 0 7980(_procedure_call(_trgt(17))(_sens(3)))))
				(line__7981(_arch 4 0 7981(_procedure_call(_trgt(18))(_sens(4)))))
				(line__7982(_arch 5 0 7982(_procedure_call(_trgt(19))(_sens(5)))))
				(line__7983(_arch 6 0 7983(_procedure_call(_trgt(20))(_sens(6)))))
				(line__7984(_arch 7 0 7984(_procedure_call(_trgt(21))(_sens(7)))))
				(line__7985(_arch 8 0 7985(_procedure_call(_trgt(22))(_sens(8)))))
			)
		)
	)
	(_inst ddioreg_hi 0 8037(_comp cycloneive_latch)
		(_port
			((d)(datainhi_tmp))
			((ena)(clk_hi))
			((clr)(ddioreg_aclr))
			((pre)(ddioreg_prn))
			((q)(dffhi_tmp))
		)
		(_use(_ent . cycloneive_latch)
		)
	)
	(_inst ddioreg_lo 0 8049(_comp DFFEAS)
		(_gen
			((power_up)(_code 25))
		)
		(_port
			((d)(datainlo_tmp))
			((clk)(clk_lo))
			((ena)(ena_ipd))
			((clrn)(ddioreg_aclr))
			((prn)(ddioreg_prn))
			((asdata)(ddioreg_adatasdata))
			((sclr)(ddioreg_sclr))
			((sload)(ddioreg_sload))
			((devclrn)(devclrn))
			((devpor)(devpor))
			((q)(dfflo_tmp))
		)
		(_use(_ent altera DFFEAS)
			(_gen
				((power_up)(_code 26))
				((x_on_violation)(_string \"on"\))
				((lpm_type)(_string \"DFFEAS"\))
				((tsetup_d_clk_noedge_posedge)((ns 0)))
				((tsetup_asdata_clk_noedge_posedge)((ns 0)))
				((tsetup_sclr_clk_noedge_posedge)((ns 0)))
				((tsetup_sload_clk_noedge_posedge)((ns 0)))
				((tsetup_ena_clk_noedge_posedge)((ns 0)))
				((thold_d_clk_noedge_posedge)((ns 0)))
				((thold_asdata_clk_noedge_posedge)((ns 0)))
				((thold_sclr_clk_noedge_posedge)((ns 0)))
				((thold_sload_clk_noedge_posedge)((ns 0)))
				((thold_ena_clk_noedge_posedge)((ns 0)))
				((tpd_clk_q_posedge)(((ns 0))((ns 0))))
				((tpd_clrn_q_negedge)(((ns 0))((ns 0))))
				((tpd_prn_q_negedge)(((ns 0))((ns 0))))
				((tpd_aload_q_posedge)(((ns 0))((ns 0))))
				((tpd_asdata_q)(((ns 0))((ns 0))))
				((tipd_clk)(((ns 0))((ns 0))))
				((tipd_d)(((ns 0))((ns 0))))
				((tipd_asdata)(((ns 0))((ns 0))))
				((tipd_sclr)(((ns 0))((ns 0))))
				((tipd_sload)(((ns 0))((ns 0))))
				((tipd_clrn)(((ns 0))((ns 0))))
				((tipd_prn)(((ns 0))((ns 0))))
				((tipd_aload)(((ns 0))((ns 0))))
				((tipd_ena)(((ns 0))((ns 0))))
				((TimingChecksOn)((i 1)))
				((MsgOn)((i 0)))
				((XOn)((i 0)))
				((MsgOnChecks)((i 1)))
				((XOnChecks)((i 1)))
				((InstancePath)(_string \"*"\))
			)
			(_port
				((d)(d))
				((clk)(clk))
				((ena)(ena))
				((clrn)(clrn))
				((prn)(prn))
				((aload)(aload))
				((asdata)(asdata))
				((sclr)(sclr))
				((sload)(sload))
				((devclrn)(devclrn))
				((devpor)(devpor))
				((q)(q))
			)
		)
	)
	(_inst wire_delay 0 8077(_comp cycloneive_routing_wire)
		(_port
			((datain)(bdataout))
			((dataout)(dataout))
		)
		(_use(_ent . cycloneive_routing_wire)
		)
	)
	(_inst sel_mux 0 8083(_comp cycloneive_mux21)
		(_port
			((A)(sel_mux_hi_in))
			((B)(sel_mux_lo_in))
			((S)(muxsel_tmp))
			((MO)(bdataout))
		)
		(_use(_ent . cycloneive_mux21)
		)
	)
	(_object
		(_gen(_int tipd_datainlo -1 0 7779(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_datainhi -1 0 7780(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_clk -1 0 7781(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_clkhi -1 0 7782(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_clklo -1 0 7783(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_muxsel -1 0 7784(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_ena -1 0 7785(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_areset -1 0 7786(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_sreset -1 0 7787(_ent(((ns 0))((ns 0))))))
		(_gen(_int XOn -2 0 7788 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOn -2 0 7789 \FALSE\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 7790(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int power_up 0 0 7790(_ent(_string \"low"\))))
		(_type(_int ~STRING~121 0 7791(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int async_mode 1 0 7791(_ent gms(_string \"none"\))))
		(_type(_int ~STRING~122 0 7792(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int sync_mode 2 0 7792(_ent gms(_string \"none"\))))
		(_type(_int ~STRING~123 0 7793(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int use_new_clocking_model 3 0 7793(_ent(_string \"false"\))))
		(_type(_int ~STRING~124 0 7794(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 4 0 7794(_ent(_string \"cycloneive_ddio_out"\))))
		(_port(_int datainlo -4 0 7797(_ent(_in((i 2))))))
		(_port(_int datainhi -4 0 7798(_ent(_in((i 2))))))
		(_port(_int clk -4 0 7799(_ent(_in((i 2))))))
		(_port(_int clkhi -4 0 7800(_ent(_in((i 2))))))
		(_port(_int clklo -4 0 7801(_ent(_in((i 2))))))
		(_port(_int muxsel -4 0 7802(_ent(_in((i 2))))))
		(_port(_int ena -4 0 7803(_ent(_in((i 3))))))
		(_port(_int areset -4 0 7804(_ent(_in((i 2))))))
		(_port(_int sreset -4 0 7805(_ent(_in((i 2))))))
		(_port(_int dataout -4 0 7806(_ent(_out))))
		(_port(_int dfflo -4 0 7807(_ent(_out))))
		(_port(_int dffhi -4 0 7808(_ent(_out))))
		(_port(_int devclrn -4 0 7809(_ent(_in((i 3))))))
		(_port(_int devpor -4 0 7810(_ent(_in((i 3))))))
		(_sig(_int datainlo_ipd -4 0 7938(_arch(_uni((i 2)))(_param_out))))
		(_sig(_int datainhi_ipd -4 0 7939(_arch(_uni((i 2)))(_param_out))))
		(_sig(_int clk_ipd -4 0 7940(_arch(_uni((i 2)))(_param_out))))
		(_sig(_int clkhi_ipd -4 0 7941(_arch(_uni((i 2)))(_param_out))))
		(_sig(_int clklo_ipd -4 0 7942(_arch(_uni((i 2)))(_param_out))))
		(_sig(_int muxsel_ipd -4 0 7943(_arch(_uni((i 2)))(_param_out))))
		(_sig(_int ena_ipd -4 0 7944(_arch(_uni((i 2)))(_param_out))))
		(_sig(_int areset_ipd -4 0 7945(_arch(_uni((i 2)))(_event)(_param_out))))
		(_sig(_int sreset_ipd -4 0 7946(_arch(_uni((i 2)))(_event)(_param_out))))
		(_sig(_int ddioreg_aclr -4 0 7947(_arch(_uni))))
		(_sig(_int ddioreg_prn -4 0 7948(_arch(_uni))))
		(_sig(_int ddioreg_adatasdata -4 0 7949(_arch(_uni))))
		(_sig(_int ddioreg_sclr -4 0 7950(_arch(_uni))))
		(_sig(_int ddioreg_sload -4 0 7951(_arch(_uni))))
		(_sig(_int dfflo_tmp -4 0 7952(_arch(_uni))))
		(_sig(_int dffhi_tmp -4 0 7953(_arch(_uni))))
		(_sig(_int dataout_tmp -4 0 7954(_arch(_uni))))
		(_sig(_int mux_sel -4 0 7955(_arch(_uni))))
		(_sig(_int mux_hi -4 0 7956(_arch(_uni))))
		(_sig(_int sel_mux_hi_in -4 0 7957(_arch(_uni))))
		(_sig(_int clk1 -4 0 7958(_arch(_uni))))
		(_sig(_int clk_hi -4 0 7959(_arch(_uni))))
		(_sig(_int clk_lo -4 0 7960(_arch(_uni))))
		(_sig(_int muxsel1 -4 0 7962(_arch(_uni))))
		(_sig(_int muxsel2 -4 0 7963(_arch(_uni))))
		(_sig(_int clk2 -4 0 7964(_arch(_uni))))
		(_sig(_int muxsel_tmp -4 0 7965(_arch(_uni))))
		(_sig(_int sel_mux_lo_in -4 0 7966(_arch(_uni))))
		(_sig(_int datainlo_tmp -4 0 7967(_arch(_uni))))
		(_sig(_int datainhi_tmp -4 0 7968(_arch(_uni))))
		(_sig(_int dffhi_tmp1 -4 0 7969(_arch(_uni))))
		(_sig(_int bdataout -4 0 7970(_arch(_uni))))
		(_sig(_int hrb_sel -4 0 7971(_arch(_uni))))
		(_prcs
			(line__7987(_arch 9 0 7987(_prcs(_trgt(23)(24)(25)(26)(27))(_sens(21)(22)))))
			(line__8016(_arch 10 0 8016(_prcs(_simple)(_trgt(34))(_sens(16)))))
			(line__8021(_arch 11 0 8021(_prcs(_simple)(_trgt(37))(_sens(19)))))
			(line__8027(_arch 12 0 8027(_prcs(_simple)(_trgt(44))(_sens(29)))))
			(line__8034(_arch 13 0 8034(_assignment(_trgt(35))(_sens(16)(17)(20)))))
			(line__8035(_arch 14 0 8035(_assignment(_trgt(43))(_sens(1)(26)(27)))))
			(line__8047(_arch 15 0 8047(_assignment(_trgt(36))(_sens(16)(18)))))
			(line__8048(_arch 16 0 8048(_assignment(_alias((datainlo_tmp)(datainlo)))(_simpleassign BUF)(_trgt(42))(_sens(0)))))
			(line__8068(_arch 17 0 8068(_assignment(_alias((muxsel2)(muxsel1)))(_simpleassign BUF)(_trgt(38))(_sens(37)))))
			(line__8069(_arch 18 0 8069(_assignment(_alias((clk2)(clk1)))(_simpleassign BUF)(_trgt(39))(_sens(34)))))
			(line__8070(_arch 19 0 8070(_assignment(_trgt(31))(_sens(38)(39)))))
			(line__8071(_arch 20 0 8071(_assignment(_alias((muxsel_tmp)(mux_sel)))(_simpleassign "not")(_trgt(40))(_sens(31)))))
			(line__8072(_arch 21 0 8072(_assignment(_alias((sel_mux_lo_in)(dfflo_tmp)))(_simpleassign BUF)(_trgt(41))(_sens(28)))))
			(line__8073(_arch 22 0 8073(_assignment(_alias((sel_mux_hi_in)(dffhi_tmp1)))(_simpleassign BUF)(_trgt(33))(_sens(44)))))
			(line__8091(_arch 23 0 8091(_assignment(_alias((dfflo)(dfflo_tmp)))(_simpleassign BUF)(_trgt(10))(_sens(28)))))
			(line__8092(_arch 24 0 8092(_assignment(_alias((dffhi)(dffhi_tmp)))(_simpleassign BUF)(_trgt(11))(_sens(29)))))
		)
		(_subprogram
			(_ext VitalWireDelay(0 11))
		)
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(0 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext std.standard.BOOLEAN(2 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_type(_ext std.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType(0 VitalDelayType)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext std.standard.TIME(2 TIME)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefSetupHoldCnst(1 DefSetupHoldCnst)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(1 DefMsgOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(1 DefXOnChecks)))
	)
	(_use(ieee(VITAL_Timing))(.(cycloneive_atom_pack))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(VITAL_Primitives)))
	(_static
		(1634036835 114)
		(1936028272 29797)
		(1702195828)
	)
	(_model . arch 27 -1)
)
V 000045 55 2863          1711905769646 arch
(_unit VHDL(cycloneive_pseudo_diff_out 0 8109(arch 0 8125))
	(_version vef)
	(_time 1711905769647 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code f9ffffa8f9aeaeefaeaabfa3fdfffcfff0fefffffc)
	(_coverage d)
	(_ent
		(_time 1711905769644)
	)
	(_block WireDelay 0 8131
		(_object
			(_prcs
				(line__8133(_arch 0 0 8133(_procedure_call(_trgt(3))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen(_int tipd_i -1 0 8111(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_i_o -1 0 8112(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_i_obar -1 0 8113(_ent(((ns 0))((ns 0))))))
		(_gen(_int XOn -2 0 8114 \FALSE\ (_ent gms((i 0)))))
		(_gen(_int MsgOn -2 0 8115 \FALSE\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 8116(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 0 0 8116(_ent(_string \"cycloneive_pseudo_diff_out"\))))
		(_port(_int i -4 0 8119(_ent(_in((i 2))))))
		(_port(_int o -4 0 8120(_ent(_out)(_param_out))))
		(_port(_int obar -4 0 8121(_ent(_out)(_param_out))))
		(_sig(_int i_ipd -4 0 8126(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int o_tmp -4 0 8127(_arch(_uni))))
		(_sig(_int obar_tmp -4 0 8128(_arch(_uni))))
		(_var(_int o_VitalGlitchData -6 0 8156(_prcs 1)))
		(_var(_int obar_VitalGlitchData -6 0 8157(_prcs 1)))
		(_prcs
			(line__8136(_arch 1 0 8136(_prcs(_simple)(_trgt(4)(5))(_sens(3)))))
			(line__8155(_arch 2 0 8155(_prcs(_simple)(_trgt(1)(2))(_sens(4)(5))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay(0 11))
			(_ext VitalPathDelay01(0 8))
		)
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(0 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext std.standard.BOOLEAN(2 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_type(_ext std.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(0 VitalGlitchDataType)))
		(_type(_ext std.standard.STRING(2 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(0 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(0 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(0 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
		(_type(_ext std.standard.SEVERITY_LEVEL(2 SEVERITY_LEVEL)))
	)
	(_use(ieee(VITAL_Timing))(.(cycloneive_atom_pack))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(VITAL_Primitives)))
	(_static
		(111)
		(1918984815)
	)
	(_model . arch 3 -1)
)
V 000045 55 1003          1711905769652 arch
(_unit VHDL(cycloneive_io_pad 0 8192(arch 0 8204))
	(_version vef)
	(_time 1711905769653 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code f9ffffa8f9aeaeefabf8bfa3fdfffcfff0fefffffc)
	(_coverage d)
	(_ent
		(_time 1711905769650)
	)
	(_object
		(_type(_int ~STRING~12 0 8194(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 0 0 8194(_ent(_string \"cycloneive_io_pad"\))))
		(_port(_int padin -2 0 8198(_ent(_in((i 2))))))
		(_port(_int padout -2 0 8201(_ent(_out))))
		(_prcs
			(line__8207(_arch 0 0 8207(_assignment(_alias((padout)(padin)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(VITAL_Timing))(ieee(VITAL_Primitives)))
	(_model . arch 1 -1)
)
V 000049 55 1303          1711905769658 behavior
(_unit VHDL(cycloneive_asmiblock 0 8212(behavior 0 8226))
	(_version vef)
	(_time 1711905769659 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code f9ffffa8f9aeaeefa8a9bfa3fdfffcfff0fefffffc)
	(_coverage d)
	(_ent
		(_time 1711905769656)
	)
	(_object
		(_type(_int ~STRING~12 0 8214(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 0 0 8214(_ent(_string \"cycloneive_asmiblock"\))))
		(_type(_int ~STRING~121 0 8215(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_sim 1 0 8215(_ent(_string \"false"\))))
		(_port(_int dclkin -2 0 8218(_ent(_in))))
		(_port(_int scein -2 0 8219(_ent(_in))))
		(_port(_int oe -2 0 8220(_ent(_in))))
		(_port(_int sdoin -2 0 8221(_ent(_in))))
		(_port(_int data0out -2 0 8222(_ent(_out))))
		(_sig(_int dclk_wire -2 0 8230(_arch(_uni))))
		(_sig(_int ncs -2 0 8230(_arch(_uni))))
		(_sig(_int data0 -2 0 8230(_arch(_uni))))
		(_prcs
			(line__8234(_arch 0 0 8234(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(7))(_read(3)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 1 -1)
)
V 000047 55 4118          1711905769664 behave
(_unit VHDL(cycloneive_ena_reg 0 8274(behave 0 8299))
	(_version vef)
	(_time 1711905769665 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 080e0d0f095f5f1e5d0b4e520c0e0d0e010f0e0e0d)
	(_coverage d)
	(_attribute vital vital_level0)
	(_wiredelay ((2)(6)(9))((0)(7)(10)))
	(_ent
		(_time 1711905769662)
	)
	(_vital vital_level0)
	(_block WireDelay 0 8308
		(_object
			(_prcs
				(line__8310(_arch 0 0 8310(_procedure_call(_trgt(6))(_sens(2)))))
				(line__8311(_arch 1 0 8311(_procedure_call(_trgt(7))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen(_int TimingChecksOn -1 0 8276 \True\ (_ent((i 1)))))
		(_gen(_int MsgOn -1 0 8277 \FALSE\ (_ent((i 0)))))
		(_gen(_int XOn -1 0 8278 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOnChecks -1 0 8279 \TRUE\ (_ent((i 1)))))
		(_gen(_int XOnChecks -1 0 8280 \TRUE\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 8281(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 0 0 8281(_ent(_string \"*"\))))
		(_gen(_int tsetup_d_clk_noedge_posedge -3 0 8282 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_d_clk_noedge_posedge -3 0 8283 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tpd_clk_q_posedge -5 0 8284(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_d -5 0 8285(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_clk -5 0 8286(_ent(((ns 0))((ns 0))))))
		(_port(_int clk -6 0 8289(_ent(_in))))
		(_port(_int ena -6 0 8290(_ent(_in((i 3))))))
		(_port(_int d -6 0 8291(_ent(_in))))
		(_port(_int clrn -6 0 8292(_ent(_in((i 3))))))
		(_port(_int prn -6 0 8293(_ent(_in((i 3))))))
		(_port(_int q -6 0 8294(_ent(_out)(_param_out))))
		(_sig(_int d_ipd -6 0 8301(_arch(_uni)(_param_out))))
		(_sig(_int clk_ipd -6 0 8302(_arch(_uni)(_event)(_lastevent)(_param_out))))
		(_var(_int Tviol_d_clk -7 0 8315(_prcs 0((i 2)))))
		(_var(_int TimingData_d_clk -8 0 8316(_prcs 0(_code 3))))
		(_var(_int q_VitalGlitchData -9 0 8317(_prcs 0)))
		(_var(_int q_reg -6 0 8318(_prcs 0((i 3)))))
		(_prcs
			(VITALtiming(_arch 2 0 8314(_prcs(_simple)(_trgt(5))(_sens(3)(4)(7))(_mon)(_read(1)(6)))))
		)
		(_subprogram
			(_ext VitalWireDelay(2 11))
			(_ext VitalSetupHoldCheck(2 14))
			(_ext VitalPathDelay01(2 8))
		)
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(1 DefMsgOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(1 DefXOnChecks)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType(2 VitalDelayType)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefSetupHoldCnst(1 DefSetupHoldCnst)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalTimingDataType(2 VitalTimingDataType)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(2 VitalGlitchDataType)))
		(_type(_ext ieee.std_logic_1164.X01(3 X01)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalEdgeSymbolType(2 VitalEdgeSymbolType)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(2 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(2 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(2 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
	)
	(_use(std(standard))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(std_logic_1164))(ieee(VITAL_Primitives)))
	(_static
		(68)
		(4934723)
		(1668899631 1701736300 1600484969 1600220773 6776178)
		(81)
	)
	(_model . behave 4 -1)
)
V 000054 55 7409          1711905769670 vital_clkctrl
(_unit VHDL(cycloneive_clkctrl 0 8390(vital_clkctrl 0 8417))
	(_version vef)
	(_time 1711905769671 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 080e0d0f095f5f1e525f4e520c0e0d0e010f0e0e0d)
	(_coverage d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1711905769668)
	)
	(_vital vital_level0)
	(_comp
		(cycloneive_ena_reg
			(_object
				(_gen(_int TimingChecksOn -2 0 8422(_ent((i 1)))))
				(_gen(_int MsgOn -2 0 8423(_ent((i 0)))))
				(_gen(_int XOn -2 0 8424(_ent((i 0)))))
				(_gen(_int MsgOnChecks -2 0 8425(_ent((i 1)))))
				(_gen(_int XOnChecks -2 0 8426(_ent((i 1)))))
				(_type(_int ~STRING~13 0 8427(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int InstancePath 10 0 8427(_ent(_string \"*"\))))
				(_gen(_int tsetup_d_clk_noedge_posedge -5 0 8428(_ent((ns 0)))))
				(_gen(_int thold_d_clk_noedge_posedge -5 0 8429(_ent((ns 0)))))
				(_gen(_int tpd_clk_q_posedge -3 0 8430(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_d -3 0 8431(_ent(((ns 0))((ns 0))))))
				(_gen(_int tipd_clk -3 0 8432(_ent(((ns 0))((ns 0))))))
				(_port(_int clk -4 0 8435(_ent (_in))))
				(_port(_int ena -4 0 8436(_ent (_in((i 3))))))
				(_port(_int d -4 0 8437(_ent (_in))))
				(_port(_int clrn -4 0 8438(_ent (_in((i 3))))))
				(_port(_int prn -4 0 8439(_ent (_in((i 3))))))
				(_port(_int q -4 0 8440(_ent (_out))))
			)
		)
	)
	(_block WireDelay 0 8460
		(_object
			(_prcs
				(line__8462(_arch 0 0 8462(_procedure_call(_trgt(8))(_sens(2)))))
				(line__8463(_arch 1 0 8463(_procedure_call(_trgt(6(0)))(_sens(0(0))))))
				(line__8464(_arch 2 0 8464(_procedure_call(_trgt(6(1)))(_sens(0(1))))))
				(line__8465(_arch 3 0 8465(_procedure_call(_trgt(6(2)))(_sens(0(2))))))
				(line__8466(_arch 4 0 8466(_procedure_call(_trgt(6(3)))(_sens(0(3))))))
				(line__8467(_arch 5 0 8467(_procedure_call(_trgt(7(0)))(_sens(1(0))))))
				(line__8468(_arch 6 0 8468(_procedure_call(_trgt(7(1)))(_sens(1(1))))))
			)
		)
		(_split (6(0))(0(0))(6(1))(0(1))(6(2))(0(2))(6(3))(0(3))(7(0))(1(0))(7(1))(1(1))
		)
	)
	(_inst extena0_reg 0 8487(_comp cycloneive_ena_reg)
		(_port
			((clk)(clkmux_out_inv))
			((ena)(vcc))
			((d)(ena_ipd))
			((clrn)(vcc))
			((prn)(devpor))
			((q)(cereg1_out))
		)
		(_use(_ent . cycloneive_ena_reg)
		)
	)
	(_inst extena1_reg 0 8497(_comp cycloneive_ena_reg)
		(_port
			((clk)(clkmux_out_inv))
			((ena)(vcc))
			((d)(cereg1_out))
			((clrn)(vcc))
			((prn)(devpor))
			((q)(cereg2_out))
		)
		(_use(_ent . cycloneive_ena_reg)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 8392(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clock_type 0 0 8392(_ent(_string \"Auto"\))))
		(_type(_int ~STRING~121 0 8393(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 1 0 8393(_ent(_string \"cycloneive_clkctrl"\))))
		(_type(_int ~STRING~122 0 8394(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int ena_register_mode 2 0 8394(_ent(_string \"Falling Edge"\))))
		(_gen(_int TimingChecksOn -2 0 8395 \True\ (_ent((i 1)))))
		(_gen(_int MsgOn -2 0 8396 \FALSE\ (_ent((i 0)))))
		(_gen(_int XOn -2 0 8397 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOnChecks -2 0 8398 \TRUE\ (_ent((i 1)))))
		(_gen(_int XOnChecks -2 0 8399 \TRUE\ (_ent((i 1)))))
		(_type(_int ~STRING~123 0 8400(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 3 0 8400(_ent(_string \"*"\))))
		(_type(_int ~VitalDelayArrayType01{3~downto~0}~12 0 8401(_array -3((_dto i 3 i 0)))))
		(_gen(_int tpd_inclk_outclk 4 0 8401(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tipd_inclk 4 0 8402(_ent((_others((ns 0))((ns 0)))))))
		(_type(_int ~VitalDelayArrayType01{1~downto~0}~12 0 8403(_array -3((_dto i 1 i 0)))))
		(_gen(_int tipd_clkselect 5 0 8403(_ent((_others((ns 0))((ns 0)))))))
		(_gen(_int tipd_ena -3 0 8404(_ent(((ns 0))((ns 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8407(_array -4((_dto i 3 i 0)))))
		(_port(_int inclk 6 0 8407(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8408(_array -4((_dto i 1 i 0)))))
		(_port(_int clkselect 7 0 8408(_ent(_in(_string \"00"\)))))
		(_port(_int ena -4 0 8409(_ent(_in((i 3))))))
		(_port(_int devclrn -4 0 8410(_ent(_in((i 3))))))
		(_port(_int devpor -4 0 8411(_ent(_in((i 3))))))
		(_port(_int outclk -4 0 8412(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 8444(_array -4((_dto i 3 i 0)))))
		(_sig(_int inclk_ipd 8 0 8444(_arch(_uni)(_lastevent)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 8445(_array -4((_dto i 1 i 0)))))
		(_sig(_int clkselect_ipd 9 0 8445(_arch(_uni)(_param_out))))
		(_sig(_int ena_ipd -4 0 8446(_arch(_uni)(_param_out))))
		(_sig(_int clkmux_out -4 0 8447(_arch(_uni))))
		(_sig(_int clkmux_out_inv -4 0 8448(_arch(_uni))))
		(_sig(_int cereg_clr -4 0 8449(_arch(_uni))))
		(_sig(_int cereg1_out -4 0 8450(_arch(_uni))))
		(_sig(_int cereg2_out -4 0 8451(_arch(_uni))))
		(_sig(_int ena_out -4 0 8452(_arch(_uni))))
		(_sig(_int outclk_tmp -4 0 8453(_arch(_uni))))
		(_sig(_int vcc -4 0 8454(_arch(_uni((i 3))))))
		(_var(_int tmp -4 0 8472(_prcs 0)))
		(_var(_int outclk_VitalGlitchData -8 0 8514(_prcs 3)))
		(_prcs
			(line__8471(_arch 7 0 8471(_prcs(_simple)(_trgt(9)(10))(_sens(6)(7)))))
			(line__8507(_arch 8 0 8507(_assignment(_trgt(14))(_sens(8)(12)(13)))))
			(line__8510(_arch 9 0 8510(_assignment(_trgt(15))(_sens(9)(14)))))
			(line__8513(_arch 10 0 8513(_prcs(_simple)(_trgt(5))(_sens(6)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay(2 11))
			(_ext VitalPathDelay01(2 8))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefMsgOnChecks(1 DefMsgOnChecks)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefXOnChecks(1 DefXOnChecks)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType(2 VitalDelayType)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefSetupHoldCnst(1 DefSetupHoldCnst)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(2 VitalGlitchDataType)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(2 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(2 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(2 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
	)
	(_part (6(0))(6(1))(6(2))(6(3))
	)
	(_use(std(standard))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(std_logic_1164))(ieee(VITAL_Primitives)))
	(_static
		(771)
		(515)
		(770)
		(1819042150 543649385 1701274725)
		(1701736302)
		(1129600335 19276)
	)
	(_model . vital_clkctrl 11 -1)
)
V 000061 55 1368          1711905769676 architecture_rublock
(_unit VHDL(cycloneive_rublock 0 8549(architecture_rublock 0 8570))
	(_version vef)
	(_time 1711905769677 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 080e0d0f095f5f1e5a5b4e520c0e0d0e010f0e0e0d)
	(_coverage d)
	(_ent
		(_time 1711905769674)
	)
	(_object
		(_type(_int ~STRING~12 0 8552(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sim_init_config 0 0 8552(_ent(_string \"factory"\))))
		(_gen(_int sim_init_watchdog_value -2 0 8553 \0\ (_ent((i 0)))))
		(_gen(_int sim_init_status -2 0 8554 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~121 0 8555(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 1 0 8555(_ent(_string \"cycloneive_rublock"\))))
		(_port(_int clk -3 0 8559(_ent(_in))))
		(_port(_int shiftnld -3 0 8560(_ent(_in))))
		(_port(_int captnupdt -3 0 8561(_ent(_in))))
		(_port(_int regin -3 0 8562(_ent(_in))))
		(_port(_int rsttimer -3 0 8563(_ent(_in))))
		(_port(_int rconfig -3 0 8564(_ent(_in))))
		(_port(_int regout -3 0 8565(_ent(_out))))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(cycloneive_atom_pack))(ieee(std_logic_arith)))
)
V 000067 55 843           1711905769682 architecture_apfcontroller
(_unit VHDL(cycloneive_apfcontroller 0 8587(architecture_apfcontroller 0 8600))
	(_version vef)
	(_time 1711905769683 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 080e0d0f095f5f1e5a094e520c0e0d0e010f0e0e0d)
	(_coverage d)
	(_ent
		(_time 1711905769680)
	)
	(_object
		(_type(_int ~STRING~12 0 8590(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 0 0 8590(_ent(_string \"cycloneive_apfcontroller"\))))
		(_port(_int usermode -2 0 8594(_ent(_out))))
		(_port(_int nceout -2 0 8595(_ent(_out))))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(cycloneive_atom_pack))(ieee(std_logic_arith)))
)
V 000068 55 3286          1711905769688 cycloneive_termination_arch
(_unit VHDL(cycloneive_termination 0 8620(cycloneive_termination_arch 0 8647))
	(_version vef)
	(_time 1711905769689 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 080e0d0f095f5f1e59074e520c0e0d0e010f0e0e0d)
	(_coverage d)
	(_ent
		(_time 1711905769686)
	)
	(_object
		(_type(_int ~STRING~12 0 8622(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int pullup_control_to_core 0 0 8622(_ent(_string \"false"\))))
		(_type(_int ~STRING~121 0 8623(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int power_down 1 0 8623(_ent(_string \"true"\))))
		(_type(_int ~STRING~122 0 8624(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int test_mode 2 0 8624(_ent(_string \"false"\))))
		(_type(_int ~STRING~123 0 8625(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int left_shift_termination_code 3 0 8625(_ent(_string \"false"\))))
		(_gen(_int pullup_adder -2 0 8626 \0\ (_ent((i 0)))))
		(_gen(_int pulldown_adder -2 0 8627 \0\ (_ent((i 0)))))
		(_gen(_int clock_divide_by -2 0 8628 \32\ (_ent((i 32)))))
		(_type(_int ~STRING~124 0 8629(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int runtime_control 4 0 8629(_ent(_string \"false"\))))
		(_type(_int ~STRING~125 0 8630(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int shift_vref_rup 5 0 8630(_ent(_string \"true"\))))
		(_type(_int ~STRING~126 0 8631(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int shift_vref_rdn 6 0 8631(_ent(_string \"true"\))))
		(_type(_int ~STRING~127 0 8632(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int shifted_vref_control 7 0 8632(_ent(_string \"true"\))))
		(_type(_int ~STRING~128 0 8633(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 8 0 8633(_ent(_string \"cycloneive_termination"\))))
		(_port(_int rup -3 0 8635(_ent(_in((i 2))))))
		(_port(_int rdn -3 0 8636(_ent(_in((i 2))))))
		(_port(_int terminationclock -3 0 8637(_ent(_in((i 2))))))
		(_port(_int terminationclear -3 0 8638(_ent(_in((i 2))))))
		(_port(_int devpor -3 0 8639(_ent(_in((i 3))))))
		(_port(_int devclrn -3 0 8640(_ent(_in((i 3))))))
		(_port(_int comparatorprobe -3 0 8641(_ent(_out))))
		(_port(_int terminationcontrolprobe -3 0 8642(_ent(_out))))
		(_port(_int calibrationdone -3 0 8643(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8644(_array -3((_dto i 15 i 0)))))
		(_port(_int terminationcontrol 9 0 8644(_ent(_out))))
		(_sig(_int rup_compout -3 0 8648(_arch(_uni((i 2))))))
		(_sig(_int rdn_compout -3 0 8649(_arch(_uni((i 3))))))
		(_prcs
			(line__8652(_arch 0 0 8652(_assignment(_alias((calibrationdone)(_string \"1"\)))(_trgt(8)))))
			(line__8654(_arch 1 0 8654(_assignment(_trgt(6))(_sens(10)(11)))))
			(line__8655(_arch 2 0 8655(_assignment(_alias((rup_compout)(rup)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__8656(_arch 3 0 8656(_assignment(_alias((rdn_compout)(rdn)))(_simpleassign "not")(_trgt(11))(_sens(1)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1702195828)
	)
	(_model . cycloneive_termination_arch 4 -1)
)
V 000058 55 1383          1711905769694 architecture_jtag
(_unit VHDL(cycloneive_jtag 0 8670(architecture_jtag 0 8692))
	(_version vef)
	(_time 1711905769695 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 080e0d0f095f5f1e5a5a4e520c0e0d0e010f0e0e0d)
	(_coverage d)
	(_ent
		(_time 1711905769692)
	)
	(_object
		(_type(_int ~STRING~12 0 8672(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 0 0 8672(_ent(_string \"cycloneive_jtag"\))))
		(_port(_int tms -2 0 8675(_ent(_in((i 2))))))
		(_port(_int tck -2 0 8676(_ent(_in((i 2))))))
		(_port(_int tdi -2 0 8677(_ent(_in((i 2))))))
		(_port(_int tdoutap -2 0 8678(_ent(_in((i 2))))))
		(_port(_int tdouser -2 0 8679(_ent(_in((i 2))))))
		(_port(_int tdo -2 0 8680(_ent(_out))))
		(_port(_int tmsutap -2 0 8681(_ent(_out))))
		(_port(_int tckutap -2 0 8682(_ent(_out))))
		(_port(_int tdiutap -2 0 8683(_ent(_out))))
		(_port(_int shiftuser -2 0 8684(_ent(_out))))
		(_port(_int clkdruser -2 0 8685(_ent(_out))))
		(_port(_int updateuser -2 0 8686(_ent(_out))))
		(_port(_int runidleuser -2 0 8687(_ent(_out))))
		(_port(_int usr1user -2 0 8688(_ent(_out))))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(cycloneive_atom_pack)))
)
V 000062 55 1306          1711905769700 architecture_crcblock
(_unit VHDL(cycloneive_crcblock 0 8708(architecture_crcblock 0 8722))
	(_version vef)
	(_time 1711905769701 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 080e0d0f095f5f1e5a094e520c0e0d0e010f0e0e0d)
	(_coverage d)
	(_ent
		(_time 1711905769698)
	)
	(_object
		(_gen(_int oscillator_divider -1 0 8710 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 8711(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 0 0 8711(_ent(_string \"cycloneive_crcblock"\))))
		(_port(_int clk -3 0 8714(_ent(_in((i 2))))))
		(_port(_int shiftnld -3 0 8715(_ent(_in((i 2))))))
		(_port(_int ldsrc -3 0 8716(_ent(_in((i 2))))))
		(_port(_int crcerror -3 0 8717(_ent(_out))))
		(_port(_int regout -3 0 8718(_ent(_out))))
		(_prcs
			(line__8724(_arch 0 0 8724(_assignment(_alias((crcerror)(_string \"0"\)))(_trgt(3)))))
			(line__8725(_arch 1 0 8725(_assignment(_alias((regout)(_string \"0"\)))(_trgt(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(cycloneive_atom_pack)))
	(_model . architecture_crcblock 2 -1)
)
V 000064 55 2792          1711905769706 architecture_oscillator
(_unit VHDL(cycloneive_oscillator 0 8741(architecture_oscillator 0 8759))
	(_version vef)
	(_time 1711905769707 2024.03.31 10:22:49)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd\))
	(_parameters dbg tan)
	(_code 181e1d1e194f4f0e4f1d5e421c1e1d1e111f1e1e1d)
	(_coverage d)
	(_ent
		(_time 1711905769704)
	)
	(_block WireDelay 0 8768
		(_object
			(_prcs
				(line__8770(_arch 0 0 8770(_procedure_call(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 8744(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 0 0 8744(_ent(_string \"cycloneive_oscillator"\))))
		(_gen(_int TimingChecksOn -2 0 8745 \True\ (_ent((i 1)))))
		(_gen(_int XOn -2 0 8746 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOn -2 0 8747 \FALSE\ (_ent((i 0)))))
		(_gen(_int tpd_oscena_clkout_posedge -3 0 8748(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_oscena -3 0 8749(_ent(((ns 0))((ns 0))))))
		(_port(_int oscena -4 0 8753(_ent(_in))))
		(_port(_int clkout -4 0 8754(_ent(_out)(_param_out))))
		(_sig(_int oscena_ipd -4 0 8760(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int int_osc -4 0 8761(_arch(_uni((i 2))))))
		(_var(_int OSC_PW -6 0 8774(_prcs 0((ps 4663593962374692864)))))
		(_var(_int osc_VitalGlitchData -7 0 8775(_prcs 0)))
		(_prcs
			(VITAL_osc(_arch 1 0 8773(_prcs(_simple)(_trgt(1)(3))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay(2 11))
			(_ext VitalPathDelay01(2 8))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchXOn(1 DefGlitchXOn)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMsgOn(1 DefGlitchMsgOn)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefPropDelay01(1 DefPropDelay01)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchDataType(2 VitalGlitchDataType)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.VITAL_Timing.VitalPathArray01Type(2 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(2 VitalZeroDelay01)))
		(_type(_ext ieee.VITAL_Timing.VitalGlitchKindType(2 VitalGlitchKindType)))
		(_var(_ext cycloneive.cycloneive_atom_pack.DefGlitchMode(1 DefGlitchMode)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
	)
	(_use(std(standard))(.(cycloneive_atom_pack))(ieee(VITAL_Timing))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(VITAL_Primitives)))
	(_static
		(6517615)
	)
	(_model . architecture_oscillator 2 -1)
)
V 000053 55 2249 1711905770721 cycloneive_components
(_unit VHDL(cycloneive_components 0 22)
	(_version vef)
	(_time 1711905770722 2024.03.31 10:22:50)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_components.vhd\))
	(_parameters dbg tan)
	(_code 4e481c4d121919581d4b1b1e0b141a48474948484b4b18)
	(_coverage d)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~VitalDelayArrayType01{1~downto~0}~15 0 236(_array -4((_dto i 1 i 0)))))
		(_type(_int ~VitalDelayArrayType01{2~downto~0}~15 0 247(_array -4((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~15 0 257(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~15 0 267(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 268(_array -1((_dto i 2 i 0)))))
		(_type(_int ~VitalDelayArrayType01{35~downto~0}~15 0 480(_array -4((_dto i 35 i 0)))))
		(_type(_int ~VitalDelayArrayType01{36*36-1~downto~0}~15 0 485(_array -4((_dto i 1295 i 0)))))
		(_type(_int ~VitalDelayArrayType{35~downto~0}~15 0 488(_array -7((_dto i 35 i 0)))))
		(_type(_int ~VitalDelayArrayType01{15~downto~0}~15 0 537(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15129 0 551(_array -1((_dto i 15 i 0)))))
		(_type(_int ~VitalDelayArrayType01{3~downto~0}~15 0 696(_array -4((_dto i 3 i 0)))))
		(_type(_int ~VitalDelayArrayType01{1~downto~0}~15148 0 698(_array -4((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15 0 702(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~15151 0 703(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15165 0 779(_array -1((_dto i 15 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.VITAL_Timing.VitalDelayType(2 VitalDelayType)))
		(_type(_ext std.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(VITAL_Timing))(.(cycloneive_atom_pack)))
)
