
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000f2  00800200  000022ca  0000235e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000022ca  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  008002f2  008002f2  00002450  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002450  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000288  00000000  00000000  000024ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002228  00000000  00000000  00002734  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000db6  00000000  00000000  0000495c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000016de  00000000  00000000  00005712  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005e0  00000000  00000000  00006df0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000007c2  00000000  00000000  000073d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001195  00000000  00000000  00007b92  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001d8  00000000  00000000  00008d27  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	f2 c0       	rjmp	.+484    	; 0x1e6 <__ctors_end>
       2:	00 00       	nop
       4:	10 c1       	rjmp	.+544    	; 0x226 <__bad_interrupt>
       6:	00 00       	nop
       8:	0e c1       	rjmp	.+540    	; 0x226 <__bad_interrupt>
       a:	00 00       	nop
       c:	13 c7       	rjmp	.+3622   	; 0xe34 <__vector_3>
       e:	00 00       	nop
      10:	3a c7       	rjmp	.+3700   	; 0xe86 <__vector_4>
      12:	00 00       	nop
      14:	08 c1       	rjmp	.+528    	; 0x226 <__bad_interrupt>
      16:	00 00       	nop
      18:	06 c1       	rjmp	.+524    	; 0x226 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	04 c1       	rjmp	.+520    	; 0x226 <__bad_interrupt>
      1e:	00 00       	nop
      20:	02 c1       	rjmp	.+516    	; 0x226 <__bad_interrupt>
      22:	00 00       	nop
      24:	00 c1       	rjmp	.+512    	; 0x226 <__bad_interrupt>
      26:	00 00       	nop
      28:	fe c0       	rjmp	.+508    	; 0x226 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	fc c0       	rjmp	.+504    	; 0x226 <__bad_interrupt>
      2e:	00 00       	nop
      30:	fa c0       	rjmp	.+500    	; 0x226 <__bad_interrupt>
      32:	00 00       	nop
      34:	f8 c0       	rjmp	.+496    	; 0x226 <__bad_interrupt>
      36:	00 00       	nop
      38:	f6 c0       	rjmp	.+492    	; 0x226 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	f4 c0       	rjmp	.+488    	; 0x226 <__bad_interrupt>
      3e:	00 00       	nop
      40:	f2 c0       	rjmp	.+484    	; 0x226 <__bad_interrupt>
      42:	00 00       	nop
      44:	f0 c0       	rjmp	.+480    	; 0x226 <__bad_interrupt>
      46:	00 00       	nop
      48:	ee c0       	rjmp	.+476    	; 0x226 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	ec c0       	rjmp	.+472    	; 0x226 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ea c0       	rjmp	.+468    	; 0x226 <__bad_interrupt>
      52:	00 00       	nop
      54:	e8 c0       	rjmp	.+464    	; 0x226 <__bad_interrupt>
      56:	00 00       	nop
      58:	e6 c0       	rjmp	.+460    	; 0x226 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	e4 c0       	rjmp	.+456    	; 0x226 <__bad_interrupt>
      5e:	00 00       	nop
      60:	e2 c0       	rjmp	.+452    	; 0x226 <__bad_interrupt>
      62:	00 00       	nop
      64:	e0 c0       	rjmp	.+448    	; 0x226 <__bad_interrupt>
      66:	00 00       	nop
      68:	de c0       	rjmp	.+444    	; 0x226 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	dc c0       	rjmp	.+440    	; 0x226 <__bad_interrupt>
      6e:	00 00       	nop
      70:	da c0       	rjmp	.+436    	; 0x226 <__bad_interrupt>
      72:	00 00       	nop
      74:	c4 c2       	rjmp	.+1416   	; 0x5fe <__vector_29>
      76:	00 00       	nop
      78:	d6 c0       	rjmp	.+428    	; 0x226 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	d4 c0       	rjmp	.+424    	; 0x226 <__bad_interrupt>
      7e:	00 00       	nop
      80:	d2 c0       	rjmp	.+420    	; 0x226 <__bad_interrupt>
      82:	00 00       	nop
      84:	d0 c0       	rjmp	.+416    	; 0x226 <__bad_interrupt>
      86:	00 00       	nop
      88:	ce c0       	rjmp	.+412    	; 0x226 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	cc c0       	rjmp	.+408    	; 0x226 <__bad_interrupt>
      8e:	00 00       	nop
      90:	ca c0       	rjmp	.+404    	; 0x226 <__bad_interrupt>
      92:	00 00       	nop
      94:	c8 c0       	rjmp	.+400    	; 0x226 <__bad_interrupt>
      96:	00 00       	nop
      98:	c6 c0       	rjmp	.+396    	; 0x226 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c4 c0       	rjmp	.+392    	; 0x226 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	c2 c0       	rjmp	.+388    	; 0x226 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c0 c0       	rjmp	.+384    	; 0x226 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	be c0       	rjmp	.+380    	; 0x226 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	bc c0       	rjmp	.+376    	; 0x226 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	ba c0       	rjmp	.+372    	; 0x226 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	17 c6       	rjmp	.+3118   	; 0xce4 <__vector_45>
      b6:	00 00       	nop
      b8:	b6 c0       	rjmp	.+364    	; 0x226 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0d c7       	rjmp	.+3610   	; 0xed8 <__vector_47>
      be:	00 00       	nop
      c0:	b2 c0       	rjmp	.+356    	; 0x226 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	b0 c0       	rjmp	.+352    	; 0x226 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ae c0       	rjmp	.+348    	; 0x226 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	ac c0       	rjmp	.+344    	; 0x226 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	aa c0       	rjmp	.+340    	; 0x226 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	a8 c0       	rjmp	.+336    	; 0x226 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	a6 c0       	rjmp	.+332    	; 0x226 <__bad_interrupt>
      da:	00 00       	nop
      dc:	a4 c0       	rjmp	.+328    	; 0x226 <__bad_interrupt>
      de:	00 00       	nop
      e0:	a2 c0       	rjmp	.+324    	; 0x226 <__bad_interrupt>
	...

000000e4 <__trampolines_end>:
      e4:	6e 61       	ori	r22, 0x1E	; 30
      e6:	6e 00       	.word	0x006e	; ????

000000e8 <__c.2159>:
      e8:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      f8:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     108:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     118:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     128:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     138:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     148:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     158:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     168:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     178:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     188:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     198:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     1a8:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     1b8:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     1c8:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     1d8:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000001e6 <__ctors_end>:
     1e6:	11 24       	eor	r1, r1
     1e8:	1f be       	out	0x3f, r1	; 63
     1ea:	cf ef       	ldi	r28, 0xFF	; 255
     1ec:	d1 e2       	ldi	r29, 0x21	; 33
     1ee:	de bf       	out	0x3e, r29	; 62
     1f0:	cd bf       	out	0x3d, r28	; 61
     1f2:	00 e0       	ldi	r16, 0x00	; 0
     1f4:	0c bf       	out	0x3c, r16	; 60

000001f6 <__do_copy_data>:
     1f6:	12 e0       	ldi	r17, 0x02	; 2
     1f8:	a0 e0       	ldi	r26, 0x00	; 0
     1fa:	b2 e0       	ldi	r27, 0x02	; 2
     1fc:	ea ec       	ldi	r30, 0xCA	; 202
     1fe:	f2 e2       	ldi	r31, 0x22	; 34
     200:	00 e0       	ldi	r16, 0x00	; 0
     202:	0b bf       	out	0x3b, r16	; 59
     204:	02 c0       	rjmp	.+4      	; 0x20a <__do_copy_data+0x14>
     206:	07 90       	elpm	r0, Z+
     208:	0d 92       	st	X+, r0
     20a:	a2 3f       	cpi	r26, 0xF2	; 242
     20c:	b1 07       	cpc	r27, r17
     20e:	d9 f7       	brne	.-10     	; 0x206 <__do_copy_data+0x10>

00000210 <__do_clear_bss>:
     210:	23 e0       	ldi	r18, 0x03	; 3
     212:	a2 ef       	ldi	r26, 0xF2	; 242
     214:	b2 e0       	ldi	r27, 0x02	; 2
     216:	01 c0       	rjmp	.+2      	; 0x21a <.do_clear_bss_start>

00000218 <.do_clear_bss_loop>:
     218:	1d 92       	st	X+, r1

0000021a <.do_clear_bss_start>:
     21a:	a3 30       	cpi	r26, 0x03	; 3
     21c:	b2 07       	cpc	r27, r18
     21e:	e1 f7       	brne	.-8      	; 0x218 <.do_clear_bss_loop>
     220:	f3 d2       	rcall	.+1510   	; 0x808 <main>
     222:	0c 94 63 11 	jmp	0x22c6	; 0x22c6 <_exit>

00000226 <__bad_interrupt>:
     226:	96 c5       	rjmp	.+2860   	; 0xd54 <__vector_default>

00000228 <CAN_message_send_to_reg>:
		return 0;
	}
	return 1;
}

void CAN_message_send_to_reg(CAN_message const * const msg, uint8_t reg){
     228:	ff 92       	push	r15
     22a:	0f 93       	push	r16
     22c:	1f 93       	push	r17
     22e:	cf 93       	push	r28
     230:	df 93       	push	r29
     232:	ec 01       	movw	r28, r24
     234:	f6 2e       	mov	r15, r22
	//mcp2515_bit_modify(reg, TXP_MASK, msg->priority); //Setter prio
	mcp2515_write(reg + 1, msg->id>>3); //Setter de 8 msb av id
     236:	88 81       	ld	r24, Y
     238:	99 81       	ldd	r25, Y+1	; 0x01
     23a:	bc 01       	movw	r22, r24
     23c:	76 95       	lsr	r23
     23e:	67 95       	ror	r22
     240:	76 95       	lsr	r23
     242:	67 95       	ror	r22
     244:	76 95       	lsr	r23
     246:	67 95       	ror	r22
     248:	81 e0       	ldi	r24, 0x01	; 1
     24a:	8f 0d       	add	r24, r15
     24c:	62 d1       	rcall	.+708    	; 0x512 <mcp2515_write>
	mcp2515_write(reg + 2, msg->id<<5);	//De 3 lsb av id
     24e:	68 81       	ld	r22, Y
     250:	62 95       	swap	r22
     252:	66 0f       	add	r22, r22
     254:	60 7e       	andi	r22, 0xE0	; 224
     256:	82 e0       	ldi	r24, 0x02	; 2
     258:	8f 0d       	add	r24, r15
     25a:	5b d1       	rcall	.+694    	; 0x512 <mcp2515_write>
	mcp2515_write(reg + 5, msg->length);	//Data length. Kan sette RTR ved å | med 0b01000000
     25c:	6a 81       	ldd	r22, Y+2	; 0x02
     25e:	85 e0       	ldi	r24, 0x05	; 5
     260:	8f 0d       	add	r24, r15
     262:	57 d1       	rcall	.+686    	; 0x512 <mcp2515_write>
	
	for(uint8_t i = 0; i<msg->length; ++i){
     264:	8a 81       	ldd	r24, Y+2	; 0x02
     266:	88 23       	and	r24, r24
     268:	71 f0       	breq	.+28     	; 0x286 <CAN_message_send_to_reg+0x5e>
     26a:	10 e0       	ldi	r17, 0x00	; 0
		mcp2515_write(reg + i+6, msg->data[i]);
     26c:	06 e0       	ldi	r16, 0x06	; 6
     26e:	0f 0d       	add	r16, r15
     270:	fe 01       	movw	r30, r28
     272:	e1 0f       	add	r30, r17
     274:	f1 1d       	adc	r31, r1
     276:	63 81       	ldd	r22, Z+3	; 0x03
     278:	80 2f       	mov	r24, r16
     27a:	81 0f       	add	r24, r17
     27c:	4a d1       	rcall	.+660    	; 0x512 <mcp2515_write>
	//mcp2515_bit_modify(reg, TXP_MASK, msg->priority); //Setter prio
	mcp2515_write(reg + 1, msg->id>>3); //Setter de 8 msb av id
	mcp2515_write(reg + 2, msg->id<<5);	//De 3 lsb av id
	mcp2515_write(reg + 5, msg->length);	//Data length. Kan sette RTR ved å | med 0b01000000
	
	for(uint8_t i = 0; i<msg->length; ++i){
     27e:	1f 5f       	subi	r17, 0xFF	; 255
     280:	8a 81       	ldd	r24, Y+2	; 0x02
     282:	18 17       	cp	r17, r24
     284:	a8 f3       	brcs	.-22     	; 0x270 <CAN_message_send_to_reg+0x48>
		mcp2515_write(reg + i+6, msg->data[i]);
	}
	if(reg == MCP_TXB0CTRL){
     286:	80 e3       	ldi	r24, 0x30	; 48
     288:	f8 12       	cpse	r15, r24
     28a:	03 c0       	rjmp	.+6      	; 0x292 <CAN_message_send_to_reg+0x6a>
		mcp2515_request_to_send(MCP_RTS_TX0);
     28c:	81 e8       	ldi	r24, 0x81	; 129
     28e:	57 d1       	rcall	.+686    	; 0x53e <mcp2515_request_to_send>
     290:	0b c0       	rjmp	.+22     	; 0x2a8 <CAN_message_send_to_reg+0x80>
	}
	else if(reg == MCP_TXB1CTRL){
     292:	80 e4       	ldi	r24, 0x40	; 64
     294:	f8 12       	cpse	r15, r24
     296:	03 c0       	rjmp	.+6      	; 0x29e <CAN_message_send_to_reg+0x76>
		mcp2515_request_to_send(MCP_RTS_TX1);
     298:	82 e8       	ldi	r24, 0x82	; 130
     29a:	51 d1       	rcall	.+674    	; 0x53e <mcp2515_request_to_send>
     29c:	05 c0       	rjmp	.+10     	; 0x2a8 <CAN_message_send_to_reg+0x80>
	}
	else if(reg == MCP_TXB2CTRL){
     29e:	80 e5       	ldi	r24, 0x50	; 80
     2a0:	f8 12       	cpse	r15, r24
     2a2:	02 c0       	rjmp	.+4      	; 0x2a8 <CAN_message_send_to_reg+0x80>
		mcp2515_request_to_send(MCP_RTS_TX2);
     2a4:	84 e8       	ldi	r24, 0x84	; 132
     2a6:	4b d1       	rcall	.+662    	; 0x53e <mcp2515_request_to_send>
	}
}
     2a8:	df 91       	pop	r29
     2aa:	cf 91       	pop	r28
     2ac:	1f 91       	pop	r17
     2ae:	0f 91       	pop	r16
     2b0:	ff 90       	pop	r15
     2b2:	08 95       	ret

000002b4 <CAN_message_send>:
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
}


/*Returnerer 1 om meldignen ble sendt, ellers 0*/
uint8_t CAN_message_send(CAN_message const * const msg){
     2b4:	cf 93       	push	r28
     2b6:	df 93       	push	r29
     2b8:	ec 01       	movw	r28, r24
	//reg0, 0x30: status bit nr 2 
	//reg1, 0x40: status bit nr 4 
	//reg2, 0x50: status bit nr 6
	
	
	uint8_t status = mcp2515_read_status();
     2ba:	3a d1       	rcall	.+628    	; 0x530 <mcp2515_read_status>
	if(status | (1 << 2)){
		CAN_message_send_to_reg(msg, MCP_TXB0CTRL);
     2bc:	60 e3       	ldi	r22, 0x30	; 48
     2be:	ce 01       	movw	r24, r28
     2c0:	b3 df       	rcall	.-154    	; 0x228 <CAN_message_send_to_reg>
	}
	else{
		return 0;
	}
	return 1;
}
     2c2:	81 e0       	ldi	r24, 0x01	; 1
     2c4:	df 91       	pop	r29
     2c6:	cf 91       	pop	r28
     2c8:	08 95       	ret

000002ca <CAN_data_receive>:
	}
	return false;
}
*/

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
     2ca:	ef 92       	push	r14
     2cc:	ff 92       	push	r15
     2ce:	0f 93       	push	r16
     2d0:	1f 93       	push	r17
     2d2:	cf 93       	push	r28
     2d4:	df 93       	push	r29
     2d6:	ec 01       	movw	r28, r24
     2d8:	e6 2e       	mov	r14, r22
	
	memset(msg, 0, sizeof(CAN_message));
     2da:	8b e0       	ldi	r24, 0x0B	; 11
     2dc:	fe 01       	movw	r30, r28
     2de:	11 92       	st	Z+, r1
     2e0:	8a 95       	dec	r24
     2e2:	e9 f7       	brne	.-6      	; 0x2de <CAN_data_receive+0x14>
	
	uint8_t retVal = false;
	//reg0, 0x60: bit nr 0
	//reg1, 0x70: bit nr 1
	uint8_t status = mcp2515_read_status();
     2e4:	25 d1       	rcall	.+586    	; 0x530 <mcp2515_read_status>
	if(status | (1 << ((reg>>4)-6))){
     2e6:	2e 2d       	mov	r18, r14
     2e8:	22 95       	swap	r18
     2ea:	2f 70       	andi	r18, 0x0F	; 15
     2ec:	26 50       	subi	r18, 0x06	; 6
     2ee:	41 e0       	ldi	r20, 0x01	; 1
     2f0:	50 e0       	ldi	r21, 0x00	; 0
     2f2:	ba 01       	movw	r22, r20
     2f4:	02 c0       	rjmp	.+4      	; 0x2fa <CAN_data_receive+0x30>
     2f6:	66 0f       	add	r22, r22
     2f8:	77 1f       	adc	r23, r23
     2fa:	2a 95       	dec	r18
     2fc:	e2 f7       	brpl	.-8      	; 0x2f6 <CAN_data_receive+0x2c>
     2fe:	9b 01       	movw	r18, r22
     300:	28 2b       	or	r18, r24
     302:	23 2b       	or	r18, r19
     304:	69 f1       	breq	.+90     	; 0x360 <CAN_data_receive+0x96>
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
     306:	81 e0       	ldi	r24, 0x01	; 1
     308:	8e 0d       	add	r24, r14
     30a:	f7 d0       	rcall	.+494    	; 0x4fa <mcp2515_read>
     30c:	78 e0       	ldi	r23, 0x08	; 8
     30e:	87 9f       	mul	r24, r23
     310:	80 01       	movw	r16, r0
     312:	11 24       	eor	r1, r1
     314:	19 83       	std	Y+1, r17	; 0x01
     316:	08 83       	st	Y, r16
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
     318:	82 e0       	ldi	r24, 0x02	; 2
     31a:	8e 0d       	add	r24, r14
     31c:	ee d0       	rcall	.+476    	; 0x4fa <mcp2515_read>
     31e:	82 95       	swap	r24
     320:	86 95       	lsr	r24
     322:	87 70       	andi	r24, 0x07	; 7
     324:	08 2b       	or	r16, r24
     326:	19 83       	std	Y+1, r17	; 0x01
     328:	08 83       	st	Y, r16
		msg->length = mcp2515_read(reg+5) & 0x0f;
     32a:	85 e0       	ldi	r24, 0x05	; 5
     32c:	8e 0d       	add	r24, r14
     32e:	e5 d0       	rcall	.+458    	; 0x4fa <mcp2515_read>
     330:	8f 70       	andi	r24, 0x0F	; 15
     332:	8a 83       	std	Y+2, r24	; 0x02
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     334:	88 23       	and	r24, r24
     336:	b1 f0       	breq	.+44     	; 0x364 <CAN_data_receive+0x9a>
     338:	8e 01       	movw	r16, r28
     33a:	0d 5f       	subi	r16, 0xFD	; 253
     33c:	1f 4f       	sbci	r17, 0xFF	; 255
     33e:	f1 2c       	mov	r15, r1
			msg->data[i] = mcp2515_read(reg+6+i);
     340:	86 e0       	ldi	r24, 0x06	; 6
     342:	e8 0e       	add	r14, r24
     344:	8e 2d       	mov	r24, r14
     346:	8f 0d       	add	r24, r15
     348:	d8 d0       	rcall	.+432    	; 0x4fa <mcp2515_read>
     34a:	f8 01       	movw	r30, r16
     34c:	81 93       	st	Z+, r24
     34e:	8f 01       	movw	r16, r30
	if(status | (1 << ((reg>>4)-6))){
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     350:	f3 94       	inc	r15
     352:	8a 81       	ldd	r24, Y+2	; 0x02
     354:	f8 16       	cp	r15, r24
     356:	40 f4       	brcc	.+16     	; 0x368 <CAN_data_receive+0x9e>
     358:	f8 e0       	ldi	r31, 0x08	; 8
     35a:	ff 12       	cpse	r15, r31
     35c:	f3 cf       	rjmp	.-26     	; 0x344 <CAN_data_receive+0x7a>
     35e:	06 c0       	rjmp	.+12     	; 0x36c <CAN_data_receive+0xa2>

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
	
	memset(msg, 0, sizeof(CAN_message));
	
	uint8_t retVal = false;
     360:	80 e0       	ldi	r24, 0x00	; 0
     362:	05 c0       	rjmp	.+10     	; 0x36e <CAN_data_receive+0xa4>
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
			msg->data[i] = mcp2515_read(reg+6+i);
		}
		retVal = true;
     364:	81 e0       	ldi	r24, 0x01	; 1
     366:	03 c0       	rjmp	.+6      	; 0x36e <CAN_data_receive+0xa4>
     368:	81 e0       	ldi	r24, 0x01	; 1
     36a:	01 c0       	rjmp	.+2      	; 0x36e <CAN_data_receive+0xa4>
     36c:	81 e0       	ldi	r24, 0x01	; 1
	}	
	return retVal;
}
     36e:	df 91       	pop	r29
     370:	cf 91       	pop	r28
     372:	1f 91       	pop	r17
     374:	0f 91       	pop	r16
     376:	ff 90       	pop	r15
     378:	ef 90       	pop	r14
     37a:	08 95       	ret

0000037c <CAN_int>:

interrupt CAN_int(){
	if(!read_bit(interrupt_PIN, interrupt_bit)){
     37c:	7f 99       	sbic	0x0f, 7	; 15
     37e:	05 c0       	rjmp	.+10     	; 0x38a <CAN_int+0xe>
		//printf("Interupt active");
		interrupt retval = (interrupt)((mcp2515_read(MCP_CANSTAT)&MCP_CANSTAT_ICOD_MASK) >> 1);
     380:	8e e0       	ldi	r24, 0x0E	; 14
     382:	bb d0       	rcall	.+374    	; 0x4fa <mcp2515_read>
     384:	8e 70       	andi	r24, 0x0E	; 14
		//printf("%u",retval);
		return retval;
     386:	86 95       	lsr	r24
     388:	08 95       	ret
	}
	return NOINT;
     38a:	80 e0       	ldi	r24, 0x00	; 0
}
     38c:	08 95       	ret

0000038e <CAN_all_int_clear>:
		mcp2515_bit_modify(MCP_CANINTF, interruptToMask(CAN_interrupt), 0x00);	
	}
}

void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
     38e:	60 e0       	ldi	r22, 0x00	; 0
     390:	8c e2       	ldi	r24, 0x2C	; 44
     392:	bf c0       	rjmp	.+382    	; 0x512 <mcp2515_write>
     394:	08 95       	ret

00000396 <CAN_init>:

#include <stdio.h>
#include <string.h>

void CAN_init(){
	clear_bit(interrupt_DDR, interrupt_bit); //Input på interrupt pinen
     396:	87 98       	cbi	0x10, 7	; 16
	
	uint8_t value;
	SPI_init(); // Initialize SPI
     398:	ef d0       	rcall	.+478    	; 0x578 <SPI_init>
	mcp2515_reset(); // Send reset-command
     39a:	e9 d0       	rcall	.+466    	; 0x56e <mcp2515_reset>
	
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_CONFIG);
     39c:	40 e8       	ldi	r20, 0x80	; 128
     39e:	60 ee       	ldi	r22, 0xE0	; 224
     3a0:	8f e0       	ldi	r24, 0x0F	; 15
     3a2:	d1 d0       	rcall	.+418    	; 0x546 <mcp2515_bit_modify>
	// Self-test
	value = mcp2515_read(MCP_CANSTAT);
     3a4:	8e e0       	ldi	r24, 0x0E	; 14
     3a6:	a9 d0       	rcall	.+338    	; 0x4fa <mcp2515_read>
	if ((value & MODE_MASK) != MODE_CONFIG) {
     3a8:	80 7e       	andi	r24, 0xE0	; 224
     3aa:	80 38       	cpi	r24, 0x80	; 128
     3ac:	21 f0       	breq	.+8      	; 0x3b6 <CAN_init+0x20>
		puts("MCP2515 is NOT in configuration mode after reset!\n");
     3ae:	89 e0       	ldi	r24, 0x09	; 9
     3b0:	92 e0       	ldi	r25, 0x02	; 2
     3b2:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <puts>
	}
		
	//Setter opp RXBOCTRL
		//RXM = 01, aktiv filter, kun kort id. 
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0RXM_MASK, 1 << 5);
     3b6:	40 e2       	ldi	r20, 0x20	; 32
     3b8:	60 e6       	ldi	r22, 0x60	; 96
     3ba:	80 e6       	ldi	r24, 0x60	; 96
     3bc:	c4 d0       	rcall	.+392    	; 0x546 <mcp2515_bit_modify>
		//BUKT: 1 -> ting går til RXB1 når denne er full
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0BUKT_MASK, 1 << 2);
     3be:	44 e0       	ldi	r20, 0x04	; 4
     3c0:	64 e0       	ldi	r22, 0x04	; 4
     3c2:	80 e6       	ldi	r24, 0x60	; 96
     3c4:	c0 d0       	rcall	.+384    	; 0x546 <mcp2515_bit_modify>
	//RXB1CTRL
		//RXM = 01, aktiv filter, kun kort id. 
	mcp2515_bit_modify(MCP_RXB1CTRL, MCP_RXB1RXM_MASK, 1 << 5);
     3c6:	40 e2       	ldi	r20, 0x20	; 32
     3c8:	60 e6       	ldi	r22, 0x60	; 96
     3ca:	80 e7       	ldi	r24, 0x70	; 112
     3cc:	bc d0       	rcall	.+376    	; 0x546 <mcp2515_bit_modify>
	//TX2IE = 0 Transmit 2 empty interrupt
	//TX1IE = 0 Transmit 1 empty interrupt
	//TX0IE = 0 Transmit 0 empty interrupt
	//RX1IE = 1 Interrupt når data på RX1
	//RX0IE = 1 -||- RX2
	mcp2515_write(MCP_CANINTE, 0b00000011);
     3ce:	63 e0       	ldi	r22, 0x03	; 3
     3d0:	8b e2       	ldi	r24, 0x2B	; 43
     3d2:	9f d0       	rcall	.+318    	; 0x512 <mcp2515_write>
	
	//Filtere:
	//Masken til RX0
	mcp2515_write(MCP_RXM0SIDH, NODE2_CANID_H_mask >> 3);
     3d4:	60 ea       	ldi	r22, 0xA0	; 160
     3d6:	80 e2       	ldi	r24, 0x20	; 32
     3d8:	9c d0       	rcall	.+312    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM0SIDL, 0b11100000U, NODE2_CANID_H_mask << 5);
     3da:	40 e2       	ldi	r20, 0x20	; 32
     3dc:	60 ee       	ldi	r22, 0xE0	; 224
     3de:	81 e2       	ldi	r24, 0x21	; 33
     3e0:	b2 d0       	rcall	.+356    	; 0x546 <mcp2515_bit_modify>
	
	//Masken til RX1
	mcp2515_write(MCP_RXM1SIDH, NODE2_CANID_L_mask >> 3);
     3e2:	60 ea       	ldi	r22, 0xA0	; 160
     3e4:	84 e2       	ldi	r24, 0x24	; 36
     3e6:	95 d0       	rcall	.+298    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM1SIDL, 0b11100000U, NODE2_CANID_L_mask << 5);
     3e8:	40 e6       	ldi	r20, 0x60	; 96
     3ea:	60 ee       	ldi	r22, 0xE0	; 224
     3ec:	85 e2       	ldi	r24, 0x25	; 37
     3ee:	ab d0       	rcall	.+342    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 0 (RX0, går til RX1 om  RX0 er full)
	mcp2515_write(MCP_RXF0SIDH, NODE2_CANID_HIGHPRIO_0 >> 3);
     3f0:	60 e2       	ldi	r22, 0x20	; 32
     3f2:	80 e0       	ldi	r24, 0x00	; 0
     3f4:	8e d0       	rcall	.+284    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF0SIDL, 0b11100000U, NODE2_CANID_HIGHPRIO_0 << 5);
     3f6:	40 e0       	ldi	r20, 0x00	; 0
     3f8:	60 ee       	ldi	r22, 0xE0	; 224
     3fa:	81 e0       	ldi	r24, 0x01	; 1
     3fc:	a4 d0       	rcall	.+328    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 1 (RX0, går til RX1 om  RX0 er full)
	mcp2515_write(MCP_RXF1SIDH, NODE2_CANID_HIGHPRIO_1 >> 3);
     3fe:	60 e2       	ldi	r22, 0x20	; 32
     400:	84 e0       	ldi	r24, 0x04	; 4
     402:	87 d0       	rcall	.+270    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF1SIDL, 0b11100000U, NODE2_CANID_HIGHPRIO_1 << 5);
     404:	40 e2       	ldi	r20, 0x20	; 32
     406:	60 ee       	ldi	r22, 0xE0	; 224
     408:	85 e0       	ldi	r24, 0x05	; 5
     40a:	9d d0       	rcall	.+314    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 2 (RX1)
	mcp2515_write(MCP_RXF2SIDH, NODE2_CANID_0 >> 3);
     40c:	60 ea       	ldi	r22, 0xA0	; 160
     40e:	88 e0       	ldi	r24, 0x08	; 8
     410:	80 d0       	rcall	.+256    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF2SIDL, 0b11100000U, NODE2_CANID_0 << 5);
     412:	40 e0       	ldi	r20, 0x00	; 0
     414:	60 ee       	ldi	r22, 0xE0	; 224
     416:	89 e0       	ldi	r24, 0x09	; 9
     418:	96 d0       	rcall	.+300    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 3 (RX1)
	mcp2515_write(MCP_RXF3SIDH, NODE2_CANID_1 >> 3);
     41a:	60 ea       	ldi	r22, 0xA0	; 160
     41c:	80 e1       	ldi	r24, 0x10	; 16
     41e:	79 d0       	rcall	.+242    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF3SIDL, 0b11100000U, NODE2_CANID_1 << 5);
     420:	40 e2       	ldi	r20, 0x20	; 32
     422:	60 ee       	ldi	r22, 0xE0	; 224
     424:	81 e1       	ldi	r24, 0x11	; 17
     426:	8f d0       	rcall	.+286    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 4 (RX1)
	mcp2515_write(MCP_RXF4SIDH, NODE2_CANID_2 >> 3);
     428:	60 ea       	ldi	r22, 0xA0	; 160
     42a:	84 e1       	ldi	r24, 0x14	; 20
     42c:	72 d0       	rcall	.+228    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF4SIDL, 0b11100000U, NODE2_CANID_2 << 5);
     42e:	40 e4       	ldi	r20, 0x40	; 64
     430:	60 ee       	ldi	r22, 0xE0	; 224
     432:	85 e1       	ldi	r24, 0x15	; 21
     434:	88 d0       	rcall	.+272    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 5 (RX1)
	mcp2515_write(MCP_RXF5SIDH, NODE2_CANID_3 >> 3);
     436:	60 ea       	ldi	r22, 0xA0	; 160
     438:	88 e1       	ldi	r24, 0x18	; 24
     43a:	6b d0       	rcall	.+214    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF5SIDL, 0b11100000U, NODE2_CANID_3 << 5);
     43c:	40 e6       	ldi	r20, 0x60	; 96
     43e:	60 ee       	ldi	r22, 0xE0	; 224
     440:	89 e1       	ldi	r24, 0x19	; 25
     442:	81 d0       	rcall	.+258    	; 0x546 <mcp2515_bit_modify>
	
	CAN_all_int_clear();
     444:	a4 df       	rcall	.-184    	; 0x38e <CAN_all_int_clear>
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     446:	40 e0       	ldi	r20, 0x00	; 0
     448:	60 ee       	ldi	r22, 0xE0	; 224
     44a:	8f e0       	ldi	r24, 0x0F	; 15
     44c:	7c c0       	rjmp	.+248    	; 0x546 <mcp2515_bit_modify>
     44e:	08 95       	ret

00000450 <interruptToMask>:
void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
}

uint8_t interruptToMask(interrupt CAN_interrrupt){
	switch(CAN_interrrupt){
     450:	86 30       	cpi	r24, 0x06	; 6
     452:	31 f0       	breq	.+12     	; 0x460 <interruptToMask+0x10>
     454:	87 30       	cpi	r24, 0x07	; 7
     456:	31 f0       	breq	.+12     	; 0x464 <interruptToMask+0x14>
     458:	81 30       	cpi	r24, 0x01	; 1
     45a:	31 f0       	breq	.+12     	; 0x468 <interruptToMask+0x18>
		case NOINT:
			return 0x00;
     45c:	80 e0       	ldi	r24, 0x00	; 0
     45e:	08 95       	ret
		case ERR:
			return 0b00100000;
		case RX0:
			return 0b00000001;
     460:	81 e0       	ldi	r24, 0x01	; 1
     462:	08 95       	ret
		case RX1:
			return 0b00000010;
     464:	82 e0       	ldi	r24, 0x02	; 2
     466:	08 95       	ret
uint8_t interruptToMask(interrupt CAN_interrrupt){
	switch(CAN_interrrupt){
		case NOINT:
			return 0x00;
		case ERR:
			return 0b00100000;
     468:	80 e2       	ldi	r24, 0x20	; 32
		case RX1:
			return 0b00000010;
		default:
			return 0x00;
	}
     46a:	08 95       	ret

0000046c <CAN_int_clear>:
	}
	return NOINT;
}

void CAN_int_clear(interrupt CAN_interrupt){
	if(CAN_interrupt != NOINT){
     46c:	88 23       	and	r24, r24
     46e:	29 f0       	breq	.+10     	; 0x47a <CAN_int_clear+0xe>
		mcp2515_bit_modify(MCP_CANINTF, interruptToMask(CAN_interrupt), 0x00);	
     470:	ef df       	rcall	.-34     	; 0x450 <interruptToMask>
     472:	40 e0       	ldi	r20, 0x00	; 0
     474:	68 2f       	mov	r22, r24
     476:	8c e2       	ldi	r24, 0x2C	; 44
     478:	66 c0       	rjmp	.+204    	; 0x546 <mcp2515_bit_modify>
     47a:	08 95       	ret

0000047c <I2C_init>:
//Velger clock lik 285 714Hz ved prescaler lik 4^1 = 4, bitrate register = 5.

void I2C_init(){
	//Finn utgangen, og sett den til output?
	//I2C klokkehastighet på 285 714hz
	TWBR = 5;		//bitrate register
     47c:	85 e0       	ldi	r24, 0x05	; 5
     47e:	80 93 b8 00 	sts	0x00B8, r24
	TWSR |= (0b01); //Prescaler, 2 bit, gir scaling på 4^bitverdi
     482:	e9 eb       	ldi	r30, 0xB9	; 185
     484:	f0 e0       	ldi	r31, 0x00	; 0
     486:	80 81       	ld	r24, Z
     488:	81 60       	ori	r24, 0x01	; 1
     48a:	80 83       	st	Z, r24
	//set_bit(TWCR,TWEA); //Enable acknowledge bit //Muilig vi må gjøre det hver gang vi skal sende
	
	TWAR = (0b0001000 << 1) | (1 << 0); //Node2 sin adresse er 0000001, siste 1bit er at vi hører på general calls
     48c:	81 e1       	ldi	r24, 0x11	; 17
     48e:	80 93 ba 00 	sts	0x00BA, r24
	/*TWAMR disables bitene i adresse. Tror ikke vi trenger det?*/
	
	//red_bit(TWCR, TWWC); //Write collision flag, ?
	set_bit(TWCR,TWEN); //Aktiverer I2C
     492:	ec eb       	ldi	r30, 0xBC	; 188
     494:	f0 e0       	ldi	r31, 0x00	; 0
     496:	80 81       	ld	r24, Z
     498:	84 60       	ori	r24, 0x04	; 4
     49a:	80 83       	st	Z, r24
	//set_bit(TWCR,TWIE); //Interupt enable. Tror dette er ordentlig interupts, så det driter vi i.
	//uint8_t I2C_status = (TWSR >> 3);
	//TWDR = 0xff; //1 byte. I transmit mode: dataen som skal sendes. I receve mode: Dataen den har fått inn
	TWDR = 0xFF;
     49c:	8f ef       	ldi	r24, 0xFF	; 255
     49e:	80 93 bb 00 	sts	0x00BB, r24
     4a2:	08 95       	ret

000004a4 <I2C_transmit>:
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
     4a4:	94 ea       	ldi	r25, 0xA4	; 164
     4a6:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4aa:	ec eb       	ldi	r30, 0xBC	; 188
     4ac:	f0 e0       	ldi	r31, 0x00	; 0
     4ae:	90 81       	ld	r25, Z
	TWDR = 0xFF;
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
	while(!I2C_getInterrupt());	//Venter til start signalet er sendt
     4b0:	99 23       	and	r25, r25
     4b2:	ec f7       	brge	.-6      	; 0x4ae <I2C_transmit+0xa>
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
     4b4:	66 0f       	add	r22, r22
     4b6:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4ba:	94 e8       	ldi	r25, 0x84	; 132
     4bc:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4c0:	ec eb       	ldi	r30, 0xBC	; 188
     4c2:	f0 e0       	ldi	r31, 0x00	; 0
     4c4:	90 81       	ld	r25, Z
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når slave addr + write er sendt, og ack er motatt
     4c6:	99 23       	and	r25, r25
     4c8:	ec f7       	brge	.-6      	; 0x4c4 <I2C_transmit+0x20>
	
	//printf("State:%u\n",TWSR&0xF8); //SLA+w has been transmited. Bra!
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
     4ca:	10 92 bb 00 	sts	0x00BB, r1
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4ce:	94 e8       	ldi	r25, 0x84	; 132
     4d0:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4d4:	ec eb       	ldi	r30, 0xBC	; 188
     4d6:	f0 e0       	ldi	r31, 0x00	; 0
     4d8:	90 81       	ld	r25, Z
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når controll signal er sendt, og ack er motatt
     4da:	99 23       	and	r25, r25
     4dc:	ec f7       	brge	.-6      	; 0x4d8 <I2C_transmit+0x34>
	
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
     4de:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4e2:	84 e8       	ldi	r24, 0x84	; 132
     4e4:	80 93 bc 00 	sts	0x00BC, r24
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4e8:	ec eb       	ldi	r30, 0xBC	; 188
     4ea:	f0 e0       	ldi	r31, 0x00	; 0
     4ec:	80 81       	ld	r24, Z
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når data er sendt, og ack er motatt
     4ee:	88 23       	and	r24, r24
     4f0:	ec f7       	brge	.-6      	; 0x4ec <I2C_transmit+0x48>
	
	//printf("State:%u\n\n",TWSR&0xF8); //Data sendt, bra!
	
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
     4f2:	84 e9       	ldi	r24, 0x94	; 148
     4f4:	80 93 bc 00 	sts	0x00BC, r24
     4f8:	08 95       	ret

000004fa <mcp2515_read>:
#include "mcp2515.h"
#include "spi.h"
#include "MCP2515_register.h"


uint8_t mcp2515_read(uint8_t addr){
     4fa:	cf 93       	push	r28
     4fc:	c8 2f       	mov	r28, r24
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     4fe:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_READ);				//Sender instruksjon
     500:	83 e0       	ldi	r24, 0x03	; 3
     502:	42 d0       	rcall	.+132    	; 0x588 <SPI_communicate>
	SPI_communicate(addr);					//Sender adressen
     504:	8c 2f       	mov	r24, r28
     506:	40 d0       	rcall	.+128    	; 0x588 <SPI_communicate>
	uint8_t val = SPI_communicate(0x00);	//Tar imot data
     508:	80 e0       	ldi	r24, 0x00	; 0
     50a:	3e d0       	rcall	.+124    	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     50c:	28 9a       	sbi	0x05, 0	; 5
	return val;
}
     50e:	cf 91       	pop	r28
     510:	08 95       	ret

00000512 <mcp2515_write>:

void mcp2515_write(uint8_t addr, uint8_t data){
     512:	cf 93       	push	r28
     514:	df 93       	push	r29
     516:	d8 2f       	mov	r29, r24
     518:	c6 2f       	mov	r28, r22
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     51a:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_WRITE);				//Sender instruksjon
     51c:	82 e0       	ldi	r24, 0x02	; 2
     51e:	34 d0       	rcall	.+104    	; 0x588 <SPI_communicate>
	SPI_communicate(addr);					//Sender adressen
     520:	8d 2f       	mov	r24, r29
     522:	32 d0       	rcall	.+100    	; 0x588 <SPI_communicate>
	SPI_communicate(data);					//Sender data
     524:	8c 2f       	mov	r24, r28
     526:	30 d0       	rcall	.+96     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     528:	28 9a       	sbi	0x05, 0	; 5
}
     52a:	df 91       	pop	r29
     52c:	cf 91       	pop	r28
     52e:	08 95       	ret

00000530 <mcp2515_read_status>:

uint8_t mcp2515_read_status(){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     530:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_READ_STATUS);		//Sender instruksjon
     532:	80 ea       	ldi	r24, 0xA0	; 160
     534:	29 d0       	rcall	.+82     	; 0x588 <SPI_communicate>
	uint8_t val = SPI_communicate(0x00);
     536:	80 e0       	ldi	r24, 0x00	; 0
     538:	27 d0       	rcall	.+78     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     53a:	28 9a       	sbi	0x05, 0	; 5
	return val;
}
     53c:	08 95       	ret

0000053e <mcp2515_request_to_send>:


void mcp2515_request_to_send(uint8_t reg){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     53e:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(reg);					//Sender instruksjon
     540:	23 d0       	rcall	.+70     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     542:	28 9a       	sbi	0x05, 0	; 5
     544:	08 95       	ret

00000546 <mcp2515_bit_modify>:
}

void mcp2515_bit_modify(uint8_t addr, uint8_t mask, uint8_t data){
     546:	1f 93       	push	r17
     548:	cf 93       	push	r28
     54a:	df 93       	push	r29
     54c:	18 2f       	mov	r17, r24
     54e:	d6 2f       	mov	r29, r22
     550:	c4 2f       	mov	r28, r20
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     552:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_BITMOD);			//Sender instruksjon
     554:	85 e0       	ldi	r24, 0x05	; 5
     556:	18 d0       	rcall	.+48     	; 0x588 <SPI_communicate>
	SPI_communicate(addr);
     558:	81 2f       	mov	r24, r17
     55a:	16 d0       	rcall	.+44     	; 0x588 <SPI_communicate>
	SPI_communicate(mask);
     55c:	8d 2f       	mov	r24, r29
     55e:	14 d0       	rcall	.+40     	; 0x588 <SPI_communicate>
	SPI_communicate(data);
     560:	8c 2f       	mov	r24, r28
     562:	12 d0       	rcall	.+36     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     564:	28 9a       	sbi	0x05, 0	; 5
}
     566:	df 91       	pop	r29
     568:	cf 91       	pop	r28
     56a:	1f 91       	pop	r17
     56c:	08 95       	ret

0000056e <mcp2515_reset>:

void mcp2515_reset(){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     56e:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_RESET);				//Sender instruksjon
     570:	80 ec       	ldi	r24, 0xC0	; 192
     572:	0a d0       	rcall	.+20     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     574:	28 9a       	sbi	0x05, 0	; 5
     576:	08 95       	ret

00000578 <SPI_init>:

#include "spi.h"

void SPI_init(void){
	/* Set MOSI and SCK output, all others input */
	set_bit(master_out_ddr, master_out_bit);
     578:	22 9a       	sbi	0x04, 2	; 4
	clear_bit(master_inn_ddr, master_inn_bit);
     57a:	23 98       	cbi	0x04, 3	; 4
	set_bit(slave_clk_ddr, slave_clk_bit);
     57c:	21 9a       	sbi	0x04, 1	; 4
	set_bit(slave_cs_ddr, slave_cs_bit);
     57e:	20 9a       	sbi	0x04, 0	; 4
	
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     580:	8c b5       	in	r24, 0x2c	; 44
     582:	81 65       	ori	r24, 0x51	; 81
     584:	8c bd       	out	0x2c, r24	; 44
     586:	08 95       	ret

00000588 <SPI_communicate>:
	//SPIE, interrupt enable
}

char SPI_communicate(char cData){
	/* Start transmission */
	SPDR = cData;
     588:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     58a:	0d b4       	in	r0, 0x2d	; 45
     58c:	07 fe       	sbrs	r0, 7
     58e:	fd cf       	rjmp	.-6      	; 0x58a <SPI_communicate+0x2>
	return SPDR;
     590:	8e b5       	in	r24, 0x2e	; 46
     592:	08 95       	ret

00000594 <USART_Transmit>:
}

void USART_Transmit( unsigned char data ){

	//Wait for empty transmit buffer
	while( !( UCSR0A & (1<<UDRE0)) );
     594:	e0 ec       	ldi	r30, 0xC0	; 192
     596:	f0 e0       	ldi	r31, 0x00	; 0
     598:	90 81       	ld	r25, Z
     59a:	95 ff       	sbrs	r25, 5
     59c:	fd cf       	rjmp	.-6      	; 0x598 <USART_Transmit+0x4>

	//Put data into buffer, sends the data
	UDR0 = data;
     59e:	80 93 c6 00 	sts	0x00C6, r24
     5a2:	08 95       	ret

000005a4 <USART_Receive>:
}

unsigned char USART_Receive(void){
	
	//Wait for data to be received
	while( !(UCSR0A & (1<<RXC0)) );
     5a4:	e0 ec       	ldi	r30, 0xC0	; 192
     5a6:	f0 e0       	ldi	r31, 0x00	; 0
     5a8:	80 81       	ld	r24, Z
     5aa:	88 23       	and	r24, r24
     5ac:	ec f7       	brge	.-6      	; 0x5a8 <USART_Receive+0x4>
	//Get and return received data from buffer
	return UDR0;
     5ae:	80 91 c6 00 	lds	r24, 0x00C6
}
     5b2:	08 95       	ret

000005b4 <USART_init>:
void USART_init(){
	
	//ubbr = F_CPU
	unsigned int ubrr = MYUBRR;
	//Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     5b4:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)ubrr;
     5b8:	87 e6       	ldi	r24, 0x67	; 103
     5ba:	80 93 c4 00 	sts	0x00C4, r24
	
	//Enable receiver and transmitter
	UCSR0B	 = (1<<RXEN0)|(1<<TXEN0);
     5be:	88 e1       	ldi	r24, 0x18	; 24
     5c0:	80 93 c1 00 	sts	0x00C1, r24
		//RXEN:  Aktiverer USART receiver
		//TXEN: Aktiverer USART transmitter
		
	
	//Set frame format: 8data, 2stop bit
	UCSR0C = (3<<UCSZ00);
     5c4:	86 e0       	ldi	r24, 0x06	; 6
     5c6:	80 93 c2 00 	sts	0x00C2, r24
		//URSEL: Skriver til UCSRC istedet for UBRRH, ved 1.
		//USBS0: Antall stop bits, 0->1bit, 1->2bit
		//UCZ0/1/2: Character size 011->8bit. 
		
	//Slik at vi kan bruke printf;
	fdevopen(USART_Transmit,USART_Receive);
     5ca:	62 ed       	ldi	r22, 0xD2	; 210
     5cc:	72 e0       	ldi	r23, 0x02	; 2
     5ce:	8a ec       	ldi	r24, 0xCA	; 202
     5d0:	92 e0       	ldi	r25, 0x02	; 2
     5d2:	0c 94 03 0f 	jmp	0x1e06	; 0x1e06 <fdevopen>
     5d6:	08 95       	ret

000005d8 <adc_init>:

volatile uint16_t adcVal = 0;
volatile uint8_t adcDoUpdate = 1;

void adc_init(){
	clear_bit(DDRF,PF0);
     5d8:	80 98       	cbi	0x10, 0	; 16
	
	ADMUX |= (1<<MUX0); //Bruker ADC1
     5da:	ec e7       	ldi	r30, 0x7C	; 124
     5dc:	f0 e0       	ldi	r31, 0x00	; 0
     5de:	80 81       	ld	r24, Z
     5e0:	81 60       	ori	r24, 0x01	; 1
     5e2:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //Bruker AVCC som refferanse.
     5e4:	80 81       	ld	r24, Z
     5e6:	80 64       	ori	r24, 0x40	; 64
     5e8:	80 83       	st	Z, r24
	
	//ADC enable. //Prescaler, bytt ut en med verdier opp til 7. //Aktiverer interupt
	ADCSRA |= (1<<ADEN) | (1<<ADPS0) | (1<<ADIE);
     5ea:	ea e7       	ldi	r30, 0x7A	; 122
     5ec:	f0 e0       	ldi	r31, 0x00	; 0
     5ee:	80 81       	ld	r24, Z
     5f0:	89 68       	ori	r24, 0x89	; 137
     5f2:	80 83       	st	Z, r24
	ADCSRB |= (0<<ADTS0); //Free running mode
     5f4:	eb e7       	ldi	r30, 0x7B	; 123
     5f6:	f0 e0       	ldi	r31, 0x00	; 0
     5f8:	80 81       	ld	r24, Z
     5fa:	80 83       	st	Z, r24
     5fc:	08 95       	ret

000005fe <__vector_29>:
}


ISR(ADC_vect){
     5fe:	1f 92       	push	r1
     600:	0f 92       	push	r0
     602:	0f b6       	in	r0, 0x3f	; 63
     604:	0f 92       	push	r0
     606:	11 24       	eor	r1, r1
     608:	8f 93       	push	r24
     60a:	9f 93       	push	r25
	adcVal = ADC;
     60c:	80 91 78 00 	lds	r24, 0x0078
     610:	90 91 79 00 	lds	r25, 0x0079
     614:	90 93 f3 02 	sts	0x02F3, r25
     618:	80 93 f2 02 	sts	0x02F2, r24
	adcDoUpdate = 1;
     61c:	81 e0       	ldi	r24, 0x01	; 1
     61e:	80 93 06 02 	sts	0x0206, r24
}
     622:	9f 91       	pop	r25
     624:	8f 91       	pop	r24
     626:	0f 90       	pop	r0
     628:	0f be       	out	0x3f, r0	; 63
     62a:	0f 90       	pop	r0
     62c:	1f 90       	pop	r1
     62e:	18 95       	reti

00000630 <adc_measure>:


uint16_t adc_measure(ADC_signal* signal){
     630:	fc 01       	movw	r30, r24
	if(!adcDoUpdate){
     632:	80 91 06 02 	lds	r24, 0x0206
     636:	88 23       	and	r24, r24
     638:	71 f1       	breq	.+92     	; 0x696 <adc_measure+0x66>
		//If the adc convertion has not finished
		return;
	}
	
	signal->nrMeasurements ++;
     63a:	60 81       	ld	r22, Z
     63c:	6f 5f       	subi	r22, 0xFF	; 255
     63e:	60 83       	st	Z, r22
	signal->sumValue += adcVal;
     640:	20 91 f2 02 	lds	r18, 0x02F2
     644:	30 91 f3 02 	lds	r19, 0x02F3
     648:	81 81       	ldd	r24, Z+1	; 0x01
     64a:	92 81       	ldd	r25, Z+2	; 0x02
     64c:	82 0f       	add	r24, r18
     64e:	93 1f       	adc	r25, r19
     650:	92 83       	std	Z+2, r25	; 0x02
     652:	81 83       	std	Z+1, r24	; 0x01
	signal->edge = 0;
     654:	14 82       	std	Z+4, r1	; 0x04
	
	//Averages out averagingPeriod number of values
	if(signal->nrMeasurements > averagingPeriod){
     656:	63 33       	cpi	r22, 0x33	; 51
     658:	b8 f0       	brcs	.+46     	; 0x688 <adc_measure+0x58>
		if(signal->sumValue / signal->nrMeasurements < boolValueBorder){
     65a:	70 e0       	ldi	r23, 0x00	; 0
     65c:	0e 94 cc 0d 	call	0x1b98	; 0x1b98 <__udivmodhi4>
     660:	62 33       	cpi	r22, 0x32	; 50
     662:	71 05       	cpc	r23, r1
     664:	68 f4       	brcc	.+26     	; 0x680 <adc_measure+0x50>
			if(signal->boolState != 1){
     666:	83 81       	ldd	r24, Z+3	; 0x03
     668:	81 30       	cpi	r24, 0x01	; 1
     66a:	39 f0       	breq	.+14     	; 0x67a <adc_measure+0x4a>
				signal->count++;
     66c:	95 81       	ldd	r25, Z+5	; 0x05
     66e:	9f 5f       	subi	r25, 0xFF	; 255
     670:	95 83       	std	Z+5, r25	; 0x05
			}
			if(signal->boolState == 0){
     672:	81 11       	cpse	r24, r1
     674:	02 c0       	rjmp	.+4      	; 0x67a <adc_measure+0x4a>
				signal->edge = 1;
     676:	81 e0       	ldi	r24, 0x01	; 1
     678:	84 83       	std	Z+4, r24	; 0x04
			}
			signal->boolState = 1;
     67a:	81 e0       	ldi	r24, 0x01	; 1
     67c:	83 83       	std	Z+3, r24	; 0x03
     67e:	01 c0       	rjmp	.+2      	; 0x682 <adc_measure+0x52>
		}
		else{
			signal->boolState = 0;
     680:	13 82       	std	Z+3, r1	; 0x03
		}
		
		signal->nrMeasurements = 0;
     682:	10 82       	st	Z, r1
		signal->sumValue = 0;
     684:	12 82       	std	Z+2, r1	; 0x02
     686:	11 82       	std	Z+1, r1	; 0x01
	}
	
	//Starting new convertion
	ADCSRA |= (1<<ADSC);
     688:	ea e7       	ldi	r30, 0x7A	; 122
     68a:	f0 e0       	ldi	r31, 0x00	; 0
     68c:	80 81       	ld	r24, Z
     68e:	80 64       	ori	r24, 0x40	; 64
     690:	80 83       	st	Z, r24
	adcDoUpdate = 0;
     692:	10 92 06 02 	sts	0x0206, r1
     696:	08 95       	ret

00000698 <motorbox_set_power>:
	else{
		motorbox_set_power(POS_DIR, percent +40);
	}
}

void motorbox_set_power(uint8_t dir, uint8_t power){
     698:	96 2f       	mov	r25, r22
	if(dir){
     69a:	88 23       	and	r24, r24
     69c:	11 f0       	breq	.+4      	; 0x6a2 <motorbox_set_power+0xa>
		set_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     69e:	8b 9a       	sbi	0x11, 3	; 17
     6a0:	01 c0       	rjmp	.+2      	; 0x6a4 <motorbox_set_power+0xc>
	}
	else{
		clear_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     6a2:	8b 98       	cbi	0x11, 3	; 17
	}
	//printf("%u \r",power);
	I2C_transmit(power,DAC_ADRESS);	
     6a4:	68 e2       	ldi	r22, 0x28	; 40
     6a6:	89 2f       	mov	r24, r25
     6a8:	fd ce       	rjmp	.-518    	; 0x4a4 <I2C_transmit>
     6aa:	08 95       	ret

000006ac <motorbox_set_percent>:
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
	motorbox_reset_encoder();
}


void motorbox_set_percent(int16_t percent){
     6ac:	8c 39       	cpi	r24, 0x9C	; 156
     6ae:	2f ef       	ldi	r18, 0xFF	; 255
     6b0:	92 07       	cpc	r25, r18
     6b2:	14 f4       	brge	.+4      	; 0x6b8 <motorbox_set_percent+0xc>
     6b4:	8c e9       	ldi	r24, 0x9C	; 156
     6b6:	9f ef       	ldi	r25, 0xFF	; 255
     6b8:	85 36       	cpi	r24, 0x65	; 101
     6ba:	91 05       	cpc	r25, r1
     6bc:	14 f0       	brlt	.+4      	; 0x6c2 <motorbox_set_percent+0x16>
     6be:	84 e6       	ldi	r24, 0x64	; 100
     6c0:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;
	}
	if(percent<10 && percent>-10){
     6c2:	9c 01       	movw	r18, r24
     6c4:	27 5f       	subi	r18, 0xF7	; 247
     6c6:	3f 4f       	sbci	r19, 0xFF	; 255
     6c8:	23 31       	cpi	r18, 0x13	; 19
     6ca:	31 05       	cpc	r19, r1
     6cc:	20 f4       	brcc	.+8      	; 0x6d6 <motorbox_set_percent+0x2a>
		motorbox_set_power(!POS_DIR, 0);
     6ce:	60 e0       	ldi	r22, 0x00	; 0
     6d0:	80 e0       	ldi	r24, 0x00	; 0
     6d2:	e2 cf       	rjmp	.-60     	; 0x698 <motorbox_set_power>
     6d4:	08 95       	ret
	}
	else if(percent < 0){
     6d6:	99 23       	and	r25, r25
     6d8:	2c f4       	brge	.+10     	; 0x6e4 <motorbox_set_percent+0x38>
		motorbox_set_power(!POS_DIR, -percent +40);
     6da:	68 e2       	ldi	r22, 0x28	; 40
     6dc:	68 1b       	sub	r22, r24
     6de:	80 e0       	ldi	r24, 0x00	; 0
     6e0:	db cf       	rjmp	.-74     	; 0x698 <motorbox_set_power>
     6e2:	08 95       	ret
	}
	else{
		motorbox_set_power(POS_DIR, percent +40);
     6e4:	68 e2       	ldi	r22, 0x28	; 40
     6e6:	68 0f       	add	r22, r24
     6e8:	81 e0       	ldi	r24, 0x01	; 1
     6ea:	d6 cf       	rjmp	.-84     	; 0x698 <motorbox_set_power>
     6ec:	08 95       	ret

000006ee <motorbox_reset_encoder>:
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8);
	return -board_size/2-encoder_data;
}

void motorbox_reset_encoder(){
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     6ee:	8e 98       	cbi	0x11, 6	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6f0:	8a e6       	ldi	r24, 0x6A	; 106
     6f2:	8a 95       	dec	r24
     6f4:	f1 f7       	brne	.-4      	; 0x6f2 <motorbox_reset_encoder+0x4>
     6f6:	00 c0       	rjmp	.+0      	; 0x6f8 <motorbox_reset_encoder+0xa>
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     6f8:	8e 9a       	sbi	0x11, 6	; 17
     6fa:	08 95       	ret

000006fc <motorbox_init>:
 */ 

#include "MotorBox.h"

void motorbox_init(){
	MOTORBOX_CONTROLL_DDR |= (1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_RESET_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_ENABLE)|(1<<MOTOR_DIRECTION);
     6fc:	80 b3       	in	r24, 0x10	; 16
     6fe:	88 6f       	ori	r24, 0xF8	; 248
     700:	80 bb       	out	0x10, r24	; 16
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     702:	8e 98       	cbi	0x11, 6	; 17
	//Velger å ikke resette, skrur på motor
	MOTORBOX_CONTROLL_REG |= (1<<ENCODER_RESET_NOT)|(1<<MOTOR_ENABLE);
     704:	81 b3       	in	r24, 0x11	; 17
     706:	80 65       	ori	r24, 0x50	; 80
     708:	81 bb       	out	0x11, r24	; 17
	//Enabler output, velger lowbit, setter direction til -1
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
     70a:	81 b3       	in	r24, 0x11	; 17
     70c:	87 75       	andi	r24, 0x57	; 87
     70e:	81 bb       	out	0x11, r24	; 17
	motorbox_reset_encoder();
     710:	ee cf       	rjmp	.-36     	; 0x6ee <motorbox_reset_encoder>
     712:	08 95       	ret

00000714 <reverse_byte>:
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
}

uint8_t reverse_byte(uint8_t b) {
	b = (b & 0xF0) >> 4 | (b & 0x0F) << 4;
     714:	82 95       	swap	r24
	b = (b & 0xCC) >> 2 | (b & 0x33) << 2;
     716:	28 2f       	mov	r18, r24
     718:	23 73       	andi	r18, 0x33	; 51
     71a:	22 0f       	add	r18, r18
     71c:	22 0f       	add	r18, r18
     71e:	98 2f       	mov	r25, r24
     720:	9c 7c       	andi	r25, 0xCC	; 204
     722:	96 95       	lsr	r25
     724:	96 95       	lsr	r25
     726:	92 2b       	or	r25, r18
	b = (b & 0xAA) >> 1 | (b & 0x55) << 1;
     728:	29 2f       	mov	r18, r25
     72a:	25 75       	andi	r18, 0x55	; 85
     72c:	22 0f       	add	r18, r18
     72e:	9a 7a       	andi	r25, 0xAA	; 170
     730:	89 2f       	mov	r24, r25
     732:	86 95       	lsr	r24
	return b;
     734:	82 2b       	or	r24, r18
     736:	08 95       	ret

00000738 <motorbox_get_encoder>:
	}
	//printf("%u \r",power);
	I2C_transmit(power,DAC_ADRESS);	
}

int16_t motorbox_get_encoder(){
     738:	cf 93       	push	r28
     73a:	df 93       	push	r29
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     73c:	8d 9a       	sbi	0x11, 5	; 17
     73e:	8a e6       	ldi	r24, 0x6A	; 106
     740:	8a 95       	dec	r24
     742:	f1 f7       	brne	.-4      	; 0x740 <motorbox_get_encoder+0x8>
     744:	00 c0       	rjmp	.+0      	; 0x746 <motorbox_get_encoder+0xe>
	_delay_us(20);
	uint16_t encoder_data = reverse_byte(MOTORBOX_DATA_PIN);;
     746:	80 91 06 01 	lds	r24, 0x0106
     74a:	e4 df       	rcall	.-56     	; 0x714 <reverse_byte>
     74c:	c8 2f       	mov	r28, r24
     74e:	d0 e0       	ldi	r29, 0x00	; 0
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     750:	8d 98       	cbi	0x11, 5	; 17
     752:	8a e6       	ldi	r24, 0x6A	; 106
     754:	8a 95       	dec	r24
     756:	f1 f7       	brne	.-4      	; 0x754 <motorbox_get_encoder+0x1c>
     758:	00 c0       	rjmp	.+0      	; 0x75a <motorbox_get_encoder+0x22>
	_delay_us(20);
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8);
     75a:	80 91 06 01 	lds	r24, 0x0106
     75e:	da df       	rcall	.-76     	; 0x714 <reverse_byte>
     760:	d8 2b       	or	r29, r24
	return -board_size/2-encoder_data;
}
     762:	80 ed       	ldi	r24, 0xD0	; 208
     764:	9e ee       	ldi	r25, 0xEE	; 238
     766:	8c 1b       	sub	r24, r28
     768:	9d 0b       	sbc	r25, r29
     76a:	df 91       	pop	r29
     76c:	cf 91       	pop	r28
     76e:	08 95       	ret

00000770 <servo_init>:
 */ 
#include "servo.h"
#include "../MainInclude.h"

void servo_init(){
	set_bit(PWM_DDR, PWM_bit);
     770:	25 9a       	sbi	0x04, 5	; 4
	
	//Setter fast PWM 9 bit, 0110, WGM10. MAX = 0x01FF
	TCCR1A |= (1<<WGM11);
     772:	a0 e8       	ldi	r26, 0x80	; 128
     774:	b0 e0       	ldi	r27, 0x00	; 0
     776:	8c 91       	ld	r24, X
     778:	82 60       	ori	r24, 0x02	; 2
     77a:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12)|(1<<WGM13);
     77c:	e1 e8       	ldi	r30, 0x81	; 129
     77e:	f0 e0       	ldi	r31, 0x00	; 0
     780:	80 81       	ld	r24, Z
     782:	88 61       	ori	r24, 0x18	; 24
     784:	80 83       	st	Z, r24
	
	//Clear OC1A on compare match, set OC1A at BOTTOM
	TCCR1A |= (1<<COM1A1);
     786:	8c 91       	ld	r24, X
     788:	80 68       	ori	r24, 0x80	; 128
     78a:	8c 93       	st	X, r24
	
	//Clock prescaler
	TCCR1B |= (clock_scaler << CS10);
     78c:	80 81       	ld	r24, Z
     78e:	82 60       	ori	r24, 0x02	; 2
     790:	80 83       	st	Z, r24
	
	//TOP signalet
	ICR1 = duty_cycle_ms * F_CPU / clock_scaler_val;
     792:	80 e4       	ldi	r24, 0x40	; 64
     794:	9c e9       	ldi	r25, 0x9C	; 156
     796:	90 93 87 00 	sts	0x0087, r25
     79a:	80 93 86 00 	sts	0x0086, r24
	
	//OC1A er pwm signalet	går ut på PB5
	//OCR1A nivået for sette lav. 
	OCR1A = pulse_width_min * F_CPU / clock_scaler_val;
     79e:	88 e0       	ldi	r24, 0x08	; 8
     7a0:	97 e0       	ldi	r25, 0x07	; 7
     7a2:	90 93 89 00 	sts	0x0089, r25
     7a6:	80 93 88 00 	sts	0x0088, r24
     7aa:	08 95       	ret

000007ac <servo_set>:
}

void servo_set(int percent){
     7ac:	8c 39       	cpi	r24, 0x9C	; 156
     7ae:	2f ef       	ldi	r18, 0xFF	; 255
     7b0:	92 07       	cpc	r25, r18
     7b2:	14 f4       	brge	.+4      	; 0x7b8 <servo_set+0xc>
     7b4:	8c e9       	ldi	r24, 0x9C	; 156
     7b6:	9f ef       	ldi	r25, 0xFF	; 255
     7b8:	85 36       	cpi	r24, 0x65	; 101
     7ba:	91 05       	cpc	r25, r1
     7bc:	14 f0       	brlt	.+4      	; 0x7c2 <servo_set+0x16>
     7be:	84 e6       	ldi	r24, 0x64	; 100
     7c0:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;		
	}
	OCR1A = (pulse_width_neutral + ((pulse_width_max-pulse_width_min)/200)*(-percent))* F_CPU / clock_scaler_val;
     7c2:	66 27       	eor	r22, r22
     7c4:	77 27       	eor	r23, r23
     7c6:	68 1b       	sub	r22, r24
     7c8:	79 0b       	sbc	r23, r25
     7ca:	88 27       	eor	r24, r24
     7cc:	77 fd       	sbrc	r23, 7
     7ce:	80 95       	com	r24
     7d0:	98 2f       	mov	r25, r24
     7d2:	48 d5       	rcall	.+2704   	; 0x1264 <__floatsisf>
     7d4:	2b e9       	ldi	r18, 0x9B	; 155
     7d6:	33 e5       	ldi	r19, 0x53	; 83
     7d8:	49 ec       	ldi	r20, 0xC9	; 201
     7da:	56 e3       	ldi	r21, 0x36	; 54
     7dc:	f3 d5       	rcall	.+3046   	; 0x13c4 <__mulsf3>
     7de:	26 ea       	ldi	r18, 0xA6	; 166
     7e0:	3b e9       	ldi	r19, 0x9B	; 155
     7e2:	44 ec       	ldi	r20, 0xC4	; 196
     7e4:	5a e3       	ldi	r21, 0x3A	; 58
     7e6:	3b d4       	rcall	.+2166   	; 0x105e <__addsf3>
     7e8:	20 e0       	ldi	r18, 0x00	; 0
     7ea:	34 e2       	ldi	r19, 0x24	; 36
     7ec:	44 e7       	ldi	r20, 0x74	; 116
     7ee:	5b e4       	ldi	r21, 0x4B	; 75
     7f0:	e9 d5       	rcall	.+3026   	; 0x13c4 <__mulsf3>
     7f2:	20 e0       	ldi	r18, 0x00	; 0
     7f4:	30 e0       	ldi	r19, 0x00	; 0
     7f6:	40 e0       	ldi	r20, 0x00	; 0
     7f8:	5e e3       	ldi	r21, 0x3E	; 62
     7fa:	e4 d5       	rcall	.+3016   	; 0x13c4 <__mulsf3>
     7fc:	05 d5       	rcall	.+2570   	; 0x1208 <__fixunssfsi>
     7fe:	70 93 89 00 	sts	0x0089, r23
     802:	60 93 88 00 	sts	0x0088, r22
     806:	08 95       	ret

00000808 <main>:
#include "MotorDrivers/Solenoid.h"
#include "SensorDrivers/HC-SR04.h"

#include <avr/interrupt.h>

int main(){
     808:	cf 93       	push	r28
     80a:	df 93       	push	r29
     80c:	cd b7       	in	r28, 0x3d	; 61
     80e:	de b7       	in	r29, 0x3e	; 62
     810:	c6 57       	subi	r28, 0x76	; 118
     812:	d1 09       	sbc	r29, r1
     814:	0f b6       	in	r0, 0x3f	; 63
     816:	f8 94       	cli
     818:	de bf       	out	0x3e, r29	; 62
     81a:	0f be       	out	0x3f, r0	; 63
     81c:	cd bf       	out	0x3d, r28	; 61
	sei(); // Global interrupt enable
     81e:	78 94       	sei
	//cli(); // Global interrupt disable
	
	/*INITIALISATION*/
	USART_init();
     820:	c9 de       	rcall	.-622    	; 0x5b4 <USART_init>
	puts("Uart init done");
     822:	8c e3       	ldi	r24, 0x3C	; 60
     824:	92 e0       	ldi	r25, 0x02	; 2
     826:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <puts>
	CAN_init();
     82a:	b5 dd       	rcall	.-1174   	; 0x396 <CAN_init>
	puts("Can init done");
     82c:	8b e4       	ldi	r24, 0x4B	; 75
     82e:	92 e0       	ldi	r25, 0x02	; 2
     830:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <puts>
	servo_init();
     834:	9d df       	rcall	.-198    	; 0x770 <servo_init>
	puts("Servo init done");
     836:	89 e5       	ldi	r24, 0x59	; 89
     838:	92 e0       	ldi	r25, 0x02	; 2
     83a:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <puts>
	adc_init();
     83e:	cc de       	rcall	.-616    	; 0x5d8 <adc_init>
	puts("ADC init done");
     840:	89 e6       	ldi	r24, 0x69	; 105
     842:	92 e0       	ldi	r25, 0x02	; 2
     844:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <puts>
	I2C_init();
     848:	19 de       	rcall	.-974    	; 0x47c <I2C_init>
	puts("I2C init done");
     84a:	87 e7       	ldi	r24, 0x77	; 119
     84c:	92 e0       	ldi	r25, 0x02	; 2
     84e:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <puts>
	motorbox_init();
     852:	54 df       	rcall	.-344    	; 0x6fc <motorbox_init>
	puts("Motor init done");
     854:	85 e8       	ldi	r24, 0x85	; 133
     856:	92 e0       	ldi	r25, 0x02	; 2
     858:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <puts>
	HCSR04_inti();
     85c:	1a d2       	rcall	.+1076   	; 0xc92 <HCSR04_inti>
	puts("Distance sensor init done");
     85e:	85 e9       	ldi	r24, 0x95	; 149
     860:	92 e0       	ldi	r25, 0x02	; 2
     862:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <puts>
	SOLENOID_DDR |= 1<<SOLENOID_BIT;
     866:	82 9a       	sbi	0x10, 2	; 16
	set_bit(SOLENOID_PORT,SOLENOID_BIT);
     868:	8a 9a       	sbi	0x11, 2	; 17
	/*Tillstandsvariable*/
	interrupt CAN_interrupt;
	uint8_t new_msg;
	
	CAN_message msgInn0;
	msgInn0.length = 0;
     86a:	1b 82       	std	Y+3, r1	; 0x03
	
	CAN_message msgPoint;
	msgPoint.length = 1;
     86c:	81 e0       	ldi	r24, 0x01	; 1
     86e:	8e 87       	std	Y+14, r24	; 0x0e
	msgPoint.id = NODE1_CANID_0;
     870:	80 e0       	ldi	r24, 0x00	; 0
     872:	96 e0       	ldi	r25, 0x06	; 6
     874:	9d 87       	std	Y+13, r25	; 0x0d
     876:	8c 87       	std	Y+12, r24	; 0x0c
	msgPoint.data[CANMSG_PACKAGESPECIFIER] = PACKAGESPECIFIER_GAMEPOINT;
     878:	82 e0       	ldi	r24, 0x02	; 2
     87a:	8f 87       	std	Y+15, r24	; 0x0f
	
	ADC_signal adcSignal;
	Regulator regulator;
	regulator_init(&regulator);
     87c:	ce 01       	movw	r24, r28
     87e:	4d 96       	adiw	r24, 0x1d	; 29
     880:	f7 d0       	rcall	.+494    	; 0xa70 <regulator_init>
	puts("Regulator init done");
     882:	8f ea       	ldi	r24, 0xAF	; 175
     884:	92 e0       	ldi	r25, 0x02	; 2
     886:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <puts>
	
	//BURDE KJØØRE HCSR04_init(&S0_data) sånn som regulator_init
	HCSR04_data S0_data;
	HCSR04_data S1_data;
	S0_data.queuePointer = 0;
     88a:	a0 96       	adiw	r28, 0x20	; 32
     88c:	1f ae       	std	Y+63, r1	; 0x3f
     88e:	a0 97       	sbiw	r28, 0x20	; 32
	S1_data.queuePointer = 0;
     890:	ad 96       	adiw	r28, 0x2d	; 45
     892:	1f ae       	std	Y+63, r1	; 0x3f
     894:	ad 97       	sbiw	r28, 0x2d	; 45
	S0_data.pos_ref = 0;
     896:	6f 96       	adiw	r28, 0x1f	; 31
     898:	1f ae       	std	Y+63, r1	; 0x3f
     89a:	1e ae       	std	Y+62, r1	; 0x3e
     89c:	6f 97       	sbiw	r28, 0x1f	; 31
	S1_data.pos_ref = 0;
     89e:	ac 96       	adiw	r28, 0x2c	; 44
     8a0:	1f ae       	std	Y+63, r1	; 0x3f
     8a2:	1e ae       	std	Y+62, r1	; 0x3e
     8a4:	ac 97       	sbiw	r28, 0x2c	; 44
	for(uint8_t i=0;i<HCSR04_averagingPeriod;++i){
		S0_data.mesurements[i] = 0;
     8a6:	a6 96       	adiw	r28, 0x26	; 38
     8a8:	1f ae       	std	Y+63, r1	; 0x3f
     8aa:	1e ae       	std	Y+62, r1	; 0x3e
     8ac:	a6 97       	sbiw	r28, 0x26	; 38
		S1_data.mesurements[i] = 0;
     8ae:	e3 96       	adiw	r28, 0x33	; 51
     8b0:	1f ae       	std	Y+63, r1	; 0x3f
     8b2:	1e ae       	std	Y+62, r1	; 0x3e
     8b4:	e3 97       	sbiw	r28, 0x33	; 51
	S0_data.queuePointer = 0;
	S1_data.queuePointer = 0;
	S0_data.pos_ref = 0;
	S1_data.pos_ref = 0;
	for(uint8_t i=0;i<HCSR04_averagingPeriod;++i){
		S0_data.mesurements[i] = 0;
     8b6:	a8 96       	adiw	r28, 0x28	; 40
     8b8:	1f ae       	std	Y+63, r1	; 0x3f
     8ba:	1e ae       	std	Y+62, r1	; 0x3e
     8bc:	a8 97       	sbiw	r28, 0x28	; 40
		S1_data.mesurements[i] = 0;
     8be:	e5 96       	adiw	r28, 0x35	; 53
     8c0:	1f ae       	std	Y+63, r1	; 0x3f
     8c2:	1e ae       	std	Y+62, r1	; 0x3e
     8c4:	e5 97       	sbiw	r28, 0x35	; 53
	S0_data.queuePointer = 0;
	S1_data.queuePointer = 0;
	S0_data.pos_ref = 0;
	S1_data.pos_ref = 0;
	for(uint8_t i=0;i<HCSR04_averagingPeriod;++i){
		S0_data.mesurements[i] = 0;
     8c6:	aa 96       	adiw	r28, 0x2a	; 42
     8c8:	1f ae       	std	Y+63, r1	; 0x3f
     8ca:	1e ae       	std	Y+62, r1	; 0x3e
     8cc:	aa 97       	sbiw	r28, 0x2a	; 42
		S1_data.mesurements[i] = 0;
     8ce:	e7 96       	adiw	r28, 0x37	; 55
     8d0:	1f ae       	std	Y+63, r1	; 0x3f
     8d2:	1e ae       	std	Y+62, r1	; 0x3e
     8d4:	e7 97       	sbiw	r28, 0x37	; 55
	}
	S0_data.sum = 0;
     8d6:	a4 96       	adiw	r28, 0x24	; 36
     8d8:	1c ae       	std	Y+60, r1	; 0x3c
     8da:	1d ae       	std	Y+61, r1	; 0x3d
     8dc:	1e ae       	std	Y+62, r1	; 0x3e
     8de:	1f ae       	std	Y+63, r1	; 0x3f
     8e0:	a4 97       	sbiw	r28, 0x24	; 36
	S1_data.sum = 0;
     8e2:	e1 96       	adiw	r28, 0x31	; 49
     8e4:	1c ae       	std	Y+60, r1	; 0x3c
     8e6:	1d ae       	std	Y+61, r1	; 0x3d
     8e8:	1e ae       	std	Y+62, r1	; 0x3e
     8ea:	1f ae       	std	Y+63, r1	; 0x3f
     8ec:	e1 97       	sbiw	r28, 0x31	; 49
	
	uint8_t gameMode = GAMEMODE_OFF;
	
	uint8_t push = 0;
	
	puts("All init done");
     8ee:	83 ec       	ldi	r24, 0xC3	; 195
     8f0:	92 e0       	ldi	r25, 0x02	; 2
     8f2:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <puts>
	int16_t joyPos = 0;
	
	
	uint8_t gameMode = GAMEMODE_OFF;
	
	uint8_t push = 0;
     8f6:	a1 2c       	mov	r10, r1
	
	int16_t joySpeed = 0;
	int16_t joyPos = 0;
	
	
	uint8_t gameMode = GAMEMODE_OFF;
     8f8:	b1 2c       	mov	r11, r1
	S0_data.sum = 0;
	S1_data.sum = 0;
	
	
	int16_t joySpeed = 0;
	int16_t joyPos = 0;
     8fa:	c1 2c       	mov	r12, r1
     8fc:	d1 2c       	mov	r13, r1
		CAN_interrupt = CAN_int();
		switch(CAN_interrupt){
			case NOINT:
				break;
			case ERR:
				printf("CAN ERROR");
     8fe:	0f 2e       	mov	r0, r31
     900:	f1 ed       	ldi	r31, 0xD1	; 209
     902:	ef 2e       	mov	r14, r31
     904:	f2 e0       	ldi	r31, 0x02	; 2
     906:	ff 2e       	mov	r15, r31
     908:	f0 2d       	mov	r31, r0
			}
		}
		//Gamemode off:
		else{
			//printf("OFF  \r");
			TCNT3 = 0;
     90a:	0f 2e       	mov	r0, r31
     90c:	f4 e9       	ldi	r31, 0x94	; 148
     90e:	2f 2e       	mov	r2, r31
     910:	31 2c       	mov	r3, r1
     912:	f0 2d       	mov	r31, r0
	
	uint8_t push = 0;
	
	puts("All init done");
	while(1){
		adc_measure(&adcSignal);
     914:	ce 01       	movw	r24, r28
     916:	47 96       	adiw	r24, 0x17	; 23
     918:	8b de       	rcall	.-746    	; 0x630 <adc_measure>
		CAN_interrupt = CAN_int();
     91a:	30 dd       	rcall	.-1440   	; 0x37c <CAN_int>
     91c:	18 2f       	mov	r17, r24
		switch(CAN_interrupt){
     91e:	86 30       	cpi	r24, 0x06	; 6
     920:	59 f0       	breq	.+22     	; 0x938 <main+0x130>
     922:	87 30       	cpi	r24, 0x07	; 7
     924:	71 f0       	breq	.+28     	; 0x942 <main+0x13a>
     926:	81 30       	cpi	r24, 0x01	; 1
     928:	89 f4       	brne	.+34     	; 0x94c <main+0x144>
			case NOINT:
				break;
			case ERR:
				printf("CAN ERROR");
     92a:	ff 92       	push	r15
     92c:	ef 92       	push	r14
     92e:	0e 94 7f 0f 	call	0x1efe	; 0x1efe <printf>
				break;
     932:	0f 90       	pop	r0
     934:	0f 90       	pop	r0
     936:	0c c0       	rjmp	.+24     	; 0x950 <main+0x148>
			case RX0:
				CAN_data_receive(&msgInn0, MCP_RXB0CTRL);
     938:	60 e6       	ldi	r22, 0x60	; 96
     93a:	ce 01       	movw	r24, r28
     93c:	01 96       	adiw	r24, 0x01	; 1
     93e:	c5 dc       	rcall	.-1654   	; 0x2ca <CAN_data_receive>
				//printf("RX0: %i\t%i   \t%i   \t%i   \r",msgInn0.data[CANMSG_PACKAGESPECIFIER],msgInn0.data[CANMSG_BTNR_BYTE],msgInn0.data[CANMSG_SLIDERR_BYTE],msgInn0.data[CANMSG_JSX_BYTE]);
				break;
     940:	07 c0       	rjmp	.+14     	; 0x950 <main+0x148>
			case RX1:
				CAN_data_receive(&msgInn0, MCP_RXB1CTRL);
     942:	60 e7       	ldi	r22, 0x70	; 112
     944:	ce 01       	movw	r24, r28
     946:	01 96       	adiw	r24, 0x01	; 1
     948:	c0 dc       	rcall	.-1664   	; 0x2ca <CAN_data_receive>
				//printf("RX0: %i\t%i   \t%i   \t%i   \r",msgInn0.data[CANMSG_PACKAGESPECIFIER],msgInn0.data[CANMSG_BTNR_BYTE],msgInn0.data[CANMSG_SLIDERR_BYTE],msgInn0.data[CANMSG_JSX_BYTE]);
				break;
     94a:	02 c0       	rjmp	.+4      	; 0x950 <main+0x148>
			default:
				break;
		}
		//Resets the interrupt if there was one
		if(CAN_interrupt != NOINT) CAN_int_clear(CAN_interrupt);
     94c:	88 23       	and	r24, r24
     94e:	11 f0       	breq	.+4      	; 0x954 <main+0x14c>
     950:	81 2f       	mov	r24, r17
     952:	8c dd       	rcall	.-1256   	; 0x46c <CAN_int_clear>
		//if we got a message, then the length would be non 0
		if(msgInn0.length){
     954:	8b 81       	ldd	r24, Y+3	; 0x03
     956:	88 23       	and	r24, r24
     958:	51 f0       	breq	.+20     	; 0x96e <main+0x166>
			switch(msgInn0.data[CANMSG_PACKAGESPECIFIER]){
     95a:	8c 81       	ldd	r24, Y+4	; 0x04
     95c:	88 23       	and	r24, r24
     95e:	19 f0       	breq	.+6      	; 0x966 <main+0x15e>
     960:	81 30       	cpi	r24, 0x01	; 1
     962:	19 f0       	breq	.+6      	; 0x96a <main+0x162>
     964:	04 c0       	rjmp	.+8      	; 0x96e <main+0x166>
				case PACKAGESPECIFIER_MOTORSIGNALS:
					msgInn0.length = 0;
     966:	1b 82       	std	Y+3, r1	; 0x03
				break;
     968:	02 c0       	rjmp	.+4      	; 0x96e <main+0x166>
				case PACKAGESPECIFIER_GAMEMODE:
					gameMode = msgInn0.data[GAMEMODE_MODE_BYTE];
     96a:	bd 80       	ldd	r11, Y+5	; 0x05
					msgInn0.length = 0;
     96c:	1b 82       	std	Y+3, r1	; 0x03
			}
			
		}
		
		
		if(gameMode != GAMEMODE_OFF){
     96e:	bb 20       	and	r11, r11
     970:	09 f4       	brne	.+2      	; 0x974 <main+0x16c>
     972:	6e c0       	rjmp	.+220    	; 0xa50 <main+0x248>
			servo_set(msgInn0.data[CANMSG_SLIDERR_BYTE]);
     974:	8e 81       	ldd	r24, Y+6	; 0x06
     976:	99 27       	eor	r25, r25
     978:	87 fd       	sbrc	r24, 7
     97a:	90 95       	com	r25
     97c:	17 df       	rcall	.-466    	; 0x7ac <servo_set>
			regulator.dt = TCNT3*1.0/((F_CPU/64)*1.0);
     97e:	f1 01       	movw	r30, r2
     980:	60 81       	ld	r22, Z
     982:	71 81       	ldd	r23, Z+1	; 0x01
     984:	80 e0       	ldi	r24, 0x00	; 0
     986:	90 e0       	ldi	r25, 0x00	; 0
     988:	6b d4       	rcall	.+2262   	; 0x1260 <__floatunsisf>
     98a:	20 e0       	ldi	r18, 0x00	; 0
     98c:	34 e2       	ldi	r19, 0x24	; 36
     98e:	44 e7       	ldi	r20, 0x74	; 116
     990:	58 e4       	ldi	r21, 0x48	; 72
     992:	cd d3       	rcall	.+1946   	; 0x112e <__divsf3>
     994:	6d 96       	adiw	r28, 0x1d	; 29
     996:	6c af       	std	Y+60, r22	; 0x3c
     998:	7d af       	std	Y+61, r23	; 0x3d
     99a:	8e af       	std	Y+62, r24	; 0x3e
     99c:	9f af       	std	Y+63, r25	; 0x3f
     99e:	6d 97       	sbiw	r28, 0x1d	; 29
			TCNT3 = 0;	
     9a0:	f1 01       	movw	r30, r2
     9a2:	11 82       	std	Z+1, r1	; 0x01
     9a4:	10 82       	st	Z, r1
			if(gameMode == GAMEMODE_JS){
     9a6:	f1 e0       	ldi	r31, 0x01	; 1
     9a8:	bf 12       	cpse	r11, r31
     9aa:	29 c0       	rjmp	.+82     	; 0x9fe <main+0x1f6>
				joySpeed = msgInn0.data[CANMSG_JSX_BYTE];
				joyPos += get_pos_from_percent(joySpeed)* regulator.dt * CONTROLLER_GAIN;
     9ac:	8f 81       	ldd	r24, Y+7	; 0x07
     9ae:	6c d1       	rcall	.+728    	; 0xc88 <get_pos_from_percent>
     9b0:	4c 01       	movw	r8, r24
     9b2:	b6 01       	movw	r22, r12
     9b4:	88 27       	eor	r24, r24
     9b6:	77 fd       	sbrc	r23, 7
     9b8:	80 95       	com	r24
     9ba:	98 2f       	mov	r25, r24
     9bc:	53 d4       	rcall	.+2214   	; 0x1264 <__floatsisf>
     9be:	2b 01       	movw	r4, r22
     9c0:	3c 01       	movw	r6, r24
     9c2:	b4 01       	movw	r22, r8
     9c4:	88 27       	eor	r24, r24
     9c6:	77 fd       	sbrc	r23, 7
     9c8:	80 95       	com	r24
     9ca:	98 2f       	mov	r25, r24
     9cc:	4b d4       	rcall	.+2198   	; 0x1264 <__floatsisf>
     9ce:	6d 96       	adiw	r28, 0x1d	; 29
     9d0:	2c ad       	ldd	r18, Y+60	; 0x3c
     9d2:	3d ad       	ldd	r19, Y+61	; 0x3d
     9d4:	4e ad       	ldd	r20, Y+62	; 0x3e
     9d6:	5f ad       	ldd	r21, Y+63	; 0x3f
     9d8:	6d 97       	sbiw	r28, 0x1d	; 29
     9da:	f4 d4       	rcall	.+2536   	; 0x13c4 <__mulsf3>
     9dc:	9b 01       	movw	r18, r22
     9de:	ac 01       	movw	r20, r24
     9e0:	3e d3       	rcall	.+1660   	; 0x105e <__addsf3>
     9e2:	9b 01       	movw	r18, r22
     9e4:	ac 01       	movw	r20, r24
     9e6:	c3 01       	movw	r24, r6
     9e8:	b2 01       	movw	r22, r4
     9ea:	39 d3       	rcall	.+1650   	; 0x105e <__addsf3>
     9ec:	08 d4       	rcall	.+2064   	; 0x11fe <__fixsfsi>
     9ee:	6b 01       	movw	r12, r22
				regulator_increment(&regulator,joyPos);
     9f0:	ce 01       	movw	r24, r28
     9f2:	4d 96       	adiw	r24, 0x1d	; 29
     9f4:	7a d0       	rcall	.+244    	; 0xaea <regulator_increment>
				push = msgInn0.data[CANMSG_BTNR_BYTE] & (1<<CANMSG_BTNR_BIT);
     9f6:	8d 81       	ldd	r24, Y+5	; 0x05
     9f8:	81 70       	andi	r24, 0x01	; 1
     9fa:	a8 2e       	mov	r10, r24
     9fc:	20 c0       	rjmp	.+64     	; 0xa3e <main+0x236>
			}
			else if(gameMode == GAMEMODE_SENS){
     9fe:	22 e0       	ldi	r18, 0x02	; 2
     a00:	b2 12       	cpse	r11, r18
     a02:	1d c0       	rjmp	.+58     	; 0xa3e <main+0x236>
				//printf("SENS  \r");
				HCSR04_update_ref(&S0_data,SENSOR0, ISC20);
     a04:	44 e0       	ldi	r20, 0x04	; 4
     a06:	60 e0       	ldi	r22, 0x00	; 0
     a08:	ce 01       	movw	r24, r28
     a0a:	83 5a       	subi	r24, 0xA3	; 163
     a0c:	9f 4f       	sbci	r25, 0xFF	; 255
     a0e:	c7 d2       	rcall	.+1422   	; 0xf9e <HCSR04_update_ref>
				HCSR04_update_ref(&S1_data,SENSOR1, ISC30);
     a10:	46 e0       	ldi	r20, 0x06	; 6
     a12:	61 e0       	ldi	r22, 0x01	; 1
     a14:	ce 01       	movw	r24, r28
     a16:	86 59       	subi	r24, 0x96	; 150
     a18:	9f 4f       	sbci	r25, 0xFF	; 255
     a1a:	c1 d2       	rcall	.+1410   	; 0xf9e <HCSR04_update_ref>
				regulator_increment(&regulator, S0_data.pos_ref);
     a1c:	6f 96       	adiw	r28, 0x1f	; 31
     a1e:	6e ad       	ldd	r22, Y+62	; 0x3e
     a20:	7f ad       	ldd	r23, Y+63	; 0x3f
     a22:	6f 97       	sbiw	r28, 0x1f	; 31
     a24:	ce 01       	movw	r24, r28
     a26:	4d 96       	adiw	r24, 0x1d	; 29
     a28:	60 d0       	rcall	.+192    	; 0xaea <regulator_increment>
				if(S1_data.pos_ref < BOARD_SIZE/4){
     a2a:	aa 24       	eor	r10, r10
     a2c:	a3 94       	inc	r10
     a2e:	ac 96       	adiw	r28, 0x2c	; 44
     a30:	8e ad       	ldd	r24, Y+62	; 0x3e
     a32:	9f ad       	ldd	r25, Y+63	; 0x3f
     a34:	ac 97       	sbiw	r28, 0x2c	; 44
     a36:	88 39       	cpi	r24, 0x98	; 152
     a38:	98 40       	sbci	r25, 0x08	; 8
     a3a:	0c f0       	brlt	.+2      	; 0xa3e <main+0x236>
     a3c:	a1 2c       	mov	r10, r1
				}
				else push = 0;
				
				//printf("Sens: %i    \tEncod: %i    \r",S0_data.pos_ref,motorbox_get_encoder());
			}
			motorbox_set_percent(regulator.u);
     a3e:	89 a5       	ldd	r24, Y+41	; 0x29
     a40:	9a a5       	ldd	r25, Y+42	; 0x2a
     a42:	34 de       	rcall	.-920    	; 0x6ac <motorbox_set_percent>
			
			if(push){
     a44:	aa 20       	and	r10, r10
     a46:	11 f0       	breq	.+4      	; 0xa4c <main+0x244>
				clear_bit(SOLENOID_PORT,SOLENOID_BIT);
     a48:	8a 98       	cbi	0x11, 2	; 17
     a4a:	0a c0       	rjmp	.+20     	; 0xa60 <main+0x258>
				//_delay_ms(100);
			}
			else{
				set_bit(SOLENOID_PORT,SOLENOID_BIT);
     a4c:	8a 9a       	sbi	0x11, 2	; 17
     a4e:	08 c0       	rjmp	.+16     	; 0xa60 <main+0x258>
			}
		}
		//Gamemode off:
		else{
			//printf("OFF  \r");
			TCNT3 = 0;
     a50:	f1 01       	movw	r30, r2
     a52:	11 82       	std	Z+1, r1	; 0x01
     a54:	10 82       	st	Z, r1
			motorbox_set_percent(0);
     a56:	80 e0       	ldi	r24, 0x00	; 0
     a58:	90 e0       	ldi	r25, 0x00	; 0
     a5a:	28 de       	rcall	.-944    	; 0x6ac <motorbox_set_percent>
			motorbox_reset_encoder();
     a5c:	48 de       	rcall	.-880    	; 0x6ee <motorbox_reset_encoder>
			set_bit(SOLENOID_PORT,SOLENOID_BIT); //retract solenoid
     a5e:	8a 9a       	sbi	0x11, 2	; 17
		}
		//puts("Gamed");
		//Retursignal
		if(adcSignal.edge){
     a60:	8b 8d       	ldd	r24, Y+27	; 0x1b
     a62:	88 23       	and	r24, r24
     a64:	09 f4       	brne	.+2      	; 0xa68 <main+0x260>
     a66:	56 cf       	rjmp	.-340    	; 0x914 <main+0x10c>
			CAN_message_send(&msgPoint);
     a68:	ce 01       	movw	r24, r28
     a6a:	0c 96       	adiw	r24, 0x0c	; 12
     a6c:	23 dc       	rcall	.-1978   	; 0x2b4 <CAN_message_send>
     a6e:	52 cf       	rjmp	.-348    	; 0x914 <main+0x10c>

00000a70 <regulator_init>:
 * Created: 06.11.2015 11:02:05
 *  Author: sverrevr
 */ 
#include "regulator.h"

void regulator_init(Regulator* regulator){
     a70:	dc 01       	movw	r26, r24
	regulator->P = 20;
     a72:	40 e0       	ldi	r20, 0x00	; 0
     a74:	50 e0       	ldi	r21, 0x00	; 0
     a76:	60 ea       	ldi	r22, 0xA0	; 160
     a78:	71 e4       	ldi	r23, 0x41	; 65
     a7a:	4d 93       	st	X+, r20
     a7c:	5d 93       	st	X+, r21
     a7e:	6d 93       	st	X+, r22
     a80:	7c 93       	st	X, r23
     a82:	13 97       	sbiw	r26, 0x03	; 3
	regulator->I = 10;
     a84:	40 e0       	ldi	r20, 0x00	; 0
     a86:	50 e0       	ldi	r21, 0x00	; 0
     a88:	60 e2       	ldi	r22, 0x20	; 32
     a8a:	71 e4       	ldi	r23, 0x41	; 65
     a8c:	14 96       	adiw	r26, 0x04	; 4
     a8e:	4d 93       	st	X+, r20
     a90:	5d 93       	st	X+, r21
     a92:	6d 93       	st	X+, r22
     a94:	7c 93       	st	X, r23
     a96:	17 97       	sbiw	r26, 0x07	; 7
	regulator->D = 0.7;
     a98:	43 e3       	ldi	r20, 0x33	; 51
     a9a:	53 e3       	ldi	r21, 0x33	; 51
     a9c:	63 e3       	ldi	r22, 0x33	; 51
     a9e:	7f e3       	ldi	r23, 0x3F	; 63
     aa0:	18 96       	adiw	r26, 0x08	; 8
     aa2:	4d 93       	st	X+, r20
     aa4:	5d 93       	st	X+, r21
     aa6:	6d 93       	st	X+, r22
     aa8:	7c 93       	st	X, r23
     aaa:	1b 97       	sbiw	r26, 0x0b	; 11
	regulator->u= 0;
     aac:	1d 96       	adiw	r26, 0x0d	; 13
     aae:	1c 92       	st	X, r1
     ab0:	1e 92       	st	-X, r1
     ab2:	1c 97       	sbiw	r26, 0x0c	; 12
	regulator->integralValue = 0.0f;
     ab4:	1e 96       	adiw	r26, 0x0e	; 14
     ab6:	1d 92       	st	X+, r1
     ab8:	1d 92       	st	X+, r1
     aba:	1d 92       	st	X+, r1
     abc:	1c 92       	st	X, r1
     abe:	51 97       	sbiw	r26, 0x11	; 17
     ac0:	fc 01       	movw	r30, r24
     ac2:	72 96       	adiw	r30, 0x12	; 18
	for(uint8_t i=0;i<DERIVATIVE_SAMPLES;++i){
     ac4:	80 e0       	ldi	r24, 0x00	; 0
		regulator->derivativeHistory[i] = 0;
     ac6:	11 92       	st	Z+, r1
     ac8:	11 92       	st	Z+, r1
     aca:	11 92       	st	Z+, r1
     acc:	11 92       	st	Z+, r1
	regulator->P = 20;
	regulator->I = 10;
	regulator->D = 0.7;
	regulator->u= 0;
	regulator->integralValue = 0.0f;
	for(uint8_t i=0;i<DERIVATIVE_SAMPLES;++i){
     ace:	8f 5f       	subi	r24, 0xFF	; 255
     ad0:	8a 30       	cpi	r24, 0x0A	; 10
     ad2:	c9 f7       	brne	.-14     	; 0xac6 <regulator_init+0x56>
		regulator->derivativeHistory[i] = 0;
	}
	regulator->derivativePointer = 0;
     ad4:	da 96       	adiw	r26, 0x3a	; 58
     ad6:	1c 92       	st	X, r1
     ad8:	da 97       	sbiw	r26, 0x3a	; 58
	//regulator->refPosValue = 0.0f;
	regulator->prevVal = 0;
     ada:	db 96       	adiw	r26, 0x3b	; 59
     adc:	1c 92       	st	X, r1
	float dt = 0;
	/* Setter opp klokken som beregner tiden mellom hver incrementering*/
	//Bruker timer/counter 3 med normal opperation
	TCCR3B |= (0<<CS32)|(1<<CS31)|(1<<CS30); //aktiverer, med clock/1 prescaler. Kan da telle i 4ms, dette er for lite?
     ade:	e1 e9       	ldi	r30, 0x91	; 145
     ae0:	f0 e0       	ldi	r31, 0x00	; 0
     ae2:	80 81       	ld	r24, Z
     ae4:	83 60       	ori	r24, 0x03	; 3
     ae6:	80 83       	st	Z, r24
     ae8:	08 95       	ret

00000aea <regulator_increment>:
}

void regulator_increment(Regulator* regulator, int16_t pos_ref){
     aea:	2f 92       	push	r2
     aec:	3f 92       	push	r3
     aee:	4f 92       	push	r4
     af0:	5f 92       	push	r5
     af2:	6f 92       	push	r6
     af4:	7f 92       	push	r7
     af6:	8f 92       	push	r8
     af8:	9f 92       	push	r9
     afa:	af 92       	push	r10
     afc:	bf 92       	push	r11
     afe:	cf 92       	push	r12
     b00:	df 92       	push	r13
     b02:	ef 92       	push	r14
     b04:	ff 92       	push	r15
     b06:	0f 93       	push	r16
     b08:	1f 93       	push	r17
     b0a:	cf 93       	push	r28
     b0c:	df 93       	push	r29
     b0e:	00 d0       	rcall	.+0      	; 0xb10 <regulator_increment+0x26>
     b10:	cd b7       	in	r28, 0x3d	; 61
     b12:	de b7       	in	r29, 0x3e	; 62
     b14:	8c 01       	movw	r16, r24
     b16:	7b 01       	movw	r14, r22
	int16_t encoderPos = motorbox_get_encoder();
     b18:	0f de       	rcall	.-994    	; 0x738 <motorbox_get_encoder>
	int16_t avvik = (pos_ref-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
     b1a:	97 01       	movw	r18, r14
     b1c:	28 1b       	sub	r18, r24
     b1e:	39 0b       	sbc	r19, r25
     b20:	c9 01       	movw	r24, r18
     b22:	68 e5       	ldi	r22, 0x58	; 88
     b24:	70 e0       	ldi	r23, 0x00	; 0
     b26:	0e 94 e0 0d 	call	0x1bc0	; 0x1bc0 <__divmodhi4>
     b2a:	1b 01       	movw	r2, r22
	regulator->integralValue+=avvik*regulator->dt;
     b2c:	88 27       	eor	r24, r24
     b2e:	77 fd       	sbrc	r23, 7
     b30:	80 95       	com	r24
     b32:	98 2f       	mov	r25, r24
     b34:	97 d3       	rcall	.+1838   	; 0x1264 <__floatsisf>
     b36:	4b 01       	movw	r8, r22
     b38:	5c 01       	movw	r10, r24
     b3a:	f8 01       	movw	r30, r16
     b3c:	44 ac       	ldd	r4, Z+60	; 0x3c
     b3e:	55 ac       	ldd	r5, Z+61	; 0x3d
     b40:	66 ac       	ldd	r6, Z+62	; 0x3e
     b42:	77 ac       	ldd	r7, Z+63	; 0x3f
     b44:	a3 01       	movw	r20, r6
     b46:	92 01       	movw	r18, r4
     b48:	3d d4       	rcall	.+2170   	; 0x13c4 <__mulsf3>
     b4a:	f8 01       	movw	r30, r16
     b4c:	26 85       	ldd	r18, Z+14	; 0x0e
     b4e:	37 85       	ldd	r19, Z+15	; 0x0f
     b50:	40 89       	ldd	r20, Z+16	; 0x10
     b52:	51 89       	ldd	r21, Z+17	; 0x11
     b54:	84 d2       	rcall	.+1288   	; 0x105e <__addsf3>
     b56:	6b 01       	movw	r12, r22
     b58:	7c 01       	movw	r14, r24
     b5a:	f8 01       	movw	r30, r16
     b5c:	66 87       	std	Z+14, r22	; 0x0e
     b5e:	77 87       	std	Z+15, r23	; 0x0f
     b60:	80 8b       	std	Z+16, r24	; 0x10
     b62:	91 8b       	std	Z+17, r25	; 0x11
	float derivatLedd = 0;
	float sum = 0;
	if(regulator->dt != 0){
     b64:	20 e0       	ldi	r18, 0x00	; 0
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	a9 01       	movw	r20, r18
     b6a:	c3 01       	movw	r24, r6
     b6c:	b2 01       	movw	r22, r4
     b6e:	db d2       	rcall	.+1462   	; 0x1126 <__cmpsf2>
     b70:	88 23       	and	r24, r24
     b72:	09 f4       	brne	.+2      	; 0xb76 <regulator_increment+0x8c>
     b74:	45 c0       	rjmp	.+138    	; 0xc00 <regulator_increment+0x116>
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
     b76:	f8 01       	movw	r30, r16
     b78:	f2 ad       	ldd	r31, Z+58	; 0x3a
     b7a:	f9 83       	std	Y+1, r31	; 0x01
     b7c:	98 01       	movw	r18, r16
     b7e:	84 e0       	ldi	r24, 0x04	; 4
     b80:	f8 9f       	mul	r31, r24
     b82:	20 0d       	add	r18, r0
     b84:	31 1d       	adc	r19, r1
     b86:	11 24       	eor	r1, r1
     b88:	3b 83       	std	Y+3, r19	; 0x03
     b8a:	2a 83       	std	Y+2, r18	; 0x02
     b8c:	f8 01       	movw	r30, r16
     b8e:	83 ad       	ldd	r24, Z+59	; 0x3b
     b90:	b1 01       	movw	r22, r2
     b92:	68 1b       	sub	r22, r24
     b94:	71 09       	sbc	r23, r1
     b96:	87 fd       	sbrc	r24, 7
     b98:	73 95       	inc	r23
     b9a:	88 27       	eor	r24, r24
     b9c:	77 fd       	sbrc	r23, 7
     b9e:	80 95       	com	r24
     ba0:	98 2f       	mov	r25, r24
     ba2:	60 d3       	rcall	.+1728   	; 0x1264 <__floatsisf>
     ba4:	a3 01       	movw	r20, r6
     ba6:	92 01       	movw	r18, r4
     ba8:	c2 d2       	rcall	.+1412   	; 0x112e <__divsf3>
     baa:	ea 81       	ldd	r30, Y+2	; 0x02
     bac:	fb 81       	ldd	r31, Y+3	; 0x03
     bae:	62 8b       	std	Z+18, r22	; 0x12
     bb0:	73 8b       	std	Z+19, r23	; 0x13
     bb2:	84 8b       	std	Z+20, r24	; 0x14
     bb4:	95 8b       	std	Z+21, r25	; 0x15
		regulator->derivativePointer ++;
     bb6:	89 81       	ldd	r24, Y+1	; 0x01
     bb8:	8f 5f       	subi	r24, 0xFF	; 255
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
     bba:	8a 30       	cpi	r24, 0x0A	; 10
     bbc:	18 f4       	brcc	.+6      	; 0xbc4 <regulator_increment+0xda>
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
	float sum = 0;
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
     bbe:	f8 01       	movw	r30, r16
     bc0:	82 af       	std	Z+58, r24	; 0x3a
     bc2:	02 c0       	rjmp	.+4      	; 0xbc8 <regulator_increment+0xde>
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
     bc4:	f8 01       	movw	r30, r16
     bc6:	12 ae       	std	Z+58, r1	; 0x3a
     bc8:	28 01       	movw	r4, r16
     bca:	f2 e1       	ldi	r31, 0x12	; 18
     bcc:	4f 0e       	add	r4, r31
     bce:	51 1c       	adc	r5, r1
	/* Setter opp klokken som beregner tiden mellom hver incrementering*/
	//Bruker timer/counter 3 med normal opperation
	TCCR3B |= (0<<CS32)|(1<<CS31)|(1<<CS30); //aktiverer, med clock/1 prescaler. Kan da telle i 4ms, dette er for lite?
}

void regulator_increment(Regulator* regulator, int16_t pos_ref){
     bd0:	0f 2e       	mov	r0, r31
     bd2:	fa e0       	ldi	r31, 0x0A	; 10
     bd4:	7f 2e       	mov	r7, r31
     bd6:	f0 2d       	mov	r31, r0
	int16_t encoderPos = motorbox_get_encoder();
	int16_t avvik = (pos_ref-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
	float sum = 0;
     bd8:	60 e0       	ldi	r22, 0x00	; 0
     bda:	70 e0       	ldi	r23, 0x00	; 0
     bdc:	cb 01       	movw	r24, r22
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
		for(uint8_t i = 0; i < DERIVATIVE_SAMPLES; ++i){
			sum += regulator->derivativeHistory[i];
     bde:	f2 01       	movw	r30, r4
     be0:	21 91       	ld	r18, Z+
     be2:	31 91       	ld	r19, Z+
     be4:	41 91       	ld	r20, Z+
     be6:	51 91       	ld	r21, Z+
     be8:	2f 01       	movw	r4, r30
     bea:	39 d2       	rcall	.+1138   	; 0x105e <__addsf3>
     bec:	7a 94       	dec	r7
	float sum = 0;
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
		for(uint8_t i = 0; i < DERIVATIVE_SAMPLES; ++i){
     bee:	b9 f7       	brne	.-18     	; 0xbde <regulator_increment+0xf4>
			sum += regulator->derivativeHistory[i];
		}
		derivatLedd = sum/DERIVATIVE_SAMPLES;
     bf0:	20 e0       	ldi	r18, 0x00	; 0
     bf2:	30 e0       	ldi	r19, 0x00	; 0
     bf4:	40 e2       	ldi	r20, 0x20	; 32
     bf6:	51 e4       	ldi	r21, 0x41	; 65
     bf8:	9a d2       	rcall	.+1332   	; 0x112e <__divsf3>
     bfa:	2b 01       	movw	r4, r22
     bfc:	3c 01       	movw	r6, r24
     bfe:	03 c0       	rjmp	.+6      	; 0xc06 <regulator_increment+0x11c>

void regulator_increment(Regulator* regulator, int16_t pos_ref){
	int16_t encoderPos = motorbox_get_encoder();
	int16_t avvik = (pos_ref-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
     c00:	41 2c       	mov	r4, r1
     c02:	51 2c       	mov	r5, r1
     c04:	32 01       	movw	r6, r4
		}
		derivatLedd = sum/DERIVATIVE_SAMPLES;
	}
	//printf("%f\r", derivatLedd);
	
	regulator->u =  avvik * regulator->P + regulator->integralValue * regulator->I + derivatLedd * regulator->D;
     c06:	f8 01       	movw	r30, r16
     c08:	20 81       	ld	r18, Z
     c0a:	31 81       	ldd	r19, Z+1	; 0x01
     c0c:	42 81       	ldd	r20, Z+2	; 0x02
     c0e:	53 81       	ldd	r21, Z+3	; 0x03
     c10:	c5 01       	movw	r24, r10
     c12:	b4 01       	movw	r22, r8
     c14:	d7 d3       	rcall	.+1966   	; 0x13c4 <__mulsf3>
     c16:	4b 01       	movw	r8, r22
     c18:	5c 01       	movw	r10, r24
     c1a:	f8 01       	movw	r30, r16
     c1c:	24 81       	ldd	r18, Z+4	; 0x04
     c1e:	35 81       	ldd	r19, Z+5	; 0x05
     c20:	46 81       	ldd	r20, Z+6	; 0x06
     c22:	57 81       	ldd	r21, Z+7	; 0x07
     c24:	c7 01       	movw	r24, r14
     c26:	b6 01       	movw	r22, r12
     c28:	cd d3       	rcall	.+1946   	; 0x13c4 <__mulsf3>
     c2a:	9b 01       	movw	r18, r22
     c2c:	ac 01       	movw	r20, r24
     c2e:	c5 01       	movw	r24, r10
     c30:	b4 01       	movw	r22, r8
     c32:	15 d2       	rcall	.+1066   	; 0x105e <__addsf3>
     c34:	6b 01       	movw	r12, r22
     c36:	7c 01       	movw	r14, r24
     c38:	f8 01       	movw	r30, r16
     c3a:	20 85       	ldd	r18, Z+8	; 0x08
     c3c:	31 85       	ldd	r19, Z+9	; 0x09
     c3e:	42 85       	ldd	r20, Z+10	; 0x0a
     c40:	53 85       	ldd	r21, Z+11	; 0x0b
     c42:	c3 01       	movw	r24, r6
     c44:	b2 01       	movw	r22, r4
     c46:	be d3       	rcall	.+1916   	; 0x13c4 <__mulsf3>
     c48:	9b 01       	movw	r18, r22
     c4a:	ac 01       	movw	r20, r24
     c4c:	c7 01       	movw	r24, r14
     c4e:	b6 01       	movw	r22, r12
     c50:	06 d2       	rcall	.+1036   	; 0x105e <__addsf3>
     c52:	d5 d2       	rcall	.+1450   	; 0x11fe <__fixsfsi>
     c54:	f8 01       	movw	r30, r16
     c56:	75 87       	std	Z+13, r23	; 0x0d
     c58:	64 87       	std	Z+12, r22	; 0x0c
	regulator->prevVal = avvik;
     c5a:	23 ae       	std	Z+59, r2	; 0x3b
}
     c5c:	0f 90       	pop	r0
     c5e:	0f 90       	pop	r0
     c60:	0f 90       	pop	r0
     c62:	df 91       	pop	r29
     c64:	cf 91       	pop	r28
     c66:	1f 91       	pop	r17
     c68:	0f 91       	pop	r16
     c6a:	ff 90       	pop	r15
     c6c:	ef 90       	pop	r14
     c6e:	df 90       	pop	r13
     c70:	cf 90       	pop	r12
     c72:	bf 90       	pop	r11
     c74:	af 90       	pop	r10
     c76:	9f 90       	pop	r9
     c78:	8f 90       	pop	r8
     c7a:	7f 90       	pop	r7
     c7c:	6f 90       	pop	r6
     c7e:	5f 90       	pop	r5
     c80:	4f 90       	pop	r4
     c82:	3f 90       	pop	r3
     c84:	2f 90       	pop	r2
     c86:	08 95       	ret

00000c88 <get_pos_from_percent>:
int16_t get_pos_from_percent(int8_t percent){
	return (board_size/200) * percent;
     c88:	2c e2       	ldi	r18, 0x2C	; 44
     c8a:	82 02       	muls	r24, r18
     c8c:	c0 01       	movw	r24, r0
     c8e:	11 24       	eor	r1, r1
     c90:	08 95       	ret

00000c92 <HCSR04_inti>:
volatile uint16_t nextSensor = SENSOR1;

void HCSR04_inti(){
	
	//porter
	set_bit(S0_TRIG_DDR,S0_TRIG_BIT);
     c92:	3f 9a       	sbi	0x07, 7	; 7
	clear_bit(S0_ECHO_DDR,S0_ECHO_BIT);
     c94:	3a 98       	cbi	0x07, 2	; 7
	set_bit(S1_TRIG_DDR,S1_TRIG_BIT);
     c96:	3e 9a       	sbi	0x07, 6	; 7
	clear_bit(S1_ECHO_DDR,S1_ECHO_BIT);
     c98:	3b 98       	cbi	0x07, 3	; 7
	
	//Echo intterupt
	EICRA |= (1<<ISC21)|(1<<ISC20); //Set ISC20 to 0 to interrupt on falling edge
     c9a:	e9 e6       	ldi	r30, 0x69	; 105
     c9c:	f0 e0       	ldi	r31, 0x00	; 0
     c9e:	80 81       	ld	r24, Z
     ca0:	80 63       	ori	r24, 0x30	; 48
     ca2:	80 83       	st	Z, r24
	set_bit(EIMSK,INT2);	//Enables interrupt
     ca4:	ea 9a       	sbi	0x1d, 2	; 29
	EICRA |= (1<<ISC31)|(1<<ISC30);
     ca6:	80 81       	ld	r24, Z
     ca8:	80 6c       	ori	r24, 0xC0	; 192
     caa:	80 83       	st	Z, r24
	set_bit(EIMSK,INT3);
     cac:	eb 9a       	sbi	0x1d, 3	; 29
	
	//Using timer 4 for both.
	//TCCR4B |= 0b011<<CS40; //aktiver med 1/64 prescaler
	//TCNT4 verdien
	TIMSK4 |= 1<<TOIE4;
     cae:	e2 e7       	ldi	r30, 0x72	; 114
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	80 81       	ld	r24, Z
     cb4:	81 60       	ori	r24, 0x01	; 1
     cb6:	80 83       	st	Z, r24
	
	//Using timer 5 to send trigger signals for both sensors, alternating.
	//Activates every 60ms
	//Set OC5A on compare match
	TCCR5A |= 0b11<<COM5A0;
     cb8:	e0 e2       	ldi	r30, 0x20	; 32
     cba:	f1 e0       	ldi	r31, 0x01	; 1
     cbc:	80 81       	ld	r24, Z
     cbe:	80 6c       	ori	r24, 0xC0	; 192
     cc0:	80 83       	st	Z, r24
	//Clocksclaer på 1/64, dette gjør 60ms til 15000
	TCCR5B |= 0b011<<CS50;
     cc2:	e1 e2       	ldi	r30, 0x21	; 33
     cc4:	f1 e0       	ldi	r31, 0x01	; 1
     cc6:	80 81       	ld	r24, Z
     cc8:	83 60       	ori	r24, 0x03	; 3
     cca:	80 83       	st	Z, r24
	OCR5A = HCSR04_MEASUREMENT_INTERVAL * F_CPU/ HCSR04_PRESCALER;
     ccc:	80 ee       	ldi	r24, 0xE0	; 224
     cce:	9e e2       	ldi	r25, 0x2E	; 46
     cd0:	90 93 29 01 	sts	0x0129, r25
     cd4:	80 93 28 01 	sts	0x0128, r24
	TIMSK5 |= 1<<OCIE5A; //interrupt on compare match
     cd8:	e3 e7       	ldi	r30, 0x73	; 115
     cda:	f0 e0       	ldi	r31, 0x00	; 0
     cdc:	80 81       	ld	r24, Z
     cde:	82 60       	ori	r24, 0x02	; 2
     ce0:	80 83       	st	Z, r24
     ce2:	08 95       	ret

00000ce4 <__vector_45>:
}

ISR(TIMER4_OVF_vect){
     ce4:	1f 92       	push	r1
     ce6:	0f 92       	push	r0
     ce8:	0f b6       	in	r0, 0x3f	; 63
     cea:	0f 92       	push	r0
     cec:	11 24       	eor	r1, r1
     cee:	0b b6       	in	r0, 0x3b	; 59
     cf0:	0f 92       	push	r0
     cf2:	2f 93       	push	r18
     cf4:	3f 93       	push	r19
     cf6:	4f 93       	push	r20
     cf8:	5f 93       	push	r21
     cfa:	6f 93       	push	r22
     cfc:	7f 93       	push	r23
     cfe:	8f 93       	push	r24
     d00:	9f 93       	push	r25
     d02:	af 93       	push	r26
     d04:	bf 93       	push	r27
     d06:	ef 93       	push	r30
     d08:	ff 93       	push	r31
	printf("OVERFLOW");
     d0a:	8b ed       	ldi	r24, 0xDB	; 219
     d0c:	92 e0       	ldi	r25, 0x02	; 2
     d0e:	9f 93       	push	r25
     d10:	8f 93       	push	r24
     d12:	0e 94 7f 0f 	call	0x1efe	; 0x1efe <printf>
	set_bit(EICRA,ISC20); //Change to interrupt on rising edge
     d16:	e9 e6       	ldi	r30, 0x69	; 105
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	80 81       	ld	r24, Z
     d1c:	80 61       	ori	r24, 0x10	; 16
     d1e:	80 83       	st	Z, r24
	TCCR4B &= ~(0b111 << CS40); //Turnes of the timer
     d20:	e1 ea       	ldi	r30, 0xA1	; 161
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	80 81       	ld	r24, Z
     d26:	88 7f       	andi	r24, 0xF8	; 248
     d28:	80 83       	st	Z, r24
     d2a:	0f 90       	pop	r0
     d2c:	0f 90       	pop	r0
}
     d2e:	ff 91       	pop	r31
     d30:	ef 91       	pop	r30
     d32:	bf 91       	pop	r27
     d34:	af 91       	pop	r26
     d36:	9f 91       	pop	r25
     d38:	8f 91       	pop	r24
     d3a:	7f 91       	pop	r23
     d3c:	6f 91       	pop	r22
     d3e:	5f 91       	pop	r21
     d40:	4f 91       	pop	r20
     d42:	3f 91       	pop	r19
     d44:	2f 91       	pop	r18
     d46:	0f 90       	pop	r0
     d48:	0b be       	out	0x3b, r0	; 59
     d4a:	0f 90       	pop	r0
     d4c:	0f be       	out	0x3f, r0	; 63
     d4e:	0f 90       	pop	r0
     d50:	1f 90       	pop	r1
     d52:	18 95       	reti

00000d54 <__vector_default>:
	handleInterrupt(SENSOR1, ISC30);	
}

ISR(BADISR_vect, ISR_NAKED)
{
	puts("Bad interrupt");
     d54:	84 ee       	ldi	r24, 0xE4	; 228
     d56:	92 e0       	ldi	r25, 0x02	; 2
     d58:	0c 94 90 0f 	jmp	0x1f20	; 0x1f20 <puts>
	asm volatile ( "ret" ); //Er dette rett, anders skrev iret
     d5c:	08 95       	ret

00000d5e <handleInterrupt>:

// LA TIL EDGEBIT HER!!! DEN RESETTA KUN INTERRUPT PIN 2 IKKE 3!!! edgeBit erstattet ISC20
// LA OGSÅ DENNE FUNKSJONEN INN I H FILA! DEN VAR IKKE DEKLARERT!=?!?!??!?!?!
void handleInterrupt(uint8_t timerId, uint8_t edgeBit){
	//If we interrupted on rising
	if( EICRA & (1<<edgeBit)){
     d5e:	20 91 69 00 	lds	r18, 0x0069
     d62:	30 e0       	ldi	r19, 0x00	; 0
     d64:	06 2e       	mov	r0, r22
     d66:	02 c0       	rjmp	.+4      	; 0xd6c <handleInterrupt+0xe>
     d68:	35 95       	asr	r19
     d6a:	27 95       	ror	r18
     d6c:	0a 94       	dec	r0
     d6e:	e2 f7       	brpl	.-8      	; 0xd68 <handleInterrupt+0xa>
     d70:	20 ff       	sbrs	r18, 0
     d72:	1e c0       	rjmp	.+60     	; 0xdb0 <handleInterrupt+0x52>
		//if the timer is not turned off, meaning that another sensor is using it, then this interrupt is ignored
		if(TCCR4B & (0b111<<CS40)){
     d74:	80 91 a1 00 	lds	r24, 0x00A1
     d78:	87 70       	andi	r24, 0x07	; 7
     d7a:	09 f0       	breq	.+2      	; 0xd7e <handleInterrupt+0x20>
     d7c:	5a c0       	rjmp	.+180    	; 0xe32 <handleInterrupt+0xd4>
			return;
		}
		clear_bit(EICRA, edgeBit); //Change to interrupt on falling edge
     d7e:	e9 e6       	ldi	r30, 0x69	; 105
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	40 81       	ld	r20, Z
     d84:	21 e0       	ldi	r18, 0x01	; 1
     d86:	30 e0       	ldi	r19, 0x00	; 0
     d88:	c9 01       	movw	r24, r18
     d8a:	06 2e       	mov	r0, r22
     d8c:	02 c0       	rjmp	.+4      	; 0xd92 <handleInterrupt+0x34>
     d8e:	88 0f       	add	r24, r24
     d90:	99 1f       	adc	r25, r25
     d92:	0a 94       	dec	r0
     d94:	e2 f7       	brpl	.-8      	; 0xd8e <handleInterrupt+0x30>
     d96:	80 95       	com	r24
     d98:	84 23       	and	r24, r20
     d9a:	80 83       	st	Z, r24
		//Starts the timer:
		TCNT4 = 0;
     d9c:	10 92 a5 00 	sts	0x00A5, r1
     da0:	10 92 a4 00 	sts	0x00A4, r1
		TCCR4B |= 0b010 << CS40; // 1/8 pre scaler
     da4:	e1 ea       	ldi	r30, 0xA1	; 161
     da6:	f0 e0       	ldi	r31, 0x00	; 0
     da8:	80 81       	ld	r24, Z
     daa:	82 60       	ori	r24, 0x02	; 2
     dac:	80 83       	st	Z, r24
     dae:	37 c0       	rjmp	.+110    	; 0xe1e <handleInterrupt+0xc0>
	}
	//If we interrupted on falling
	else if(!(EICRA & (1<<edgeBit))){
     db0:	20 91 69 00 	lds	r18, 0x0069
     db4:	30 e0       	ldi	r19, 0x00	; 0
     db6:	06 2e       	mov	r0, r22
     db8:	02 c0       	rjmp	.+4      	; 0xdbe <handleInterrupt+0x60>
     dba:	35 95       	asr	r19
     dbc:	27 95       	ror	r18
     dbe:	0a 94       	dec	r0
     dc0:	e2 f7       	brpl	.-8      	; 0xdba <handleInterrupt+0x5c>
     dc2:	20 fd       	sbrc	r18, 0
     dc4:	2c c0       	rjmp	.+88     	; 0xe1e <handleInterrupt+0xc0>
		set_bit(EICRA, edgeBit); //Change to interrupt on rising edge
     dc6:	e9 e6       	ldi	r30, 0x69	; 105
     dc8:	f0 e0       	ldi	r31, 0x00	; 0
     dca:	90 81       	ld	r25, Z
     dcc:	41 e0       	ldi	r20, 0x01	; 1
     dce:	50 e0       	ldi	r21, 0x00	; 0
     dd0:	9a 01       	movw	r18, r20
     dd2:	06 2e       	mov	r0, r22
     dd4:	02 c0       	rjmp	.+4      	; 0xdda <handleInterrupt+0x7c>
     dd6:	22 0f       	add	r18, r18
     dd8:	33 1f       	adc	r19, r19
     dda:	0a 94       	dec	r0
     ddc:	e2 f7       	brpl	.-8      	; 0xdd6 <handleInterrupt+0x78>
     dde:	29 2b       	or	r18, r25
     de0:	20 83       	st	Z, r18
		//stops the timer and records the value.
		TCCR4B &= ~(0b111 << CS40);
     de2:	e1 ea       	ldi	r30, 0xA1	; 161
     de4:	f0 e0       	ldi	r31, 0x00	; 0
     de6:	90 81       	ld	r25, Z
     de8:	98 7f       	andi	r25, 0xF8	; 248
     dea:	90 83       	st	Z, r25
		//Ignoring the timer value if an overflow occurred
		if(!read_bit(TIFR4, TOV4)){
     dec:	c8 99       	sbic	0x19, 0	; 25
     dee:	16 c0       	rjmp	.+44     	; 0xe1c <handleInterrupt+0xbe>
			if(timerId == SENSOR0){
     df0:	81 11       	cpse	r24, r1
     df2:	09 c0       	rjmp	.+18     	; 0xe06 <handleInterrupt+0xa8>
				sensor0Time = TCNT4;
     df4:	80 91 a4 00 	lds	r24, 0x00A4
     df8:	90 91 a5 00 	lds	r25, 0x00A5
     dfc:	90 93 f8 02 	sts	0x02F8, r25
     e00:	80 93 f7 02 	sts	0x02F7, r24
     e04:	0c c0       	rjmp	.+24     	; 0xe1e <handleInterrupt+0xc0>
			}
			else if(timerId == SENSOR1){
     e06:	81 30       	cpi	r24, 0x01	; 1
     e08:	51 f4       	brne	.+20     	; 0xe1e <handleInterrupt+0xc0>
				sensor1Time = TCNT4;
     e0a:	80 91 a4 00 	lds	r24, 0x00A4
     e0e:	90 91 a5 00 	lds	r25, 0x00A5
     e12:	90 93 f6 02 	sts	0x02F6, r25
     e16:	80 93 f5 02 	sts	0x02F5, r24
     e1a:	01 c0       	rjmp	.+2      	; 0xe1e <handleInterrupt+0xc0>
			}
		}
		else{
			set_bit(TIFR4, TOV4); //Resets the flag
     e1c:	c8 9a       	sbi	0x19, 0	; 25
		}		
	}
	doUpdate = (1<<edgeBit);
     e1e:	81 e0       	ldi	r24, 0x01	; 1
     e20:	90 e0       	ldi	r25, 0x00	; 0
     e22:	9c 01       	movw	r18, r24
     e24:	02 c0       	rjmp	.+4      	; 0xe2a <handleInterrupt+0xcc>
     e26:	22 0f       	add	r18, r18
     e28:	33 1f       	adc	r19, r19
     e2a:	6a 95       	dec	r22
     e2c:	e2 f7       	brpl	.-8      	; 0xe26 <handleInterrupt+0xc8>
     e2e:	20 93 f4 02 	sts	0x02F4, r18
     e32:	08 95       	ret

00000e34 <__vector_3>:
	printf("OVERFLOW");
	set_bit(EICRA,ISC20); //Change to interrupt on rising edge
	TCCR4B &= ~(0b111 << CS40); //Turnes of the timer
}

ISR(INT2_vect){
     e34:	1f 92       	push	r1
     e36:	0f 92       	push	r0
     e38:	0f b6       	in	r0, 0x3f	; 63
     e3a:	0f 92       	push	r0
     e3c:	11 24       	eor	r1, r1
     e3e:	0b b6       	in	r0, 0x3b	; 59
     e40:	0f 92       	push	r0
     e42:	2f 93       	push	r18
     e44:	3f 93       	push	r19
     e46:	4f 93       	push	r20
     e48:	5f 93       	push	r21
     e4a:	6f 93       	push	r22
     e4c:	7f 93       	push	r23
     e4e:	8f 93       	push	r24
     e50:	9f 93       	push	r25
     e52:	af 93       	push	r26
     e54:	bf 93       	push	r27
     e56:	ef 93       	push	r30
     e58:	ff 93       	push	r31
	handleInterrupt(SENSOR0, ISC20);	
     e5a:	64 e0       	ldi	r22, 0x04	; 4
     e5c:	80 e0       	ldi	r24, 0x00	; 0
     e5e:	7f df       	rcall	.-258    	; 0xd5e <handleInterrupt>
}
     e60:	ff 91       	pop	r31
     e62:	ef 91       	pop	r30
     e64:	bf 91       	pop	r27
     e66:	af 91       	pop	r26
     e68:	9f 91       	pop	r25
     e6a:	8f 91       	pop	r24
     e6c:	7f 91       	pop	r23
     e6e:	6f 91       	pop	r22
     e70:	5f 91       	pop	r21
     e72:	4f 91       	pop	r20
     e74:	3f 91       	pop	r19
     e76:	2f 91       	pop	r18
     e78:	0f 90       	pop	r0
     e7a:	0b be       	out	0x3b, r0	; 59
     e7c:	0f 90       	pop	r0
     e7e:	0f be       	out	0x3f, r0	; 63
     e80:	0f 90       	pop	r0
     e82:	1f 90       	pop	r1
     e84:	18 95       	reti

00000e86 <__vector_4>:

ISR(INT3_vect){
     e86:	1f 92       	push	r1
     e88:	0f 92       	push	r0
     e8a:	0f b6       	in	r0, 0x3f	; 63
     e8c:	0f 92       	push	r0
     e8e:	11 24       	eor	r1, r1
     e90:	0b b6       	in	r0, 0x3b	; 59
     e92:	0f 92       	push	r0
     e94:	2f 93       	push	r18
     e96:	3f 93       	push	r19
     e98:	4f 93       	push	r20
     e9a:	5f 93       	push	r21
     e9c:	6f 93       	push	r22
     e9e:	7f 93       	push	r23
     ea0:	8f 93       	push	r24
     ea2:	9f 93       	push	r25
     ea4:	af 93       	push	r26
     ea6:	bf 93       	push	r27
     ea8:	ef 93       	push	r30
     eaa:	ff 93       	push	r31
	handleInterrupt(SENSOR1, ISC30);	
     eac:	66 e0       	ldi	r22, 0x06	; 6
     eae:	81 e0       	ldi	r24, 0x01	; 1
     eb0:	56 df       	rcall	.-340    	; 0xd5e <handleInterrupt>
}
     eb2:	ff 91       	pop	r31
     eb4:	ef 91       	pop	r30
     eb6:	bf 91       	pop	r27
     eb8:	af 91       	pop	r26
     eba:	9f 91       	pop	r25
     ebc:	8f 91       	pop	r24
     ebe:	7f 91       	pop	r23
     ec0:	6f 91       	pop	r22
     ec2:	5f 91       	pop	r21
     ec4:	4f 91       	pop	r20
     ec6:	3f 91       	pop	r19
     ec8:	2f 91       	pop	r18
     eca:	0f 90       	pop	r0
     ecc:	0b be       	out	0x3b, r0	; 59
     ece:	0f 90       	pop	r0
     ed0:	0f be       	out	0x3f, r0	; 63
     ed2:	0f 90       	pop	r0
     ed4:	1f 90       	pop	r1
     ed6:	18 95       	reti

00000ed8 <__vector_47>:
	}
	doUpdate = (1<<edgeBit);
}


ISR(TIMER5_COMPA_vect){
     ed8:	1f 92       	push	r1
     eda:	0f 92       	push	r0
     edc:	0f b6       	in	r0, 0x3f	; 63
     ede:	0f 92       	push	r0
     ee0:	11 24       	eor	r1, r1
     ee2:	8f 93       	push	r24
     ee4:	9f 93       	push	r25
	//puts("a");
	if(nextSensor == SENSOR1){
     ee6:	80 91 07 02 	lds	r24, 0x0207
     eea:	90 91 08 02 	lds	r25, 0x0208
     eee:	01 97       	sbiw	r24, 0x01	; 1
     ef0:	79 f4       	brne	.+30     	; 0xf10 <__vector_47+0x38>
		nextSensor = SENSOR0;
     ef2:	10 92 08 02 	sts	0x0208, r1
     ef6:	10 92 07 02 	sts	0x0207, r1
		//Sends a 10us pulse on the trigger bit.
		set_bit(S1_TRIG_PORT,S1_TRIG_BIT);
     efa:	46 9a       	sbi	0x08, 6	; 8
     efc:	85 e3       	ldi	r24, 0x35	; 53
     efe:	8a 95       	dec	r24
     f00:	f1 f7       	brne	.-4      	; 0xefe <__vector_47+0x26>
     f02:	00 00       	nop
		_delay_us(HCSR04_TRIGGERPULSEWIDTH_us);
		clear_bit(S1_TRIG_PORT,S1_TRIG_BIT);
     f04:	46 98       	cbi	0x08, 6	; 8
		TCNT5 = 0;
     f06:	10 92 25 01 	sts	0x0125, r1
     f0a:	10 92 24 01 	sts	0x0124, r1
     f0e:	16 c0       	rjmp	.+44     	; 0xf3c <__vector_47+0x64>
	}
	else if(nextSensor == SENSOR0){
     f10:	80 91 07 02 	lds	r24, 0x0207
     f14:	90 91 08 02 	lds	r25, 0x0208
     f18:	89 2b       	or	r24, r25
     f1a:	81 f4       	brne	.+32     	; 0xf3c <__vector_47+0x64>
		//printf("Bola");
		nextSensor = SENSOR1;
     f1c:	81 e0       	ldi	r24, 0x01	; 1
     f1e:	90 e0       	ldi	r25, 0x00	; 0
     f20:	90 93 08 02 	sts	0x0208, r25
     f24:	80 93 07 02 	sts	0x0207, r24
		set_bit(S0_TRIG_PORT,S0_TRIG_BIT);
     f28:	47 9a       	sbi	0x08, 7	; 8
     f2a:	85 e3       	ldi	r24, 0x35	; 53
     f2c:	8a 95       	dec	r24
     f2e:	f1 f7       	brne	.-4      	; 0xf2c <__vector_47+0x54>
     f30:	00 00       	nop
		_delay_us(HCSR04_TRIGGERPULSEWIDTH_us);
		clear_bit(S0_TRIG_PORT,S0_TRIG_BIT);
     f32:	47 98       	cbi	0x08, 7	; 8
		TCNT5 = 0;
     f34:	10 92 25 01 	sts	0x0125, r1
     f38:	10 92 24 01 	sts	0x0124, r1
	}
	
}
     f3c:	9f 91       	pop	r25
     f3e:	8f 91       	pop	r24
     f40:	0f 90       	pop	r0
     f42:	0f be       	out	0x3f, r0	; 63
     f44:	0f 90       	pop	r0
     f46:	1f 90       	pop	r1
     f48:	18 95       	reti

00000f4a <echo_time_to_encoder_val>:
	
	data->pos_ref = echo_time_to_encoder_val(data->sum/HCSR04_averagingPeriod);
}

int32_t echo_time_to_encoder_val(uint16_t time){
	uint32_t distanceTime = (time * HCSR04_PRESCALER)/16;	//Avstanden i uS fra sensoren
     f4a:	88 0f       	add	r24, r24
     f4c:	99 1f       	adc	r25, r25
     f4e:	88 0f       	add	r24, r24
     f50:	99 1f       	adc	r25, r25
     f52:	88 0f       	add	r24, r24
     f54:	99 1f       	adc	r25, r25
     f56:	92 95       	swap	r25
     f58:	82 95       	swap	r24
     f5a:	8f 70       	andi	r24, 0x0F	; 15
     f5c:	89 27       	eor	r24, r25
     f5e:	9f 70       	andi	r25, 0x0F	; 15
     f60:	89 27       	eor	r24, r25
     f62:	a0 e0       	ldi	r26, 0x00	; 0
     f64:	b0 e0       	ldi	r27, 0x00	; 0
	uint32_t motorDistanceTime;								//Avstanden i uS fra startpossisjonen til motoren	
	if(distanceTime  <= HCSR04_DIST_FROM_MOTOR0){
     f66:	85 30       	cpi	r24, 0x05	; 5
     f68:	91 05       	cpc	r25, r1
     f6a:	a1 05       	cpc	r26, r1
     f6c:	b1 05       	cpc	r27, r1
     f6e:	38 f0       	brcs	.+14     	; 0xf7e <echo_time_to_encoder_val+0x34>
		motorDistanceTime = 0;								//Om denne er til venstre for boksen settes den til 0 for å unngå negative verdier, som uansett burde ignoreres siden motoren ikke kan dra hit.
	}
	else{
		motorDistanceTime = (distanceTime - HCSR04_DIST_FROM_MOTOR0 * uS_PER_CM);
     f70:	bc 01       	movw	r22, r24
     f72:	cd 01       	movw	r24, r26
     f74:	68 5e       	subi	r22, 0xE8	; 232
     f76:	71 09       	sbc	r23, r1
     f78:	81 09       	sbc	r24, r1
     f7a:	91 09       	sbc	r25, r1
     f7c:	03 c0       	rjmp	.+6      	; 0xf84 <echo_time_to_encoder_val+0x3a>

int32_t echo_time_to_encoder_val(uint16_t time){
	uint32_t distanceTime = (time * HCSR04_PRESCALER)/16;	//Avstanden i uS fra sensoren
	uint32_t motorDistanceTime;								//Avstanden i uS fra startpossisjonen til motoren	
	if(distanceTime  <= HCSR04_DIST_FROM_MOTOR0){
		motorDistanceTime = 0;								//Om denne er til venstre for boksen settes den til 0 for å unngå negative verdier, som uansett burde ignoreres siden motoren ikke kan dra hit.
     f7e:	60 e0       	ldi	r22, 0x00	; 0
     f80:	70 e0       	ldi	r23, 0x00	; 0
     f82:	cb 01       	movw	r24, r22
	}
	else{
		motorDistanceTime = (distanceTime - HCSR04_DIST_FROM_MOTOR0 * uS_PER_CM);
	}
	float encoderValPeruS = BOARD_SIZE*1.0 / (BOARD_SIZE_CM * uS_PER_CM);
	return (motorDistanceTime * encoderValPeruS - BOARD_SIZE/2);
     f84:	6d d1       	rcall	.+730    	; 0x1260 <__floatunsisf>
     f86:	25 e3       	ldi	r18, 0x35	; 53
     f88:	32 ec       	ldi	r19, 0xC2	; 194
     f8a:	42 e7       	ldi	r20, 0x72	; 114
     f8c:	50 e4       	ldi	r21, 0x40	; 64
     f8e:	1a d2       	rcall	.+1076   	; 0x13c4 <__mulsf3>
     f90:	20 e0       	ldi	r18, 0x00	; 0
     f92:	30 e8       	ldi	r19, 0x80	; 128
     f94:	49 e8       	ldi	r20, 0x89	; 137
     f96:	55 e4       	ldi	r21, 0x45	; 69
     f98:	61 d0       	rcall	.+194    	; 0x105c <__subsf3>
     f9a:	31 c1       	rjmp	.+610    	; 0x11fe <__fixsfsi>
     f9c:	08 95       	ret

00000f9e <HCSR04_update_ref>:
	
}


// LA TIL EDGEBIT HER!!! DEN UPDATA KUN DEN FØRSTE
void HCSR04_update_ref(HCSR04_data* data, uint8_t sensorId, uint8_t edgeBit){
     f9e:	0f 93       	push	r16
     fa0:	1f 93       	push	r17
     fa2:	cf 93       	push	r28
     fa4:	df 93       	push	r29
     fa6:	ec 01       	movw	r28, r24
	if( !(doUpdate & (1<<edgeBit)) ) return;
     fa8:	80 91 f4 02 	lds	r24, 0x02F4
     fac:	90 e0       	ldi	r25, 0x00	; 0
     fae:	9c 01       	movw	r18, r24
     fb0:	02 c0       	rjmp	.+4      	; 0xfb6 <HCSR04_update_ref+0x18>
     fb2:	35 95       	asr	r19
     fb4:	27 95       	ror	r18
     fb6:	4a 95       	dec	r20
     fb8:	e2 f7       	brpl	.-8      	; 0xfb2 <HCSR04_update_ref+0x14>
     fba:	20 ff       	sbrs	r18, 0
     fbc:	4a c0       	rjmp	.+148    	; 0x1052 <HCSR04_update_ref+0xb4>
	doUpdate &= (0<<edgeBit);
     fbe:	80 91 f4 02 	lds	r24, 0x02F4
     fc2:	10 92 f4 02 	sts	0x02F4, r1
	
	uint16_t time;
	if(sensorId == SENSOR0){
     fc6:	61 11       	cpse	r22, r1
     fc8:	05 c0       	rjmp	.+10     	; 0xfd4 <HCSR04_update_ref+0x36>
		time = sensor0Time;
     fca:	00 91 f7 02 	lds	r16, 0x02F7
     fce:	10 91 f8 02 	lds	r17, 0x02F8
     fd2:	06 c0       	rjmp	.+12     	; 0xfe0 <HCSR04_update_ref+0x42>
		//puts("S1");
	}
	else if(sensorId == SENSOR1){
     fd4:	61 30       	cpi	r22, 0x01	; 1
     fd6:	21 f4       	brne	.+8      	; 0xfe0 <HCSR04_update_ref+0x42>
		time = sensor1Time;
     fd8:	00 91 f5 02 	lds	r16, 0x02F5
     fdc:	10 91 f6 02 	lds	r17, 0x02F6
		//puts("S2");
	}
	
	int32_t encoderDist = echo_time_to_encoder_val(time);
     fe0:	c8 01       	movw	r24, r16
     fe2:	b3 df       	rcall	.-154    	; 0xf4a <echo_time_to_encoder_val>
	//Verdien er utenfor bordet, da ignoreres den
	if(encoderDist>BOARD_SIZE/2 || encoderDist<-BOARD_SIZE/2){
     fe4:	dc 01       	movw	r26, r24
     fe6:	cb 01       	movw	r24, r22
     fe8:	80 5d       	subi	r24, 0xD0	; 208
     fea:	9e 4e       	sbci	r25, 0xEE	; 238
     fec:	af 4f       	sbci	r26, 0xFF	; 255
     fee:	bf 4f       	sbci	r27, 0xFF	; 255
     ff0:	81 36       	cpi	r24, 0x61	; 97
     ff2:	92 42       	sbci	r25, 0x22	; 34
     ff4:	a1 05       	cpc	r26, r1
     ff6:	b1 05       	cpc	r27, r1
     ff8:	60 f5       	brcc	.+88     	; 0x1052 <HCSR04_update_ref+0xb4>
		//puts("too far\r\n");
		return;
	}

	
	data->sum -= data->mesurements[data->queuePointer];
     ffa:	4a 81       	ldd	r20, Y+2	; 0x02
     ffc:	e4 2f       	mov	r30, r20
     ffe:	f0 e0       	ldi	r31, 0x00	; 0
    1000:	ee 0f       	add	r30, r30
    1002:	ff 1f       	adc	r31, r31
    1004:	ec 0f       	add	r30, r28
    1006:	fd 1f       	adc	r31, r29
    1008:	27 81       	ldd	r18, Z+7	; 0x07
    100a:	30 85       	ldd	r19, Z+8	; 0x08
    100c:	8b 81       	ldd	r24, Y+3	; 0x03
    100e:	9c 81       	ldd	r25, Y+4	; 0x04
    1010:	ad 81       	ldd	r26, Y+5	; 0x05
    1012:	be 81       	ldd	r27, Y+6	; 0x06
    1014:	82 1b       	sub	r24, r18
    1016:	93 0b       	sbc	r25, r19
    1018:	a1 09       	sbc	r26, r1
    101a:	b1 09       	sbc	r27, r1
	data->sum += time;
    101c:	bc 01       	movw	r22, r24
    101e:	cd 01       	movw	r24, r26
    1020:	60 0f       	add	r22, r16
    1022:	71 1f       	adc	r23, r17
    1024:	81 1d       	adc	r24, r1
    1026:	91 1d       	adc	r25, r1
    1028:	6b 83       	std	Y+3, r22	; 0x03
    102a:	7c 83       	std	Y+4, r23	; 0x04
    102c:	8d 83       	std	Y+5, r24	; 0x05
    102e:	9e 83       	std	Y+6, r25	; 0x06
	data->mesurements[data->queuePointer] = time;
    1030:	10 87       	std	Z+8, r17	; 0x08
    1032:	07 83       	std	Z+7, r16	; 0x07
	data->queuePointer++;
    1034:	4f 5f       	subi	r20, 0xFF	; 255
	if(data->queuePointer >= HCSR04_averagingPeriod) data->queuePointer = 0;
    1036:	43 30       	cpi	r20, 0x03	; 3
    1038:	10 f4       	brcc	.+4      	; 0x103e <HCSR04_update_ref+0xa0>

	
	data->sum -= data->mesurements[data->queuePointer];
	data->sum += time;
	data->mesurements[data->queuePointer] = time;
	data->queuePointer++;
    103a:	4a 83       	std	Y+2, r20	; 0x02
    103c:	01 c0       	rjmp	.+2      	; 0x1040 <HCSR04_update_ref+0xa2>
	if(data->queuePointer >= HCSR04_averagingPeriod) data->queuePointer = 0;
    103e:	1a 82       	std	Y+2, r1	; 0x02
	
	data->pos_ref = echo_time_to_encoder_val(data->sum/HCSR04_averagingPeriod);
    1040:	23 e0       	ldi	r18, 0x03	; 3
    1042:	30 e0       	ldi	r19, 0x00	; 0
    1044:	40 e0       	ldi	r20, 0x00	; 0
    1046:	50 e0       	ldi	r21, 0x00	; 0
    1048:	ce d5       	rcall	.+2972   	; 0x1be6 <__udivmodsi4>
    104a:	c9 01       	movw	r24, r18
    104c:	7e df       	rcall	.-260    	; 0xf4a <echo_time_to_encoder_val>
    104e:	79 83       	std	Y+1, r23	; 0x01
    1050:	68 83       	st	Y, r22
}
    1052:	df 91       	pop	r29
    1054:	cf 91       	pop	r28
    1056:	1f 91       	pop	r17
    1058:	0f 91       	pop	r16
    105a:	08 95       	ret

0000105c <__subsf3>:
    105c:	50 58       	subi	r21, 0x80	; 128

0000105e <__addsf3>:
    105e:	bb 27       	eor	r27, r27
    1060:	aa 27       	eor	r26, r26
    1062:	0e d0       	rcall	.+28     	; 0x1080 <__addsf3x>
    1064:	75 c1       	rjmp	.+746    	; 0x1350 <__fp_round>
    1066:	66 d1       	rcall	.+716    	; 0x1334 <__fp_pscA>
    1068:	30 f0       	brcs	.+12     	; 0x1076 <__addsf3+0x18>
    106a:	6b d1       	rcall	.+726    	; 0x1342 <__fp_pscB>
    106c:	20 f0       	brcs	.+8      	; 0x1076 <__addsf3+0x18>
    106e:	31 f4       	brne	.+12     	; 0x107c <__addsf3+0x1e>
    1070:	9f 3f       	cpi	r25, 0xFF	; 255
    1072:	11 f4       	brne	.+4      	; 0x1078 <__addsf3+0x1a>
    1074:	1e f4       	brtc	.+6      	; 0x107c <__addsf3+0x1e>
    1076:	5b c1       	rjmp	.+694    	; 0x132e <__fp_nan>
    1078:	0e f4       	brtc	.+2      	; 0x107c <__addsf3+0x1e>
    107a:	e0 95       	com	r30
    107c:	e7 fb       	bst	r30, 7
    107e:	51 c1       	rjmp	.+674    	; 0x1322 <__fp_inf>

00001080 <__addsf3x>:
    1080:	e9 2f       	mov	r30, r25
    1082:	77 d1       	rcall	.+750    	; 0x1372 <__fp_split3>
    1084:	80 f3       	brcs	.-32     	; 0x1066 <__addsf3+0x8>
    1086:	ba 17       	cp	r27, r26
    1088:	62 07       	cpc	r22, r18
    108a:	73 07       	cpc	r23, r19
    108c:	84 07       	cpc	r24, r20
    108e:	95 07       	cpc	r25, r21
    1090:	18 f0       	brcs	.+6      	; 0x1098 <__addsf3x+0x18>
    1092:	71 f4       	brne	.+28     	; 0x10b0 <__addsf3x+0x30>
    1094:	9e f5       	brtc	.+102    	; 0x10fc <__addsf3x+0x7c>
    1096:	8f c1       	rjmp	.+798    	; 0x13b6 <__fp_zero>
    1098:	0e f4       	brtc	.+2      	; 0x109c <__addsf3x+0x1c>
    109a:	e0 95       	com	r30
    109c:	0b 2e       	mov	r0, r27
    109e:	ba 2f       	mov	r27, r26
    10a0:	a0 2d       	mov	r26, r0
    10a2:	0b 01       	movw	r0, r22
    10a4:	b9 01       	movw	r22, r18
    10a6:	90 01       	movw	r18, r0
    10a8:	0c 01       	movw	r0, r24
    10aa:	ca 01       	movw	r24, r20
    10ac:	a0 01       	movw	r20, r0
    10ae:	11 24       	eor	r1, r1
    10b0:	ff 27       	eor	r31, r31
    10b2:	59 1b       	sub	r21, r25
    10b4:	99 f0       	breq	.+38     	; 0x10dc <__addsf3x+0x5c>
    10b6:	59 3f       	cpi	r21, 0xF9	; 249
    10b8:	50 f4       	brcc	.+20     	; 0x10ce <__addsf3x+0x4e>
    10ba:	50 3e       	cpi	r21, 0xE0	; 224
    10bc:	68 f1       	brcs	.+90     	; 0x1118 <__addsf3x+0x98>
    10be:	1a 16       	cp	r1, r26
    10c0:	f0 40       	sbci	r31, 0x00	; 0
    10c2:	a2 2f       	mov	r26, r18
    10c4:	23 2f       	mov	r18, r19
    10c6:	34 2f       	mov	r19, r20
    10c8:	44 27       	eor	r20, r20
    10ca:	58 5f       	subi	r21, 0xF8	; 248
    10cc:	f3 cf       	rjmp	.-26     	; 0x10b4 <__addsf3x+0x34>
    10ce:	46 95       	lsr	r20
    10d0:	37 95       	ror	r19
    10d2:	27 95       	ror	r18
    10d4:	a7 95       	ror	r26
    10d6:	f0 40       	sbci	r31, 0x00	; 0
    10d8:	53 95       	inc	r21
    10da:	c9 f7       	brne	.-14     	; 0x10ce <__addsf3x+0x4e>
    10dc:	7e f4       	brtc	.+30     	; 0x10fc <__addsf3x+0x7c>
    10de:	1f 16       	cp	r1, r31
    10e0:	ba 0b       	sbc	r27, r26
    10e2:	62 0b       	sbc	r22, r18
    10e4:	73 0b       	sbc	r23, r19
    10e6:	84 0b       	sbc	r24, r20
    10e8:	ba f0       	brmi	.+46     	; 0x1118 <__addsf3x+0x98>
    10ea:	91 50       	subi	r25, 0x01	; 1
    10ec:	a1 f0       	breq	.+40     	; 0x1116 <__addsf3x+0x96>
    10ee:	ff 0f       	add	r31, r31
    10f0:	bb 1f       	adc	r27, r27
    10f2:	66 1f       	adc	r22, r22
    10f4:	77 1f       	adc	r23, r23
    10f6:	88 1f       	adc	r24, r24
    10f8:	c2 f7       	brpl	.-16     	; 0x10ea <__addsf3x+0x6a>
    10fa:	0e c0       	rjmp	.+28     	; 0x1118 <__addsf3x+0x98>
    10fc:	ba 0f       	add	r27, r26
    10fe:	62 1f       	adc	r22, r18
    1100:	73 1f       	adc	r23, r19
    1102:	84 1f       	adc	r24, r20
    1104:	48 f4       	brcc	.+18     	; 0x1118 <__addsf3x+0x98>
    1106:	87 95       	ror	r24
    1108:	77 95       	ror	r23
    110a:	67 95       	ror	r22
    110c:	b7 95       	ror	r27
    110e:	f7 95       	ror	r31
    1110:	9e 3f       	cpi	r25, 0xFE	; 254
    1112:	08 f0       	brcs	.+2      	; 0x1116 <__addsf3x+0x96>
    1114:	b3 cf       	rjmp	.-154    	; 0x107c <__addsf3+0x1e>
    1116:	93 95       	inc	r25
    1118:	88 0f       	add	r24, r24
    111a:	08 f0       	brcs	.+2      	; 0x111e <__addsf3x+0x9e>
    111c:	99 27       	eor	r25, r25
    111e:	ee 0f       	add	r30, r30
    1120:	97 95       	ror	r25
    1122:	87 95       	ror	r24
    1124:	08 95       	ret

00001126 <__cmpsf2>:
    1126:	d9 d0       	rcall	.+434    	; 0x12da <__fp_cmp>
    1128:	08 f4       	brcc	.+2      	; 0x112c <__cmpsf2+0x6>
    112a:	81 e0       	ldi	r24, 0x01	; 1
    112c:	08 95       	ret

0000112e <__divsf3>:
    112e:	0c d0       	rcall	.+24     	; 0x1148 <__divsf3x>
    1130:	0f c1       	rjmp	.+542    	; 0x1350 <__fp_round>
    1132:	07 d1       	rcall	.+526    	; 0x1342 <__fp_pscB>
    1134:	40 f0       	brcs	.+16     	; 0x1146 <__divsf3+0x18>
    1136:	fe d0       	rcall	.+508    	; 0x1334 <__fp_pscA>
    1138:	30 f0       	brcs	.+12     	; 0x1146 <__divsf3+0x18>
    113a:	21 f4       	brne	.+8      	; 0x1144 <__divsf3+0x16>
    113c:	5f 3f       	cpi	r21, 0xFF	; 255
    113e:	19 f0       	breq	.+6      	; 0x1146 <__divsf3+0x18>
    1140:	f0 c0       	rjmp	.+480    	; 0x1322 <__fp_inf>
    1142:	51 11       	cpse	r21, r1
    1144:	39 c1       	rjmp	.+626    	; 0x13b8 <__fp_szero>
    1146:	f3 c0       	rjmp	.+486    	; 0x132e <__fp_nan>

00001148 <__divsf3x>:
    1148:	14 d1       	rcall	.+552    	; 0x1372 <__fp_split3>
    114a:	98 f3       	brcs	.-26     	; 0x1132 <__divsf3+0x4>

0000114c <__divsf3_pse>:
    114c:	99 23       	and	r25, r25
    114e:	c9 f3       	breq	.-14     	; 0x1142 <__divsf3+0x14>
    1150:	55 23       	and	r21, r21
    1152:	b1 f3       	breq	.-20     	; 0x1140 <__divsf3+0x12>
    1154:	95 1b       	sub	r25, r21
    1156:	55 0b       	sbc	r21, r21
    1158:	bb 27       	eor	r27, r27
    115a:	aa 27       	eor	r26, r26
    115c:	62 17       	cp	r22, r18
    115e:	73 07       	cpc	r23, r19
    1160:	84 07       	cpc	r24, r20
    1162:	38 f0       	brcs	.+14     	; 0x1172 <__divsf3_pse+0x26>
    1164:	9f 5f       	subi	r25, 0xFF	; 255
    1166:	5f 4f       	sbci	r21, 0xFF	; 255
    1168:	22 0f       	add	r18, r18
    116a:	33 1f       	adc	r19, r19
    116c:	44 1f       	adc	r20, r20
    116e:	aa 1f       	adc	r26, r26
    1170:	a9 f3       	breq	.-22     	; 0x115c <__divsf3_pse+0x10>
    1172:	33 d0       	rcall	.+102    	; 0x11da <__divsf3_pse+0x8e>
    1174:	0e 2e       	mov	r0, r30
    1176:	3a f0       	brmi	.+14     	; 0x1186 <__divsf3_pse+0x3a>
    1178:	e0 e8       	ldi	r30, 0x80	; 128
    117a:	30 d0       	rcall	.+96     	; 0x11dc <__divsf3_pse+0x90>
    117c:	91 50       	subi	r25, 0x01	; 1
    117e:	50 40       	sbci	r21, 0x00	; 0
    1180:	e6 95       	lsr	r30
    1182:	00 1c       	adc	r0, r0
    1184:	ca f7       	brpl	.-14     	; 0x1178 <__divsf3_pse+0x2c>
    1186:	29 d0       	rcall	.+82     	; 0x11da <__divsf3_pse+0x8e>
    1188:	fe 2f       	mov	r31, r30
    118a:	27 d0       	rcall	.+78     	; 0x11da <__divsf3_pse+0x8e>
    118c:	66 0f       	add	r22, r22
    118e:	77 1f       	adc	r23, r23
    1190:	88 1f       	adc	r24, r24
    1192:	bb 1f       	adc	r27, r27
    1194:	26 17       	cp	r18, r22
    1196:	37 07       	cpc	r19, r23
    1198:	48 07       	cpc	r20, r24
    119a:	ab 07       	cpc	r26, r27
    119c:	b0 e8       	ldi	r27, 0x80	; 128
    119e:	09 f0       	breq	.+2      	; 0x11a2 <__divsf3_pse+0x56>
    11a0:	bb 0b       	sbc	r27, r27
    11a2:	80 2d       	mov	r24, r0
    11a4:	bf 01       	movw	r22, r30
    11a6:	ff 27       	eor	r31, r31
    11a8:	93 58       	subi	r25, 0x83	; 131
    11aa:	5f 4f       	sbci	r21, 0xFF	; 255
    11ac:	2a f0       	brmi	.+10     	; 0x11b8 <__divsf3_pse+0x6c>
    11ae:	9e 3f       	cpi	r25, 0xFE	; 254
    11b0:	51 05       	cpc	r21, r1
    11b2:	68 f0       	brcs	.+26     	; 0x11ce <__divsf3_pse+0x82>
    11b4:	b6 c0       	rjmp	.+364    	; 0x1322 <__fp_inf>
    11b6:	00 c1       	rjmp	.+512    	; 0x13b8 <__fp_szero>
    11b8:	5f 3f       	cpi	r21, 0xFF	; 255
    11ba:	ec f3       	brlt	.-6      	; 0x11b6 <__divsf3_pse+0x6a>
    11bc:	98 3e       	cpi	r25, 0xE8	; 232
    11be:	dc f3       	brlt	.-10     	; 0x11b6 <__divsf3_pse+0x6a>
    11c0:	86 95       	lsr	r24
    11c2:	77 95       	ror	r23
    11c4:	67 95       	ror	r22
    11c6:	b7 95       	ror	r27
    11c8:	f7 95       	ror	r31
    11ca:	9f 5f       	subi	r25, 0xFF	; 255
    11cc:	c9 f7       	brne	.-14     	; 0x11c0 <__divsf3_pse+0x74>
    11ce:	88 0f       	add	r24, r24
    11d0:	91 1d       	adc	r25, r1
    11d2:	96 95       	lsr	r25
    11d4:	87 95       	ror	r24
    11d6:	97 f9       	bld	r25, 7
    11d8:	08 95       	ret
    11da:	e1 e0       	ldi	r30, 0x01	; 1
    11dc:	66 0f       	add	r22, r22
    11de:	77 1f       	adc	r23, r23
    11e0:	88 1f       	adc	r24, r24
    11e2:	bb 1f       	adc	r27, r27
    11e4:	62 17       	cp	r22, r18
    11e6:	73 07       	cpc	r23, r19
    11e8:	84 07       	cpc	r24, r20
    11ea:	ba 07       	cpc	r27, r26
    11ec:	20 f0       	brcs	.+8      	; 0x11f6 <__divsf3_pse+0xaa>
    11ee:	62 1b       	sub	r22, r18
    11f0:	73 0b       	sbc	r23, r19
    11f2:	84 0b       	sbc	r24, r20
    11f4:	ba 0b       	sbc	r27, r26
    11f6:	ee 1f       	adc	r30, r30
    11f8:	88 f7       	brcc	.-30     	; 0x11dc <__divsf3_pse+0x90>
    11fa:	e0 95       	com	r30
    11fc:	08 95       	ret

000011fe <__fixsfsi>:
    11fe:	04 d0       	rcall	.+8      	; 0x1208 <__fixunssfsi>
    1200:	68 94       	set
    1202:	b1 11       	cpse	r27, r1
    1204:	d9 c0       	rjmp	.+434    	; 0x13b8 <__fp_szero>
    1206:	08 95       	ret

00001208 <__fixunssfsi>:
    1208:	bc d0       	rcall	.+376    	; 0x1382 <__fp_splitA>
    120a:	88 f0       	brcs	.+34     	; 0x122e <__fixunssfsi+0x26>
    120c:	9f 57       	subi	r25, 0x7F	; 127
    120e:	90 f0       	brcs	.+36     	; 0x1234 <__fixunssfsi+0x2c>
    1210:	b9 2f       	mov	r27, r25
    1212:	99 27       	eor	r25, r25
    1214:	b7 51       	subi	r27, 0x17	; 23
    1216:	a0 f0       	brcs	.+40     	; 0x1240 <__fixunssfsi+0x38>
    1218:	d1 f0       	breq	.+52     	; 0x124e <__fixunssfsi+0x46>
    121a:	66 0f       	add	r22, r22
    121c:	77 1f       	adc	r23, r23
    121e:	88 1f       	adc	r24, r24
    1220:	99 1f       	adc	r25, r25
    1222:	1a f0       	brmi	.+6      	; 0x122a <__fixunssfsi+0x22>
    1224:	ba 95       	dec	r27
    1226:	c9 f7       	brne	.-14     	; 0x121a <__fixunssfsi+0x12>
    1228:	12 c0       	rjmp	.+36     	; 0x124e <__fixunssfsi+0x46>
    122a:	b1 30       	cpi	r27, 0x01	; 1
    122c:	81 f0       	breq	.+32     	; 0x124e <__fixunssfsi+0x46>
    122e:	c3 d0       	rcall	.+390    	; 0x13b6 <__fp_zero>
    1230:	b1 e0       	ldi	r27, 0x01	; 1
    1232:	08 95       	ret
    1234:	c0 c0       	rjmp	.+384    	; 0x13b6 <__fp_zero>
    1236:	67 2f       	mov	r22, r23
    1238:	78 2f       	mov	r23, r24
    123a:	88 27       	eor	r24, r24
    123c:	b8 5f       	subi	r27, 0xF8	; 248
    123e:	39 f0       	breq	.+14     	; 0x124e <__fixunssfsi+0x46>
    1240:	b9 3f       	cpi	r27, 0xF9	; 249
    1242:	cc f3       	brlt	.-14     	; 0x1236 <__fixunssfsi+0x2e>
    1244:	86 95       	lsr	r24
    1246:	77 95       	ror	r23
    1248:	67 95       	ror	r22
    124a:	b3 95       	inc	r27
    124c:	d9 f7       	brne	.-10     	; 0x1244 <__fixunssfsi+0x3c>
    124e:	3e f4       	brtc	.+14     	; 0x125e <__fixunssfsi+0x56>
    1250:	90 95       	com	r25
    1252:	80 95       	com	r24
    1254:	70 95       	com	r23
    1256:	61 95       	neg	r22
    1258:	7f 4f       	sbci	r23, 0xFF	; 255
    125a:	8f 4f       	sbci	r24, 0xFF	; 255
    125c:	9f 4f       	sbci	r25, 0xFF	; 255
    125e:	08 95       	ret

00001260 <__floatunsisf>:
    1260:	e8 94       	clt
    1262:	09 c0       	rjmp	.+18     	; 0x1276 <__floatsisf+0x12>

00001264 <__floatsisf>:
    1264:	97 fb       	bst	r25, 7
    1266:	3e f4       	brtc	.+14     	; 0x1276 <__floatsisf+0x12>
    1268:	90 95       	com	r25
    126a:	80 95       	com	r24
    126c:	70 95       	com	r23
    126e:	61 95       	neg	r22
    1270:	7f 4f       	sbci	r23, 0xFF	; 255
    1272:	8f 4f       	sbci	r24, 0xFF	; 255
    1274:	9f 4f       	sbci	r25, 0xFF	; 255
    1276:	99 23       	and	r25, r25
    1278:	a9 f0       	breq	.+42     	; 0x12a4 <__floatsisf+0x40>
    127a:	f9 2f       	mov	r31, r25
    127c:	96 e9       	ldi	r25, 0x96	; 150
    127e:	bb 27       	eor	r27, r27
    1280:	93 95       	inc	r25
    1282:	f6 95       	lsr	r31
    1284:	87 95       	ror	r24
    1286:	77 95       	ror	r23
    1288:	67 95       	ror	r22
    128a:	b7 95       	ror	r27
    128c:	f1 11       	cpse	r31, r1
    128e:	f8 cf       	rjmp	.-16     	; 0x1280 <__floatsisf+0x1c>
    1290:	fa f4       	brpl	.+62     	; 0x12d0 <__floatsisf+0x6c>
    1292:	bb 0f       	add	r27, r27
    1294:	11 f4       	brne	.+4      	; 0x129a <__floatsisf+0x36>
    1296:	60 ff       	sbrs	r22, 0
    1298:	1b c0       	rjmp	.+54     	; 0x12d0 <__floatsisf+0x6c>
    129a:	6f 5f       	subi	r22, 0xFF	; 255
    129c:	7f 4f       	sbci	r23, 0xFF	; 255
    129e:	8f 4f       	sbci	r24, 0xFF	; 255
    12a0:	9f 4f       	sbci	r25, 0xFF	; 255
    12a2:	16 c0       	rjmp	.+44     	; 0x12d0 <__floatsisf+0x6c>
    12a4:	88 23       	and	r24, r24
    12a6:	11 f0       	breq	.+4      	; 0x12ac <__floatsisf+0x48>
    12a8:	96 e9       	ldi	r25, 0x96	; 150
    12aa:	11 c0       	rjmp	.+34     	; 0x12ce <__floatsisf+0x6a>
    12ac:	77 23       	and	r23, r23
    12ae:	21 f0       	breq	.+8      	; 0x12b8 <__floatsisf+0x54>
    12b0:	9e e8       	ldi	r25, 0x8E	; 142
    12b2:	87 2f       	mov	r24, r23
    12b4:	76 2f       	mov	r23, r22
    12b6:	05 c0       	rjmp	.+10     	; 0x12c2 <__floatsisf+0x5e>
    12b8:	66 23       	and	r22, r22
    12ba:	71 f0       	breq	.+28     	; 0x12d8 <__floatsisf+0x74>
    12bc:	96 e8       	ldi	r25, 0x86	; 134
    12be:	86 2f       	mov	r24, r22
    12c0:	70 e0       	ldi	r23, 0x00	; 0
    12c2:	60 e0       	ldi	r22, 0x00	; 0
    12c4:	2a f0       	brmi	.+10     	; 0x12d0 <__floatsisf+0x6c>
    12c6:	9a 95       	dec	r25
    12c8:	66 0f       	add	r22, r22
    12ca:	77 1f       	adc	r23, r23
    12cc:	88 1f       	adc	r24, r24
    12ce:	da f7       	brpl	.-10     	; 0x12c6 <__floatsisf+0x62>
    12d0:	88 0f       	add	r24, r24
    12d2:	96 95       	lsr	r25
    12d4:	87 95       	ror	r24
    12d6:	97 f9       	bld	r25, 7
    12d8:	08 95       	ret

000012da <__fp_cmp>:
    12da:	99 0f       	add	r25, r25
    12dc:	00 08       	sbc	r0, r0
    12de:	55 0f       	add	r21, r21
    12e0:	aa 0b       	sbc	r26, r26
    12e2:	e0 e8       	ldi	r30, 0x80	; 128
    12e4:	fe ef       	ldi	r31, 0xFE	; 254
    12e6:	16 16       	cp	r1, r22
    12e8:	17 06       	cpc	r1, r23
    12ea:	e8 07       	cpc	r30, r24
    12ec:	f9 07       	cpc	r31, r25
    12ee:	c0 f0       	brcs	.+48     	; 0x1320 <__fp_cmp+0x46>
    12f0:	12 16       	cp	r1, r18
    12f2:	13 06       	cpc	r1, r19
    12f4:	e4 07       	cpc	r30, r20
    12f6:	f5 07       	cpc	r31, r21
    12f8:	98 f0       	brcs	.+38     	; 0x1320 <__fp_cmp+0x46>
    12fa:	62 1b       	sub	r22, r18
    12fc:	73 0b       	sbc	r23, r19
    12fe:	84 0b       	sbc	r24, r20
    1300:	95 0b       	sbc	r25, r21
    1302:	39 f4       	brne	.+14     	; 0x1312 <__fp_cmp+0x38>
    1304:	0a 26       	eor	r0, r26
    1306:	61 f0       	breq	.+24     	; 0x1320 <__fp_cmp+0x46>
    1308:	23 2b       	or	r18, r19
    130a:	24 2b       	or	r18, r20
    130c:	25 2b       	or	r18, r21
    130e:	21 f4       	brne	.+8      	; 0x1318 <__fp_cmp+0x3e>
    1310:	08 95       	ret
    1312:	0a 26       	eor	r0, r26
    1314:	09 f4       	brne	.+2      	; 0x1318 <__fp_cmp+0x3e>
    1316:	a1 40       	sbci	r26, 0x01	; 1
    1318:	a6 95       	lsr	r26
    131a:	8f ef       	ldi	r24, 0xFF	; 255
    131c:	81 1d       	adc	r24, r1
    131e:	81 1d       	adc	r24, r1
    1320:	08 95       	ret

00001322 <__fp_inf>:
    1322:	97 f9       	bld	r25, 7
    1324:	9f 67       	ori	r25, 0x7F	; 127
    1326:	80 e8       	ldi	r24, 0x80	; 128
    1328:	70 e0       	ldi	r23, 0x00	; 0
    132a:	60 e0       	ldi	r22, 0x00	; 0
    132c:	08 95       	ret

0000132e <__fp_nan>:
    132e:	9f ef       	ldi	r25, 0xFF	; 255
    1330:	80 ec       	ldi	r24, 0xC0	; 192
    1332:	08 95       	ret

00001334 <__fp_pscA>:
    1334:	00 24       	eor	r0, r0
    1336:	0a 94       	dec	r0
    1338:	16 16       	cp	r1, r22
    133a:	17 06       	cpc	r1, r23
    133c:	18 06       	cpc	r1, r24
    133e:	09 06       	cpc	r0, r25
    1340:	08 95       	ret

00001342 <__fp_pscB>:
    1342:	00 24       	eor	r0, r0
    1344:	0a 94       	dec	r0
    1346:	12 16       	cp	r1, r18
    1348:	13 06       	cpc	r1, r19
    134a:	14 06       	cpc	r1, r20
    134c:	05 06       	cpc	r0, r21
    134e:	08 95       	ret

00001350 <__fp_round>:
    1350:	09 2e       	mov	r0, r25
    1352:	03 94       	inc	r0
    1354:	00 0c       	add	r0, r0
    1356:	11 f4       	brne	.+4      	; 0x135c <__fp_round+0xc>
    1358:	88 23       	and	r24, r24
    135a:	52 f0       	brmi	.+20     	; 0x1370 <__fp_round+0x20>
    135c:	bb 0f       	add	r27, r27
    135e:	40 f4       	brcc	.+16     	; 0x1370 <__fp_round+0x20>
    1360:	bf 2b       	or	r27, r31
    1362:	11 f4       	brne	.+4      	; 0x1368 <__fp_round+0x18>
    1364:	60 ff       	sbrs	r22, 0
    1366:	04 c0       	rjmp	.+8      	; 0x1370 <__fp_round+0x20>
    1368:	6f 5f       	subi	r22, 0xFF	; 255
    136a:	7f 4f       	sbci	r23, 0xFF	; 255
    136c:	8f 4f       	sbci	r24, 0xFF	; 255
    136e:	9f 4f       	sbci	r25, 0xFF	; 255
    1370:	08 95       	ret

00001372 <__fp_split3>:
    1372:	57 fd       	sbrc	r21, 7
    1374:	90 58       	subi	r25, 0x80	; 128
    1376:	44 0f       	add	r20, r20
    1378:	55 1f       	adc	r21, r21
    137a:	59 f0       	breq	.+22     	; 0x1392 <__fp_splitA+0x10>
    137c:	5f 3f       	cpi	r21, 0xFF	; 255
    137e:	71 f0       	breq	.+28     	; 0x139c <__fp_splitA+0x1a>
    1380:	47 95       	ror	r20

00001382 <__fp_splitA>:
    1382:	88 0f       	add	r24, r24
    1384:	97 fb       	bst	r25, 7
    1386:	99 1f       	adc	r25, r25
    1388:	61 f0       	breq	.+24     	; 0x13a2 <__fp_splitA+0x20>
    138a:	9f 3f       	cpi	r25, 0xFF	; 255
    138c:	79 f0       	breq	.+30     	; 0x13ac <__fp_splitA+0x2a>
    138e:	87 95       	ror	r24
    1390:	08 95       	ret
    1392:	12 16       	cp	r1, r18
    1394:	13 06       	cpc	r1, r19
    1396:	14 06       	cpc	r1, r20
    1398:	55 1f       	adc	r21, r21
    139a:	f2 cf       	rjmp	.-28     	; 0x1380 <__fp_split3+0xe>
    139c:	46 95       	lsr	r20
    139e:	f1 df       	rcall	.-30     	; 0x1382 <__fp_splitA>
    13a0:	08 c0       	rjmp	.+16     	; 0x13b2 <__fp_splitA+0x30>
    13a2:	16 16       	cp	r1, r22
    13a4:	17 06       	cpc	r1, r23
    13a6:	18 06       	cpc	r1, r24
    13a8:	99 1f       	adc	r25, r25
    13aa:	f1 cf       	rjmp	.-30     	; 0x138e <__fp_splitA+0xc>
    13ac:	86 95       	lsr	r24
    13ae:	71 05       	cpc	r23, r1
    13b0:	61 05       	cpc	r22, r1
    13b2:	08 94       	sec
    13b4:	08 95       	ret

000013b6 <__fp_zero>:
    13b6:	e8 94       	clt

000013b8 <__fp_szero>:
    13b8:	bb 27       	eor	r27, r27
    13ba:	66 27       	eor	r22, r22
    13bc:	77 27       	eor	r23, r23
    13be:	cb 01       	movw	r24, r22
    13c0:	97 f9       	bld	r25, 7
    13c2:	08 95       	ret

000013c4 <__mulsf3>:
    13c4:	0b d0       	rcall	.+22     	; 0x13dc <__mulsf3x>
    13c6:	c4 cf       	rjmp	.-120    	; 0x1350 <__fp_round>
    13c8:	b5 df       	rcall	.-150    	; 0x1334 <__fp_pscA>
    13ca:	28 f0       	brcs	.+10     	; 0x13d6 <__mulsf3+0x12>
    13cc:	ba df       	rcall	.-140    	; 0x1342 <__fp_pscB>
    13ce:	18 f0       	brcs	.+6      	; 0x13d6 <__mulsf3+0x12>
    13d0:	95 23       	and	r25, r21
    13d2:	09 f0       	breq	.+2      	; 0x13d6 <__mulsf3+0x12>
    13d4:	a6 cf       	rjmp	.-180    	; 0x1322 <__fp_inf>
    13d6:	ab cf       	rjmp	.-170    	; 0x132e <__fp_nan>
    13d8:	11 24       	eor	r1, r1
    13da:	ee cf       	rjmp	.-36     	; 0x13b8 <__fp_szero>

000013dc <__mulsf3x>:
    13dc:	ca df       	rcall	.-108    	; 0x1372 <__fp_split3>
    13de:	a0 f3       	brcs	.-24     	; 0x13c8 <__mulsf3+0x4>

000013e0 <__mulsf3_pse>:
    13e0:	95 9f       	mul	r25, r21
    13e2:	d1 f3       	breq	.-12     	; 0x13d8 <__mulsf3+0x14>
    13e4:	95 0f       	add	r25, r21
    13e6:	50 e0       	ldi	r21, 0x00	; 0
    13e8:	55 1f       	adc	r21, r21
    13ea:	62 9f       	mul	r22, r18
    13ec:	f0 01       	movw	r30, r0
    13ee:	72 9f       	mul	r23, r18
    13f0:	bb 27       	eor	r27, r27
    13f2:	f0 0d       	add	r31, r0
    13f4:	b1 1d       	adc	r27, r1
    13f6:	63 9f       	mul	r22, r19
    13f8:	aa 27       	eor	r26, r26
    13fa:	f0 0d       	add	r31, r0
    13fc:	b1 1d       	adc	r27, r1
    13fe:	aa 1f       	adc	r26, r26
    1400:	64 9f       	mul	r22, r20
    1402:	66 27       	eor	r22, r22
    1404:	b0 0d       	add	r27, r0
    1406:	a1 1d       	adc	r26, r1
    1408:	66 1f       	adc	r22, r22
    140a:	82 9f       	mul	r24, r18
    140c:	22 27       	eor	r18, r18
    140e:	b0 0d       	add	r27, r0
    1410:	a1 1d       	adc	r26, r1
    1412:	62 1f       	adc	r22, r18
    1414:	73 9f       	mul	r23, r19
    1416:	b0 0d       	add	r27, r0
    1418:	a1 1d       	adc	r26, r1
    141a:	62 1f       	adc	r22, r18
    141c:	83 9f       	mul	r24, r19
    141e:	a0 0d       	add	r26, r0
    1420:	61 1d       	adc	r22, r1
    1422:	22 1f       	adc	r18, r18
    1424:	74 9f       	mul	r23, r20
    1426:	33 27       	eor	r19, r19
    1428:	a0 0d       	add	r26, r0
    142a:	61 1d       	adc	r22, r1
    142c:	23 1f       	adc	r18, r19
    142e:	84 9f       	mul	r24, r20
    1430:	60 0d       	add	r22, r0
    1432:	21 1d       	adc	r18, r1
    1434:	82 2f       	mov	r24, r18
    1436:	76 2f       	mov	r23, r22
    1438:	6a 2f       	mov	r22, r26
    143a:	11 24       	eor	r1, r1
    143c:	9f 57       	subi	r25, 0x7F	; 127
    143e:	50 40       	sbci	r21, 0x00	; 0
    1440:	8a f0       	brmi	.+34     	; 0x1464 <__mulsf3_pse+0x84>
    1442:	e1 f0       	breq	.+56     	; 0x147c <__mulsf3_pse+0x9c>
    1444:	88 23       	and	r24, r24
    1446:	4a f0       	brmi	.+18     	; 0x145a <__mulsf3_pse+0x7a>
    1448:	ee 0f       	add	r30, r30
    144a:	ff 1f       	adc	r31, r31
    144c:	bb 1f       	adc	r27, r27
    144e:	66 1f       	adc	r22, r22
    1450:	77 1f       	adc	r23, r23
    1452:	88 1f       	adc	r24, r24
    1454:	91 50       	subi	r25, 0x01	; 1
    1456:	50 40       	sbci	r21, 0x00	; 0
    1458:	a9 f7       	brne	.-22     	; 0x1444 <__mulsf3_pse+0x64>
    145a:	9e 3f       	cpi	r25, 0xFE	; 254
    145c:	51 05       	cpc	r21, r1
    145e:	70 f0       	brcs	.+28     	; 0x147c <__mulsf3_pse+0x9c>
    1460:	60 cf       	rjmp	.-320    	; 0x1322 <__fp_inf>
    1462:	aa cf       	rjmp	.-172    	; 0x13b8 <__fp_szero>
    1464:	5f 3f       	cpi	r21, 0xFF	; 255
    1466:	ec f3       	brlt	.-6      	; 0x1462 <__mulsf3_pse+0x82>
    1468:	98 3e       	cpi	r25, 0xE8	; 232
    146a:	dc f3       	brlt	.-10     	; 0x1462 <__mulsf3_pse+0x82>
    146c:	86 95       	lsr	r24
    146e:	77 95       	ror	r23
    1470:	67 95       	ror	r22
    1472:	b7 95       	ror	r27
    1474:	f7 95       	ror	r31
    1476:	e7 95       	ror	r30
    1478:	9f 5f       	subi	r25, 0xFF	; 255
    147a:	c1 f7       	brne	.-16     	; 0x146c <__mulsf3_pse+0x8c>
    147c:	fe 2b       	or	r31, r30
    147e:	88 0f       	add	r24, r24
    1480:	91 1d       	adc	r25, r1
    1482:	96 95       	lsr	r25
    1484:	87 95       	ror	r24
    1486:	97 f9       	bld	r25, 7
    1488:	08 95       	ret

0000148a <vfprintf>:
    148a:	2f 92       	push	r2
    148c:	3f 92       	push	r3
    148e:	4f 92       	push	r4
    1490:	5f 92       	push	r5
    1492:	6f 92       	push	r6
    1494:	7f 92       	push	r7
    1496:	8f 92       	push	r8
    1498:	9f 92       	push	r9
    149a:	af 92       	push	r10
    149c:	bf 92       	push	r11
    149e:	cf 92       	push	r12
    14a0:	df 92       	push	r13
    14a2:	ef 92       	push	r14
    14a4:	ff 92       	push	r15
    14a6:	0f 93       	push	r16
    14a8:	1f 93       	push	r17
    14aa:	cf 93       	push	r28
    14ac:	df 93       	push	r29
    14ae:	cd b7       	in	r28, 0x3d	; 61
    14b0:	de b7       	in	r29, 0x3e	; 62
    14b2:	63 97       	sbiw	r28, 0x13	; 19
    14b4:	0f b6       	in	r0, 0x3f	; 63
    14b6:	f8 94       	cli
    14b8:	de bf       	out	0x3e, r29	; 62
    14ba:	0f be       	out	0x3f, r0	; 63
    14bc:	cd bf       	out	0x3d, r28	; 61
    14be:	7c 01       	movw	r14, r24
    14c0:	1b 01       	movw	r2, r22
    14c2:	6a 01       	movw	r12, r20
    14c4:	fc 01       	movw	r30, r24
    14c6:	17 82       	std	Z+7, r1	; 0x07
    14c8:	16 82       	std	Z+6, r1	; 0x06
    14ca:	83 81       	ldd	r24, Z+3	; 0x03
    14cc:	81 ff       	sbrs	r24, 1
    14ce:	49 c3       	rjmp	.+1682   	; 0x1b62 <vfprintf+0x6d8>
    14d0:	be 01       	movw	r22, r28
    14d2:	6f 5f       	subi	r22, 0xFF	; 255
    14d4:	7f 4f       	sbci	r23, 0xFF	; 255
    14d6:	4b 01       	movw	r8, r22
    14d8:	f7 01       	movw	r30, r14
    14da:	93 81       	ldd	r25, Z+3	; 0x03
    14dc:	f1 01       	movw	r30, r2
    14de:	93 fd       	sbrc	r25, 3
    14e0:	85 91       	lpm	r24, Z+
    14e2:	93 ff       	sbrs	r25, 3
    14e4:	81 91       	ld	r24, Z+
    14e6:	1f 01       	movw	r2, r30
    14e8:	88 23       	and	r24, r24
    14ea:	09 f4       	brne	.+2      	; 0x14ee <vfprintf+0x64>
    14ec:	36 c3       	rjmp	.+1644   	; 0x1b5a <vfprintf+0x6d0>
    14ee:	85 32       	cpi	r24, 0x25	; 37
    14f0:	39 f4       	brne	.+14     	; 0x1500 <vfprintf+0x76>
    14f2:	93 fd       	sbrc	r25, 3
    14f4:	85 91       	lpm	r24, Z+
    14f6:	93 ff       	sbrs	r25, 3
    14f8:	81 91       	ld	r24, Z+
    14fa:	1f 01       	movw	r2, r30
    14fc:	85 32       	cpi	r24, 0x25	; 37
    14fe:	31 f4       	brne	.+12     	; 0x150c <vfprintf+0x82>
    1500:	b7 01       	movw	r22, r14
    1502:	90 e0       	ldi	r25, 0x00	; 0
    1504:	ca d4       	rcall	.+2452   	; 0x1e9a <fputc>
    1506:	56 01       	movw	r10, r12
    1508:	65 01       	movw	r12, r10
    150a:	e6 cf       	rjmp	.-52     	; 0x14d8 <vfprintf+0x4e>
    150c:	10 e0       	ldi	r17, 0x00	; 0
    150e:	51 2c       	mov	r5, r1
    1510:	20 e0       	ldi	r18, 0x00	; 0
    1512:	20 32       	cpi	r18, 0x20	; 32
    1514:	a0 f4       	brcc	.+40     	; 0x153e <vfprintf+0xb4>
    1516:	8b 32       	cpi	r24, 0x2B	; 43
    1518:	69 f0       	breq	.+26     	; 0x1534 <vfprintf+0xaa>
    151a:	30 f4       	brcc	.+12     	; 0x1528 <vfprintf+0x9e>
    151c:	80 32       	cpi	r24, 0x20	; 32
    151e:	59 f0       	breq	.+22     	; 0x1536 <vfprintf+0xac>
    1520:	83 32       	cpi	r24, 0x23	; 35
    1522:	69 f4       	brne	.+26     	; 0x153e <vfprintf+0xb4>
    1524:	20 61       	ori	r18, 0x10	; 16
    1526:	2c c0       	rjmp	.+88     	; 0x1580 <vfprintf+0xf6>
    1528:	8d 32       	cpi	r24, 0x2D	; 45
    152a:	39 f0       	breq	.+14     	; 0x153a <vfprintf+0xb0>
    152c:	80 33       	cpi	r24, 0x30	; 48
    152e:	39 f4       	brne	.+14     	; 0x153e <vfprintf+0xb4>
    1530:	21 60       	ori	r18, 0x01	; 1
    1532:	26 c0       	rjmp	.+76     	; 0x1580 <vfprintf+0xf6>
    1534:	22 60       	ori	r18, 0x02	; 2
    1536:	24 60       	ori	r18, 0x04	; 4
    1538:	23 c0       	rjmp	.+70     	; 0x1580 <vfprintf+0xf6>
    153a:	28 60       	ori	r18, 0x08	; 8
    153c:	21 c0       	rjmp	.+66     	; 0x1580 <vfprintf+0xf6>
    153e:	27 fd       	sbrc	r18, 7
    1540:	27 c0       	rjmp	.+78     	; 0x1590 <vfprintf+0x106>
    1542:	30 ed       	ldi	r19, 0xD0	; 208
    1544:	38 0f       	add	r19, r24
    1546:	3a 30       	cpi	r19, 0x0A	; 10
    1548:	78 f4       	brcc	.+30     	; 0x1568 <vfprintf+0xde>
    154a:	26 ff       	sbrs	r18, 6
    154c:	06 c0       	rjmp	.+12     	; 0x155a <vfprintf+0xd0>
    154e:	fa e0       	ldi	r31, 0x0A	; 10
    1550:	1f 9f       	mul	r17, r31
    1552:	30 0d       	add	r19, r0
    1554:	11 24       	eor	r1, r1
    1556:	13 2f       	mov	r17, r19
    1558:	13 c0       	rjmp	.+38     	; 0x1580 <vfprintf+0xf6>
    155a:	6a e0       	ldi	r22, 0x0A	; 10
    155c:	56 9e       	mul	r5, r22
    155e:	30 0d       	add	r19, r0
    1560:	11 24       	eor	r1, r1
    1562:	53 2e       	mov	r5, r19
    1564:	20 62       	ori	r18, 0x20	; 32
    1566:	0c c0       	rjmp	.+24     	; 0x1580 <vfprintf+0xf6>
    1568:	8e 32       	cpi	r24, 0x2E	; 46
    156a:	21 f4       	brne	.+8      	; 0x1574 <vfprintf+0xea>
    156c:	26 fd       	sbrc	r18, 6
    156e:	f5 c2       	rjmp	.+1514   	; 0x1b5a <vfprintf+0x6d0>
    1570:	20 64       	ori	r18, 0x40	; 64
    1572:	06 c0       	rjmp	.+12     	; 0x1580 <vfprintf+0xf6>
    1574:	8c 36       	cpi	r24, 0x6C	; 108
    1576:	11 f4       	brne	.+4      	; 0x157c <vfprintf+0xf2>
    1578:	20 68       	ori	r18, 0x80	; 128
    157a:	02 c0       	rjmp	.+4      	; 0x1580 <vfprintf+0xf6>
    157c:	88 36       	cpi	r24, 0x68	; 104
    157e:	41 f4       	brne	.+16     	; 0x1590 <vfprintf+0x106>
    1580:	f1 01       	movw	r30, r2
    1582:	93 fd       	sbrc	r25, 3
    1584:	85 91       	lpm	r24, Z+
    1586:	93 ff       	sbrs	r25, 3
    1588:	81 91       	ld	r24, Z+
    158a:	1f 01       	movw	r2, r30
    158c:	81 11       	cpse	r24, r1
    158e:	c1 cf       	rjmp	.-126    	; 0x1512 <vfprintf+0x88>
    1590:	9b eb       	ldi	r25, 0xBB	; 187
    1592:	98 0f       	add	r25, r24
    1594:	93 30       	cpi	r25, 0x03	; 3
    1596:	18 f4       	brcc	.+6      	; 0x159e <vfprintf+0x114>
    1598:	20 61       	ori	r18, 0x10	; 16
    159a:	80 5e       	subi	r24, 0xE0	; 224
    159c:	06 c0       	rjmp	.+12     	; 0x15aa <vfprintf+0x120>
    159e:	9b e9       	ldi	r25, 0x9B	; 155
    15a0:	98 0f       	add	r25, r24
    15a2:	93 30       	cpi	r25, 0x03	; 3
    15a4:	08 f0       	brcs	.+2      	; 0x15a8 <vfprintf+0x11e>
    15a6:	9a c1       	rjmp	.+820    	; 0x18dc <vfprintf+0x452>
    15a8:	2f 7e       	andi	r18, 0xEF	; 239
    15aa:	26 ff       	sbrs	r18, 6
    15ac:	16 e0       	ldi	r17, 0x06	; 6
    15ae:	2f 73       	andi	r18, 0x3F	; 63
    15b0:	72 2e       	mov	r7, r18
    15b2:	85 36       	cpi	r24, 0x65	; 101
    15b4:	21 f4       	brne	.+8      	; 0x15be <vfprintf+0x134>
    15b6:	f2 2f       	mov	r31, r18
    15b8:	f0 64       	ori	r31, 0x40	; 64
    15ba:	7f 2e       	mov	r7, r31
    15bc:	08 c0       	rjmp	.+16     	; 0x15ce <vfprintf+0x144>
    15be:	86 36       	cpi	r24, 0x66	; 102
    15c0:	21 f4       	brne	.+8      	; 0x15ca <vfprintf+0x140>
    15c2:	62 2f       	mov	r22, r18
    15c4:	60 68       	ori	r22, 0x80	; 128
    15c6:	76 2e       	mov	r7, r22
    15c8:	02 c0       	rjmp	.+4      	; 0x15ce <vfprintf+0x144>
    15ca:	11 11       	cpse	r17, r1
    15cc:	11 50       	subi	r17, 0x01	; 1
    15ce:	77 fe       	sbrs	r7, 7
    15d0:	07 c0       	rjmp	.+14     	; 0x15e0 <vfprintf+0x156>
    15d2:	1c 33       	cpi	r17, 0x3C	; 60
    15d4:	48 f4       	brcc	.+18     	; 0x15e8 <vfprintf+0x15e>
    15d6:	44 24       	eor	r4, r4
    15d8:	43 94       	inc	r4
    15da:	41 0e       	add	r4, r17
    15dc:	27 e0       	ldi	r18, 0x07	; 7
    15de:	0b c0       	rjmp	.+22     	; 0x15f6 <vfprintf+0x16c>
    15e0:	18 30       	cpi	r17, 0x08	; 8
    15e2:	30 f4       	brcc	.+12     	; 0x15f0 <vfprintf+0x166>
    15e4:	21 2f       	mov	r18, r17
    15e6:	06 c0       	rjmp	.+12     	; 0x15f4 <vfprintf+0x16a>
    15e8:	27 e0       	ldi	r18, 0x07	; 7
    15ea:	4c e3       	ldi	r20, 0x3C	; 60
    15ec:	44 2e       	mov	r4, r20
    15ee:	03 c0       	rjmp	.+6      	; 0x15f6 <vfprintf+0x16c>
    15f0:	27 e0       	ldi	r18, 0x07	; 7
    15f2:	17 e0       	ldi	r17, 0x07	; 7
    15f4:	41 2c       	mov	r4, r1
    15f6:	56 01       	movw	r10, r12
    15f8:	74 e0       	ldi	r23, 0x04	; 4
    15fa:	a7 0e       	add	r10, r23
    15fc:	b1 1c       	adc	r11, r1
    15fe:	f6 01       	movw	r30, r12
    1600:	60 81       	ld	r22, Z
    1602:	71 81       	ldd	r23, Z+1	; 0x01
    1604:	82 81       	ldd	r24, Z+2	; 0x02
    1606:	93 81       	ldd	r25, Z+3	; 0x03
    1608:	04 2d       	mov	r16, r4
    160a:	a4 01       	movw	r20, r8
    160c:	0e d3       	rcall	.+1564   	; 0x1c2a <__ftoa_engine>
    160e:	6c 01       	movw	r12, r24
    1610:	09 81       	ldd	r16, Y+1	; 0x01
    1612:	00 ff       	sbrs	r16, 0
    1614:	02 c0       	rjmp	.+4      	; 0x161a <vfprintf+0x190>
    1616:	03 ff       	sbrs	r16, 3
    1618:	06 c0       	rjmp	.+12     	; 0x1626 <vfprintf+0x19c>
    161a:	71 fc       	sbrc	r7, 1
    161c:	07 c0       	rjmp	.+14     	; 0x162c <vfprintf+0x1a2>
    161e:	72 fc       	sbrc	r7, 2
    1620:	08 c0       	rjmp	.+16     	; 0x1632 <vfprintf+0x1a8>
    1622:	61 2c       	mov	r6, r1
    1624:	08 c0       	rjmp	.+16     	; 0x1636 <vfprintf+0x1ac>
    1626:	3d e2       	ldi	r19, 0x2D	; 45
    1628:	63 2e       	mov	r6, r19
    162a:	05 c0       	rjmp	.+10     	; 0x1636 <vfprintf+0x1ac>
    162c:	2b e2       	ldi	r18, 0x2B	; 43
    162e:	62 2e       	mov	r6, r18
    1630:	02 c0       	rjmp	.+4      	; 0x1636 <vfprintf+0x1ac>
    1632:	90 e2       	ldi	r25, 0x20	; 32
    1634:	69 2e       	mov	r6, r25
    1636:	80 2f       	mov	r24, r16
    1638:	8c 70       	andi	r24, 0x0C	; 12
    163a:	81 f1       	breq	.+96     	; 0x169c <vfprintf+0x212>
    163c:	66 20       	and	r6, r6
    163e:	11 f0       	breq	.+4      	; 0x1644 <vfprintf+0x1ba>
    1640:	84 e0       	ldi	r24, 0x04	; 4
    1642:	01 c0       	rjmp	.+2      	; 0x1646 <vfprintf+0x1bc>
    1644:	83 e0       	ldi	r24, 0x03	; 3
    1646:	85 15       	cp	r24, r5
    1648:	10 f0       	brcs	.+4      	; 0x164e <vfprintf+0x1c4>
    164a:	51 2c       	mov	r5, r1
    164c:	0a c0       	rjmp	.+20     	; 0x1662 <vfprintf+0x1d8>
    164e:	58 1a       	sub	r5, r24
    1650:	73 fc       	sbrc	r7, 3
    1652:	07 c0       	rjmp	.+14     	; 0x1662 <vfprintf+0x1d8>
    1654:	b7 01       	movw	r22, r14
    1656:	80 e2       	ldi	r24, 0x20	; 32
    1658:	90 e0       	ldi	r25, 0x00	; 0
    165a:	1f d4       	rcall	.+2110   	; 0x1e9a <fputc>
    165c:	5a 94       	dec	r5
    165e:	d1 f7       	brne	.-12     	; 0x1654 <vfprintf+0x1ca>
    1660:	f4 cf       	rjmp	.-24     	; 0x164a <vfprintf+0x1c0>
    1662:	66 20       	and	r6, r6
    1664:	21 f0       	breq	.+8      	; 0x166e <vfprintf+0x1e4>
    1666:	b7 01       	movw	r22, r14
    1668:	86 2d       	mov	r24, r6
    166a:	90 e0       	ldi	r25, 0x00	; 0
    166c:	16 d4       	rcall	.+2092   	; 0x1e9a <fputc>
    166e:	03 fd       	sbrc	r16, 3
    1670:	03 c0       	rjmp	.+6      	; 0x1678 <vfprintf+0x1ee>
    1672:	08 ee       	ldi	r16, 0xE8	; 232
    1674:	10 e0       	ldi	r17, 0x00	; 0
    1676:	02 c0       	rjmp	.+4      	; 0x167c <vfprintf+0x1f2>
    1678:	04 ee       	ldi	r16, 0xE4	; 228
    167a:	10 e0       	ldi	r17, 0x00	; 0
    167c:	f7 2d       	mov	r31, r7
    167e:	f0 71       	andi	r31, 0x10	; 16
    1680:	7f 2e       	mov	r7, r31
    1682:	f8 01       	movw	r30, r16
    1684:	84 91       	lpm	r24, Z
    1686:	88 23       	and	r24, r24
    1688:	09 f4       	brne	.+2      	; 0x168c <vfprintf+0x202>
    168a:	5e c2       	rjmp	.+1212   	; 0x1b48 <vfprintf+0x6be>
    168c:	71 10       	cpse	r7, r1
    168e:	80 52       	subi	r24, 0x20	; 32
    1690:	b7 01       	movw	r22, r14
    1692:	90 e0       	ldi	r25, 0x00	; 0
    1694:	02 d4       	rcall	.+2052   	; 0x1e9a <fputc>
    1696:	0f 5f       	subi	r16, 0xFF	; 255
    1698:	1f 4f       	sbci	r17, 0xFF	; 255
    169a:	f3 cf       	rjmp	.-26     	; 0x1682 <vfprintf+0x1f8>
    169c:	77 fe       	sbrs	r7, 7
    169e:	0f c0       	rjmp	.+30     	; 0x16be <vfprintf+0x234>
    16a0:	4c 0c       	add	r4, r12
    16a2:	04 ff       	sbrs	r16, 4
    16a4:	04 c0       	rjmp	.+8      	; 0x16ae <vfprintf+0x224>
    16a6:	8a 81       	ldd	r24, Y+2	; 0x02
    16a8:	81 33       	cpi	r24, 0x31	; 49
    16aa:	09 f4       	brne	.+2      	; 0x16ae <vfprintf+0x224>
    16ac:	4a 94       	dec	r4
    16ae:	14 14       	cp	r1, r4
    16b0:	74 f5       	brge	.+92     	; 0x170e <vfprintf+0x284>
    16b2:	f8 e0       	ldi	r31, 0x08	; 8
    16b4:	f4 15       	cp	r31, r4
    16b6:	78 f5       	brcc	.+94     	; 0x1716 <vfprintf+0x28c>
    16b8:	88 e0       	ldi	r24, 0x08	; 8
    16ba:	48 2e       	mov	r4, r24
    16bc:	2c c0       	rjmp	.+88     	; 0x1716 <vfprintf+0x28c>
    16be:	76 fc       	sbrc	r7, 6
    16c0:	2a c0       	rjmp	.+84     	; 0x1716 <vfprintf+0x28c>
    16c2:	81 2f       	mov	r24, r17
    16c4:	90 e0       	ldi	r25, 0x00	; 0
    16c6:	8c 15       	cp	r24, r12
    16c8:	9d 05       	cpc	r25, r13
    16ca:	9c f0       	brlt	.+38     	; 0x16f2 <vfprintf+0x268>
    16cc:	6c ef       	ldi	r22, 0xFC	; 252
    16ce:	c6 16       	cp	r12, r22
    16d0:	6f ef       	ldi	r22, 0xFF	; 255
    16d2:	d6 06       	cpc	r13, r22
    16d4:	74 f0       	brlt	.+28     	; 0x16f2 <vfprintf+0x268>
    16d6:	77 2d       	mov	r23, r7
    16d8:	70 68       	ori	r23, 0x80	; 128
    16da:	77 2e       	mov	r7, r23
    16dc:	0a c0       	rjmp	.+20     	; 0x16f2 <vfprintf+0x268>
    16de:	e2 e0       	ldi	r30, 0x02	; 2
    16e0:	f0 e0       	ldi	r31, 0x00	; 0
    16e2:	ec 0f       	add	r30, r28
    16e4:	fd 1f       	adc	r31, r29
    16e6:	e1 0f       	add	r30, r17
    16e8:	f1 1d       	adc	r31, r1
    16ea:	80 81       	ld	r24, Z
    16ec:	80 33       	cpi	r24, 0x30	; 48
    16ee:	19 f4       	brne	.+6      	; 0x16f6 <vfprintf+0x26c>
    16f0:	11 50       	subi	r17, 0x01	; 1
    16f2:	11 11       	cpse	r17, r1
    16f4:	f4 cf       	rjmp	.-24     	; 0x16de <vfprintf+0x254>
    16f6:	77 fe       	sbrs	r7, 7
    16f8:	0e c0       	rjmp	.+28     	; 0x1716 <vfprintf+0x28c>
    16fa:	44 24       	eor	r4, r4
    16fc:	43 94       	inc	r4
    16fe:	41 0e       	add	r4, r17
    1700:	81 2f       	mov	r24, r17
    1702:	90 e0       	ldi	r25, 0x00	; 0
    1704:	c8 16       	cp	r12, r24
    1706:	d9 06       	cpc	r13, r25
    1708:	2c f4       	brge	.+10     	; 0x1714 <vfprintf+0x28a>
    170a:	1c 19       	sub	r17, r12
    170c:	04 c0       	rjmp	.+8      	; 0x1716 <vfprintf+0x28c>
    170e:	44 24       	eor	r4, r4
    1710:	43 94       	inc	r4
    1712:	01 c0       	rjmp	.+2      	; 0x1716 <vfprintf+0x28c>
    1714:	10 e0       	ldi	r17, 0x00	; 0
    1716:	77 fe       	sbrs	r7, 7
    1718:	07 c0       	rjmp	.+14     	; 0x1728 <vfprintf+0x29e>
    171a:	1c 14       	cp	r1, r12
    171c:	1d 04       	cpc	r1, r13
    171e:	3c f4       	brge	.+14     	; 0x172e <vfprintf+0x2a4>
    1720:	96 01       	movw	r18, r12
    1722:	2f 5f       	subi	r18, 0xFF	; 255
    1724:	3f 4f       	sbci	r19, 0xFF	; 255
    1726:	05 c0       	rjmp	.+10     	; 0x1732 <vfprintf+0x2a8>
    1728:	25 e0       	ldi	r18, 0x05	; 5
    172a:	30 e0       	ldi	r19, 0x00	; 0
    172c:	02 c0       	rjmp	.+4      	; 0x1732 <vfprintf+0x2a8>
    172e:	21 e0       	ldi	r18, 0x01	; 1
    1730:	30 e0       	ldi	r19, 0x00	; 0
    1732:	66 20       	and	r6, r6
    1734:	11 f0       	breq	.+4      	; 0x173a <vfprintf+0x2b0>
    1736:	2f 5f       	subi	r18, 0xFF	; 255
    1738:	3f 4f       	sbci	r19, 0xFF	; 255
    173a:	11 23       	and	r17, r17
    173c:	31 f0       	breq	.+12     	; 0x174a <vfprintf+0x2c0>
    173e:	41 2f       	mov	r20, r17
    1740:	50 e0       	ldi	r21, 0x00	; 0
    1742:	4f 5f       	subi	r20, 0xFF	; 255
    1744:	5f 4f       	sbci	r21, 0xFF	; 255
    1746:	24 0f       	add	r18, r20
    1748:	35 1f       	adc	r19, r21
    174a:	45 2d       	mov	r20, r5
    174c:	50 e0       	ldi	r21, 0x00	; 0
    174e:	24 17       	cp	r18, r20
    1750:	35 07       	cpc	r19, r21
    1752:	14 f4       	brge	.+4      	; 0x1758 <vfprintf+0x2ce>
    1754:	52 1a       	sub	r5, r18
    1756:	01 c0       	rjmp	.+2      	; 0x175a <vfprintf+0x2d0>
    1758:	51 2c       	mov	r5, r1
    175a:	87 2d       	mov	r24, r7
    175c:	89 70       	andi	r24, 0x09	; 9
    175e:	41 f4       	brne	.+16     	; 0x1770 <vfprintf+0x2e6>
    1760:	55 20       	and	r5, r5
    1762:	31 f0       	breq	.+12     	; 0x1770 <vfprintf+0x2e6>
    1764:	b7 01       	movw	r22, r14
    1766:	80 e2       	ldi	r24, 0x20	; 32
    1768:	90 e0       	ldi	r25, 0x00	; 0
    176a:	97 d3       	rcall	.+1838   	; 0x1e9a <fputc>
    176c:	5a 94       	dec	r5
    176e:	f8 cf       	rjmp	.-16     	; 0x1760 <vfprintf+0x2d6>
    1770:	66 20       	and	r6, r6
    1772:	21 f0       	breq	.+8      	; 0x177c <vfprintf+0x2f2>
    1774:	b7 01       	movw	r22, r14
    1776:	86 2d       	mov	r24, r6
    1778:	90 e0       	ldi	r25, 0x00	; 0
    177a:	8f d3       	rcall	.+1822   	; 0x1e9a <fputc>
    177c:	73 fc       	sbrc	r7, 3
    177e:	08 c0       	rjmp	.+16     	; 0x1790 <vfprintf+0x306>
    1780:	55 20       	and	r5, r5
    1782:	31 f0       	breq	.+12     	; 0x1790 <vfprintf+0x306>
    1784:	b7 01       	movw	r22, r14
    1786:	80 e3       	ldi	r24, 0x30	; 48
    1788:	90 e0       	ldi	r25, 0x00	; 0
    178a:	87 d3       	rcall	.+1806   	; 0x1e9a <fputc>
    178c:	5a 94       	dec	r5
    178e:	f8 cf       	rjmp	.-16     	; 0x1780 <vfprintf+0x2f6>
    1790:	77 fe       	sbrs	r7, 7
    1792:	5d c0       	rjmp	.+186    	; 0x184e <vfprintf+0x3c4>
    1794:	9c 2d       	mov	r25, r12
    1796:	8d 2d       	mov	r24, r13
    1798:	d7 fe       	sbrs	r13, 7
    179a:	02 c0       	rjmp	.+4      	; 0x17a0 <vfprintf+0x316>
    179c:	90 e0       	ldi	r25, 0x00	; 0
    179e:	80 e0       	ldi	r24, 0x00	; 0
    17a0:	69 2e       	mov	r6, r25
    17a2:	78 2e       	mov	r7, r24
    17a4:	40 e0       	ldi	r20, 0x00	; 0
    17a6:	50 e0       	ldi	r21, 0x00	; 0
    17a8:	c6 01       	movw	r24, r12
    17aa:	84 19       	sub	r24, r4
    17ac:	91 09       	sbc	r25, r1
    17ae:	9d 87       	std	Y+13, r25	; 0x0d
    17b0:	8c 87       	std	Y+12, r24	; 0x0c
    17b2:	96 01       	movw	r18, r12
    17b4:	26 19       	sub	r18, r6
    17b6:	37 09       	sbc	r19, r7
    17b8:	28 0d       	add	r18, r8
    17ba:	39 1d       	adc	r19, r9
    17bc:	81 2f       	mov	r24, r17
    17be:	90 e0       	ldi	r25, 0x00	; 0
    17c0:	ee 27       	eor	r30, r30
    17c2:	ff 27       	eor	r31, r31
    17c4:	e8 1b       	sub	r30, r24
    17c6:	f9 0b       	sbc	r31, r25
    17c8:	ff 87       	std	Y+15, r31	; 0x0f
    17ca:	ee 87       	std	Y+14, r30	; 0x0e
    17cc:	ff ef       	ldi	r31, 0xFF	; 255
    17ce:	6f 16       	cp	r6, r31
    17d0:	7f 06       	cpc	r7, r31
    17d2:	61 f4       	brne	.+24     	; 0x17ec <vfprintf+0x362>
    17d4:	b7 01       	movw	r22, r14
    17d6:	8e e2       	ldi	r24, 0x2E	; 46
    17d8:	90 e0       	ldi	r25, 0x00	; 0
    17da:	2b 8b       	std	Y+19, r18	; 0x13
    17dc:	3a 8b       	std	Y+18, r19	; 0x12
    17de:	48 8b       	std	Y+16, r20	; 0x10
    17e0:	59 8b       	std	Y+17, r21	; 0x11
    17e2:	5b d3       	rcall	.+1718   	; 0x1e9a <fputc>
    17e4:	59 89       	ldd	r21, Y+17	; 0x11
    17e6:	48 89       	ldd	r20, Y+16	; 0x10
    17e8:	3a 89       	ldd	r19, Y+18	; 0x12
    17ea:	2b 89       	ldd	r18, Y+19	; 0x13
    17ec:	c6 14       	cp	r12, r6
    17ee:	d7 04       	cpc	r13, r7
    17f0:	54 f0       	brlt	.+20     	; 0x1806 <vfprintf+0x37c>
    17f2:	6c 85       	ldd	r22, Y+12	; 0x0c
    17f4:	7d 85       	ldd	r23, Y+13	; 0x0d
    17f6:	66 15       	cp	r22, r6
    17f8:	77 05       	cpc	r23, r7
    17fa:	2c f4       	brge	.+10     	; 0x1806 <vfprintf+0x37c>
    17fc:	f9 01       	movw	r30, r18
    17fe:	e4 0f       	add	r30, r20
    1800:	f5 1f       	adc	r31, r21
    1802:	81 81       	ldd	r24, Z+1	; 0x01
    1804:	01 c0       	rjmp	.+2      	; 0x1808 <vfprintf+0x37e>
    1806:	80 e3       	ldi	r24, 0x30	; 48
    1808:	71 e0       	ldi	r23, 0x01	; 1
    180a:	67 1a       	sub	r6, r23
    180c:	71 08       	sbc	r7, r1
    180e:	4f 5f       	subi	r20, 0xFF	; 255
    1810:	5f 4f       	sbci	r21, 0xFF	; 255
    1812:	ee 85       	ldd	r30, Y+14	; 0x0e
    1814:	ff 85       	ldd	r31, Y+15	; 0x0f
    1816:	6e 16       	cp	r6, r30
    1818:	7f 06       	cpc	r7, r31
    181a:	64 f0       	brlt	.+24     	; 0x1834 <vfprintf+0x3aa>
    181c:	b7 01       	movw	r22, r14
    181e:	90 e0       	ldi	r25, 0x00	; 0
    1820:	2b 8b       	std	Y+19, r18	; 0x13
    1822:	3a 8b       	std	Y+18, r19	; 0x12
    1824:	48 8b       	std	Y+16, r20	; 0x10
    1826:	59 8b       	std	Y+17, r21	; 0x11
    1828:	38 d3       	rcall	.+1648   	; 0x1e9a <fputc>
    182a:	2b 89       	ldd	r18, Y+19	; 0x13
    182c:	3a 89       	ldd	r19, Y+18	; 0x12
    182e:	48 89       	ldd	r20, Y+16	; 0x10
    1830:	59 89       	ldd	r21, Y+17	; 0x11
    1832:	cc cf       	rjmp	.-104    	; 0x17cc <vfprintf+0x342>
    1834:	6c 14       	cp	r6, r12
    1836:	7d 04       	cpc	r7, r13
    1838:	39 f4       	brne	.+14     	; 0x1848 <vfprintf+0x3be>
    183a:	9a 81       	ldd	r25, Y+2	; 0x02
    183c:	96 33       	cpi	r25, 0x36	; 54
    183e:	18 f4       	brcc	.+6      	; 0x1846 <vfprintf+0x3bc>
    1840:	95 33       	cpi	r25, 0x35	; 53
    1842:	11 f4       	brne	.+4      	; 0x1848 <vfprintf+0x3be>
    1844:	04 ff       	sbrs	r16, 4
    1846:	81 e3       	ldi	r24, 0x31	; 49
    1848:	b7 01       	movw	r22, r14
    184a:	90 e0       	ldi	r25, 0x00	; 0
    184c:	45 c0       	rjmp	.+138    	; 0x18d8 <vfprintf+0x44e>
    184e:	8a 81       	ldd	r24, Y+2	; 0x02
    1850:	81 33       	cpi	r24, 0x31	; 49
    1852:	09 f0       	breq	.+2      	; 0x1856 <vfprintf+0x3cc>
    1854:	0f 7e       	andi	r16, 0xEF	; 239
    1856:	b7 01       	movw	r22, r14
    1858:	90 e0       	ldi	r25, 0x00	; 0
    185a:	1f d3       	rcall	.+1598   	; 0x1e9a <fputc>
    185c:	11 11       	cpse	r17, r1
    185e:	05 c0       	rjmp	.+10     	; 0x186a <vfprintf+0x3e0>
    1860:	74 fe       	sbrs	r7, 4
    1862:	16 c0       	rjmp	.+44     	; 0x1890 <vfprintf+0x406>
    1864:	85 e4       	ldi	r24, 0x45	; 69
    1866:	90 e0       	ldi	r25, 0x00	; 0
    1868:	15 c0       	rjmp	.+42     	; 0x1894 <vfprintf+0x40a>
    186a:	b7 01       	movw	r22, r14
    186c:	8e e2       	ldi	r24, 0x2E	; 46
    186e:	90 e0       	ldi	r25, 0x00	; 0
    1870:	14 d3       	rcall	.+1576   	; 0x1e9a <fputc>
    1872:	82 e0       	ldi	r24, 0x02	; 2
    1874:	66 24       	eor	r6, r6
    1876:	63 94       	inc	r6
    1878:	68 0e       	add	r6, r24
    187a:	f4 01       	movw	r30, r8
    187c:	e8 0f       	add	r30, r24
    187e:	f1 1d       	adc	r31, r1
    1880:	80 81       	ld	r24, Z
    1882:	b7 01       	movw	r22, r14
    1884:	90 e0       	ldi	r25, 0x00	; 0
    1886:	09 d3       	rcall	.+1554   	; 0x1e9a <fputc>
    1888:	11 50       	subi	r17, 0x01	; 1
    188a:	51 f3       	breq	.-44     	; 0x1860 <vfprintf+0x3d6>
    188c:	86 2d       	mov	r24, r6
    188e:	f2 cf       	rjmp	.-28     	; 0x1874 <vfprintf+0x3ea>
    1890:	85 e6       	ldi	r24, 0x65	; 101
    1892:	90 e0       	ldi	r25, 0x00	; 0
    1894:	b7 01       	movw	r22, r14
    1896:	01 d3       	rcall	.+1538   	; 0x1e9a <fputc>
    1898:	d7 fc       	sbrc	r13, 7
    189a:	05 c0       	rjmp	.+10     	; 0x18a6 <vfprintf+0x41c>
    189c:	c1 14       	cp	r12, r1
    189e:	d1 04       	cpc	r13, r1
    18a0:	39 f4       	brne	.+14     	; 0x18b0 <vfprintf+0x426>
    18a2:	04 ff       	sbrs	r16, 4
    18a4:	05 c0       	rjmp	.+10     	; 0x18b0 <vfprintf+0x426>
    18a6:	d1 94       	neg	r13
    18a8:	c1 94       	neg	r12
    18aa:	d1 08       	sbc	r13, r1
    18ac:	8d e2       	ldi	r24, 0x2D	; 45
    18ae:	01 c0       	rjmp	.+2      	; 0x18b2 <vfprintf+0x428>
    18b0:	8b e2       	ldi	r24, 0x2B	; 43
    18b2:	b7 01       	movw	r22, r14
    18b4:	90 e0       	ldi	r25, 0x00	; 0
    18b6:	f1 d2       	rcall	.+1506   	; 0x1e9a <fputc>
    18b8:	80 e3       	ldi	r24, 0x30	; 48
    18ba:	6a e0       	ldi	r22, 0x0A	; 10
    18bc:	c6 16       	cp	r12, r22
    18be:	d1 04       	cpc	r13, r1
    18c0:	2c f0       	brlt	.+10     	; 0x18cc <vfprintf+0x442>
    18c2:	8f 5f       	subi	r24, 0xFF	; 255
    18c4:	fa e0       	ldi	r31, 0x0A	; 10
    18c6:	cf 1a       	sub	r12, r31
    18c8:	d1 08       	sbc	r13, r1
    18ca:	f7 cf       	rjmp	.-18     	; 0x18ba <vfprintf+0x430>
    18cc:	b7 01       	movw	r22, r14
    18ce:	90 e0       	ldi	r25, 0x00	; 0
    18d0:	e4 d2       	rcall	.+1480   	; 0x1e9a <fputc>
    18d2:	b7 01       	movw	r22, r14
    18d4:	c6 01       	movw	r24, r12
    18d6:	c0 96       	adiw	r24, 0x30	; 48
    18d8:	e0 d2       	rcall	.+1472   	; 0x1e9a <fputc>
    18da:	36 c1       	rjmp	.+620    	; 0x1b48 <vfprintf+0x6be>
    18dc:	83 36       	cpi	r24, 0x63	; 99
    18de:	31 f0       	breq	.+12     	; 0x18ec <vfprintf+0x462>
    18e0:	83 37       	cpi	r24, 0x73	; 115
    18e2:	79 f0       	breq	.+30     	; 0x1902 <vfprintf+0x478>
    18e4:	83 35       	cpi	r24, 0x53	; 83
    18e6:	09 f0       	breq	.+2      	; 0x18ea <vfprintf+0x460>
    18e8:	54 c0       	rjmp	.+168    	; 0x1992 <vfprintf+0x508>
    18ea:	20 c0       	rjmp	.+64     	; 0x192c <vfprintf+0x4a2>
    18ec:	56 01       	movw	r10, r12
    18ee:	72 e0       	ldi	r23, 0x02	; 2
    18f0:	a7 0e       	add	r10, r23
    18f2:	b1 1c       	adc	r11, r1
    18f4:	f6 01       	movw	r30, r12
    18f6:	80 81       	ld	r24, Z
    18f8:	89 83       	std	Y+1, r24	; 0x01
    18fa:	01 e0       	ldi	r16, 0x01	; 1
    18fc:	10 e0       	ldi	r17, 0x00	; 0
    18fe:	64 01       	movw	r12, r8
    1900:	13 c0       	rjmp	.+38     	; 0x1928 <vfprintf+0x49e>
    1902:	56 01       	movw	r10, r12
    1904:	f2 e0       	ldi	r31, 0x02	; 2
    1906:	af 0e       	add	r10, r31
    1908:	b1 1c       	adc	r11, r1
    190a:	f6 01       	movw	r30, r12
    190c:	c0 80       	ld	r12, Z
    190e:	d1 80       	ldd	r13, Z+1	; 0x01
    1910:	26 ff       	sbrs	r18, 6
    1912:	03 c0       	rjmp	.+6      	; 0x191a <vfprintf+0x490>
    1914:	61 2f       	mov	r22, r17
    1916:	70 e0       	ldi	r23, 0x00	; 0
    1918:	02 c0       	rjmp	.+4      	; 0x191e <vfprintf+0x494>
    191a:	6f ef       	ldi	r22, 0xFF	; 255
    191c:	7f ef       	ldi	r23, 0xFF	; 255
    191e:	c6 01       	movw	r24, r12
    1920:	2b 8b       	std	Y+19, r18	; 0x13
    1922:	66 d2       	rcall	.+1228   	; 0x1df0 <strnlen>
    1924:	8c 01       	movw	r16, r24
    1926:	2b 89       	ldd	r18, Y+19	; 0x13
    1928:	2f 77       	andi	r18, 0x7F	; 127
    192a:	14 c0       	rjmp	.+40     	; 0x1954 <vfprintf+0x4ca>
    192c:	56 01       	movw	r10, r12
    192e:	f2 e0       	ldi	r31, 0x02	; 2
    1930:	af 0e       	add	r10, r31
    1932:	b1 1c       	adc	r11, r1
    1934:	f6 01       	movw	r30, r12
    1936:	c0 80       	ld	r12, Z
    1938:	d1 80       	ldd	r13, Z+1	; 0x01
    193a:	26 ff       	sbrs	r18, 6
    193c:	03 c0       	rjmp	.+6      	; 0x1944 <vfprintf+0x4ba>
    193e:	61 2f       	mov	r22, r17
    1940:	70 e0       	ldi	r23, 0x00	; 0
    1942:	02 c0       	rjmp	.+4      	; 0x1948 <vfprintf+0x4be>
    1944:	6f ef       	ldi	r22, 0xFF	; 255
    1946:	7f ef       	ldi	r23, 0xFF	; 255
    1948:	c6 01       	movw	r24, r12
    194a:	2b 8b       	std	Y+19, r18	; 0x13
    194c:	46 d2       	rcall	.+1164   	; 0x1dda <strnlen_P>
    194e:	8c 01       	movw	r16, r24
    1950:	2b 89       	ldd	r18, Y+19	; 0x13
    1952:	20 68       	ori	r18, 0x80	; 128
    1954:	72 2e       	mov	r7, r18
    1956:	23 fd       	sbrc	r18, 3
    1958:	18 c0       	rjmp	.+48     	; 0x198a <vfprintf+0x500>
    195a:	85 2d       	mov	r24, r5
    195c:	90 e0       	ldi	r25, 0x00	; 0
    195e:	08 17       	cp	r16, r24
    1960:	19 07       	cpc	r17, r25
    1962:	98 f4       	brcc	.+38     	; 0x198a <vfprintf+0x500>
    1964:	b7 01       	movw	r22, r14
    1966:	80 e2       	ldi	r24, 0x20	; 32
    1968:	90 e0       	ldi	r25, 0x00	; 0
    196a:	97 d2       	rcall	.+1326   	; 0x1e9a <fputc>
    196c:	5a 94       	dec	r5
    196e:	f5 cf       	rjmp	.-22     	; 0x195a <vfprintf+0x4d0>
    1970:	f6 01       	movw	r30, r12
    1972:	77 fc       	sbrc	r7, 7
    1974:	85 91       	lpm	r24, Z+
    1976:	77 fe       	sbrs	r7, 7
    1978:	81 91       	ld	r24, Z+
    197a:	6f 01       	movw	r12, r30
    197c:	b7 01       	movw	r22, r14
    197e:	90 e0       	ldi	r25, 0x00	; 0
    1980:	8c d2       	rcall	.+1304   	; 0x1e9a <fputc>
    1982:	51 10       	cpse	r5, r1
    1984:	5a 94       	dec	r5
    1986:	01 50       	subi	r16, 0x01	; 1
    1988:	11 09       	sbc	r17, r1
    198a:	01 15       	cp	r16, r1
    198c:	11 05       	cpc	r17, r1
    198e:	81 f7       	brne	.-32     	; 0x1970 <vfprintf+0x4e6>
    1990:	db c0       	rjmp	.+438    	; 0x1b48 <vfprintf+0x6be>
    1992:	84 36       	cpi	r24, 0x64	; 100
    1994:	11 f0       	breq	.+4      	; 0x199a <vfprintf+0x510>
    1996:	89 36       	cpi	r24, 0x69	; 105
    1998:	49 f5       	brne	.+82     	; 0x19ec <vfprintf+0x562>
    199a:	56 01       	movw	r10, r12
    199c:	27 ff       	sbrs	r18, 7
    199e:	09 c0       	rjmp	.+18     	; 0x19b2 <vfprintf+0x528>
    19a0:	f4 e0       	ldi	r31, 0x04	; 4
    19a2:	af 0e       	add	r10, r31
    19a4:	b1 1c       	adc	r11, r1
    19a6:	f6 01       	movw	r30, r12
    19a8:	60 81       	ld	r22, Z
    19aa:	71 81       	ldd	r23, Z+1	; 0x01
    19ac:	82 81       	ldd	r24, Z+2	; 0x02
    19ae:	93 81       	ldd	r25, Z+3	; 0x03
    19b0:	0a c0       	rjmp	.+20     	; 0x19c6 <vfprintf+0x53c>
    19b2:	f2 e0       	ldi	r31, 0x02	; 2
    19b4:	af 0e       	add	r10, r31
    19b6:	b1 1c       	adc	r11, r1
    19b8:	f6 01       	movw	r30, r12
    19ba:	60 81       	ld	r22, Z
    19bc:	71 81       	ldd	r23, Z+1	; 0x01
    19be:	88 27       	eor	r24, r24
    19c0:	77 fd       	sbrc	r23, 7
    19c2:	80 95       	com	r24
    19c4:	98 2f       	mov	r25, r24
    19c6:	02 2f       	mov	r16, r18
    19c8:	0f 76       	andi	r16, 0x6F	; 111
    19ca:	97 ff       	sbrs	r25, 7
    19cc:	08 c0       	rjmp	.+16     	; 0x19de <vfprintf+0x554>
    19ce:	90 95       	com	r25
    19d0:	80 95       	com	r24
    19d2:	70 95       	com	r23
    19d4:	61 95       	neg	r22
    19d6:	7f 4f       	sbci	r23, 0xFF	; 255
    19d8:	8f 4f       	sbci	r24, 0xFF	; 255
    19da:	9f 4f       	sbci	r25, 0xFF	; 255
    19dc:	00 68       	ori	r16, 0x80	; 128
    19de:	2a e0       	ldi	r18, 0x0A	; 10
    19e0:	30 e0       	ldi	r19, 0x00	; 0
    19e2:	a4 01       	movw	r20, r8
    19e4:	ca d2       	rcall	.+1428   	; 0x1f7a <__ultoa_invert>
    19e6:	c8 2e       	mov	r12, r24
    19e8:	c8 18       	sub	r12, r8
    19ea:	3d c0       	rjmp	.+122    	; 0x1a66 <vfprintf+0x5dc>
    19ec:	02 2f       	mov	r16, r18
    19ee:	85 37       	cpi	r24, 0x75	; 117
    19f0:	21 f4       	brne	.+8      	; 0x19fa <vfprintf+0x570>
    19f2:	0f 7e       	andi	r16, 0xEF	; 239
    19f4:	2a e0       	ldi	r18, 0x0A	; 10
    19f6:	30 e0       	ldi	r19, 0x00	; 0
    19f8:	1d c0       	rjmp	.+58     	; 0x1a34 <vfprintf+0x5aa>
    19fa:	09 7f       	andi	r16, 0xF9	; 249
    19fc:	8f 36       	cpi	r24, 0x6F	; 111
    19fe:	91 f0       	breq	.+36     	; 0x1a24 <vfprintf+0x59a>
    1a00:	18 f4       	brcc	.+6      	; 0x1a08 <vfprintf+0x57e>
    1a02:	88 35       	cpi	r24, 0x58	; 88
    1a04:	59 f0       	breq	.+22     	; 0x1a1c <vfprintf+0x592>
    1a06:	a9 c0       	rjmp	.+338    	; 0x1b5a <vfprintf+0x6d0>
    1a08:	80 37       	cpi	r24, 0x70	; 112
    1a0a:	19 f0       	breq	.+6      	; 0x1a12 <vfprintf+0x588>
    1a0c:	88 37       	cpi	r24, 0x78	; 120
    1a0e:	11 f0       	breq	.+4      	; 0x1a14 <vfprintf+0x58a>
    1a10:	a4 c0       	rjmp	.+328    	; 0x1b5a <vfprintf+0x6d0>
    1a12:	00 61       	ori	r16, 0x10	; 16
    1a14:	04 ff       	sbrs	r16, 4
    1a16:	09 c0       	rjmp	.+18     	; 0x1a2a <vfprintf+0x5a0>
    1a18:	04 60       	ori	r16, 0x04	; 4
    1a1a:	07 c0       	rjmp	.+14     	; 0x1a2a <vfprintf+0x5a0>
    1a1c:	24 ff       	sbrs	r18, 4
    1a1e:	08 c0       	rjmp	.+16     	; 0x1a30 <vfprintf+0x5a6>
    1a20:	06 60       	ori	r16, 0x06	; 6
    1a22:	06 c0       	rjmp	.+12     	; 0x1a30 <vfprintf+0x5a6>
    1a24:	28 e0       	ldi	r18, 0x08	; 8
    1a26:	30 e0       	ldi	r19, 0x00	; 0
    1a28:	05 c0       	rjmp	.+10     	; 0x1a34 <vfprintf+0x5aa>
    1a2a:	20 e1       	ldi	r18, 0x10	; 16
    1a2c:	30 e0       	ldi	r19, 0x00	; 0
    1a2e:	02 c0       	rjmp	.+4      	; 0x1a34 <vfprintf+0x5aa>
    1a30:	20 e1       	ldi	r18, 0x10	; 16
    1a32:	32 e0       	ldi	r19, 0x02	; 2
    1a34:	56 01       	movw	r10, r12
    1a36:	07 ff       	sbrs	r16, 7
    1a38:	09 c0       	rjmp	.+18     	; 0x1a4c <vfprintf+0x5c2>
    1a3a:	f4 e0       	ldi	r31, 0x04	; 4
    1a3c:	af 0e       	add	r10, r31
    1a3e:	b1 1c       	adc	r11, r1
    1a40:	f6 01       	movw	r30, r12
    1a42:	60 81       	ld	r22, Z
    1a44:	71 81       	ldd	r23, Z+1	; 0x01
    1a46:	82 81       	ldd	r24, Z+2	; 0x02
    1a48:	93 81       	ldd	r25, Z+3	; 0x03
    1a4a:	08 c0       	rjmp	.+16     	; 0x1a5c <vfprintf+0x5d2>
    1a4c:	f2 e0       	ldi	r31, 0x02	; 2
    1a4e:	af 0e       	add	r10, r31
    1a50:	b1 1c       	adc	r11, r1
    1a52:	f6 01       	movw	r30, r12
    1a54:	60 81       	ld	r22, Z
    1a56:	71 81       	ldd	r23, Z+1	; 0x01
    1a58:	80 e0       	ldi	r24, 0x00	; 0
    1a5a:	90 e0       	ldi	r25, 0x00	; 0
    1a5c:	a4 01       	movw	r20, r8
    1a5e:	8d d2       	rcall	.+1306   	; 0x1f7a <__ultoa_invert>
    1a60:	c8 2e       	mov	r12, r24
    1a62:	c8 18       	sub	r12, r8
    1a64:	0f 77       	andi	r16, 0x7F	; 127
    1a66:	06 ff       	sbrs	r16, 6
    1a68:	0b c0       	rjmp	.+22     	; 0x1a80 <vfprintf+0x5f6>
    1a6a:	20 2f       	mov	r18, r16
    1a6c:	2e 7f       	andi	r18, 0xFE	; 254
    1a6e:	c1 16       	cp	r12, r17
    1a70:	50 f4       	brcc	.+20     	; 0x1a86 <vfprintf+0x5fc>
    1a72:	04 ff       	sbrs	r16, 4
    1a74:	0a c0       	rjmp	.+20     	; 0x1a8a <vfprintf+0x600>
    1a76:	02 fd       	sbrc	r16, 2
    1a78:	08 c0       	rjmp	.+16     	; 0x1a8a <vfprintf+0x600>
    1a7a:	20 2f       	mov	r18, r16
    1a7c:	2e 7e       	andi	r18, 0xEE	; 238
    1a7e:	05 c0       	rjmp	.+10     	; 0x1a8a <vfprintf+0x600>
    1a80:	dc 2c       	mov	r13, r12
    1a82:	20 2f       	mov	r18, r16
    1a84:	03 c0       	rjmp	.+6      	; 0x1a8c <vfprintf+0x602>
    1a86:	dc 2c       	mov	r13, r12
    1a88:	01 c0       	rjmp	.+2      	; 0x1a8c <vfprintf+0x602>
    1a8a:	d1 2e       	mov	r13, r17
    1a8c:	24 ff       	sbrs	r18, 4
    1a8e:	0d c0       	rjmp	.+26     	; 0x1aaa <vfprintf+0x620>
    1a90:	fe 01       	movw	r30, r28
    1a92:	ec 0d       	add	r30, r12
    1a94:	f1 1d       	adc	r31, r1
    1a96:	80 81       	ld	r24, Z
    1a98:	80 33       	cpi	r24, 0x30	; 48
    1a9a:	11 f4       	brne	.+4      	; 0x1aa0 <vfprintf+0x616>
    1a9c:	29 7e       	andi	r18, 0xE9	; 233
    1a9e:	09 c0       	rjmp	.+18     	; 0x1ab2 <vfprintf+0x628>
    1aa0:	22 ff       	sbrs	r18, 2
    1aa2:	06 c0       	rjmp	.+12     	; 0x1ab0 <vfprintf+0x626>
    1aa4:	d3 94       	inc	r13
    1aa6:	d3 94       	inc	r13
    1aa8:	04 c0       	rjmp	.+8      	; 0x1ab2 <vfprintf+0x628>
    1aaa:	82 2f       	mov	r24, r18
    1aac:	86 78       	andi	r24, 0x86	; 134
    1aae:	09 f0       	breq	.+2      	; 0x1ab2 <vfprintf+0x628>
    1ab0:	d3 94       	inc	r13
    1ab2:	23 fd       	sbrc	r18, 3
    1ab4:	12 c0       	rjmp	.+36     	; 0x1ada <vfprintf+0x650>
    1ab6:	20 ff       	sbrs	r18, 0
    1ab8:	06 c0       	rjmp	.+12     	; 0x1ac6 <vfprintf+0x63c>
    1aba:	1c 2d       	mov	r17, r12
    1abc:	d5 14       	cp	r13, r5
    1abe:	18 f4       	brcc	.+6      	; 0x1ac6 <vfprintf+0x63c>
    1ac0:	15 0d       	add	r17, r5
    1ac2:	1d 19       	sub	r17, r13
    1ac4:	d5 2c       	mov	r13, r5
    1ac6:	d5 14       	cp	r13, r5
    1ac8:	60 f4       	brcc	.+24     	; 0x1ae2 <vfprintf+0x658>
    1aca:	b7 01       	movw	r22, r14
    1acc:	80 e2       	ldi	r24, 0x20	; 32
    1ace:	90 e0       	ldi	r25, 0x00	; 0
    1ad0:	2b 8b       	std	Y+19, r18	; 0x13
    1ad2:	e3 d1       	rcall	.+966    	; 0x1e9a <fputc>
    1ad4:	d3 94       	inc	r13
    1ad6:	2b 89       	ldd	r18, Y+19	; 0x13
    1ad8:	f6 cf       	rjmp	.-20     	; 0x1ac6 <vfprintf+0x63c>
    1ada:	d5 14       	cp	r13, r5
    1adc:	10 f4       	brcc	.+4      	; 0x1ae2 <vfprintf+0x658>
    1ade:	5d 18       	sub	r5, r13
    1ae0:	01 c0       	rjmp	.+2      	; 0x1ae4 <vfprintf+0x65a>
    1ae2:	51 2c       	mov	r5, r1
    1ae4:	24 ff       	sbrs	r18, 4
    1ae6:	11 c0       	rjmp	.+34     	; 0x1b0a <vfprintf+0x680>
    1ae8:	b7 01       	movw	r22, r14
    1aea:	80 e3       	ldi	r24, 0x30	; 48
    1aec:	90 e0       	ldi	r25, 0x00	; 0
    1aee:	2b 8b       	std	Y+19, r18	; 0x13
    1af0:	d4 d1       	rcall	.+936    	; 0x1e9a <fputc>
    1af2:	2b 89       	ldd	r18, Y+19	; 0x13
    1af4:	22 ff       	sbrs	r18, 2
    1af6:	16 c0       	rjmp	.+44     	; 0x1b24 <vfprintf+0x69a>
    1af8:	21 ff       	sbrs	r18, 1
    1afa:	03 c0       	rjmp	.+6      	; 0x1b02 <vfprintf+0x678>
    1afc:	88 e5       	ldi	r24, 0x58	; 88
    1afe:	90 e0       	ldi	r25, 0x00	; 0
    1b00:	02 c0       	rjmp	.+4      	; 0x1b06 <vfprintf+0x67c>
    1b02:	88 e7       	ldi	r24, 0x78	; 120
    1b04:	90 e0       	ldi	r25, 0x00	; 0
    1b06:	b7 01       	movw	r22, r14
    1b08:	0c c0       	rjmp	.+24     	; 0x1b22 <vfprintf+0x698>
    1b0a:	82 2f       	mov	r24, r18
    1b0c:	86 78       	andi	r24, 0x86	; 134
    1b0e:	51 f0       	breq	.+20     	; 0x1b24 <vfprintf+0x69a>
    1b10:	21 fd       	sbrc	r18, 1
    1b12:	02 c0       	rjmp	.+4      	; 0x1b18 <vfprintf+0x68e>
    1b14:	80 e2       	ldi	r24, 0x20	; 32
    1b16:	01 c0       	rjmp	.+2      	; 0x1b1a <vfprintf+0x690>
    1b18:	8b e2       	ldi	r24, 0x2B	; 43
    1b1a:	27 fd       	sbrc	r18, 7
    1b1c:	8d e2       	ldi	r24, 0x2D	; 45
    1b1e:	b7 01       	movw	r22, r14
    1b20:	90 e0       	ldi	r25, 0x00	; 0
    1b22:	bb d1       	rcall	.+886    	; 0x1e9a <fputc>
    1b24:	c1 16       	cp	r12, r17
    1b26:	30 f4       	brcc	.+12     	; 0x1b34 <vfprintf+0x6aa>
    1b28:	b7 01       	movw	r22, r14
    1b2a:	80 e3       	ldi	r24, 0x30	; 48
    1b2c:	90 e0       	ldi	r25, 0x00	; 0
    1b2e:	b5 d1       	rcall	.+874    	; 0x1e9a <fputc>
    1b30:	11 50       	subi	r17, 0x01	; 1
    1b32:	f8 cf       	rjmp	.-16     	; 0x1b24 <vfprintf+0x69a>
    1b34:	ca 94       	dec	r12
    1b36:	f4 01       	movw	r30, r8
    1b38:	ec 0d       	add	r30, r12
    1b3a:	f1 1d       	adc	r31, r1
    1b3c:	80 81       	ld	r24, Z
    1b3e:	b7 01       	movw	r22, r14
    1b40:	90 e0       	ldi	r25, 0x00	; 0
    1b42:	ab d1       	rcall	.+854    	; 0x1e9a <fputc>
    1b44:	c1 10       	cpse	r12, r1
    1b46:	f6 cf       	rjmp	.-20     	; 0x1b34 <vfprintf+0x6aa>
    1b48:	55 20       	and	r5, r5
    1b4a:	09 f4       	brne	.+2      	; 0x1b4e <vfprintf+0x6c4>
    1b4c:	dd cc       	rjmp	.-1606   	; 0x1508 <vfprintf+0x7e>
    1b4e:	b7 01       	movw	r22, r14
    1b50:	80 e2       	ldi	r24, 0x20	; 32
    1b52:	90 e0       	ldi	r25, 0x00	; 0
    1b54:	a2 d1       	rcall	.+836    	; 0x1e9a <fputc>
    1b56:	5a 94       	dec	r5
    1b58:	f7 cf       	rjmp	.-18     	; 0x1b48 <vfprintf+0x6be>
    1b5a:	f7 01       	movw	r30, r14
    1b5c:	86 81       	ldd	r24, Z+6	; 0x06
    1b5e:	97 81       	ldd	r25, Z+7	; 0x07
    1b60:	02 c0       	rjmp	.+4      	; 0x1b66 <vfprintf+0x6dc>
    1b62:	8f ef       	ldi	r24, 0xFF	; 255
    1b64:	9f ef       	ldi	r25, 0xFF	; 255
    1b66:	63 96       	adiw	r28, 0x13	; 19
    1b68:	0f b6       	in	r0, 0x3f	; 63
    1b6a:	f8 94       	cli
    1b6c:	de bf       	out	0x3e, r29	; 62
    1b6e:	0f be       	out	0x3f, r0	; 63
    1b70:	cd bf       	out	0x3d, r28	; 61
    1b72:	df 91       	pop	r29
    1b74:	cf 91       	pop	r28
    1b76:	1f 91       	pop	r17
    1b78:	0f 91       	pop	r16
    1b7a:	ff 90       	pop	r15
    1b7c:	ef 90       	pop	r14
    1b7e:	df 90       	pop	r13
    1b80:	cf 90       	pop	r12
    1b82:	bf 90       	pop	r11
    1b84:	af 90       	pop	r10
    1b86:	9f 90       	pop	r9
    1b88:	8f 90       	pop	r8
    1b8a:	7f 90       	pop	r7
    1b8c:	6f 90       	pop	r6
    1b8e:	5f 90       	pop	r5
    1b90:	4f 90       	pop	r4
    1b92:	3f 90       	pop	r3
    1b94:	2f 90       	pop	r2
    1b96:	08 95       	ret

00001b98 <__udivmodhi4>:
    1b98:	aa 1b       	sub	r26, r26
    1b9a:	bb 1b       	sub	r27, r27
    1b9c:	51 e1       	ldi	r21, 0x11	; 17
    1b9e:	07 c0       	rjmp	.+14     	; 0x1bae <__udivmodhi4_ep>

00001ba0 <__udivmodhi4_loop>:
    1ba0:	aa 1f       	adc	r26, r26
    1ba2:	bb 1f       	adc	r27, r27
    1ba4:	a6 17       	cp	r26, r22
    1ba6:	b7 07       	cpc	r27, r23
    1ba8:	10 f0       	brcs	.+4      	; 0x1bae <__udivmodhi4_ep>
    1baa:	a6 1b       	sub	r26, r22
    1bac:	b7 0b       	sbc	r27, r23

00001bae <__udivmodhi4_ep>:
    1bae:	88 1f       	adc	r24, r24
    1bb0:	99 1f       	adc	r25, r25
    1bb2:	5a 95       	dec	r21
    1bb4:	a9 f7       	brne	.-22     	; 0x1ba0 <__udivmodhi4_loop>
    1bb6:	80 95       	com	r24
    1bb8:	90 95       	com	r25
    1bba:	bc 01       	movw	r22, r24
    1bbc:	cd 01       	movw	r24, r26
    1bbe:	08 95       	ret

00001bc0 <__divmodhi4>:
    1bc0:	97 fb       	bst	r25, 7
    1bc2:	07 2e       	mov	r0, r23
    1bc4:	16 f4       	brtc	.+4      	; 0x1bca <__divmodhi4+0xa>
    1bc6:	00 94       	com	r0
    1bc8:	06 d0       	rcall	.+12     	; 0x1bd6 <__divmodhi4_neg1>
    1bca:	77 fd       	sbrc	r23, 7
    1bcc:	08 d0       	rcall	.+16     	; 0x1bde <__divmodhi4_neg2>
    1bce:	e4 df       	rcall	.-56     	; 0x1b98 <__udivmodhi4>
    1bd0:	07 fc       	sbrc	r0, 7
    1bd2:	05 d0       	rcall	.+10     	; 0x1bde <__divmodhi4_neg2>
    1bd4:	3e f4       	brtc	.+14     	; 0x1be4 <__divmodhi4_exit>

00001bd6 <__divmodhi4_neg1>:
    1bd6:	90 95       	com	r25
    1bd8:	81 95       	neg	r24
    1bda:	9f 4f       	sbci	r25, 0xFF	; 255
    1bdc:	08 95       	ret

00001bde <__divmodhi4_neg2>:
    1bde:	70 95       	com	r23
    1be0:	61 95       	neg	r22
    1be2:	7f 4f       	sbci	r23, 0xFF	; 255

00001be4 <__divmodhi4_exit>:
    1be4:	08 95       	ret

00001be6 <__udivmodsi4>:
    1be6:	a1 e2       	ldi	r26, 0x21	; 33
    1be8:	1a 2e       	mov	r1, r26
    1bea:	aa 1b       	sub	r26, r26
    1bec:	bb 1b       	sub	r27, r27
    1bee:	fd 01       	movw	r30, r26
    1bf0:	0d c0       	rjmp	.+26     	; 0x1c0c <__udivmodsi4_ep>

00001bf2 <__udivmodsi4_loop>:
    1bf2:	aa 1f       	adc	r26, r26
    1bf4:	bb 1f       	adc	r27, r27
    1bf6:	ee 1f       	adc	r30, r30
    1bf8:	ff 1f       	adc	r31, r31
    1bfa:	a2 17       	cp	r26, r18
    1bfc:	b3 07       	cpc	r27, r19
    1bfe:	e4 07       	cpc	r30, r20
    1c00:	f5 07       	cpc	r31, r21
    1c02:	20 f0       	brcs	.+8      	; 0x1c0c <__udivmodsi4_ep>
    1c04:	a2 1b       	sub	r26, r18
    1c06:	b3 0b       	sbc	r27, r19
    1c08:	e4 0b       	sbc	r30, r20
    1c0a:	f5 0b       	sbc	r31, r21

00001c0c <__udivmodsi4_ep>:
    1c0c:	66 1f       	adc	r22, r22
    1c0e:	77 1f       	adc	r23, r23
    1c10:	88 1f       	adc	r24, r24
    1c12:	99 1f       	adc	r25, r25
    1c14:	1a 94       	dec	r1
    1c16:	69 f7       	brne	.-38     	; 0x1bf2 <__udivmodsi4_loop>
    1c18:	60 95       	com	r22
    1c1a:	70 95       	com	r23
    1c1c:	80 95       	com	r24
    1c1e:	90 95       	com	r25
    1c20:	9b 01       	movw	r18, r22
    1c22:	ac 01       	movw	r20, r24
    1c24:	bd 01       	movw	r22, r26
    1c26:	cf 01       	movw	r24, r30
    1c28:	08 95       	ret

00001c2a <__ftoa_engine>:
    1c2a:	28 30       	cpi	r18, 0x08	; 8
    1c2c:	08 f0       	brcs	.+2      	; 0x1c30 <__ftoa_engine+0x6>
    1c2e:	27 e0       	ldi	r18, 0x07	; 7
    1c30:	33 27       	eor	r19, r19
    1c32:	da 01       	movw	r26, r20
    1c34:	99 0f       	add	r25, r25
    1c36:	31 1d       	adc	r19, r1
    1c38:	87 fd       	sbrc	r24, 7
    1c3a:	91 60       	ori	r25, 0x01	; 1
    1c3c:	00 96       	adiw	r24, 0x00	; 0
    1c3e:	61 05       	cpc	r22, r1
    1c40:	71 05       	cpc	r23, r1
    1c42:	39 f4       	brne	.+14     	; 0x1c52 <__ftoa_engine+0x28>
    1c44:	32 60       	ori	r19, 0x02	; 2
    1c46:	2e 5f       	subi	r18, 0xFE	; 254
    1c48:	3d 93       	st	X+, r19
    1c4a:	30 e3       	ldi	r19, 0x30	; 48
    1c4c:	2a 95       	dec	r18
    1c4e:	e1 f7       	brne	.-8      	; 0x1c48 <__ftoa_engine+0x1e>
    1c50:	08 95       	ret
    1c52:	9f 3f       	cpi	r25, 0xFF	; 255
    1c54:	30 f0       	brcs	.+12     	; 0x1c62 <__ftoa_engine+0x38>
    1c56:	80 38       	cpi	r24, 0x80	; 128
    1c58:	71 05       	cpc	r23, r1
    1c5a:	61 05       	cpc	r22, r1
    1c5c:	09 f0       	breq	.+2      	; 0x1c60 <__ftoa_engine+0x36>
    1c5e:	3c 5f       	subi	r19, 0xFC	; 252
    1c60:	3c 5f       	subi	r19, 0xFC	; 252
    1c62:	3d 93       	st	X+, r19
    1c64:	91 30       	cpi	r25, 0x01	; 1
    1c66:	08 f0       	brcs	.+2      	; 0x1c6a <__ftoa_engine+0x40>
    1c68:	80 68       	ori	r24, 0x80	; 128
    1c6a:	91 1d       	adc	r25, r1
    1c6c:	df 93       	push	r29
    1c6e:	cf 93       	push	r28
    1c70:	1f 93       	push	r17
    1c72:	0f 93       	push	r16
    1c74:	ff 92       	push	r15
    1c76:	ef 92       	push	r14
    1c78:	19 2f       	mov	r17, r25
    1c7a:	98 7f       	andi	r25, 0xF8	; 248
    1c7c:	96 95       	lsr	r25
    1c7e:	e9 2f       	mov	r30, r25
    1c80:	96 95       	lsr	r25
    1c82:	96 95       	lsr	r25
    1c84:	e9 0f       	add	r30, r25
    1c86:	ff 27       	eor	r31, r31
    1c88:	ea 5b       	subi	r30, 0xBA	; 186
    1c8a:	fe 4f       	sbci	r31, 0xFE	; 254
    1c8c:	99 27       	eor	r25, r25
    1c8e:	33 27       	eor	r19, r19
    1c90:	ee 24       	eor	r14, r14
    1c92:	ff 24       	eor	r15, r15
    1c94:	a7 01       	movw	r20, r14
    1c96:	e7 01       	movw	r28, r14
    1c98:	05 90       	lpm	r0, Z+
    1c9a:	08 94       	sec
    1c9c:	07 94       	ror	r0
    1c9e:	28 f4       	brcc	.+10     	; 0x1caa <__ftoa_engine+0x80>
    1ca0:	36 0f       	add	r19, r22
    1ca2:	e7 1e       	adc	r14, r23
    1ca4:	f8 1e       	adc	r15, r24
    1ca6:	49 1f       	adc	r20, r25
    1ca8:	51 1d       	adc	r21, r1
    1caa:	66 0f       	add	r22, r22
    1cac:	77 1f       	adc	r23, r23
    1cae:	88 1f       	adc	r24, r24
    1cb0:	99 1f       	adc	r25, r25
    1cb2:	06 94       	lsr	r0
    1cb4:	a1 f7       	brne	.-24     	; 0x1c9e <__ftoa_engine+0x74>
    1cb6:	05 90       	lpm	r0, Z+
    1cb8:	07 94       	ror	r0
    1cba:	28 f4       	brcc	.+10     	; 0x1cc6 <__ftoa_engine+0x9c>
    1cbc:	e7 0e       	add	r14, r23
    1cbe:	f8 1e       	adc	r15, r24
    1cc0:	49 1f       	adc	r20, r25
    1cc2:	56 1f       	adc	r21, r22
    1cc4:	c1 1d       	adc	r28, r1
    1cc6:	77 0f       	add	r23, r23
    1cc8:	88 1f       	adc	r24, r24
    1cca:	99 1f       	adc	r25, r25
    1ccc:	66 1f       	adc	r22, r22
    1cce:	06 94       	lsr	r0
    1cd0:	a1 f7       	brne	.-24     	; 0x1cba <__ftoa_engine+0x90>
    1cd2:	05 90       	lpm	r0, Z+
    1cd4:	07 94       	ror	r0
    1cd6:	28 f4       	brcc	.+10     	; 0x1ce2 <__ftoa_engine+0xb8>
    1cd8:	f8 0e       	add	r15, r24
    1cda:	49 1f       	adc	r20, r25
    1cdc:	56 1f       	adc	r21, r22
    1cde:	c7 1f       	adc	r28, r23
    1ce0:	d1 1d       	adc	r29, r1
    1ce2:	88 0f       	add	r24, r24
    1ce4:	99 1f       	adc	r25, r25
    1ce6:	66 1f       	adc	r22, r22
    1ce8:	77 1f       	adc	r23, r23
    1cea:	06 94       	lsr	r0
    1cec:	a1 f7       	brne	.-24     	; 0x1cd6 <__ftoa_engine+0xac>
    1cee:	05 90       	lpm	r0, Z+
    1cf0:	07 94       	ror	r0
    1cf2:	20 f4       	brcc	.+8      	; 0x1cfc <__ftoa_engine+0xd2>
    1cf4:	49 0f       	add	r20, r25
    1cf6:	56 1f       	adc	r21, r22
    1cf8:	c7 1f       	adc	r28, r23
    1cfa:	d8 1f       	adc	r29, r24
    1cfc:	99 0f       	add	r25, r25
    1cfe:	66 1f       	adc	r22, r22
    1d00:	77 1f       	adc	r23, r23
    1d02:	88 1f       	adc	r24, r24
    1d04:	06 94       	lsr	r0
    1d06:	a9 f7       	brne	.-22     	; 0x1cf2 <__ftoa_engine+0xc8>
    1d08:	84 91       	lpm	r24, Z
    1d0a:	10 95       	com	r17
    1d0c:	17 70       	andi	r17, 0x07	; 7
    1d0e:	41 f0       	breq	.+16     	; 0x1d20 <__ftoa_engine+0xf6>
    1d10:	d6 95       	lsr	r29
    1d12:	c7 95       	ror	r28
    1d14:	57 95       	ror	r21
    1d16:	47 95       	ror	r20
    1d18:	f7 94       	ror	r15
    1d1a:	e7 94       	ror	r14
    1d1c:	1a 95       	dec	r17
    1d1e:	c1 f7       	brne	.-16     	; 0x1d10 <__ftoa_engine+0xe6>
    1d20:	ec ee       	ldi	r30, 0xEC	; 236
    1d22:	f0 e0       	ldi	r31, 0x00	; 0
    1d24:	68 94       	set
    1d26:	15 90       	lpm	r1, Z+
    1d28:	15 91       	lpm	r17, Z+
    1d2a:	35 91       	lpm	r19, Z+
    1d2c:	65 91       	lpm	r22, Z+
    1d2e:	95 91       	lpm	r25, Z+
    1d30:	05 90       	lpm	r0, Z+
    1d32:	7f e2       	ldi	r23, 0x2F	; 47
    1d34:	73 95       	inc	r23
    1d36:	e1 18       	sub	r14, r1
    1d38:	f1 0a       	sbc	r15, r17
    1d3a:	43 0b       	sbc	r20, r19
    1d3c:	56 0b       	sbc	r21, r22
    1d3e:	c9 0b       	sbc	r28, r25
    1d40:	d0 09       	sbc	r29, r0
    1d42:	c0 f7       	brcc	.-16     	; 0x1d34 <__ftoa_engine+0x10a>
    1d44:	e1 0c       	add	r14, r1
    1d46:	f1 1e       	adc	r15, r17
    1d48:	43 1f       	adc	r20, r19
    1d4a:	56 1f       	adc	r21, r22
    1d4c:	c9 1f       	adc	r28, r25
    1d4e:	d0 1d       	adc	r29, r0
    1d50:	7e f4       	brtc	.+30     	; 0x1d70 <__ftoa_engine+0x146>
    1d52:	70 33       	cpi	r23, 0x30	; 48
    1d54:	11 f4       	brne	.+4      	; 0x1d5a <__ftoa_engine+0x130>
    1d56:	8a 95       	dec	r24
    1d58:	e6 cf       	rjmp	.-52     	; 0x1d26 <__ftoa_engine+0xfc>
    1d5a:	e8 94       	clt
    1d5c:	01 50       	subi	r16, 0x01	; 1
    1d5e:	30 f0       	brcs	.+12     	; 0x1d6c <__ftoa_engine+0x142>
    1d60:	08 0f       	add	r16, r24
    1d62:	0a f4       	brpl	.+2      	; 0x1d66 <__ftoa_engine+0x13c>
    1d64:	00 27       	eor	r16, r16
    1d66:	02 17       	cp	r16, r18
    1d68:	08 f4       	brcc	.+2      	; 0x1d6c <__ftoa_engine+0x142>
    1d6a:	20 2f       	mov	r18, r16
    1d6c:	23 95       	inc	r18
    1d6e:	02 2f       	mov	r16, r18
    1d70:	7a 33       	cpi	r23, 0x3A	; 58
    1d72:	28 f0       	brcs	.+10     	; 0x1d7e <__ftoa_engine+0x154>
    1d74:	79 e3       	ldi	r23, 0x39	; 57
    1d76:	7d 93       	st	X+, r23
    1d78:	2a 95       	dec	r18
    1d7a:	e9 f7       	brne	.-6      	; 0x1d76 <__ftoa_engine+0x14c>
    1d7c:	10 c0       	rjmp	.+32     	; 0x1d9e <__ftoa_engine+0x174>
    1d7e:	7d 93       	st	X+, r23
    1d80:	2a 95       	dec	r18
    1d82:	89 f6       	brne	.-94     	; 0x1d26 <__ftoa_engine+0xfc>
    1d84:	06 94       	lsr	r0
    1d86:	97 95       	ror	r25
    1d88:	67 95       	ror	r22
    1d8a:	37 95       	ror	r19
    1d8c:	17 95       	ror	r17
    1d8e:	17 94       	ror	r1
    1d90:	e1 18       	sub	r14, r1
    1d92:	f1 0a       	sbc	r15, r17
    1d94:	43 0b       	sbc	r20, r19
    1d96:	56 0b       	sbc	r21, r22
    1d98:	c9 0b       	sbc	r28, r25
    1d9a:	d0 09       	sbc	r29, r0
    1d9c:	98 f0       	brcs	.+38     	; 0x1dc4 <__ftoa_engine+0x19a>
    1d9e:	23 95       	inc	r18
    1da0:	7e 91       	ld	r23, -X
    1da2:	73 95       	inc	r23
    1da4:	7a 33       	cpi	r23, 0x3A	; 58
    1da6:	08 f0       	brcs	.+2      	; 0x1daa <__ftoa_engine+0x180>
    1da8:	70 e3       	ldi	r23, 0x30	; 48
    1daa:	7c 93       	st	X, r23
    1dac:	20 13       	cpse	r18, r16
    1dae:	b8 f7       	brcc	.-18     	; 0x1d9e <__ftoa_engine+0x174>
    1db0:	7e 91       	ld	r23, -X
    1db2:	70 61       	ori	r23, 0x10	; 16
    1db4:	7d 93       	st	X+, r23
    1db6:	30 f0       	brcs	.+12     	; 0x1dc4 <__ftoa_engine+0x19a>
    1db8:	83 95       	inc	r24
    1dba:	71 e3       	ldi	r23, 0x31	; 49
    1dbc:	7d 93       	st	X+, r23
    1dbe:	70 e3       	ldi	r23, 0x30	; 48
    1dc0:	2a 95       	dec	r18
    1dc2:	e1 f7       	brne	.-8      	; 0x1dbc <__ftoa_engine+0x192>
    1dc4:	11 24       	eor	r1, r1
    1dc6:	ef 90       	pop	r14
    1dc8:	ff 90       	pop	r15
    1dca:	0f 91       	pop	r16
    1dcc:	1f 91       	pop	r17
    1dce:	cf 91       	pop	r28
    1dd0:	df 91       	pop	r29
    1dd2:	99 27       	eor	r25, r25
    1dd4:	87 fd       	sbrc	r24, 7
    1dd6:	90 95       	com	r25
    1dd8:	08 95       	ret

00001dda <strnlen_P>:
    1dda:	fc 01       	movw	r30, r24
    1ddc:	05 90       	lpm	r0, Z+
    1dde:	61 50       	subi	r22, 0x01	; 1
    1de0:	70 40       	sbci	r23, 0x00	; 0
    1de2:	01 10       	cpse	r0, r1
    1de4:	d8 f7       	brcc	.-10     	; 0x1ddc <strnlen_P+0x2>
    1de6:	80 95       	com	r24
    1de8:	90 95       	com	r25
    1dea:	8e 0f       	add	r24, r30
    1dec:	9f 1f       	adc	r25, r31
    1dee:	08 95       	ret

00001df0 <strnlen>:
    1df0:	fc 01       	movw	r30, r24
    1df2:	61 50       	subi	r22, 0x01	; 1
    1df4:	70 40       	sbci	r23, 0x00	; 0
    1df6:	01 90       	ld	r0, Z+
    1df8:	01 10       	cpse	r0, r1
    1dfa:	d8 f7       	brcc	.-10     	; 0x1df2 <strnlen+0x2>
    1dfc:	80 95       	com	r24
    1dfe:	90 95       	com	r25
    1e00:	8e 0f       	add	r24, r30
    1e02:	9f 1f       	adc	r25, r31
    1e04:	08 95       	ret

00001e06 <fdevopen>:
    1e06:	0f 93       	push	r16
    1e08:	1f 93       	push	r17
    1e0a:	cf 93       	push	r28
    1e0c:	df 93       	push	r29
    1e0e:	ec 01       	movw	r28, r24
    1e10:	8b 01       	movw	r16, r22
    1e12:	00 97       	sbiw	r24, 0x00	; 0
    1e14:	31 f4       	brne	.+12     	; 0x1e22 <fdevopen+0x1c>
    1e16:	61 15       	cp	r22, r1
    1e18:	71 05       	cpc	r23, r1
    1e1a:	19 f4       	brne	.+6      	; 0x1e22 <fdevopen+0x1c>
    1e1c:	80 e0       	ldi	r24, 0x00	; 0
    1e1e:	90 e0       	ldi	r25, 0x00	; 0
    1e20:	37 c0       	rjmp	.+110    	; 0x1e90 <fdevopen+0x8a>
    1e22:	6e e0       	ldi	r22, 0x0E	; 14
    1e24:	70 e0       	ldi	r23, 0x00	; 0
    1e26:	81 e0       	ldi	r24, 0x01	; 1
    1e28:	90 e0       	ldi	r25, 0x00	; 0
    1e2a:	05 d1       	rcall	.+522    	; 0x2036 <calloc>
    1e2c:	fc 01       	movw	r30, r24
    1e2e:	00 97       	sbiw	r24, 0x00	; 0
    1e30:	a9 f3       	breq	.-22     	; 0x1e1c <fdevopen+0x16>
    1e32:	80 e8       	ldi	r24, 0x80	; 128
    1e34:	83 83       	std	Z+3, r24	; 0x03
    1e36:	01 15       	cp	r16, r1
    1e38:	11 05       	cpc	r17, r1
    1e3a:	71 f0       	breq	.+28     	; 0x1e58 <fdevopen+0x52>
    1e3c:	13 87       	std	Z+11, r17	; 0x0b
    1e3e:	02 87       	std	Z+10, r16	; 0x0a
    1e40:	81 e8       	ldi	r24, 0x81	; 129
    1e42:	83 83       	std	Z+3, r24	; 0x03
    1e44:	80 91 f9 02 	lds	r24, 0x02F9
    1e48:	90 91 fa 02 	lds	r25, 0x02FA
    1e4c:	89 2b       	or	r24, r25
    1e4e:	21 f4       	brne	.+8      	; 0x1e58 <fdevopen+0x52>
    1e50:	f0 93 fa 02 	sts	0x02FA, r31
    1e54:	e0 93 f9 02 	sts	0x02F9, r30
    1e58:	20 97       	sbiw	r28, 0x00	; 0
    1e5a:	c9 f0       	breq	.+50     	; 0x1e8e <fdevopen+0x88>
    1e5c:	d1 87       	std	Z+9, r29	; 0x09
    1e5e:	c0 87       	std	Z+8, r28	; 0x08
    1e60:	83 81       	ldd	r24, Z+3	; 0x03
    1e62:	82 60       	ori	r24, 0x02	; 2
    1e64:	83 83       	std	Z+3, r24	; 0x03
    1e66:	80 91 fb 02 	lds	r24, 0x02FB
    1e6a:	90 91 fc 02 	lds	r25, 0x02FC
    1e6e:	89 2b       	or	r24, r25
    1e70:	71 f4       	brne	.+28     	; 0x1e8e <fdevopen+0x88>
    1e72:	f0 93 fc 02 	sts	0x02FC, r31
    1e76:	e0 93 fb 02 	sts	0x02FB, r30
    1e7a:	80 91 fd 02 	lds	r24, 0x02FD
    1e7e:	90 91 fe 02 	lds	r25, 0x02FE
    1e82:	89 2b       	or	r24, r25
    1e84:	21 f4       	brne	.+8      	; 0x1e8e <fdevopen+0x88>
    1e86:	f0 93 fe 02 	sts	0x02FE, r31
    1e8a:	e0 93 fd 02 	sts	0x02FD, r30
    1e8e:	cf 01       	movw	r24, r30
    1e90:	df 91       	pop	r29
    1e92:	cf 91       	pop	r28
    1e94:	1f 91       	pop	r17
    1e96:	0f 91       	pop	r16
    1e98:	08 95       	ret

00001e9a <fputc>:
    1e9a:	0f 93       	push	r16
    1e9c:	1f 93       	push	r17
    1e9e:	cf 93       	push	r28
    1ea0:	df 93       	push	r29
    1ea2:	18 2f       	mov	r17, r24
    1ea4:	09 2f       	mov	r16, r25
    1ea6:	eb 01       	movw	r28, r22
    1ea8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eaa:	81 fd       	sbrc	r24, 1
    1eac:	03 c0       	rjmp	.+6      	; 0x1eb4 <fputc+0x1a>
    1eae:	8f ef       	ldi	r24, 0xFF	; 255
    1eb0:	9f ef       	ldi	r25, 0xFF	; 255
    1eb2:	20 c0       	rjmp	.+64     	; 0x1ef4 <fputc+0x5a>
    1eb4:	82 ff       	sbrs	r24, 2
    1eb6:	10 c0       	rjmp	.+32     	; 0x1ed8 <fputc+0x3e>
    1eb8:	4e 81       	ldd	r20, Y+6	; 0x06
    1eba:	5f 81       	ldd	r21, Y+7	; 0x07
    1ebc:	2c 81       	ldd	r18, Y+4	; 0x04
    1ebe:	3d 81       	ldd	r19, Y+5	; 0x05
    1ec0:	42 17       	cp	r20, r18
    1ec2:	53 07       	cpc	r21, r19
    1ec4:	7c f4       	brge	.+30     	; 0x1ee4 <fputc+0x4a>
    1ec6:	e8 81       	ld	r30, Y
    1ec8:	f9 81       	ldd	r31, Y+1	; 0x01
    1eca:	9f 01       	movw	r18, r30
    1ecc:	2f 5f       	subi	r18, 0xFF	; 255
    1ece:	3f 4f       	sbci	r19, 0xFF	; 255
    1ed0:	39 83       	std	Y+1, r19	; 0x01
    1ed2:	28 83       	st	Y, r18
    1ed4:	10 83       	st	Z, r17
    1ed6:	06 c0       	rjmp	.+12     	; 0x1ee4 <fputc+0x4a>
    1ed8:	e8 85       	ldd	r30, Y+8	; 0x08
    1eda:	f9 85       	ldd	r31, Y+9	; 0x09
    1edc:	81 2f       	mov	r24, r17
    1ede:	19 95       	eicall
    1ee0:	89 2b       	or	r24, r25
    1ee2:	29 f7       	brne	.-54     	; 0x1eae <fputc+0x14>
    1ee4:	2e 81       	ldd	r18, Y+6	; 0x06
    1ee6:	3f 81       	ldd	r19, Y+7	; 0x07
    1ee8:	2f 5f       	subi	r18, 0xFF	; 255
    1eea:	3f 4f       	sbci	r19, 0xFF	; 255
    1eec:	3f 83       	std	Y+7, r19	; 0x07
    1eee:	2e 83       	std	Y+6, r18	; 0x06
    1ef0:	81 2f       	mov	r24, r17
    1ef2:	90 2f       	mov	r25, r16
    1ef4:	df 91       	pop	r29
    1ef6:	cf 91       	pop	r28
    1ef8:	1f 91       	pop	r17
    1efa:	0f 91       	pop	r16
    1efc:	08 95       	ret

00001efe <printf>:
    1efe:	cf 93       	push	r28
    1f00:	df 93       	push	r29
    1f02:	cd b7       	in	r28, 0x3d	; 61
    1f04:	de b7       	in	r29, 0x3e	; 62
    1f06:	fe 01       	movw	r30, r28
    1f08:	36 96       	adiw	r30, 0x06	; 6
    1f0a:	61 91       	ld	r22, Z+
    1f0c:	71 91       	ld	r23, Z+
    1f0e:	af 01       	movw	r20, r30
    1f10:	80 91 fb 02 	lds	r24, 0x02FB
    1f14:	90 91 fc 02 	lds	r25, 0x02FC
    1f18:	b8 da       	rcall	.-2704   	; 0x148a <vfprintf>
    1f1a:	df 91       	pop	r29
    1f1c:	cf 91       	pop	r28
    1f1e:	08 95       	ret

00001f20 <puts>:
    1f20:	0f 93       	push	r16
    1f22:	1f 93       	push	r17
    1f24:	cf 93       	push	r28
    1f26:	df 93       	push	r29
    1f28:	e0 91 fb 02 	lds	r30, 0x02FB
    1f2c:	f0 91 fc 02 	lds	r31, 0x02FC
    1f30:	23 81       	ldd	r18, Z+3	; 0x03
    1f32:	21 ff       	sbrs	r18, 1
    1f34:	1b c0       	rjmp	.+54     	; 0x1f6c <puts+0x4c>
    1f36:	ec 01       	movw	r28, r24
    1f38:	00 e0       	ldi	r16, 0x00	; 0
    1f3a:	10 e0       	ldi	r17, 0x00	; 0
    1f3c:	89 91       	ld	r24, Y+
    1f3e:	60 91 fb 02 	lds	r22, 0x02FB
    1f42:	70 91 fc 02 	lds	r23, 0x02FC
    1f46:	db 01       	movw	r26, r22
    1f48:	18 96       	adiw	r26, 0x08	; 8
    1f4a:	ed 91       	ld	r30, X+
    1f4c:	fc 91       	ld	r31, X
    1f4e:	19 97       	sbiw	r26, 0x09	; 9
    1f50:	88 23       	and	r24, r24
    1f52:	31 f0       	breq	.+12     	; 0x1f60 <puts+0x40>
    1f54:	19 95       	eicall
    1f56:	89 2b       	or	r24, r25
    1f58:	89 f3       	breq	.-30     	; 0x1f3c <puts+0x1c>
    1f5a:	0f ef       	ldi	r16, 0xFF	; 255
    1f5c:	1f ef       	ldi	r17, 0xFF	; 255
    1f5e:	ee cf       	rjmp	.-36     	; 0x1f3c <puts+0x1c>
    1f60:	8a e0       	ldi	r24, 0x0A	; 10
    1f62:	19 95       	eicall
    1f64:	89 2b       	or	r24, r25
    1f66:	11 f4       	brne	.+4      	; 0x1f6c <puts+0x4c>
    1f68:	c8 01       	movw	r24, r16
    1f6a:	02 c0       	rjmp	.+4      	; 0x1f70 <puts+0x50>
    1f6c:	8f ef       	ldi	r24, 0xFF	; 255
    1f6e:	9f ef       	ldi	r25, 0xFF	; 255
    1f70:	df 91       	pop	r29
    1f72:	cf 91       	pop	r28
    1f74:	1f 91       	pop	r17
    1f76:	0f 91       	pop	r16
    1f78:	08 95       	ret

00001f7a <__ultoa_invert>:
    1f7a:	fa 01       	movw	r30, r20
    1f7c:	aa 27       	eor	r26, r26
    1f7e:	28 30       	cpi	r18, 0x08	; 8
    1f80:	51 f1       	breq	.+84     	; 0x1fd6 <__ultoa_invert+0x5c>
    1f82:	20 31       	cpi	r18, 0x10	; 16
    1f84:	81 f1       	breq	.+96     	; 0x1fe6 <__ultoa_invert+0x6c>
    1f86:	e8 94       	clt
    1f88:	6f 93       	push	r22
    1f8a:	6e 7f       	andi	r22, 0xFE	; 254
    1f8c:	6e 5f       	subi	r22, 0xFE	; 254
    1f8e:	7f 4f       	sbci	r23, 0xFF	; 255
    1f90:	8f 4f       	sbci	r24, 0xFF	; 255
    1f92:	9f 4f       	sbci	r25, 0xFF	; 255
    1f94:	af 4f       	sbci	r26, 0xFF	; 255
    1f96:	b1 e0       	ldi	r27, 0x01	; 1
    1f98:	3e d0       	rcall	.+124    	; 0x2016 <__ultoa_invert+0x9c>
    1f9a:	b4 e0       	ldi	r27, 0x04	; 4
    1f9c:	3c d0       	rcall	.+120    	; 0x2016 <__ultoa_invert+0x9c>
    1f9e:	67 0f       	add	r22, r23
    1fa0:	78 1f       	adc	r23, r24
    1fa2:	89 1f       	adc	r24, r25
    1fa4:	9a 1f       	adc	r25, r26
    1fa6:	a1 1d       	adc	r26, r1
    1fa8:	68 0f       	add	r22, r24
    1faa:	79 1f       	adc	r23, r25
    1fac:	8a 1f       	adc	r24, r26
    1fae:	91 1d       	adc	r25, r1
    1fb0:	a1 1d       	adc	r26, r1
    1fb2:	6a 0f       	add	r22, r26
    1fb4:	71 1d       	adc	r23, r1
    1fb6:	81 1d       	adc	r24, r1
    1fb8:	91 1d       	adc	r25, r1
    1fba:	a1 1d       	adc	r26, r1
    1fbc:	20 d0       	rcall	.+64     	; 0x1ffe <__ultoa_invert+0x84>
    1fbe:	09 f4       	brne	.+2      	; 0x1fc2 <__ultoa_invert+0x48>
    1fc0:	68 94       	set
    1fc2:	3f 91       	pop	r19
    1fc4:	2a e0       	ldi	r18, 0x0A	; 10
    1fc6:	26 9f       	mul	r18, r22
    1fc8:	11 24       	eor	r1, r1
    1fca:	30 19       	sub	r19, r0
    1fcc:	30 5d       	subi	r19, 0xD0	; 208
    1fce:	31 93       	st	Z+, r19
    1fd0:	de f6       	brtc	.-74     	; 0x1f88 <__ultoa_invert+0xe>
    1fd2:	cf 01       	movw	r24, r30
    1fd4:	08 95       	ret
    1fd6:	46 2f       	mov	r20, r22
    1fd8:	47 70       	andi	r20, 0x07	; 7
    1fda:	40 5d       	subi	r20, 0xD0	; 208
    1fdc:	41 93       	st	Z+, r20
    1fde:	b3 e0       	ldi	r27, 0x03	; 3
    1fe0:	0f d0       	rcall	.+30     	; 0x2000 <__ultoa_invert+0x86>
    1fe2:	c9 f7       	brne	.-14     	; 0x1fd6 <__ultoa_invert+0x5c>
    1fe4:	f6 cf       	rjmp	.-20     	; 0x1fd2 <__ultoa_invert+0x58>
    1fe6:	46 2f       	mov	r20, r22
    1fe8:	4f 70       	andi	r20, 0x0F	; 15
    1fea:	40 5d       	subi	r20, 0xD0	; 208
    1fec:	4a 33       	cpi	r20, 0x3A	; 58
    1fee:	18 f0       	brcs	.+6      	; 0x1ff6 <__ultoa_invert+0x7c>
    1ff0:	49 5d       	subi	r20, 0xD9	; 217
    1ff2:	31 fd       	sbrc	r19, 1
    1ff4:	40 52       	subi	r20, 0x20	; 32
    1ff6:	41 93       	st	Z+, r20
    1ff8:	02 d0       	rcall	.+4      	; 0x1ffe <__ultoa_invert+0x84>
    1ffa:	a9 f7       	brne	.-22     	; 0x1fe6 <__ultoa_invert+0x6c>
    1ffc:	ea cf       	rjmp	.-44     	; 0x1fd2 <__ultoa_invert+0x58>
    1ffe:	b4 e0       	ldi	r27, 0x04	; 4
    2000:	a6 95       	lsr	r26
    2002:	97 95       	ror	r25
    2004:	87 95       	ror	r24
    2006:	77 95       	ror	r23
    2008:	67 95       	ror	r22
    200a:	ba 95       	dec	r27
    200c:	c9 f7       	brne	.-14     	; 0x2000 <__ultoa_invert+0x86>
    200e:	00 97       	sbiw	r24, 0x00	; 0
    2010:	61 05       	cpc	r22, r1
    2012:	71 05       	cpc	r23, r1
    2014:	08 95       	ret
    2016:	9b 01       	movw	r18, r22
    2018:	ac 01       	movw	r20, r24
    201a:	0a 2e       	mov	r0, r26
    201c:	06 94       	lsr	r0
    201e:	57 95       	ror	r21
    2020:	47 95       	ror	r20
    2022:	37 95       	ror	r19
    2024:	27 95       	ror	r18
    2026:	ba 95       	dec	r27
    2028:	c9 f7       	brne	.-14     	; 0x201c <__ultoa_invert+0xa2>
    202a:	62 0f       	add	r22, r18
    202c:	73 1f       	adc	r23, r19
    202e:	84 1f       	adc	r24, r20
    2030:	95 1f       	adc	r25, r21
    2032:	a0 1d       	adc	r26, r0
    2034:	08 95       	ret

00002036 <calloc>:
    2036:	0f 93       	push	r16
    2038:	1f 93       	push	r17
    203a:	cf 93       	push	r28
    203c:	df 93       	push	r29
    203e:	86 9f       	mul	r24, r22
    2040:	80 01       	movw	r16, r0
    2042:	87 9f       	mul	r24, r23
    2044:	10 0d       	add	r17, r0
    2046:	96 9f       	mul	r25, r22
    2048:	10 0d       	add	r17, r0
    204a:	11 24       	eor	r1, r1
    204c:	c8 01       	movw	r24, r16
    204e:	0d d0       	rcall	.+26     	; 0x206a <malloc>
    2050:	ec 01       	movw	r28, r24
    2052:	00 97       	sbiw	r24, 0x00	; 0
    2054:	21 f0       	breq	.+8      	; 0x205e <calloc+0x28>
    2056:	a8 01       	movw	r20, r16
    2058:	60 e0       	ldi	r22, 0x00	; 0
    205a:	70 e0       	ldi	r23, 0x00	; 0
    205c:	2d d1       	rcall	.+602    	; 0x22b8 <memset>
    205e:	ce 01       	movw	r24, r28
    2060:	df 91       	pop	r29
    2062:	cf 91       	pop	r28
    2064:	1f 91       	pop	r17
    2066:	0f 91       	pop	r16
    2068:	08 95       	ret

0000206a <malloc>:
    206a:	cf 93       	push	r28
    206c:	df 93       	push	r29
    206e:	82 30       	cpi	r24, 0x02	; 2
    2070:	91 05       	cpc	r25, r1
    2072:	10 f4       	brcc	.+4      	; 0x2078 <malloc+0xe>
    2074:	82 e0       	ldi	r24, 0x02	; 2
    2076:	90 e0       	ldi	r25, 0x00	; 0
    2078:	e0 91 01 03 	lds	r30, 0x0301
    207c:	f0 91 02 03 	lds	r31, 0x0302
    2080:	20 e0       	ldi	r18, 0x00	; 0
    2082:	30 e0       	ldi	r19, 0x00	; 0
    2084:	a0 e0       	ldi	r26, 0x00	; 0
    2086:	b0 e0       	ldi	r27, 0x00	; 0
    2088:	30 97       	sbiw	r30, 0x00	; 0
    208a:	39 f1       	breq	.+78     	; 0x20da <malloc+0x70>
    208c:	40 81       	ld	r20, Z
    208e:	51 81       	ldd	r21, Z+1	; 0x01
    2090:	48 17       	cp	r20, r24
    2092:	59 07       	cpc	r21, r25
    2094:	b8 f0       	brcs	.+46     	; 0x20c4 <malloc+0x5a>
    2096:	48 17       	cp	r20, r24
    2098:	59 07       	cpc	r21, r25
    209a:	71 f4       	brne	.+28     	; 0x20b8 <malloc+0x4e>
    209c:	82 81       	ldd	r24, Z+2	; 0x02
    209e:	93 81       	ldd	r25, Z+3	; 0x03
    20a0:	10 97       	sbiw	r26, 0x00	; 0
    20a2:	29 f0       	breq	.+10     	; 0x20ae <malloc+0x44>
    20a4:	13 96       	adiw	r26, 0x03	; 3
    20a6:	9c 93       	st	X, r25
    20a8:	8e 93       	st	-X, r24
    20aa:	12 97       	sbiw	r26, 0x02	; 2
    20ac:	2c c0       	rjmp	.+88     	; 0x2106 <malloc+0x9c>
    20ae:	90 93 02 03 	sts	0x0302, r25
    20b2:	80 93 01 03 	sts	0x0301, r24
    20b6:	27 c0       	rjmp	.+78     	; 0x2106 <malloc+0x9c>
    20b8:	21 15       	cp	r18, r1
    20ba:	31 05       	cpc	r19, r1
    20bc:	31 f0       	breq	.+12     	; 0x20ca <malloc+0x60>
    20be:	42 17       	cp	r20, r18
    20c0:	53 07       	cpc	r21, r19
    20c2:	18 f0       	brcs	.+6      	; 0x20ca <malloc+0x60>
    20c4:	a9 01       	movw	r20, r18
    20c6:	db 01       	movw	r26, r22
    20c8:	01 c0       	rjmp	.+2      	; 0x20cc <malloc+0x62>
    20ca:	ef 01       	movw	r28, r30
    20cc:	9a 01       	movw	r18, r20
    20ce:	bd 01       	movw	r22, r26
    20d0:	df 01       	movw	r26, r30
    20d2:	02 80       	ldd	r0, Z+2	; 0x02
    20d4:	f3 81       	ldd	r31, Z+3	; 0x03
    20d6:	e0 2d       	mov	r30, r0
    20d8:	d7 cf       	rjmp	.-82     	; 0x2088 <malloc+0x1e>
    20da:	21 15       	cp	r18, r1
    20dc:	31 05       	cpc	r19, r1
    20de:	f9 f0       	breq	.+62     	; 0x211e <malloc+0xb4>
    20e0:	28 1b       	sub	r18, r24
    20e2:	39 0b       	sbc	r19, r25
    20e4:	24 30       	cpi	r18, 0x04	; 4
    20e6:	31 05       	cpc	r19, r1
    20e8:	80 f4       	brcc	.+32     	; 0x210a <malloc+0xa0>
    20ea:	8a 81       	ldd	r24, Y+2	; 0x02
    20ec:	9b 81       	ldd	r25, Y+3	; 0x03
    20ee:	61 15       	cp	r22, r1
    20f0:	71 05       	cpc	r23, r1
    20f2:	21 f0       	breq	.+8      	; 0x20fc <malloc+0x92>
    20f4:	fb 01       	movw	r30, r22
    20f6:	93 83       	std	Z+3, r25	; 0x03
    20f8:	82 83       	std	Z+2, r24	; 0x02
    20fa:	04 c0       	rjmp	.+8      	; 0x2104 <malloc+0x9a>
    20fc:	90 93 02 03 	sts	0x0302, r25
    2100:	80 93 01 03 	sts	0x0301, r24
    2104:	fe 01       	movw	r30, r28
    2106:	32 96       	adiw	r30, 0x02	; 2
    2108:	44 c0       	rjmp	.+136    	; 0x2192 <malloc+0x128>
    210a:	fe 01       	movw	r30, r28
    210c:	e2 0f       	add	r30, r18
    210e:	f3 1f       	adc	r31, r19
    2110:	81 93       	st	Z+, r24
    2112:	91 93       	st	Z+, r25
    2114:	22 50       	subi	r18, 0x02	; 2
    2116:	31 09       	sbc	r19, r1
    2118:	39 83       	std	Y+1, r19	; 0x01
    211a:	28 83       	st	Y, r18
    211c:	3a c0       	rjmp	.+116    	; 0x2192 <malloc+0x128>
    211e:	20 91 ff 02 	lds	r18, 0x02FF
    2122:	30 91 00 03 	lds	r19, 0x0300
    2126:	23 2b       	or	r18, r19
    2128:	41 f4       	brne	.+16     	; 0x213a <malloc+0xd0>
    212a:	20 91 02 02 	lds	r18, 0x0202
    212e:	30 91 03 02 	lds	r19, 0x0203
    2132:	30 93 00 03 	sts	0x0300, r19
    2136:	20 93 ff 02 	sts	0x02FF, r18
    213a:	20 91 00 02 	lds	r18, 0x0200
    213e:	30 91 01 02 	lds	r19, 0x0201
    2142:	21 15       	cp	r18, r1
    2144:	31 05       	cpc	r19, r1
    2146:	41 f4       	brne	.+16     	; 0x2158 <malloc+0xee>
    2148:	2d b7       	in	r18, 0x3d	; 61
    214a:	3e b7       	in	r19, 0x3e	; 62
    214c:	40 91 04 02 	lds	r20, 0x0204
    2150:	50 91 05 02 	lds	r21, 0x0205
    2154:	24 1b       	sub	r18, r20
    2156:	35 0b       	sbc	r19, r21
    2158:	e0 91 ff 02 	lds	r30, 0x02FF
    215c:	f0 91 00 03 	lds	r31, 0x0300
    2160:	e2 17       	cp	r30, r18
    2162:	f3 07       	cpc	r31, r19
    2164:	a0 f4       	brcc	.+40     	; 0x218e <malloc+0x124>
    2166:	2e 1b       	sub	r18, r30
    2168:	3f 0b       	sbc	r19, r31
    216a:	28 17       	cp	r18, r24
    216c:	39 07       	cpc	r19, r25
    216e:	78 f0       	brcs	.+30     	; 0x218e <malloc+0x124>
    2170:	ac 01       	movw	r20, r24
    2172:	4e 5f       	subi	r20, 0xFE	; 254
    2174:	5f 4f       	sbci	r21, 0xFF	; 255
    2176:	24 17       	cp	r18, r20
    2178:	35 07       	cpc	r19, r21
    217a:	48 f0       	brcs	.+18     	; 0x218e <malloc+0x124>
    217c:	4e 0f       	add	r20, r30
    217e:	5f 1f       	adc	r21, r31
    2180:	50 93 00 03 	sts	0x0300, r21
    2184:	40 93 ff 02 	sts	0x02FF, r20
    2188:	81 93       	st	Z+, r24
    218a:	91 93       	st	Z+, r25
    218c:	02 c0       	rjmp	.+4      	; 0x2192 <malloc+0x128>
    218e:	e0 e0       	ldi	r30, 0x00	; 0
    2190:	f0 e0       	ldi	r31, 0x00	; 0
    2192:	cf 01       	movw	r24, r30
    2194:	df 91       	pop	r29
    2196:	cf 91       	pop	r28
    2198:	08 95       	ret

0000219a <free>:
    219a:	cf 93       	push	r28
    219c:	df 93       	push	r29
    219e:	00 97       	sbiw	r24, 0x00	; 0
    21a0:	09 f4       	brne	.+2      	; 0x21a4 <free+0xa>
    21a2:	87 c0       	rjmp	.+270    	; 0x22b2 <__stack+0xb3>
    21a4:	fc 01       	movw	r30, r24
    21a6:	32 97       	sbiw	r30, 0x02	; 2
    21a8:	13 82       	std	Z+3, r1	; 0x03
    21aa:	12 82       	std	Z+2, r1	; 0x02
    21ac:	c0 91 01 03 	lds	r28, 0x0301
    21b0:	d0 91 02 03 	lds	r29, 0x0302
    21b4:	20 97       	sbiw	r28, 0x00	; 0
    21b6:	81 f4       	brne	.+32     	; 0x21d8 <free+0x3e>
    21b8:	20 81       	ld	r18, Z
    21ba:	31 81       	ldd	r19, Z+1	; 0x01
    21bc:	28 0f       	add	r18, r24
    21be:	39 1f       	adc	r19, r25
    21c0:	80 91 ff 02 	lds	r24, 0x02FF
    21c4:	90 91 00 03 	lds	r25, 0x0300
    21c8:	82 17       	cp	r24, r18
    21ca:	93 07       	cpc	r25, r19
    21cc:	79 f5       	brne	.+94     	; 0x222c <__stack+0x2d>
    21ce:	f0 93 00 03 	sts	0x0300, r31
    21d2:	e0 93 ff 02 	sts	0x02FF, r30
    21d6:	6d c0       	rjmp	.+218    	; 0x22b2 <__stack+0xb3>
    21d8:	de 01       	movw	r26, r28
    21da:	20 e0       	ldi	r18, 0x00	; 0
    21dc:	30 e0       	ldi	r19, 0x00	; 0
    21de:	ae 17       	cp	r26, r30
    21e0:	bf 07       	cpc	r27, r31
    21e2:	50 f4       	brcc	.+20     	; 0x21f8 <free+0x5e>
    21e4:	12 96       	adiw	r26, 0x02	; 2
    21e6:	4d 91       	ld	r20, X+
    21e8:	5c 91       	ld	r21, X
    21ea:	13 97       	sbiw	r26, 0x03	; 3
    21ec:	9d 01       	movw	r18, r26
    21ee:	41 15       	cp	r20, r1
    21f0:	51 05       	cpc	r21, r1
    21f2:	09 f1       	breq	.+66     	; 0x2236 <__stack+0x37>
    21f4:	da 01       	movw	r26, r20
    21f6:	f3 cf       	rjmp	.-26     	; 0x21de <free+0x44>
    21f8:	b3 83       	std	Z+3, r27	; 0x03
    21fa:	a2 83       	std	Z+2, r26	; 0x02
    21fc:	40 81       	ld	r20, Z
    21fe:	51 81       	ldd	r21, Z+1	; 0x01
    2200:	84 0f       	add	r24, r20
    2202:	95 1f       	adc	r25, r21
    2204:	8a 17       	cp	r24, r26
    2206:	9b 07       	cpc	r25, r27
    2208:	71 f4       	brne	.+28     	; 0x2226 <__stack+0x27>
    220a:	8d 91       	ld	r24, X+
    220c:	9c 91       	ld	r25, X
    220e:	11 97       	sbiw	r26, 0x01	; 1
    2210:	84 0f       	add	r24, r20
    2212:	95 1f       	adc	r25, r21
    2214:	02 96       	adiw	r24, 0x02	; 2
    2216:	91 83       	std	Z+1, r25	; 0x01
    2218:	80 83       	st	Z, r24
    221a:	12 96       	adiw	r26, 0x02	; 2
    221c:	8d 91       	ld	r24, X+
    221e:	9c 91       	ld	r25, X
    2220:	13 97       	sbiw	r26, 0x03	; 3
    2222:	93 83       	std	Z+3, r25	; 0x03
    2224:	82 83       	std	Z+2, r24	; 0x02
    2226:	21 15       	cp	r18, r1
    2228:	31 05       	cpc	r19, r1
    222a:	29 f4       	brne	.+10     	; 0x2236 <__stack+0x37>
    222c:	f0 93 02 03 	sts	0x0302, r31
    2230:	e0 93 01 03 	sts	0x0301, r30
    2234:	3e c0       	rjmp	.+124    	; 0x22b2 <__stack+0xb3>
    2236:	d9 01       	movw	r26, r18
    2238:	13 96       	adiw	r26, 0x03	; 3
    223a:	fc 93       	st	X, r31
    223c:	ee 93       	st	-X, r30
    223e:	12 97       	sbiw	r26, 0x02	; 2
    2240:	4d 91       	ld	r20, X+
    2242:	5d 91       	ld	r21, X+
    2244:	a4 0f       	add	r26, r20
    2246:	b5 1f       	adc	r27, r21
    2248:	ea 17       	cp	r30, r26
    224a:	fb 07       	cpc	r31, r27
    224c:	79 f4       	brne	.+30     	; 0x226c <__stack+0x6d>
    224e:	80 81       	ld	r24, Z
    2250:	91 81       	ldd	r25, Z+1	; 0x01
    2252:	84 0f       	add	r24, r20
    2254:	95 1f       	adc	r25, r21
    2256:	02 96       	adiw	r24, 0x02	; 2
    2258:	d9 01       	movw	r26, r18
    225a:	11 96       	adiw	r26, 0x01	; 1
    225c:	9c 93       	st	X, r25
    225e:	8e 93       	st	-X, r24
    2260:	82 81       	ldd	r24, Z+2	; 0x02
    2262:	93 81       	ldd	r25, Z+3	; 0x03
    2264:	13 96       	adiw	r26, 0x03	; 3
    2266:	9c 93       	st	X, r25
    2268:	8e 93       	st	-X, r24
    226a:	12 97       	sbiw	r26, 0x02	; 2
    226c:	e0 e0       	ldi	r30, 0x00	; 0
    226e:	f0 e0       	ldi	r31, 0x00	; 0
    2270:	8a 81       	ldd	r24, Y+2	; 0x02
    2272:	9b 81       	ldd	r25, Y+3	; 0x03
    2274:	00 97       	sbiw	r24, 0x00	; 0
    2276:	19 f0       	breq	.+6      	; 0x227e <__stack+0x7f>
    2278:	fe 01       	movw	r30, r28
    227a:	ec 01       	movw	r28, r24
    227c:	f9 cf       	rjmp	.-14     	; 0x2270 <__stack+0x71>
    227e:	ce 01       	movw	r24, r28
    2280:	02 96       	adiw	r24, 0x02	; 2
    2282:	28 81       	ld	r18, Y
    2284:	39 81       	ldd	r19, Y+1	; 0x01
    2286:	82 0f       	add	r24, r18
    2288:	93 1f       	adc	r25, r19
    228a:	20 91 ff 02 	lds	r18, 0x02FF
    228e:	30 91 00 03 	lds	r19, 0x0300
    2292:	28 17       	cp	r18, r24
    2294:	39 07       	cpc	r19, r25
    2296:	69 f4       	brne	.+26     	; 0x22b2 <__stack+0xb3>
    2298:	30 97       	sbiw	r30, 0x00	; 0
    229a:	29 f4       	brne	.+10     	; 0x22a6 <__stack+0xa7>
    229c:	10 92 02 03 	sts	0x0302, r1
    22a0:	10 92 01 03 	sts	0x0301, r1
    22a4:	02 c0       	rjmp	.+4      	; 0x22aa <__stack+0xab>
    22a6:	13 82       	std	Z+3, r1	; 0x03
    22a8:	12 82       	std	Z+2, r1	; 0x02
    22aa:	d0 93 00 03 	sts	0x0300, r29
    22ae:	c0 93 ff 02 	sts	0x02FF, r28
    22b2:	df 91       	pop	r29
    22b4:	cf 91       	pop	r28
    22b6:	08 95       	ret

000022b8 <memset>:
    22b8:	dc 01       	movw	r26, r24
    22ba:	01 c0       	rjmp	.+2      	; 0x22be <memset+0x6>
    22bc:	6d 93       	st	X+, r22
    22be:	41 50       	subi	r20, 0x01	; 1
    22c0:	50 40       	sbci	r21, 0x00	; 0
    22c2:	e0 f7       	brcc	.-8      	; 0x22bc <memset+0x4>
    22c4:	08 95       	ret

000022c6 <_exit>:
    22c6:	f8 94       	cli

000022c8 <__stop_program>:
    22c8:	ff cf       	rjmp	.-2      	; 0x22c8 <__stop_program>
