Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Nov 17 15:04:55 2025
| Host         : exjobb35 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a100ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   610 |
|    Minimum number of control sets                        |   610 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1539 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   610 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |   114 |
| >= 6 to < 8        |    55 |
| >= 8 to < 10       |    40 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |    14 |
| >= 16              |   316 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2925 |         1270 |
| No           | No                    | Yes                    |             172 |           69 |
| No           | Yes                   | No                     |            4833 |         1646 |
| Yes          | No                    | No                     |           10201 |         3688 |
| Yes          | No                    | Yes                    |             289 |           98 |
| Yes          | Yes                   | No                     |            7057 |         2675 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                           Enable Signal                                          |                                   Set/Reset Signal                                   | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0_i_1__1_n_0                    |                                                                                      |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.soc_rst_i_2_n_0                                                             |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_tfawcon_ready_reg0                                      | has_dram.dram/litedram/main_litedramcore_tfawcon_ready_i_1_n_0                       |                1 |              1 |
|  has_dram.dram/litedram/iodelay_clk |                                                                                                  |                                                                                      |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/advance_nia                                                   | soc0/processors[1].core/fetch1_0/r[predicted]                                        |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/icache_0/r[store_way]67_out                                              |                                                                                      |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_twtrcon_ready_i_1_n_0                       |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_trrdcon_ready_i_1_n_0                       |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine7_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine6_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine5_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/r1_reg[tlb_hit]__0                                              |                                                                                      |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine4_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/icache_0/r[store_way]67_out                                              |                                                                                      |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/icache_0/D[39]                                                           |                                                                                      |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine2_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0_i_1_n_0                       |                                                                                      |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine3_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine1_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/r1_reg[tlb_hit]__0                                              |                                                                                      |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/advance_nia                                                   | soc0/processors[0].core/fetch1_0/r[predicted]                                        |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine0_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/icache_0/D[39]                                                           |                                                                                      |                1 |              1 |
|  eth_clocks_rx_IBUF_BUFG            |                                                                                                  | has_liteeth.liteeth/maccore_crg_reset0                                               |                1 |              2 |
|  has_dram.dram/litedram/iodelay_clk |                                                                                                  | has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0                     |                1 |              2 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0                     |                1 |              2 |
|  soc0/dtm/jtag_clk                  |                                                                                                  | soc0/dtm/jtag_reset                                                                  |                1 |              2 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/rst_fetch1_reg[0]                                               | soc0/processors[1].core/mmu_0/r0[req][load]                                          |                1 |              2 |
|  eth_clocks_tx_IBUF_BUFG            |                                                                                                  | has_liteeth.liteeth/maccore_crg_reset0                                               |                1 |              2 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/rst_fetch1_reg[0]                                               | soc0/processors[0].core/mmu_0/r0[req][load]                                          |                1 |              2 |
|  soc0/dtm/jtag_clk                  |                                                                                                  | soc0/dtm/shiftr0                                                                     |                2 |              3 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/i___74_n_0                                                      |                                                                                      |                2 |              3 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/i___74_n_0                                                      |                                                                                      |                1 |              3 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/maybe_plrus.plru_ram_reg_0_63_0_0_i_2_n_0                                          |                                                                                      |                1 |              3 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine2_do_read                                    | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine1_do_read                                    | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine0_do_read                                    | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/receiver/rcounter16[3]_i_1_n_0                                       | soc0/rst_uart_reg_n_0                                                                |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_0                             | soc0/rst_uart_reg_n_0                                                                |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_bankmachine1_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                      |                3 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                   | soc0/rst_uart_reg_n_0                                                                |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_multiplexer_next_state                                            | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_bankmachine7_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_bankmachine6_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_bankmachine5_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_bankmachine4_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_bankmachine3_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_bankmachine2_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___20_n_0                                                |                                                                                      |                3 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_bankmachine0_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                      |                3 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate[3]_i_1_n_0                                | soc0/rst_uart_reg_n_0                                                                |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ctrl[fscr_dscr]_i_1__0_n_0                                    | soc0/processors[1].core/rst_fetch1                                                   |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/r[cr_result][3]_i_1__0_n_0                                | soc0/processors[1].core/execute1_0/r_reg[state]0                                     |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/v[req][store]                                               | soc0/processors[1].core/rst_fetch1                                                   |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/r3[intr_vec]                                                |                                                                                      |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/r2[req][addr]                                               | soc0/processors[1].core/loadstore1_0/i___294_n_0                                     |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/r2[req][addr]                                               | soc0/processors[1].core/loadstore1_0/i___293_n_0                                     |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/r1[req][store]                                              | soc0/processors[1].core/loadstore1_0/i___5_n_0                                       |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine7_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine6_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine5_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/wb_req_reg[sel][0]                                           | soc0/spiflash_gen.spiflash/spi_rxtx/ctrl_reg_reg[0]                                  |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine4_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine3_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/wb_req_reg[sel][0]_1                                         |                                                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine1_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine3_do_read                                    | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine2_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine0_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/r[cr_mask][4]_i_2__0_n_0                                  | soc0/processors[1].core/with_fpu.fpu_0/r[cr_mask][4]_i_1__0_n_0                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_time1[3]_i_1_n_0                                        | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/r[a][exponent][12]_i_2__0_n_0                             | soc0/processors[1].core/decode2_0/r_reg[state][1]_rep__1_0[0]                        |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___20_n_0                                                |                                                                                      |                3 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/receiver/fifo_rx/bottom[3]_i_1_n_0                                   | soc0/rst_uart_reg_n_0                                                                |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine7_consume[2]_i_1_n_0                         | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top[3]_i_1__0_n_0                                   | soc0/rst_uart_reg_n_0                                                                |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine6_do_read                                    | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine5_do_read                                    | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_0                            | soc0/rst_uart_reg_n_0                                                                |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine4_do_read                                    | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine7_trascon_count[1]_i_1_n_0       |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/rst_fetch1_reg_2                                              | soc0/processors[0].core/decode2_0/SS[0]                                              |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine3_trccon_ready_i_1_n_0           |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/r2[req][addr]                                               | soc0/processors[0].core/loadstore1_0/i___294_n_0                                     |                2 |              4 |
|  has_dram.dram/litedram/iodelay_clk | has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0                                             | has_dram.dram/litedram/iodelay_rst                                                   |                1 |              4 |
|  eth_clocks_rx_IBUF_BUFG            | has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[3]_i_1_n_0             | has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[7]_i_1_n_0 |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine5_trccon_ready_i_1_n_0           |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/rst_fetch1_reg_3                                              | soc0/processors[0].core/decode2_0/r_reg[regsel][1]_0[0]                              |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[0].core/with_fpu.fpu_0/r[priv_mode]                                  |                4 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine6_trccon_ready_i_1_n_0           |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine4_trccon_ready_i_1_n_0           |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/r2[req][addr]                                               | soc0/processors[0].core/loadstore1_0/i___293_n_0                                     |                3 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/wb_interface/lcr_reg[7]_0[0]                                              | soc0/rst_uart_reg_n_0                                                                |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/r[cr_mask][4]_i_2_n_0                                     | soc0/processors[0].core/with_fpu.fpu_0/r[cr_mask][4]_i_1_n_0                         |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/r1[req][store]                                              | soc0/processors[0].core/loadstore1_0/i___5_n_0                                       |                2 |              4 |
|  eth_clocks_tx_IBUF_BUFG            |                                                                                                  | has_liteeth.liteeth/p_20_in                                                          |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/r[a][exponent][12]_i_2_n_0                                | soc0/processors[0].core/decode2_0/r_reg[state][1]_rep__1_0[0]                        |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ctrl[fscr_dscr]_i_1_n_0                                       | soc0/processors[0].core/rst_fetch1                                                   |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ctrl[fscr_ic][3]_i_1_n_0                                      | soc0/processors[0].core/rst_fetch1                                                   |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/r3[intr_vec]                                                |                                                                                      |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ctrl[fscr_ic][3]_i_1__0_n_0                                   | soc0/processors[1].core/rst_fetch1                                                   |                1 |              4 |
|  eth_clocks_rx_IBUF_BUFG            | has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[7]_i_2_n_0             | has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[7]_i_1_n_0 |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/v[req][store]                                               | soc0/processors[0].core/rst_fetch1                                                   |                4 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine2_trascon_count[1]_i_1_n_0       |                3 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/rst_fetch1_reg_2                                              | soc0/processors[1].core/decode2_0/SS[0]                                              |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/r[cr_result][3]_i_1_n_0                                   | soc0/processors[0].core/execute1_0/r_reg[state]0                                     |                3 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/rst_fetch1_reg_3                                              | soc0/processors[1].core/decode2_0/r_reg[regsel][1]_0[0]                              |                1 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count[1]_i_1_n_0       |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[1].core/execute1_0/r[priv_mode]                                      |                4 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine0_trccon_ready_i_1_n_0           |                2 |              4 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_zqcs_executer_trigger[4]_i_1_n_0                        | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ctrl[heir][63]_i_2_n_0                                        | soc0/processors[0].core/execute1_0/ctrl[heir][63]_i_1_n_0                            |                3 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine5_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/wb_req_reg[sel][3]                                           | soc0/spiflash_gen.spiflash/spi_rxtx/ctrl_reg_reg[0]_0                                |                1 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/v[busy]                                                   | soc0/processors[0].core/execute1_0/r_reg[state]0                                     |                3 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___15_n_0                                                |                                                                                      |                4 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/FSM_sequential_auto_state_reg[4][0]                          | soc0/spiflash_gen.spiflash/spi_rxtx/auto_cnt                                         |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[0].core/execute1_0/ex2[se][clr_hmsg]_i_1_n_0                         |                5 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine6_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/wb_req_reg[sel][0]_0                                         | soc0/spiflash_gen.spiflash/spi_rxtx/ctrl_reg_reg[0]_0                                |                1 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/wb_req_reg[sel][1]_0                                         | soc0/spiflash_gen.spiflash/spi_rxtx/ctrl_reg_reg[0]_0                                |                1 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_time0[4]_i_1_n_0                                        | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[1].core/execute1_0/ex2[se][clr_hmsg]_i_1__0_n_0                      |                4 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode1_0/rst_fetch1_reg[0]                                              | soc0/processors[0].core/loadstore1_0/i___14_n_0                                      |                1 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine7_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/writeback_to_cr_file[write_xerc_enable]                   |                                                                                      |                3 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/receiver/fifo_rx/count[4]_i_1_n_0                                    | soc0/rst_uart_reg_n_0                                                                |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine4_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/wb_interface/wb_adr_is_reg[1]_0[0]                                        | soc0/rst_uart_reg_n_0                                                                |                1 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/builder_interface1_bank_bus_dat_r[4]_i_1_n_0                  |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ctrl[heir][63]_i_2__0_n_0                                     | soc0/processors[1].core/execute1_0/ctrl[heir][63]_i_1__0_n_0                         |                3 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___15_n_0                                                |                                                                                      |                1 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___14_n_0                                                |                                                                                      |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_csrbank1_half_sys8x_taps0_re                                      | has_dram.dram/litedram/FDPE_3_0                                                      |                1 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode1_0/rst_fetch1_reg[0]                                              | soc0/processors[1].core/loadstore1_0/i___14_n_0                                      |                1 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/transmitter/counter[4]_i_1__0_n_0                                    | soc0/rst_uart_reg_n_0                                                                |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_0                              | soc0/rst_uart_reg_n_0                                                                |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/wb_sio_out_reg[adr][13]_0[0]                                                    |                3 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/writeback_to_cr_file[write_xerc_enable]                       |                                                                                      |                3 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/receiver/rshift[4]_i_1_n_0                                           | soc0/rst_uart_reg_n_0                                                                |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___14_n_0                                                |                                                                                      |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/ex1_reg[trace_next]                                     | soc0/processors[1].core/rst_fetch1                                                   |                3 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine3_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/v[busy]                                                   | soc0/processors[1].core/execute1_0/r_reg[state]0                                     |                3 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/ex1_reg[trace_next]                                     | soc0/processors[0].core/rst_fetch1                                                   |                4 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine2_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine1_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine0_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              5 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/i___71_n_0                                                      | soc0/processors[0].core/rst_fetch1                                                   |                2 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[1].core/execute1_0/ex2[ext_interrupt]                                |                4 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/r1[store_row][8]_i_1_n_0                                        |                                                                                      |                1 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/v[write_reg]                                              | soc0/processors[1].core/execute1_0/r_reg[state]0                                     |                1 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ex2_reg[e][redirect]_1[0]                                     | soc0/processors[0].core/rst_fetch1                                                   |                3 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/mmu_0/r[shift]                                                           |                                                                                      |                2 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/debug_0/p_12_in                                                          |                                                                                      |                3 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/writeback_to_register_file[write_enable]                  |                                                                                      |                3 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/r1[store_row][8]_i_1__0_n_0                                     |                                                                                      |                2 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ctrl[lpcr_hvice]_i_1__0_n_0                                   | soc0/processors[1].core/rst_fetch1                                                   |                5 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/mmu_0/r[shift]                                                           |                                                                                      |                3 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode2_0/control_0/tag_regs[0][reg]                                     |                                                                                      |                2 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode2_0/control_0/tag_regs[1][reg]                                     |                                                                                      |                2 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode2_0/control_0/tag_regs[2][reg]                                     |                                                                                      |                2 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode2_0/control_0/tag_regs[3][reg]                                     |                                                                                      |                1 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/i___71_n_0                                                      | soc0/processors[1].core/rst_fetch1                                                   |                1 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/bsort_0/bc                                                    | soc0/processors[1].core/decode2_0/rst_fetch1_reg_0[0]                                |                3 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/bsort_0/jl                                                    | soc0/processors[1].core/decode2_0/rst_fetch1_reg_0[0]                                |                2 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/bsort_0/jr[5]_i_1__0_n_0                                      | soc0/processors[1].core/decode2_0/rst_fetch1_reg_0[0]                                |                1 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/writeback_to_register_file[write_enable]                      |                                                                                      |                3 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/bsort_0/rs_sr                                                 | soc0/processors[1].core/execute1_0/bsort_0/rs_sr[61]_i_1__0_n_0                      |                3 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/debug_0/p_12_in                                                          |                                                                                      |                3 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ex2_reg[e][redirect]_1[0]                                     | soc0/processors[1].core/rst_fetch1                                                   |                2 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/bsort_0/rs_sr                                                 | soc0/processors[0].core/execute1_0/bsort_0/rs_sr[61]_i_1_n_0                         |                1 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ctrl[lpcr_hvice]_i_1_n_0                                      | soc0/processors[0].core/rst_fetch1                                                   |                6 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/bsort_0/jr[5]_i_1_n_0                                         | soc0/processors[0].core/decode2_0/rst_fetch1_reg_0[0]                                |                3 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/bsort_0/jl                                                    | soc0/processors[0].core/decode2_0/rst_fetch1_reg_0[0]                                |                2 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/bsort_0/bc                                                    | soc0/processors[0].core/decode2_0/rst_fetch1_reg_0[0]                                |                1 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode2_0/control_0/E[0]                                                 |                                                                                      |                1 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode2_0/control_0/dc2_reg[e][valid]_2[0]                               |                                                                                      |                1 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/auto_cnt_next                                                         | soc0/spiflash_gen.spiflash/spi_rxtx/auto_cnt                                         |                3 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_sequencer_trigger                                       | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[0].core/execute1_0/ex2[ext_interrupt]                                |                3 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/v[write_reg]                                              | soc0/processors[0].core/execute1_0/r_reg[state]0                                     |                1 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode2_0/control_0/dc2_reg[e][valid]_1[0]                               |                                                                                      |                2 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode2_0/control_0/dc2_reg[e][valid]_0[0]                               |                                                                                      |                1 |              6 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/wb_req_reg[sel][2]                                           | soc0/spiflash_gen.spiflash/spi_rxtx/ctrl_reg_reg[0]_0                                |                1 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode2_0/dc2[e][ramspr_odd_rdaddr]                                      | soc0/processors[1].core/execute1_0/dc2_reg[e][valid]0                                |                4 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/bsort_0/E[0]                                                  | soc0/processors[1].core/rst_fetch1                                                   |                2 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/bsort_0/E[0]                                                  | soc0/processors[0].core/rst_fetch1                                                   |                2 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode2_0/dc2[e][ramspr_odd_rdaddr]                                      | soc0/processors[0].core/execute1_0/dc2_reg[e][valid]0                                |                3 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[1].core/rst_dbg                                                      |                4 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[0].core/execute1_0/r_reg[state]0                                     |                6 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/wb_req_reg[sel][1]                                           | soc0/spiflash_gen.spiflash/spi_rxtx/ctrl_reg_reg[0]                                  |                2 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/wb_sio_out_reg[stb][0]                                       | soc0/rst_uart_reg_n_0                                                                |                2 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/dtm/request_reg[68]_1[0]                                                                    | soc0/processors[1].core/rst_dbg                                                      |                2 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/dtm/request_reg[68]_0[0]                                                                    | soc0/processors[0].core/rst_dbg                                                      |                1 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[0].core/execute1_0/ex2[br_mispredict]                                |                6 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[0].core/execute1_0/dc2_reg[e][valid]0                                |                3 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[1].core/execute1_0/r_reg[state]0                                     |                6 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[1].core/execute1_0/ex2[br_mispredict]                                |                3 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[1].core/execute1_0/dc2_reg[e][valid]0                                |                4 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[0].core/debug_0/core_rst                                             |                7 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[0].core/rst_dbg                                                      |                5 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[1].core/debug_0/core_rst                                             |                7 |              7 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/receiver/counter_b[7]_i_1_n_0                                        | soc0/rst_uart_reg_n_0                                                                |                4 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/xics_icp/r[icp][1][mfrr][7]_i_1_n_0                                                         | soc0/rst_uart_reg_n_0                                                                |                3 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/xics_icp/v[icp][0][mfrr]                                                                    | soc0/rst_uart_reg_n_0                                                                |                3 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___33_n_0                                                | soc0/processors[1].core/with_fpu.fpu_0/i___304_n_0                                   |                3 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/wb_interface/wb_stb_is_reg_1[0]                                           | soc0/rst_uart_reg_n_0                                                                |                3 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/syscon0/reg_cpuctrl[7]_i_1_n_0                                                              | soc0/syscon0/SR[0]                                                                   |                4 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/debug_0/log_trigger_delay0                                               | soc0/processors[1].core/rst_dbg                                                      |                2 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_phaseinjector0_command_storage[7]_i_1_n_0               | has_dram.dram/litedram/FDPE_3_0                                                      |                4 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/spiflash_gen.spiflash/spi_rxtx/counter[7]_i_1_n_0                               |                3 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/FSM_sequential_auto_state_reg[2]_0[2]                        | soc0/rst_uart_reg_n_0                                                                |                1 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/sck_send                                                     |                                                                                      |                4 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/FSM_sequential_auto_state_reg[2]_0[1]                        | soc0/rst_uart_reg_n_0                                                                |                1 |              8 |
|  eth_clocks_tx_IBUF_BUFG            | has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_2_n_0                        | has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_1_n_0            |                2 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi3_command0_re                                     | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/block_cnt[7]_i_1_n_0                                                 | soc0/rst_uart_reg_n_0                                                                |                4 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi2_command0_re                                     | has_dram.dram/litedram/FDPE_3_0                                                      |                3 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/debug_0/log_trigger_delay0                                               | soc0/processors[0].core/rst_dbg                                                      |                3 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi1_command0_re                                     | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___33_n_0                                                | soc0/processors[0].core/with_fpu.fpu_0/i___304_n_0                                   |                1 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/FSM_sequential_auto_state_reg[2]_0[0]                        | soc0/rst_uart_reg_n_0                                                                |                1 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/wb_interface/E[0]                                                         | soc0/rst_uart_reg_n_0                                                                |                2 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/wb_interface/lcr_reg[7]_1[0]                                              | soc0/rst_uart_reg_n_0                                                                |                2 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/sck_recv_d                                                   | soc0/spiflash_gen.spiflash/spi_rxtx/ireg                                             |                3 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/wb_interface/wb_adr_is_reg[1]_1[0]                                        | soc0/rst_uart_reg_n_0                                                                |                1 |              8 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/transmitter/bit_counter[2]_i_1_n_0                                   | soc0/rst_uart_reg_n_0                                                                |                2 |              9 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/xics_ics/wb_out[dat][23]_i_1_n_0                                                |                4 |              9 |
|  eth_clocks_rx_IBUF_BUFG            |                                                                                                  | has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_level                       |                3 |              9 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/p_255_in                                                        |                                                                                      |                3 |              9 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___22_n_0                                                | soc0/processors[0].core/decode2_0/r_reg[state][1]_rep__1[0]                          |                3 |              9 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___23_n_0                                                | soc0/processors[0].core/decode2_0/r_reg[regsel][1][0]                                |                3 |              9 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___22_n_0                                                | soc0/processors[1].core/decode2_0/r_reg[state][1]_rep__1[0]                          |                3 |              9 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___23_n_0                                                | soc0/processors[1].core/decode2_0/r_reg[regsel][1][0]                                |                3 |              9 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/icache_0/r[store_row][8]_i_1_n_0                                         |                                                                                      |                3 |              9 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___30_n_0                                                | soc0/processors[1].core/decode2_0/SR[0]                                              |                3 |              9 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___30_n_0                                                | soc0/processors[0].core/decode2_0/SR[0]                                              |                3 |              9 |
|  eth_clocks_rx_IBUF_BUFG            | has_liteeth.liteeth/core_rx_preamble_source_ready                                                | has_liteeth.liteeth/eth_rx_rst                                                       |                2 |              9 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/p_255_in                                                        |                                                                                      |                2 |              9 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/clk_div[7]_i_1_n_0                                           | soc0/rst_uart_reg_n_0                                                                |                3 |              9 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/icache_0/r[store_row][8]_i_1__0_n_0                                      |                                                                                      |                4 |              9 |
|  has_dram.dram/litedram/FDCE_7_0    | has_liteeth.liteeth/maccore_crg_counter_ce                                                       | has_liteeth.liteeth/maccore_int_rst                                                  |                3 |              9 |
|  ext_clk_IBUF_BUFG                  |                                                                                                  |                                                                                      |                2 |             10 |
|  eth_clocks_rx_IBUF_BUFG            | has_liteeth.liteeth/core_rx_converter_converter_source_payload_data[19]_i_1_n_0                  | has_liteeth.liteeth/eth_rx_rst                                                       |                3 |             10 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_timer_count1[9]_i_1_n_0                     |                3 |             10 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ex1[se][write_ic]_i_1_n_0                                     |                                                                                      |                5 |             10 |
|  eth_clocks_rx_IBUF_BUFG            | has_liteeth.liteeth/core_rx_converter_converter_source_payload_data[9]_i_1_n_0                   | has_liteeth.liteeth/eth_rx_rst                                                       |                2 |             10 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ex1[se][write_ic]_i_1__0_n_0                                  |                                                                                      |                3 |             10 |
|  eth_clocks_rx_IBUF_BUFG            | has_liteeth.liteeth/core_rx_converter_converter_source_payload_data[39]_i_1_n_0                  | has_liteeth.liteeth/eth_rx_rst                                                       |                2 |             10 |
|  eth_clocks_rx_IBUF_BUFG            | has_liteeth.liteeth/core_rx_converter_converter_source_payload_data[29]_i_1_n_0                  | has_liteeth.liteeth/eth_rx_rst                                                       |                2 |             10 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode2_0/E[0]                                                           | soc0/processors[0].core/rst_fetch1                                                   |                6 |             10 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/bsort_0/bp_done                                               | soc0/processors[1].core/decode2_0/rst_fetch1_reg_1[0]                                |                3 |             10 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/bsort_0/bp_done                                               | soc0/processors[0].core/execute1_0/pmu_0/SR[0]                                       |                3 |             10 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/receiver/fifo_rx/E[0]                                                | soc0/rst_uart_reg_n_0                                                                |                4 |             10 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/dc2_reg[e][insn][16]                                    | soc0/processors[1].core/rst_fetch1                                                   |                5 |             10 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/i___291_n_0                                                 | soc0/processors[0].core/rst_fetch1                                                   |                2 |             11 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/debug_0/sel                                                              | soc0/processors[0].core/rst_dbg                                                      |                2 |             11 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/v[req][dc_req]                                              | soc0/processors[1].core/rst_fetch1                                                   |                6 |             11 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___24_n_0                                                | soc0/processors[0].core/with_fpu.fpu_0/i___25_n_0                                    |                9 |             11 |
|  has_dram.dram/litedram/FDCE_7_0    | has_liteeth.liteeth/wishbone_interface_writer_length_liteethmacsramwriter_t_next_value_ce        | has_liteeth.liteeth/maccore_int_rst                                                  |                5 |             11 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/i___291_n_0                                                 | soc0/processors[1].core/rst_fetch1                                                   |                2 |             11 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/dtm/request_reg[67]_rep__0_1[0]                                                             | soc0/rst_uart_reg_n_0                                                                |                4 |             11 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___24_n_0                                                | soc0/processors[1].core/with_fpu.fpu_0/i___25_n_0                                    |                8 |             11 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/csrbank1_sram_reader_length0_re                                                             | soc0/state_reg                                                                       |                3 |             11 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/v[req][dc_req]                                              | soc0/processors[0].core/rst_fetch1                                                   |                7 |             11 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/debug_0/sel                                                              | soc0/processors[1].core/rst_dbg                                                      |                2 |             11 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/receiver/rf_data_in[10]_i_1_n_0                                      | soc0/rst_uart_reg_n_0                                                                |                2 |             11 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/fpu_multiply_0/r_reg[state][0]_rep                        | soc0/processors[0].core/execute1_0/r_reg[state]0                                     |                7 |             12 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode1_0/E[0]                                                           | soc0/processors[1].core/decode1_0/decode[result][2]_i_1__0_n_0                       |               11 |             12 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/hash_r_reg[active]__0                                       | soc0/processors[1].core/loadstore1_0/i___280_n_0                                     |                3 |             12 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode1_0/E[0]                                                           | soc0/processors[0].core/decode1_0/decode[result][2]_i_1_n_0                          |               10 |             12 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | p_0_in__0[4]                                                                         |                3 |             12 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/hash_r_reg[active]__0                                       | soc0/processors[0].core/loadstore1_0/i___280_n_0                                     |                2 |             12 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/debug_0/log_dmi_addr[12]_i_1__0_n_0                                      | soc0/processors[1].core/rst_dbg                                                      |                5 |             13 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___17_n_0                                                |                                                                                      |                4 |             13 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/debug_0/log_dmi_addr[12]_i_1_n_0                                         | soc0/processors[0].core/rst_dbg                                                      |                5 |             13 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_csrbank2_dfii_control0_re                                         | has_dram.dram/litedram/FDPE_3_0                                                      |                5 |             13 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___17_n_0                                                |                                                                                      |                4 |             13 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/wishbone_arbiter_0/has_dram.soc_rst_reg                                                     |                                                                                      |                4 |             13 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_interface1_adr_next_value_ce1                                     | has_dram.dram/litedram/FSM_onehot_builder_state_reg_n_0_[1]                          |                4 |             14 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/fpu_multiply_0/r_reg[state][0]_rep                        | soc0/processors[1].core/execute1_0/r_reg[state]0                                     |                6 |             14 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine2_row                                        | has_dram.dram/litedram/FDPE_3_0                                                      |                3 |             14 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine5_row                                        | has_dram.dram/litedram/FDPE_3_0                                                      |                3 |             14 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi0_address0_re                                     |                                                                                      |                3 |             14 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_phaseinjector2_address_storage[13]_i_1_n_0              |                                                                                      |                3 |             14 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine3_row                                        | has_dram.dram/litedram/FDPE_3_0                                                      |                3 |             14 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_phaseinjector1_address_storage[13]_i_1_n_0              |                                                                                      |                5 |             14 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine4_row                                        | has_dram.dram/litedram/FDPE_3_0                                                      |                2 |             14 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine0_row[13]_i_1_n_0                            | has_dram.dram/litedram/FDPE_3_0                                                      |                4 |             14 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi3_address0_re                                     |                                                                                      |                3 |             14 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine7_row                                        | has_dram.dram/litedram/FDPE_3_0                                                      |                4 |             14 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine6_row                                        | has_dram.dram/litedram/FDPE_3_0                                                      |                3 |             14 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine1_row                                        | has_dram.dram/litedram/FDPE_3_0                                                      |                3 |             14 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/v[dawrx][1]_23                                              | soc0/processors[0].core/rst_fetch1                                                   |                6 |             16 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/v[dawrx][1]_85                                              | soc0/processors[1].core/rst_fetch1                                                   |                5 |             16 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/v[dawrx][0]_84                                              | soc0/processors[1].core/rst_fetch1                                                   |                5 |             16 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_a7ddrphy_bitslip0_r1[15]_i_1_n_0                         |                4 |             16 |
|  eth_clocks_tx_IBUF_BUFG            | has_liteeth.liteeth/core_tx_padding_counter_clockdomainsrenamer0_next_value_ce                   | has_liteeth.liteeth/core_tx_padding_counter[0]_i_1_n_0                               |                4 |             16 |
|  has_dram.dram/litedram/FDCE_7_0    | has_liteeth.liteeth/storage_3_reg_0_1_0_5_i_1_n_0                                                |                                                                                      |                2 |             16 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/v[dawrx][0]_22                                              | soc0/processors[0].core/rst_fetch1                                                   |                5 |             16 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/tf_push_reg_n_0                                                      |                                                                                      |                2 |             16 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/uart0_16550.uart0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                 |                                                                                      |                2 |             16 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/wishbone_interface_reader_cmd_fifo_wrport_we                                                |                                                                                      |                2 |             16 |
|  eth_clocks_rx_IBUF_BUFG            | has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_wrport_we                               |                                                                                      |                2 |             16 |
|  has_dram.dram/litedram/FDCE_7_0    | has_liteeth.liteeth/wishbone_interface_reader_length_liteethmacsramreader_next_value_ce          | has_liteeth.liteeth/maccore_int_rst                                                  |                7 |             18 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ctrl[xer_low][17]_i_1_n_0                                     | soc0/processors[0].core/rst_fetch1                                                   |                8 |             18 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode2_0/E[1]                                                           | soc0/processors[0].core/rst_fetch1                                                   |               12 |             18 |
|  soc0/dtm/jtag_clk                  | soc0/dtm/request[73]_i_1_n_0                                                                     | soc0/dtm/shiftr0                                                                     |                6 |             18 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ctrl[xer_low][17]_i_1__0_n_0                                  | soc0/processors[1].core/rst_fetch1                                                   |                5 |             18 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode2_0/ex2_reg[e][redirect][0]                                        | soc0/processors[1].core/rst_fetch1                                                   |               12 |             18 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/dtm/dmi_req_1_reg_2[0]                                                                      | soc0/processors[1].core/rst_dbg                                                      |                7 |             19 |
|  ext_clk_IBUF_BUFG                  | has_dram.reset_controller/pll_rst                                                                | has_dram.reset_controller/clear                                                      |                5 |             19 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/dtm/E[0]                                                                                    | soc0/processors[0].core/rst_dbg                                                      |                7 |             19 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode2_0/r[second]__0                                                   |                                                                                      |                8 |             19 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode2_0/r[second]__0                                                   |                                                                                      |               12 |             19 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/r1[wb][adr][28]_i_1__0_n_0                                      | soc0/processors[1].core/rst_fetch1                                                   |                5 |             20 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/r1[wb][adr][28]_i_1_n_0                                         | soc0/processors[0].core/rst_fetch1                                                   |                7 |             20 |
|  has_dram.dram/litedram/FDCE_7_0    | has_liteeth.liteeth/sel                                                                          | soc0/io_cycle_external_reg_0                                                         |                5 |             20 |
|  eth_clocks_tx_IBUF_BUFG            |                                                                                                  | has_liteeth.liteeth/eth_tx_rst                                                       |               10 |             21 |
|  eth_clocks_rx_IBUF_BUFG            |                                                                                                  |                                                                                      |                7 |             21 |
|  eth_clocks_rx_IBUF_BUFG            |                                                                                                  | has_liteeth.liteeth/eth_rx_rst                                                       |                7 |             22 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/ex1_reg[trace_next]                                     | soc0/processors[0].core/execute1_0/pmu_0/rst_fetch1_reg                              |               10 |             22 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/ex1_reg[trace_next]                                     | soc0/processors[1].core/execute1_0/pmu_0/rst_fetch1_reg                              |                9 |             22 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine7_syncfifo7_re                               | has_dram.dram/litedram/FDPE_3_0                                                      |                6 |             23 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine6_syncfifo6_re                               | has_dram.dram/litedram/FDPE_3_0                                                      |                5 |             23 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine5_syncfifo5_re                               | has_dram.dram/litedram/FDPE_3_0                                                      |                7 |             23 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine0_syncfifo0_re                               | has_dram.dram/litedram/FDPE_3_0                                                      |                7 |             23 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine4_syncfifo4_re                               | has_dram.dram/litedram/FDPE_3_0                                                      |                6 |             23 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine1_syncfifo1_re                               | has_dram.dram/litedram/FDPE_3_0                                                      |                7 |             23 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine2_syncfifo2_re                               | has_dram.dram/litedram/FDPE_3_0                                                      |                6 |             23 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_bankmachine3_syncfifo3_re                               | has_dram.dram/litedram/FDPE_3_0                                                      |                5 |             23 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_a7ddrphy_bitslip0_value30                                            | has_dram.dram/litedram/main_a7ddrphy_bitslip7_value1                                 |                8 |             24 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_a7ddrphy_bitslip8_value10                                            | has_dram.dram/litedram/main_a7ddrphy_bitslip15_value1                                |               14 |             24 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ctrl[dscr][24]_i_1_n_0                                        | soc0/processors[0].core/rst_fetch1                                                   |               14 |             25 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/mmcr0[30]_i_2__0_n_0                                    | soc0/processors[1].core/execute1_0/pmu_0/mmcr0[30]_i_1__0_n_0                        |               12 |             25 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/rst_fetch1_reg_11                                             |                                                                                      |               16 |             25 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ctrl[dscr][24]_i_1__0_n_0                                     | soc0/processors[1].core/rst_fetch1                                                   |               15 |             25 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/rst_fetch1_reg_4                                              |                                                                                      |               15 |             25 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/mmcr0[30]_i_2_n_0                                       | soc0/processors[0].core/execute1_0/pmu_0/mmcr0[30]_i_1_n_0                           |                6 |             25 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ctrl[heir][63]_i_2_n_0                                        | soc0/processors[0].core/execute1_0/ctrl[heir][57]_i_1_n_0                            |                8 |             26 |
|  eth_clocks_tx_IBUF_BUFG            |                                                                                                  |                                                                                      |               10 |             26 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ctrl[heir][63]_i_2__0_n_0                                     | soc0/processors[1].core/execute1_0/ctrl[heir][57]_i_1__0_n_0                         |                8 |             26 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/icache_0/rst_fetch1_reg                                                  | soc0/processors[1].core/rst_fetch1                                                   |               10 |             26 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/icache_0/rst_fetch1_reg                                                  | soc0/processors[0].core/rst_fetch1                                                   |                7 |             26 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_zqcs_timer_count1[0]_i_1_n_0                |                7 |             27 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/wishbone_arbiter_0/selected_reg[2]_18                                                       | soc0/syscon0/FSM_sequential_state_reg[1]                                             |               13 |             29 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_a7ddrphy_bitslip1_value00                                            | has_dram.dram/litedram/main_a7ddrphy_bitslip1_value1[2]_i_1_n_0                      |               14 |             30 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_a7ddrphy_bitslip0_value00                                            | has_dram.dram/litedram/main_a7ddrphy_bitslip0_value1[2]_i_1_n_0                      |               11 |             30 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/icache_0/rams[1].way/r_reg[hit_valid][0]                                 | soc0/processors[1].core/decode1_0/pr[pref_ia]                                        |               12 |             30 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/p_0_in2_out[0]                                                            |                                                                                      |                8 |             30 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/p_0_in2_out[1]                                                            |                                                                                      |                8 |             30 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/p_0_in2_out[2]                                                            |                                                                                      |                8 |             30 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/p_0_in2_out[3]                                                            |                                                                                      |                8 |             30 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/icache_0/rams[1].way/r_reg[hit_valid][0]                                 | soc0/processors[0].core/decode1_0/pr[pref_ia]                                        |               10 |             30 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode2_0/E[2]                                                           | soc0/processors[0].core/rst_fetch1                                                   |               23 |             31 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode2_0/ex2_reg[e][redirect][1]                                        | soc0/processors[1].core/rst_fetch1                                                   |               20 |             31 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/pmcs[5][0]_i_1_n_0                                      |                                                                                      |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/gpio0_gen.gpio/reg_dirn                                                                     | soc0/rst_uart_reg_n_0                                                                |               13 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/gpio0_gen.gpio/reg_intr_both                                                                | soc0/rst_uart_reg_n_0                                                                |               13 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine6_wrport_we__0                            |                                                                                      |                4 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine5_wrport_we__0                            |                                                                                      |                4 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/gpio0_gen.gpio/reg_intr_en                                                                  | soc0/rst_uart_reg_n_0                                                                |               13 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/pmcs[1][0]_i_1_n_0                                      |                                                                                      |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/pmcs[6][0]_i_1_n_0                                      |                                                                                      |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/pmcs[2][0]_i_1_n_0                                      |                                                                                      |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/pmcs[3][0]_i_1_n_0                                      |                                                                                      |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/gpio0_gen.gpio/reg_intr_level                                                               | soc0/rst_uart_reg_n_0                                                                |               11 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine7_wrport_we__0                            |                                                                                      |                4 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/gpio0_gen.gpio/reg_intr_type                                                                | soc0/rst_uart_reg_n_0                                                                |               12 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/pmcs[4][0]_i_1_n_0                                      |                                                                                      |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_liteeth.liteeth/core_pulsesynchronizer0_o                                                    | has_liteeth.liteeth/maccore_int_rst                                                  |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_liteeth.liteeth/maccore_bus_errors                                                           | has_liteeth.liteeth/maccore_int_rst                                                  |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/E[0]                                                                                        | has_liteeth.liteeth/maccore_int_rst                                                  |                9 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/r1[req][store]                                              | soc0/processors[1].core/execute1_0/ex1_reg[msr][63]_0[0]                             |                9 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/r3[dsisr][31]_i_1__0_n_0                                    | soc0/processors[1].core/rst_fetch1                                                   |               13 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/wb_sio_out_reg[adr][13]_0[4]                                                    |               24 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/SR[0]                                                                           |               17 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/wb_sio_out_reg[adr][10]_0                                                       |               15 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/mmu_0/r[pid][31]_i_1__0_n_0                                              | soc0/processors[1].core/debug_0/core_rst                                             |               11 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___29_n_0                                                | soc0/processors[1].core/execute1_0/rst_fetch1_reg_12[0]                              |               18 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_liteeth.liteeth/wishbone_interface_writer_errors_status_liteethmacsramwriter_f_next_value_ce | has_liteeth.liteeth/maccore_int_rst                                                  |                9 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/fpu_multiply_0/CEP                                        |                                                                                      |                5 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/gpio0_gen.gpio/reg_data                                                                     | soc0/rst_uart_reg_n_0                                                                |               15 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_liteeth.liteeth/core_pulsesynchronizer1_o                                                    | has_liteeth.liteeth/maccore_int_rst                                                  |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/pmcs[6][0]_i_1__0_n_0                                   |                                                                                      |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/pmcs[5][0]_i_1__0_n_0                                   |                                                                                      |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/pmcs[4][0]_i_1__0_n_0                                   |                                                                                      |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/pmcs[3][0]_i_1__0_n_0                                   |                                                                                      |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/pmcs[2][0]_i_1__0_n_0                                   |                                                                                      |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/pmcs[1][0]_i_1__0_n_0                                   |                                                                                      |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/multiply_0/CEP                                                |                                                                                      |               10 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/multiply_0/CEP                                                |                                                                                      |               14 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_interface1_dat_w_next_value_ce0                                   |                                                                                      |               11 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/mmu_0/r[pid][31]_i_1_n_0                                                 | soc0/processors[0].core/debug_0/core_rst                                             |               10 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/r1[req][store]                                              | soc0/processors[0].core/execute1_0/ex1_reg[msr][63]_0[0]                             |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/w_in[write_cr_enable]                                       |                                                                                      |               11 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_phaseinjector3_wrdata_storage[31]_i_1_n_0               |                                                                                      |                7 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/wb_out[dat][31]_i_1__0_n_0                                            |                                                                                      |               10 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_phaseinjector1_wrdata_storage[31]_i_1_n_0               |                                                                                      |                7 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi2_wrdata0_re                                      |                                                                                      |                9 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/p_0_in[3]                                                     |                                                                                      |               10 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/fpu_multiply_0/CEP                                        |                                                                                      |               10 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/v[log_addr_spr]                                               | soc0/processors[0].core/rst_fetch1                                                   |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/r3[dsisr][31]_i_1_n_0                                       | soc0/processors[0].core/rst_fetch1                                                   |               14 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/syscon0/E[0]                                                                                |                                                                                      |               19 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/v[log_addr_spr]                                               | soc0/processors[1].core/rst_fetch1                                                   |                8 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/syscon0/E[1]                                                                                |                                                                                      |               17 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_phaseinjector0_wrdata_storage[31]_i_1_n_0               |                                                                                      |                6 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___29_n_0                                                | soc0/processors[0].core/execute1_0/rst_fetch1_reg_5[0]                               |               17 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine4_wrport_we__0                            |                                                                                      |                4 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine3_wrport_we__0                            |                                                                                      |                4 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[0].core/execute1_0/r_reg[do_intr]_4[0]                               |               16 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine1_wrport_we__0                            |                                                                                      |                4 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/builder_interface2_bank_bus_dat_r[31]_i_1_n_0                 |               15 |             32 |
|  eth_clocks_tx_IBUF_BUFG            | has_liteeth.liteeth/core_tx_crc_reg[31]_i_2_n_0                                                  | has_liteeth.liteeth/core_tx_crc_reg                                                  |               10 |             32 |
|  eth_clocks_tx_IBUF_BUFG            | has_liteeth.liteeth/core_tx_crc_crc_packet_clockdomainsrenamer1_next_value_ce0                   | has_liteeth.liteeth/core_tx_crc_crc_packet[31]_i_1_n_0                               |               11 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[1].core/execute1_0/r_reg[do_intr][0]                                 |               18 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine0_wrport_we__0                            |                                                                                      |                4 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine2_wrport_we__0                            |                                                                                      |                4 |             32 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ctrl[heir][63]_i_2_n_0                                        | soc0/processors[0].core/rst_fetch1                                                   |               11 |             33 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ctrl[heir][63]_i_2__0_n_0                                     | soc0/processors[1].core/rst_fetch1                                                   |               10 |             33 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/FSM_sequential_auto_state_reg[2]_0[3]                        | soc0/rst_uart_reg_n_0                                                                |                8 |             35 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/FDPE_3_1                                                                  |                                                                                      |               13 |             36 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/gpio0_gen.gpio/E[0]                                                                         |                                                                                      |               12 |             37 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/wishbone_arbiter_0/wb_io_out[stall]                                                         | soc0/syscon0/SR[0]                                                                   |                7 |             37 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/bsort_0/rs_sr                                                 |                                                                                      |               14 |             42 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/bsort_0/rs_sr                                                 |                                                                                      |               17 |             42 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___24_n_0                                                |                                                                                      |               39 |             47 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___24_n_0                                                |                                                                                      |               30 |             47 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/mmu_0/r[prtbl]                                                           |                                                                                      |               16 |             49 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/mmu_0/r[prtbl]                                                           |                                                                                      |               16 |             49 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/reservation[valid]1226_out                                      | soc0/processors[0].core/rst_fetch1                                                   |                8 |             50 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/reservation[valid]1226_out                                      | soc0/processors[1].core/rst_fetch1                                                   |                8 |             50 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/E[0]                                                                      |                                                                                      |               20 |             51 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/mmu_0/r[mask_size]                                                       |                                                                                      |               26 |             53 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/mmu_0/r[mask_size]                                                       |                                                                                      |               22 |             53 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/icache_0/rst_fetch1_reg                                                  |                                                                                      |               11 |             54 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/icache_0/rst_fetch1_reg                                                  |                                                                                      |                9 |             54 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___32_n_0                                                | soc0/processors[0].core/with_fpu.fpu_0/i___304_n_0                                   |               30 |             56 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___28_n_0                                                |                                                                                      |               24 |             56 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/mmu_0/E[0]                                                               |                                                                                      |               25 |             56 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/mmu_0/E[0]                                                               |                                                                                      |               20 |             56 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___32_n_0                                                | soc0/processors[1].core/with_fpu.fpu_0/i___304_n_0                                   |               18 |             56 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/io_cycle_spi_flash_reg[0]                                    |                                                                                      |               17 |             56 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___28_n_0                                                |                                                                                      |               26 |             56 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/mmu_0/r[pgtbl3]                                                          |                                                                                      |               24 |             58 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/r1[req][store]                                              |                                                                                      |               16 |             58 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/mmu_0/r[pgtbl0]                                                          |                                                                                      |               18 |             58 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/r1[req][store]                                              |                                                                                      |               19 |             58 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/mmu_0/r[pgtbl0]                                                          |                                                                                      |               16 |             58 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/mmu_0/r[pgtbl3]                                                          |                                                                                      |               18 |             58 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/v[dawr][0]_83                                               | soc0/processors[1].core/rst_fetch1                                                   |               20 |             61 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/spiflash_gen.spiflash/spi_rxtx/E[0]                                                         |                                                                                      |               12 |             61 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/v[dawr][1]_82                                               | soc0/processors[1].core/rst_fetch1                                                   |               16 |             61 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_liteeth.liteeth/maccore_int_rst                                                  |               30 |             61 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/sier[63]_i_2_n_0                                        | soc0/processors[0].core/execute1_0/pmu_0/sier[63]_i_1_n_0                            |               29 |             61 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/v[dawr][1]_20                                               | soc0/processors[0].core/rst_fetch1                                                   |               26 |             61 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/sier[63]_i_2__0_n_0                                     | soc0/processors[1].core/execute1_0/pmu_0/sier[63]_i_1__0_n_0                         |               29 |             61 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/v[dawr][0]_21                                               | soc0/processors[0].core/rst_fetch1                                                   |               24 |             61 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/dtm/rst_dbg_reg[0]                                                                          |                                                                                      |               29 |             63 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/ex2_reg[ext_interrupt]1                                         | soc0/processors[0].core/rst_fetch1                                                   |               38 |             63 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/dtm/rst_dbg_reg_2[0]                                                                        |                                                                                      |               29 |             63 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/dtm/rst_dbg_reg_1[0]                                                                        |                                                                                      |               29 |             63 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/mmcra                                                   |                                                                                      |               27 |             63 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/dtm/rst_dbg_reg_0[0]                                                                        |                                                                                      |               36 |             63 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/ex2_reg[ext_interrupt]1                                         | soc0/processors[1].core/rst_fetch1                                                   |               27 |             63 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/mmcra                                                   |                                                                                      |               29 |             63 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/r2[dbg_spr_ack]2_out                                        |                                                                                      |               20 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/r3[dar][63]_i_1__0_n_0                                      | soc0/processors[1].core/rst_fetch1                                                   |               19 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___21_n_0                                                |                                                                                      |               22 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/debug_0/maybe_log.log_read_data[63]_i_1_n_0                              |                                                                                      |               38 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/wishbone_arbiter_0/E[0]                                                                     |                                                                                      |               39 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/debug_0/E[0]                                                             |                                                                                      |               31 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/mmu_0/r[iside]                                                           |                                                                                      |               22 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/r0[req][data]                                                   | soc0/processors[1].core/dcache_0/rst_fetch1_reg[0]                                   |               16 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/debug_0/log_dmi_read_done                                                |                                                                                      |               37 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/dtm/do_inc_reg                                                                              | soc0/rst_uart_reg_n_0                                                                |               16 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/register_file_0/dbg_data                                                 |                                                                                      |               14 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/mmu_0/v[ptcr]                                                            | soc0/processors[1].core/debug_0/core_rst                                             |               25 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode2_0/dc2[e][read_data1][63]_i_1__0_n_0                              | soc0/processors[1].core/execute1_0/dc2_reg[e][valid]0                                |               31 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/debug_0/log_dmi_read_done                                                |                                                                                      |               22 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/debug_0/maybe_log.log_read_data[63]_i_1__0_n_0                           |                                                                                      |               26 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/debug_0/E[0]                                                             |                                                                                      |               30 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ctrl[cfar][63]_i_1__0_n_0                                     | soc0/processors[1].core/rst_fetch1                                                   |               17 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[0].core/mmu_0/itlb_valids0                                           |               20 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/rst_fetch1_reg_1[0]                                     |                                                                                      |               15 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/siar[63]_i_1_n_0                                        |                                                                                      |               15 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/sdar[63]_i_1_n_0                                        |                                                                                      |               16 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ctrl_tmp[ciabr]                                               | soc0/processors[1].core/rst_fetch1                                                   |               19 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode2_0/dc2[e][read_data2][63]_i_1__0_n_0                              | soc0/processors[1].core/execute1_0/dc2_reg[e][valid]0                                |               29 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode2_0/dc2[e][read_data3][63]_i_1__0_n_0                              | soc0/processors[1].core/execute1_0/dc2_reg[e][valid]0                                |               37 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[1].core/decode2_0/rst_fetch1_reg                                     |               34 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode2_0/E[0]                                                           |                                                                                      |               18 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[1].core/mmu_0/itlb_valids0                                           |               23 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/mmcr2                                                   |                                                                                      |               30 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/pmu_0/mmcr1                                                   |                                                                                      |               23 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/r1[req][store_data]                                         |                                                                                      |               20 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___18_n_0                                                |                                                                                      |               36 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___23_n_0                                                |                                                                                      |               22 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___31_n_0                                                |                                                                                      |               46 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ex1[e][write_data][63]_i_1_n_0                                | soc0/processors[0].core/rst_fetch1                                                   |               34 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ctrl_tmp[ciabr]                                               | soc0/processors[0].core/rst_fetch1                                                   |               17 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ctrl[cfar][63]_i_1_n_0                                        | soc0/processors[0].core/rst_fetch1                                                   |               28 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/i___194_n_0                                                 |                                                                                      |               25 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/i___24_n_0                                                  |                                                                                      |               19 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/rams[3].way/ram_reg_1_REGCEAREGCE_cooolgate_en_sig_24                              |                                                                                      |               27 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/r2[dbg_spr_ack]2_out                                        |                                                                                      |               21 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[0].core/decode2_0/rst_fetch1_reg                                     |               34 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/r3[dar][63]_i_1_n_0                                         | soc0/processors[0].core/rst_fetch1                                                   |               23 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/mmu_0/r[iside]                                                           |                                                                                      |               33 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ex1[e][write_data][63]_i_1__0_n_0                             | soc0/processors[1].core/rst_fetch1                                                   |               40 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/mmu_0/v[ptcr]                                                            | soc0/processors[0].core/debug_0/core_rst                                             |               28 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/register_file_0/dbg_data                                                 |                                                                                      |               19 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/r1[req][store_data]                                         |                                                                                      |               20 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___19_n_0                                                |                                                                                      |               18 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/rams[3].way/ram_reg_0_REGCEAREGCE_cooolgate_en_sig_23                              |                                                                                      |               20 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/rams[2].way/ram_reg_1_REGCEAREGCE_cooolgate_en_sig_22                              |                                                                                      |               35 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___31_n_0                                                |                                                                                      |               42 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode2_0/dc2[e][read_data3][63]_i_1_n_0                                 | soc0/processors[0].core/execute1_0/dc2_reg[e][valid]0                                |               46 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/i___194_n_0                                                 |                                                                                      |               24 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/i___24_n_0                                                  |                                                                                      |               14 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/r0[req][data]                                                   | soc0/processors[0].core/dcache_0/rst_fetch1_reg[0]                                   |               22 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___23_n_0                                                |                                                                                      |               24 |             64 |
|  soc0/dtm/jtag_clk                  | soc0/dtm/request[65]_i_1_n_0                                                                     | soc0/dtm/shiftr0                                                                     |               36 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___21_n_0                                                |                                                                                      |               23 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___19_n_0                                                |                                                                                      |               14 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___18_n_0                                                |                                                                                      |               35 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/bsort_0/sr_vr                                                 |                                                                                      |               20 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/bsort_0/sr_vr                                                 |                                                                                      |               20 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/siar[63]_i_1__0_n_0                                     |                                                                                      |               15 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/sdar[63]_i_1__0_n_0                                     |                                                                                      |               15 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/mmcr2                                                   |                                                                                      |               30 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/pmu_0/mmcr1                                                   |                                                                                      |               20 |             64 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode2_0/dc2[e][read_data1][63]_i_1_n_0                                 | soc0/processors[0].core/execute1_0/dc2_reg[e][valid]0                                |               35 |             67 |
|  soc0/dtm/jtag_clk                  | soc0/dtm/shiftr[73]_i_1_n_0                                                                      | soc0/dtm/shiftr0                                                                     |               12 |             72 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/r1[wb][dat]                                                     |                                                                                      |               27 |             72 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/r1[wb][dat]                                                     |                                                                                      |               28 |             72 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/r1[tlb_acc_way]                                                 |                                                                                      |               18 |             73 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/r1[tlb_acc_way]                                                 |                                                                                      |               17 |             73 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode2_0/dc2[e][read_data2][63]_i_1_n_0                                 | soc0/processors[0].core/execute1_0/dc2_reg[e][valid]0                                |               44 |             75 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/with_fpu.fpu_0/i___27_n_0                                                |                                                                                      |               26 |             76 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/with_fpu.fpu_0/i___27_n_0                                                |                                                                                      |               34 |             76 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/p_2_in                                                        | soc0/processors[1].core/execute1_0/dc2_reg[e][valid]0                                |               37 |             79 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode2_0/p_2_in                                                         | soc0/processors[0].core/execute1_0/dc2_reg[e][valid]0                                |               41 |             79 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/rst_fetch1_reg[0]                                               |                                                                                      |               33 |             82 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/rst_fetch1_reg[0]                                               |                                                                                      |               32 |             82 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/i___7_n_0                                                   |                                                                                      |               39 |             86 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/i___7_n_0                                                   |                                                                                      |               41 |             86 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ramspr_odd_wr_enab                                            |                                                                                      |               11 |             88 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ramspr_odd_wr_enab                                            |                                                                                      |               11 |             88 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ramspr_even_wr_enab                                           |                                                                                      |               11 |             88 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ramspr_even_wr_enab                                           |                                                                                      |               11 |             88 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/E[0]                                                          |                                                                                      |               30 |             90 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/E[0]                                                          |                                                                                      |               30 |             90 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode1_0/E[0]                                                           |                                                                                      |               44 |             96 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode1_0/E[0]                                                           |                                                                                      |               49 |             96 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/fetch1_0/erat[epn0]                                                      |                                                                                      |               29 |             97 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/fetch1_0/erat[epn1]                                                      |                                                                                      |               21 |             97 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/fetch1_0/erat[epn1]                                                      |                                                                                      |               20 |             97 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/fetch1_0/erat[epn0]                                                      |                                                                                      |               28 |             97 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/wishbone_arbiter_0/wb_stash_reg[cyc]_1[0]                                                   |                                                                                      |               22 |             99 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/p_0_in__0                                                                 |                                                                                      |               13 |            104 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/wishbone_arbiter_0/wb_stash_reg[cyc]_0                                                      |                                                                                      |               20 |            108 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/icache_0/p_0_in85_out                                                    |                                                                                      |               30 |            120 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/icache_0/p_0_in85_out                                                    |                                                                                      |               30 |            120 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/icache_0/rams[0].ic_tags_reg_r1_0_63_0_2_i_1_n_0                         |                                                                                      |               30 |            120 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/icache_0/rams[0].ic_tags_reg_r1_0_63_0_2_i_1__0_n_0                      |                                                                                      |               30 |            120 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/r3_reg[dawr_upd_n_0_]                                       | soc0/processors[0].core/rst_fetch1                                                   |               32 |            122 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/r3_reg[dawr_upd_n_0_]                                       | soc0/processors[1].core/rst_fetch1                                                   |               32 |            122 |
|  has_dram.dram/litedram/FDCE_7_0    | has_dram.dram/litedram/main_litedramcore_phaseinjector0_rddata_status[31]_i_1_n_0                | has_dram.dram/litedram/FDPE_3_0                                                      |               35 |            128 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode1_0/rst_fetch1_reg[0]                                              |                                                                                      |               49 |            138 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode1_0/rst_fetch1_reg[0]                                              |                                                                                      |               46 |            138 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/syscon0/SR[0]                                                                   |               63 |            141 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/i___25_n_0                                                      |                                                                                      |               50 |            148 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/i___25_n_0                                                      |                                                                                      |               50 |            148 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/ex2_reg[e][redirect]_2                                        | soc0/processors[1].core/rst_fetch1                                                   |               69 |            151 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/ex2_reg[e][redirect]_2                                        | soc0/processors[0].core/rst_fetch1                                                   |               65 |            151 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/advance_nia                                                   |                                                                                      |               49 |            172 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/advance_nia                                                   |                                                                                      |               58 |            172 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/ex2_reg[ext_interrupt]1                                         |                                                                                      |               80 |            175 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/ex2_reg[ext_interrupt]1                                         |                                                                                      |               79 |            175 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/cache_tags_reg_r1_0_63_48_48_i_1_n_0                            |                                                                                      |               44 |            176 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/icache_0/selected_reg[2][0]                                              |                                                                                      |               60 |            176 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/cache_tags_reg_r1_0_63_0_0_i_1__0_n_0                           |                                                                                      |               44 |            176 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/cache_tags_reg_r1_0_63_48_48_i_1__0_n_0                         |                                                                                      |               44 |            176 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/cache_tags_reg_r1_0_63_0_0_i_1_n_0                              |                                                                                      |               44 |            176 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/decode2_0/r[second]__0                                                   | soc0/processors[0].core/execute1_0/dc2_reg[e][valid]0                                |               67 |            187 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/decode2_0/r[second]__0                                                   | soc0/processors[1].core/execute1_0/dc2_reg[e][valid]0                                |               77 |            188 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/hv[xright][3]_19                                            | soc0/processors[0].core/rst_fetch1                                                   |               74 |            192 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/i___52_n_0                                                      |                                                                                      |               49 |            192 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/bsort_0/sr_ml                                                 |                                                                                      |               37 |            192 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/bsort_0/sr_ml                                                 |                                                                                      |               50 |            192 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/hv[xright][3]_81                                            | soc0/processors[1].core/rst_fetch1                                                   |               66 |            192 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/i___52_n_0                                                      |                                                                                      |               49 |            192 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/i___51_n_0                                                      |                                                                                      |               49 |            192 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/i___51_n_0                                                      |                                                                                      |               49 |            192 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/dcache_0/tlb_valid_way[1]_i_1_n_0                                        |                                                                                      |               99 |            194 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/dcache_0/tlb_valid_way[1]_i_1__0_n_0                                     |                                                                                      |               99 |            194 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/loadstore1_0/r2[req][addr]                                               |                                                                                      |               86 |            256 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/loadstore1_0/r2[req][addr]                                               |                                                                                      |               69 |            256 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[0].core/execute1_0/bsort_0/ex1_reg[busy]                                         | soc0/processors[0].core/rst_fetch1                                                   |              105 |            265 |
|  has_dram.dram/litedram/FDCE_7_0    | soc0/processors[1].core/execute1_0/bsort_0/ex1_reg[busy]                                         | soc0/processors[1].core/rst_fetch1                                                   |               91 |            265 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/rst_uart_reg_n_0                                                                |              133 |            315 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | has_dram.dram/litedram/FDPE_3_0                                                      |              203 |            446 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[0].core/rst_fetch1                                                   |              307 |            621 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[1].core/rst_fetch1                                                   |              297 |            621 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[0].core/mmu_0/p_0_out                                                |              152 |           1024 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  | soc0/processors[1].core/mmu_0/p_0_out                                                |              154 |           1024 |
|  has_dram.dram/litedram/FDCE_7_0    |                                                                                                  |                                                                                      |             1250 |           2869 |
+-------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+


