
---------- Begin Simulation Statistics ----------
final_tick                                 9180333477                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 946848                       # Simulator instruction rate (inst/s)
host_mem_usage                                1195040                       # Number of bytes of host memory used
host_op_rate                                   968890                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.66                       # Real time elapsed on the host
host_tick_rate                             1060274079                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8198000                       # Number of instructions simulated
sim_ops                                       8389038                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009180                       # Number of seconds simulated
sim_ticks                                  9180333477                       # Number of ticks simulated
system.cpu.Branches                            832110                       # Number of branches fetched
system.cpu.committedInsts                     8198000                       # Number of instructions committed
system.cpu.committedOps                       8389038                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         27568569                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               27568568.996997                       # Number of busy cycles
system.cpu.num_cc_register_reads              1899888                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1878920                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       780920                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                       28313                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.003003                       # Number of idle cycles
system.cpu.num_int_alu_accesses               7404326                       # Number of integer alu accesses
system.cpu.num_int_insts                      7404326                       # number of integer instructions
system.cpu.num_int_register_reads            13430818                       # number of times the integer registers were read
system.cpu.num_int_register_writes            5881793                       # number of times the integer registers were written
system.cpu.num_load_insts                     3461275                       # Number of load instructions
system.cpu.num_mem_refs                       4327915                       # number of memory refs
system.cpu.num_store_insts                     866640                       # Number of store instructions
system.cpu.num_vec_alu_accesses               1698735                       # Number of vector alu accesses
system.cpu.num_vec_insts                      1698735                       # number of vector instructions
system.cpu.num_vec_register_reads             1195272                       # number of times the vector registers were read
system.cpu.num_vec_register_writes            1193645                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   324      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   3324289     39.62%     39.63% # Class of executed instruction
system.cpu.op_class::IntMult                   386658      4.61%     44.24% # Class of executed instruction
system.cpu.op_class::IntDiv                      2232      0.03%     44.26% # Class of executed instruction
system.cpu.op_class::FloatAdd                  169984      2.03%     46.29% # Class of executed instruction
system.cpu.op_class::FloatCmp                       2      0.00%     46.29% # Class of executed instruction
system.cpu.op_class::FloatCvt                    3072      0.04%     46.33% # Class of executed instruction
system.cpu.op_class::FloatMult                 174080      2.08%     48.40% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     48.40% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.40% # Class of executed instruction
system.cpu.op_class::FloatMisc                    239      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdAdd                        1      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdAlu                       39      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdCmp                      287      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdMisc                      95      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdShift                    160      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     48.41% # Class of executed instruction
system.cpu.op_class::MemRead                  3461275     41.26%     89.67% # Class of executed instruction
system.cpu.op_class::MemWrite                  866640     10.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    8389377                       # Class of executed instruction
system.cpu.workload.numSyscalls                    71                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7721                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19572                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        16539                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          547                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        34102                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            547                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data      4314224                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4314224                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4314224                       # number of overall hits
system.cpu.dcache.overall_hits::total         4314224                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        15877                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15877                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15877                       # number of overall misses
system.cpu.dcache.overall_misses::total         15877                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    743043879                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    743043879                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    743043879                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    743043879                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4330101                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4330101                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4330101                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4330101                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003667                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46800.017573                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46800.017573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46800.017573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46800.017573                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3171                       # number of writebacks
system.cpu.dcache.writebacks::total              3171                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        15877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        15877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        15877                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        15877                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    732469797                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    732469797                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    732469797                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    732469797                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003667                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003667                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46134.017573                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46134.017573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46134.017573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46134.017573                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15368                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3450306                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3450306                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    622092951                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    622092951                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3463550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3463550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46971.681592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46971.681592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    613272447                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    613272447                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46305.681592                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46305.681592                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       863918                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         863918                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    118666881                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    118666881                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       866424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       866424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002892                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002892                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47353.104948                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47353.104948                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2506                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2506                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    116997885                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    116997885                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46687.104948                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46687.104948                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2284047                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2284047                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          127                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          127                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 17984.622047                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 17984.622047                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          127                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          127                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2199465                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2199465                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 17318.622047                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 17318.622047                       # average WriteLineReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.cpu.data           68                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              68                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            3                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             3                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       200133                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       200133                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           71                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           71                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.042254                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.042254                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        66711                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        66711                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            3                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            3                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data       198135                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total       198135                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.042254                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.042254                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        66045                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        66045                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9180333477                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.652338                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4330172                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15880                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            272.680856                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            221778                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.652338                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995415                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995415                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          222                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          34657256                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         34657256                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9180333477                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            38                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9180333477                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9180333477                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8196656                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8196656                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8196656                       # number of overall hits
system.cpu.icache.overall_hits::total         8196656                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1683                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1683                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1683                       # number of overall misses
system.cpu.icache.overall_misses::total          1683                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    105912648                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    105912648                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    105912648                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    105912648                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8198339                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8198339                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8198339                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8198339                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000205                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000205                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000205                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000205                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62930.866310                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62930.866310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62930.866310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62930.866310                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1171                       # number of writebacks
system.cpu.icache.writebacks::total              1171                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1683                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1683                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1683                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1683                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104791770                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104791770                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104791770                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104791770                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62264.866310                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62264.866310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62264.866310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62264.866310                       # average overall mshr miss latency
system.cpu.icache.replacements                   1171                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8196656                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8196656                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1683                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1683                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    105912648                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    105912648                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8198339                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8198339                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62930.866310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62930.866310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104791770                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104791770                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62264.866310                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62264.866310                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9180333477                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           499.595006                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8198339                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1683                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4871.265003                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             76590                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   499.595006                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.975771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.975771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          65588395                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         65588395                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9180333477                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            38                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9180333477                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9180333477                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   9180333477                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   59                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5653                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5712                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  59                       # number of overall hits
system.l2.overall_hits::.cpu.data                5653                       # number of overall hits
system.l2.overall_hits::total                    5712                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1624                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10100                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11724                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1624                       # number of overall misses
system.l2.overall_misses::.cpu.data             10100                       # number of overall misses
system.l2.overall_misses::total                 11724                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    102681216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    675184140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        777865356                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    102681216                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    675184140                       # number of overall miss cycles
system.l2.overall_miss_latency::total       777865356                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            15753                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17436                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           15753                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17436                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.641148                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.672402                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.641148                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.672402                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 63227.349754                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 66849.914851                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 66348.119754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 63227.349754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 66849.914851                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 66348.119754                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1383                       # number of writebacks
system.l2.writebacks::total                      1383                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11724                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11724                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     91865376                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    607918140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    699783516                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     91865376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    607918140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    699783516                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.964944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.641148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.672402                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.964944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.641148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.672402                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 56567.349754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60189.914851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59688.119754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 56567.349754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60189.914851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59688.119754                       # average overall mshr miss latency
system.l2.replacements                           8259                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3171                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3171                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1171                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1171                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1171                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1171                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   773                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1736                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1736                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    109278945                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     109278945                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.691909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.691909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 62948.701037                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62948.701037                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     97717185                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     97717185                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.691909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.691909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 56288.701037                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 56288.701037                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    102681216                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    102681216                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 63227.349754                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 63227.349754                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     91865376                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91865376                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.964944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.964944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 56567.349754                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 56567.349754                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8364                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8364                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    565905195                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    565905195                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.631531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.631531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 67659.635940                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 67659.635940                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8364                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8364                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    510200955                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    510200955                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.631531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.631531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60999.635940                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60999.635940                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          127                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             127                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          127                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           127                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          127                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          127                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1226439                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1226439                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data         9657                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total         9657                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9180333477                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3989.250374                       # Cycle average of tags in use
system.l2.tags.total_refs                       33966                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12355                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.749170                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     69597                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     357.099653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       586.129561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3046.021160                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.087183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.143098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.743658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973938                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          441                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3566                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    285171                       # Number of tag accesses
system.l2.tags.data_accesses                   285171                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9180333477                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014072925334                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           80                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           80                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               27097                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1277                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11724                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1383                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11724                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1383                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11724                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1383                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           80                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     144.400000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     99.492792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    372.048711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            62     77.50%     77.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           16     20.00%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      1.25%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      1.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            80                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           80                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.950000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.921398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               41     51.25%     51.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.50%     53.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37     46.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            80                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  750336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                88512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     81.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    9180028449                       # Total gap between requests
system.mem_ctrls.avgGap                     700391.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       103936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       645184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        86784                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 11321593.083780303597                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 70278928.496052488685                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 9453251.367984047160                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1624                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        10100                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1383                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     42327854                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    300239098                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 149005980515                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26063.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29726.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 107741128.36                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       103936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       646400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        750336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       103936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       103936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        88512                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        88512                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1624                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        10100                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          11724                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1383                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1383                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     11321593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     70411386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         81732979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     11321593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     11321593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      9641480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         9641480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      9641480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     11321593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     70411386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        91374458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                11705                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1356                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          767                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          749                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          787                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           99                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           51                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           30                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          235                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          301                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               123098202                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              58525000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          342566952                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10516.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29266.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7281                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                997                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            62.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.53                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4782                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   174.788791                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   115.558773                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   212.064432                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2671     55.86%     55.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1140     23.84%     79.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          389      8.13%     87.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          195      4.08%     91.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          105      2.20%     94.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           72      1.51%     95.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           46      0.96%     96.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           23      0.48%     97.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          141      2.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4782                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                749120                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              86784                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               81.600522                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                9.453251                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.71                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               63.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   9180333477                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        16600500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         8819580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       41590500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       2255040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 724660560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1028199630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2659395840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4481521650                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   488.165453                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6904851734                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    306540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1968941743                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        17550120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         9328110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       41983200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       4823280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 724660560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1035589680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2653172640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4487107590                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   488.773921                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6888384008                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    306540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1985409469                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9180333477                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9988                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1383                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6338                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1736                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1736                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9988                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           127                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        31296                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  31296                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       838848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  838848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11851                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11851    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11851                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9180333477                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             8359632                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21417841                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             14927                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4554                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1171                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19073                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2509                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2509                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1683                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13244                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          127                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          127                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4537                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        47128                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 51665                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       182656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1211136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1393792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            8259                       # Total snoops (count)
system.tol2bus.snoopTraffic                     88512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25822                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021183                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.143998                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25275     97.88%     97.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    547      2.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25822                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9180333477                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           14247738                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1681317                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          15779538                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
