[{"DBLP title": "Suppression of Intrinsic Delay Variation in FPGAs using Multiple Configurations.", "DBLP authors": ["Yohei Matsumoto", "Masakazu Hioki", "Takashi Kawanami", "Hanpei Koike", "Toshiyuki Tsutsumi", "Tadashi Nakagawa", "Toshihiro Sekigawa"], "year": 2008, "MAG papers": [{"PaperId": 1978700278, "PaperTitle": "suppression of intrinsic delay variation in fpgas using multiple configurations", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["national institute of advanced industrial science and technology", "national institute of advanced industrial science and technology", "national institute of advanced industrial science and technology", "national institute of advanced industrial science and technology", "national institute of advanced industrial science and technology", "national institute of advanced industrial science and technology", "national institute of advanced industrial science and technology"]}], "source": "ES"}, {"DBLP title": "Statistical Analysis and Process Variation-Aware Routing and Skew Assignment for FPGAs.", "DBLP authors": ["Satish Sivaswamy", "Kia Bazargan"], "year": 2008, "MAG papers": [{"PaperId": 1977505713, "PaperTitle": "statistical analysis and process variation aware routing and skew assignment for fpgas", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "A Desktop Computer with a Reconfigurable Pentium\u00ae.", "DBLP authors": ["Shih-Lien Lu", "Peter Yiannacouras", "Taeweon Suh", "Rolf Kassa", "Michael Konow"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Designing Efficient Input Interconnect Blocks for LUT Clusters Using Counting and Entropy.", "DBLP authors": ["Wenyi Feng", "Sinan Kaptanoglu"], "year": 2008, "MAG papers": [{"PaperId": 2040166817, "PaperTitle": "designing efficient input interconnect blocks for lut clusters using counting and entropy", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["actel", "actel"]}], "source": "ES"}, {"DBLP title": "A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications.", "DBLP authors": ["Steven J. E. Wilton", "Chun Hok Ho", "Bradley R. Quinton", "Philip Heng Wai Leong", "Wayne Luk"], "year": 2008, "MAG papers": [{"PaperId": 2114181278, "PaperTitle": "a synthesizable datapath oriented embedded fpga fabric for silicon debug applications", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of british columbia", "imperial college london", "university of british columbia", "imperial college london", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Special-Purpose Hardware for Solving the Elliptic Curve Discrete Logarithm Problem.", "DBLP authors": ["Tim G\u00fcneysu", "Christof Paar", "Jan Pelzl"], "year": 2008, "MAG papers": [{"PaperId": 1977131936, "PaperTitle": "special purpose hardware for solving the elliptic curve discrete logarithm problem", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["ruhr university bochum", "ruhr university bochum", "ruhr university bochum"]}], "source": "ES"}, {"DBLP title": "Mercury BLASTP: Accelerating Protein Sequence Alignment.", "DBLP authors": ["Arpith C. Jacob", "Joseph M. Lancaster", "Jeremy Buhler", "Brandon Harris", "Roger D. Chamberlain"], "year": 2008, "MAG papers": [{"PaperId": 1978885894, "PaperTitle": "mercury blastp accelerating protein sequence alignment", "Year": 2008, "CitationCount": 51, "EstimatedCitation": 64, "Affiliations": ["washington university in st louis", "washington university in st louis", "washington university in st louis", "washington university in st louis", "washington university in st louis"]}], "source": "ES"}, {"DBLP title": "Parametric Yield Modeling and Simulations of FPGA Circuits Considering Within-Die Delay Variations.", "DBLP authors": ["N. Pete Sedcole", "Peter Y. K. Cheung"], "year": 2008, "MAG papers": [{"PaperId": 2031871682, "PaperTitle": "parametric yield modeling and simulations of fpga circuits considering within die delay variations", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Merged Dictionary Code Compression for FPGA Implementation of Custom Microcoded PEs.", "DBLP authors": ["Bita Gorjiara", "Mehrdad Reshadi", "Daniel Gajski"], "year": 2008, "MAG papers": [{"PaperId": 2083324936, "PaperTitle": "merged dictionary code compression for fpga implementation of custom microcoded pes", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Multivariate Gaussian Random Number Generation Targeting Reconfigurable Hardware.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2008, "MAG papers": [{"PaperId": 2040213768, "PaperTitle": "multivariate gaussian random number generation targeting reconfigurable hardware", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "On the trade-off between power and flexibility of FPGA clock networks.", "DBLP authors": ["Julien Lamoureux", "Steven J. E. Wilton"], "year": 2008, "MAG papers": [{"PaperId": 1965195759, "PaperTitle": "on the trade off between power and flexibility of fpga clock networks", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "An open-source HyperTransport core.", "DBLP authors": ["David Slogsnat", "Alexander Giese", "Mondrian N\u00fcssle", "Ulrich Br\u00fcning"], "year": 2008, "MAG papers": [{"PaperId": 2065949640, "PaperTitle": "an open source hypertransport core", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["heidelberg university", "heidelberg university", "heidelberg university", "heidelberg university"]}], "source": "ES"}, {"DBLP title": "Particle graphics on reconfigurable hardware.", "DBLP authors": ["John Sachs Beeckler", "Warren J. Gross"], "year": 2008, "MAG papers": [{"PaperId": 2020433498, "PaperTitle": "particle graphics on reconfigurable hardware", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["mcgill university", "mcgill university"]}], "source": "ES"}, {"DBLP title": "Perturb+mutate: Semisynthetic circuit generation for incremental placement and routing.", "DBLP authors": ["David Grant", "Guy G. Lemieux"], "year": 2008, "MAG papers": [{"PaperId": 2137381762, "PaperTitle": "perturb mutate semisynthetic circuit generation for incremental placement and routing", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Perfecto: A systemc-based design-space exploration framework for dynamically reconfigurable architectures.", "DBLP authors": ["Pao-Ann Hsiung", "Chao-Sheng Lin", "Chih-Feng Liao"], "year": 2008, "MAG papers": [{"PaperId": 1971600554, "PaperTitle": "perfecto a systemc based design space exploration framework for dynamically reconfigurable architectures", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["national chung cheng university", "national chung cheng university", "national chung cheng university"]}], "source": "ES"}]