INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ashwin/Projects/cordic_ip_verif/cordic_ip_verif.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
