
*** Running vivado
    with args -log knight_rider.vds -m64 -mode batch -messageDb vivado.pb -notrace -source knight_rider.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source knight_rider.tcl -notrace
Command: synth_design -top knight_rider -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 297.441 ; gain = 88.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'knight_rider' [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/sources_1/new/knioght.vhd:4]
INFO: [Synth 8-3491] module 'uart_tx' declared at 'H:/Xilinxprojects/project_knightetest/project_knightetest.runs/synth_1/.Xil/Vivado-8068-2002-09/realtime/uart_tx_stub.v:6' bound to instance 'uart_stat' of component 'uart_tx' [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/sources_1/new/knioght.vhd:20]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [H:/Xilinxprojects/project_knightetest/project_knightetest.runs/synth_1/.Xil/Vivado-8068-2002-09/realtime/uart_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (1#1) [H:/Xilinxprojects/project_knightetest/project_knightetest.runs/synth_1/.Xil/Vivado-8068-2002-09/realtime/uart_tx_stub.v:6]
INFO: [Synth 8-3491] module 'counter' declared at 'H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/sources_1/new/counterr.vhd:4' bound to instance 'rate_counter' of component 'counter' [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/sources_1/new/knioght.vhd:26]
INFO: [Synth 8-638] synthesizing module 'counter' [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/sources_1/new/counterr.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/sources_1/new/counterr.vhd:11]
INFO: [Synth 8-3491] module 'counter' declared at 'H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/sources_1/new/counterr.vhd:4' bound to instance 'addr_counter' of component 'counter' [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/sources_1/new/knioght.vhd:33]
INFO: [Synth 8-3491] module 'rom' declared at 'H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/sources_1/new/rom.vhd:4' bound to instance 'led_rom' of component 'rom' [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/sources_1/new/knioght.vhd:39]
INFO: [Synth 8-638] synthesizing module 'rom' [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/sources_1/new/rom.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'rom' (3#1) [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/sources_1/new/rom.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'knight_rider' (4#1) [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/sources_1/new/knioght.vhd:4]
WARNING: [Synth 8-3331] design knight_rider has unconnected port enable
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[15]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[14]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[13]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[12]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[11]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[10]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[9]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[8]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[7]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[6]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[5]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 333.949 ; gain = 125.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 333.949 ; gain = 125.359
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'uart_tx' instantiated as 'uart_stat' [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/sources_1/new/knioght.vhd:20]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/constrs_1/new/constaraintsd.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'Clock' is not supported in the xdc constraint file. [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/constrs_1/new/constaraintsd.xdc:35]
Finished Parsing XDC File [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/constrs_1/new/constaraintsd.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/Xilinxprojects/project_knightetest/project_knightetest.srcs/constrs_1/new/constaraintsd.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/knight_rider_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/knight_rider_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [H:/Xilinxprojects/project_knightetest/project_knightetest.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [H:/Xilinxprojects/project_knightetest/project_knightetest.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 635.969 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock. (constraint file  H:/Xilinxprojects/project_knightetest/project_knightetest.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for tx. (constraint file  H:/Xilinxprojects/project_knightetest/project_knightetest.runs/synth_1/dont_buffer.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "limit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input     24 Bit        Muxes := 1     
	  31 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module knight_rider 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     24 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  31 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "limit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design knight_rider has unconnected port enable
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[15]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[14]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[13]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[12]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[11]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[10]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[9]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[8]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[7]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[6]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[5]
WARNING: [Synth 8-3331] design knight_rider has unconnected port switch[4]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 635.969 ; gain = 427.379

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 635.969 ; gain = 427.379

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 635.969 ; gain = 427.379

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |uart_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |uart_tx |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |    14|
|4     |LUT1    |    48|
|5     |LUT2    |     2|
|6     |LUT3    |     4|
|7     |LUT4    |     2|
|8     |LUT5    |    13|
|9     |LUT6    |    18|
|10    |FDRE    |    66|
|11    |IBUF    |     4|
|12    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------------+----------+------+
|      |Instance       |Module    |Cells |
+------+---------------+----------+------+
|1     |top            |          |   190|
|2     |  addr_counter |counter   |    77|
|3     |  led_rom      |rom       |    16|
|4     |  rate_counter |counter_0 |    74|
+------+---------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 635.969 ; gain = 427.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 635.969 ; gain = 106.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 635.969 ; gain = 427.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 27 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 635.969 ; gain = 413.973
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 635.969 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 10:17:48 2017...
