{
    "devices": {
        "lut": {
            "type": "Subcircuit",
            "celltype": "3LUT2"
        }, 
        "flipflop": {
            "label":"",
            "type":"Dff",
            "bits":1,
            "polarity": {"clock":true}
        },
        "inMux": {
            "type": "Mux"
        },
        "outMux": {
            "type": "Mux"
        }
    },
    "connectors": [
    ],
    "subcircuits": {
        "3LUT2": {
            "devices": {
                "mem": {
                    "type": "Memory",
                    "bits": 2,
                    "abits": 3,
                    "words": 8,
                    "offset": 0,
                    "rdports": [
                        {}
                    ],
                    "wrports": []
                },
                "inA": {
                    "type": "Input", "net": "A"
                },
                "inB": {
                    "type": "Input","net": "B"
                },
                "inC": {
                    "type": "Input","net": "C"
                },
                "split0": {
                    "type": "BusGroup",
                    "groups": [1,1,1]
                },
                "split1": {
                    "type": "BusUngroup",
                    "groups": [1,1]
                },
                "outX": {
                    "type": "Output", "net": "X"
                },
                "outY": {
                    "type": "Output", "net": "Y"
                }
            },
            "connectors": [
                {
                    "from": {"id": "inA", "port": "out"},
                    "to": {"id": "split0", "port": "in0"}
                },
                {
                    "from": {"id": "inB", "port": "out"},
                    "to": {"id": "split0", "port": "in1"}
                },
                {
                    "from": {"id": "inC", "port": "out"},
                    "to": {"id": "split0", "port": "in2"}
                },
                {
                    "from": {"id": "split0", "port": "out"},
                    "to": {"id": "mem", "port": "rd0addr"}
                },
                {
                    "from": {"id": "mem", "port": "rd0data"},
                    "to": {"id": "split1", "port": "in"}
                },
                {
                    "from": {"id": "split1", "port": "out0"},
                    "to": {"id": "outX", "port": "in"}
                },
                {
                    "from": {"id": "split1", "port": "out1"},
                    "to": {"id": "outY", "port": "in"}
                }
            ]
        }
    }
}