

================================================================
== Vitis HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config12_s'
================================================================
* Date:           Thu Jul 11 13:34:27 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.344 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 8 [1/1] (1.40ns)   --->   "%layer11_out_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %layer11_out" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 8 'read' 'layer11_out_read' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln199 = trunc i48 %layer11_out_read" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 9 'trunc' 'trunc_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln199_1 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %layer11_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 10 'partselect' 'trunc_ln199_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln199_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %layer11_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 11 'partselect' 'trunc_ln199_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.34>
ST_2 : Operation 12 [1/1] (0.78ns)   --->   "%icmp_ln65 = icmp_slt  i16 %trunc_ln199, i16 %trunc_ln199_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 12 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln65 = xor i1 %icmp_ln65, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 13 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln65, i16 %trunc_ln199, i16 %trunc_ln199_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 14 'select' 'select_ln65' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln65_1 = icmp_slt  i16 %select_ln65, i16 %trunc_ln199_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 15 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node x_max)   --->   "%xor_ln65_1 = xor i1 %icmp_ln65_1, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 16 'xor' 'xor_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.24ns) (out node of the LUT)   --->   "%x_max = select i1 %xor_ln65_1, i16 %select_ln65, i16 %trunc_ln199_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 17 'select' 'x_max' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i16 %trunc_ln199" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 18 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i16 %x_max" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 19 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.78ns)   --->   "%sub_ln215 = sub i17 %sext_ln215, i17 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 20 'sub' 'sub_ln215' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215, i32 16" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 21 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215, i32 15" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 22 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%xor_ln215 = xor i1 %tmp_4, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 23 'xor' 'xor_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%and_ln215 = and i1 %tmp_5, i1 %xor_ln215" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 24 'and' 'and_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%xor_ln215_1 = xor i1 %tmp_4, i1 %tmp_5" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 25 'xor' 'xor_ln215_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i16 %trunc_ln199_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 26 'sext' 'sext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%sub_ln215_1 = sub i17 %sext_ln215_2, i17 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 27 'sub' 'sub_ln215_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_1, i32 16" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 28 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_1, i32 15" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 29 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%xor_ln215_2 = xor i1 %tmp_6, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 30 'xor' 'xor_ln215_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%and_ln215_1 = and i1 %tmp_7, i1 %xor_ln215_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 31 'and' 'and_ln215_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%xor_ln215_3 = xor i1 %tmp_6, i1 %tmp_7" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 32 'xor' 'xor_ln215_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i16 %trunc_ln199_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 33 'sext' 'sext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.78ns)   --->   "%sub_ln215_2 = sub i17 %sext_ln215_3, i17 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 34 'sub' 'sub_ln215_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_2, i32 16" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 35 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_2, i32 15" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 36 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%xor_ln215_4 = xor i1 %tmp_8, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 37 'xor' 'xor_ln215_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%and_ln215_2 = and i1 %tmp_9, i1 %xor_ln215_4" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 38 'and' 'and_ln215_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%xor_ln215_5 = xor i1 %tmp_8, i1 %tmp_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 39 'xor' 'xor_ln215_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%select_ln215 = select i1 %and_ln215, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 40 'select' 'select_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln215, i32 6, i32 15" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 41 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln215_1 = select i1 %xor_ln215_1, i10 %select_ln215, i10 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 42 'select' 'select_ln215_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i10 %select_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 43 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 44 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (1.20ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 45 'load' 'exp_table_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%select_ln215_2 = select i1 %and_ln215_1, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 46 'select' 'select_ln215_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln215_1, i32 6, i32 15" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 47 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln215_3 = select i1 %xor_ln215_3, i10 %select_ln215_2, i10 %tmp_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 48 'select' 'select_ln215_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i10 %select_ln215_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 49 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 50 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.20ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 51 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%select_ln215_4 = select i1 %and_ln215_2, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 52 'select' 'select_ln215_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln215_2, i32 6, i32 15" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 53 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln215_5 = select i1 %xor_ln215_5, i10 %select_ln215_4, i10 %tmp_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 54 'select' 'select_ln215_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i10 %select_ln215_5" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 55 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 56 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (1.20ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 57 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 4.28>
ST_3 : Operation 58 [1/2] (1.20ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 58 'load' 'exp_table_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%exp_table_load_cast1 = zext i17 %exp_table_load" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 59 'zext' 'exp_table_load_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (1.20ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 60 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%exp_table_load_1_cast2 = zext i17 %exp_table_load_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 61 'zext' 'exp_table_load_1_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (1.20ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 62 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%exp_table_load_2_cast3 = zext i17 %exp_table_load_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 63 'zext' 'exp_table_load_2_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.79ns)   --->   "%add_ln50 = add i18 %exp_table_load_1_cast2, i18 %exp_table_load_cast1" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 64 'add' 'add_ln50' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.79ns)   --->   "%add_ln50_2 = add i17 %exp_table_load_1, i17 %exp_table_load" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 65 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50, i32 17" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 66 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%select_ln50 = select i1 %tmp_10, i17 131071, i17 %add_ln50_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 67 'select' 'select_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%zext_ln50 = zext i17 %select_ln50" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 68 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln50_1 = add i18 %zext_ln50, i18 %exp_table_load_2_cast3" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 69 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50_1, i32 17" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 70 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %add_ln50_1, i32 8, i32 17" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 71 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.30ns)   --->   "%select_ln50_1 = select i1 %tmp_11, i10 511, i10 %tmp_3" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 72 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i10 %select_ln50_1" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 73 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln235" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 74 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (1.20ns)   --->   "%inv_exp_sum = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 75 'load' 'inv_exp_sum' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 3.23>
ST_4 : Operation 76 [1/2] (1.20ns)   --->   "%inv_exp_sum = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 76 'load' 'inv_exp_sum' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln244 = sext i18 %inv_exp_sum" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 77 'sext' 'sext_ln244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i17 %exp_table_load" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 78 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (2.03ns)   --->   "%mul_ln244 = mul i26 %sext_ln244, i26 %zext_ln244" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 79 'mul' 'mul_ln244' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln244, i32 10, i32 25" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 80 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.03>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln244_1 = zext i17 %exp_table_load_1" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 81 'zext' 'zext_ln244_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (2.03ns)   --->   "%mul_ln244_1 = mul i26 %sext_ln244, i26 %zext_ln244_1" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 82 'mul' 'mul_ln244_1' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln244_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln244_1, i32 10, i32 25" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 83 'partselect' 'trunc_ln244_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.03>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln244_2 = zext i17 %exp_table_load_2" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 84 'zext' 'zext_ln244_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (2.03ns)   --->   "%mul_ln244_2 = mul i26 %sext_ln244, i26 %zext_ln244_2" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 85 'mul' 'mul_ln244_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln244_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln244_2, i32 10, i32 25" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 86 'partselect' 'trunc_ln244_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %trunc_ln244_2, i16 %trunc_ln244_1, i16 %trunc_ln2" [firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 87 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln246 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %layer12_out, i48 %p_0" [firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 88 'write' 'write_ln246' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer12_out, void @empty_2, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer11_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 91 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_9, void @empty, void @empty, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 92 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%rend5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin4" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 93 'specregionend' 'rend5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 94 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_9, void @empty, void @empty, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 95 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%rend3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin2" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 96 'specregionend' 'rend3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 97 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_9, void @empty, void @empty, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 98 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 99 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln248 = ret" [firmware/nnet_utils/nnet_activation_stream.h:248]   --->   Operation 100 'ret' 'ret_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer11_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer11_out_read        (read             ) [ 00000000]
trunc_ln199             (trunc            ) [ 00100000]
trunc_ln199_1           (partselect       ) [ 00100000]
trunc_ln199_2           (partselect       ) [ 00100000]
icmp_ln65               (icmp             ) [ 00000000]
xor_ln65                (xor              ) [ 00000000]
select_ln65             (select           ) [ 00000000]
icmp_ln65_1             (icmp             ) [ 00000000]
xor_ln65_1              (xor              ) [ 00000000]
x_max                   (select           ) [ 00000000]
sext_ln215              (sext             ) [ 00000000]
sext_ln215_1            (sext             ) [ 00000000]
sub_ln215               (sub              ) [ 00000000]
tmp_4                   (bitselect        ) [ 00000000]
tmp_5                   (bitselect        ) [ 00000000]
xor_ln215               (xor              ) [ 00000000]
and_ln215               (and              ) [ 00000000]
xor_ln215_1             (xor              ) [ 00000000]
sext_ln215_2            (sext             ) [ 00000000]
sub_ln215_1             (sub              ) [ 00000000]
tmp_6                   (bitselect        ) [ 00000000]
tmp_7                   (bitselect        ) [ 00000000]
xor_ln215_2             (xor              ) [ 00000000]
and_ln215_1             (and              ) [ 00000000]
xor_ln215_3             (xor              ) [ 00000000]
sext_ln215_3            (sext             ) [ 00000000]
sub_ln215_2             (sub              ) [ 00000000]
tmp_8                   (bitselect        ) [ 00000000]
tmp_9                   (bitselect        ) [ 00000000]
xor_ln215_4             (xor              ) [ 00000000]
and_ln215_2             (and              ) [ 00000000]
xor_ln215_5             (xor              ) [ 00000000]
select_ln215            (select           ) [ 00000000]
tmp                     (partselect       ) [ 00000000]
select_ln215_1          (select           ) [ 00000000]
zext_ln225              (zext             ) [ 00000000]
exp_table_addr          (getelementptr    ) [ 00010000]
select_ln215_2          (select           ) [ 00000000]
tmp_1                   (partselect       ) [ 00000000]
select_ln215_3          (select           ) [ 00000000]
zext_ln225_1            (zext             ) [ 00000000]
exp_table_addr_1        (getelementptr    ) [ 00010000]
select_ln215_4          (select           ) [ 00000000]
tmp_2                   (partselect       ) [ 00000000]
select_ln215_5          (select           ) [ 00000000]
zext_ln225_2            (zext             ) [ 00000000]
exp_table_addr_2        (getelementptr    ) [ 00010000]
exp_table_load          (load             ) [ 00001000]
exp_table_load_cast1    (zext             ) [ 00000000]
exp_table_load_1        (load             ) [ 00001100]
exp_table_load_1_cast2  (zext             ) [ 00000000]
exp_table_load_2        (load             ) [ 00001110]
exp_table_load_2_cast3  (zext             ) [ 00000000]
add_ln50                (add              ) [ 00000000]
add_ln50_2              (add              ) [ 00000000]
tmp_10                  (bitselect        ) [ 00000000]
select_ln50             (select           ) [ 00000000]
zext_ln50               (zext             ) [ 00000000]
add_ln50_1              (add              ) [ 00000000]
tmp_11                  (bitselect        ) [ 00000000]
tmp_3                   (partselect       ) [ 00000000]
select_ln50_1           (select           ) [ 00000000]
zext_ln235              (zext             ) [ 00000000]
invert_table_addr       (getelementptr    ) [ 00001000]
inv_exp_sum             (load             ) [ 00000000]
sext_ln244              (sext             ) [ 00000110]
zext_ln244              (zext             ) [ 00000000]
mul_ln244               (mul              ) [ 00000000]
trunc_ln2               (partselect       ) [ 00000110]
zext_ln244_1            (zext             ) [ 00000000]
mul_ln244_1             (mul              ) [ 00000000]
trunc_ln244_1           (partselect       ) [ 00000010]
zext_ln244_2            (zext             ) [ 00000000]
mul_ln244_2             (mul              ) [ 00000000]
trunc_ln244_2           (partselect       ) [ 00000000]
p_0                     (bitconcatenate   ) [ 00000000]
write_ln246             (write            ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
rbegin4                 (specregionbegin  ) [ 00000000]
specresourcelimit_ln245 (specresourcelimit) [ 00000000]
rend5                   (specregionend    ) [ 00000000]
rbegin2                 (specregionbegin  ) [ 00000000]
specresourcelimit_ln245 (specresourcelimit) [ 00000000]
rend3                   (specregionend    ) [ 00000000]
rbegin                  (specregionbegin  ) [ 00000000]
specresourcelimit_ln245 (specresourcelimit) [ 00000000]
rend                    (specregionend    ) [ 00000000]
ret_ln248               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer11_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer12_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="invert_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i48P128A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="layer11_out_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="48" slack="0"/>
<pin id="88" dir="0" index="1" bw="48" slack="0"/>
<pin id="89" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer11_out_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln246_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="48" slack="0"/>
<pin id="95" dir="0" index="2" bw="48" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln246/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="exp_table_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="17" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="111" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="112" dir="0" index="5" bw="17" slack="0"/>
<pin id="113" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="8" bw="10" slack="2147483647"/>
<pin id="116" dir="0" index="9" bw="17" slack="2147483647"/>
<pin id="117" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="17" slack="0"/>
<pin id="114" dir="1" index="7" bw="17" slack="0"/>
<pin id="118" dir="1" index="11" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_table_load/2 exp_table_load_1/2 exp_table_load_2/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="exp_table_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="17" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="exp_table_addr_2_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="17" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="10" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_2/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="invert_table_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="18" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="10" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="153" dir="0" index="0" bw="18" slack="0"/>
<pin id="154" dir="0" index="1" bw="17" slack="0"/>
<pin id="155" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln244/4 mul_ln244_1/5 mul_ln244_2/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="26" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="0" index="3" bw="6" slack="0"/>
<pin id="171" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 trunc_ln244_1/5 trunc_ln244_2/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln199_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="48" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln199/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln199_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="48" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="0" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln199_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln199_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="48" slack="0"/>
<pin id="193" dir="0" index="2" bw="7" slack="0"/>
<pin id="194" dir="0" index="3" bw="7" slack="0"/>
<pin id="195" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln199_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln65_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="1"/>
<pin id="202" dir="0" index="1" bw="16" slack="1"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="xor_ln65_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln65_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="1"/>
<pin id="213" dir="0" index="2" bw="16" slack="1"/>
<pin id="214" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln65_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="1"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="xor_ln65_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="x_max_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="0" index="2" bw="16" slack="1"/>
<pin id="231" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln215_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln215_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sub_ln215_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="0"/>
<pin id="244" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln215/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="17" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_5_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="17" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="xor_ln215_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="and_ln215_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xor_ln215_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln215_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="1"/>
<pin id="283" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sub_ln215_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln215_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_6_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="17" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_7_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="17" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="xor_ln215_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215_2/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="and_ln215_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="xor_ln215_3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215_3/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln215_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="1"/>
<pin id="326" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_3/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sub_ln215_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln215_2/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_8_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="17" slack="0"/>
<pin id="336" dir="0" index="2" bw="6" slack="0"/>
<pin id="337" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_9_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="17" slack="0"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="xor_ln215_4_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215_4/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="and_ln215_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_2/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="xor_ln215_5_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215_5/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="select_ln215_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="10" slack="0"/>
<pin id="370" dir="0" index="2" bw="10" slack="0"/>
<pin id="371" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="17" slack="0"/>
<pin id="378" dir="0" index="2" bw="4" slack="0"/>
<pin id="379" dir="0" index="3" bw="5" slack="0"/>
<pin id="380" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln215_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="10" slack="0"/>
<pin id="388" dir="0" index="2" bw="10" slack="0"/>
<pin id="389" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln225_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln215_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="10" slack="0"/>
<pin id="401" dir="0" index="2" bw="10" slack="0"/>
<pin id="402" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_2/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="17" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="0" index="3" bw="5" slack="0"/>
<pin id="411" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln215_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="10" slack="0"/>
<pin id="419" dir="0" index="2" bw="10" slack="0"/>
<pin id="420" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_3/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln225_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln215_4_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="10" slack="0"/>
<pin id="432" dir="0" index="2" bw="10" slack="0"/>
<pin id="433" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_4/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="0" index="1" bw="17" slack="0"/>
<pin id="440" dir="0" index="2" bw="4" slack="0"/>
<pin id="441" dir="0" index="3" bw="5" slack="0"/>
<pin id="442" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln215_5_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="10" slack="0"/>
<pin id="450" dir="0" index="2" bw="10" slack="0"/>
<pin id="451" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_5/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln225_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="10" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_2/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="exp_table_load_cast1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="17" slack="0"/>
<pin id="462" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_table_load_cast1/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="exp_table_load_1_cast2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="17" slack="0"/>
<pin id="466" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_table_load_1_cast2/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="exp_table_load_2_cast3_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="17" slack="0"/>
<pin id="470" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_table_load_2_cast3/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln50_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="17" slack="0"/>
<pin id="474" dir="0" index="1" bw="17" slack="0"/>
<pin id="475" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln50_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="17" slack="0"/>
<pin id="480" dir="0" index="1" bw="17" slack="0"/>
<pin id="481" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_2/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_10_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="18" slack="0"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln50_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="17" slack="0"/>
<pin id="496" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln50_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="17" slack="0"/>
<pin id="502" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln50_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="17" slack="0"/>
<pin id="506" dir="0" index="1" bw="17" slack="0"/>
<pin id="507" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_11_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="18" slack="0"/>
<pin id="513" dir="0" index="2" bw="6" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="0"/>
<pin id="520" dir="0" index="1" bw="18" slack="0"/>
<pin id="521" dir="0" index="2" bw="5" slack="0"/>
<pin id="522" dir="0" index="3" bw="6" slack="0"/>
<pin id="523" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="select_ln50_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="10" slack="0"/>
<pin id="531" dir="0" index="2" bw="10" slack="0"/>
<pin id="532" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln235_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln235/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sext_ln244_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="18" slack="0"/>
<pin id="543" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln244/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln244_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="17" slack="1"/>
<pin id="548" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln244_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="17" slack="2"/>
<pin id="552" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244_1/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln244_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="17" slack="3"/>
<pin id="556" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244_2/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="p_0_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="48" slack="0"/>
<pin id="560" dir="0" index="1" bw="16" slack="0"/>
<pin id="561" dir="0" index="2" bw="16" slack="1"/>
<pin id="562" dir="0" index="3" bw="16" slack="2"/>
<pin id="563" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/6 "/>
</bind>
</comp>

<comp id="567" class="1005" name="trunc_ln199_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="1"/>
<pin id="569" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln199 "/>
</bind>
</comp>

<comp id="574" class="1005" name="trunc_ln199_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="1"/>
<pin id="576" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln199_1 "/>
</bind>
</comp>

<comp id="581" class="1005" name="trunc_ln199_2_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="1"/>
<pin id="583" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln199_2 "/>
</bind>
</comp>

<comp id="588" class="1005" name="exp_table_addr_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="10" slack="1"/>
<pin id="590" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr "/>
</bind>
</comp>

<comp id="593" class="1005" name="exp_table_addr_1_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="1"/>
<pin id="595" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="exp_table_addr_2_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="10" slack="1"/>
<pin id="600" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_2 "/>
</bind>
</comp>

<comp id="603" class="1005" name="exp_table_load_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="17" slack="1"/>
<pin id="605" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_load "/>
</bind>
</comp>

<comp id="608" class="1005" name="exp_table_load_1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="17" slack="2"/>
<pin id="610" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_table_load_1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="exp_table_load_2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="17" slack="3"/>
<pin id="615" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="exp_table_load_2 "/>
</bind>
</comp>

<comp id="618" class="1005" name="invert_table_addr_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="10" slack="1"/>
<pin id="620" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table_addr "/>
</bind>
</comp>

<comp id="623" class="1005" name="sext_ln244_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="26" slack="1"/>
<pin id="625" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln244 "/>
</bind>
</comp>

<comp id="628" class="1005" name="trunc_ln2_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="2"/>
<pin id="630" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="633" class="1005" name="trunc_ln244_1_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="1"/>
<pin id="635" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln244_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="54" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="119"><net_src comp="99" pin="3"/><net_sink comp="106" pin=5"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="149" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="86" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="86" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="86" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="208"><net_src comp="200" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="210" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="240"><net_src comp="227" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="241" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="12" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="241" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="247" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="255" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="247" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="255" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="237" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="22" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="284" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="12" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="284" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="24" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="290" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="298" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="290" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="298" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="237" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="22" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="12" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="327" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="24" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="333" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="20" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="341" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="333" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="341" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="269" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="26" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="381"><net_src comp="30" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="241" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="32" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="24" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="390"><net_src comp="275" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="367" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="375" pin="4"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="403"><net_src comp="312" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="28" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="412"><net_src comp="30" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="284" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="32" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="24" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="421"><net_src comp="318" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="398" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="406" pin="4"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="434"><net_src comp="355" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="26" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="28" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="443"><net_src comp="30" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="327" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="32" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="24" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="452"><net_src comp="361" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="429" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="437" pin="4"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="463"><net_src comp="106" pin="11"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="106" pin="7"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="106" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="464" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="460" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="106" pin="7"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="106" pin="11"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="36" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="472" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="38" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="497"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="40" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="478" pin="2"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="468" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="36" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="38" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="524"><net_src comp="42" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="504" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="44" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="38" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="533"><net_src comp="510" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="26" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="518" pin="4"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="544"><net_src comp="143" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="549"><net_src comp="546" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="553"><net_src comp="550" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="557"><net_src comp="554" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="564"><net_src comp="52" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="166" pin="4"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="558" pin="4"/><net_sink comp="92" pin=2"/></net>

<net id="570"><net_src comp="176" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="577"><net_src comp="180" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="584"><net_src comp="190" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="591"><net_src comp="99" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="106" pin=5"/></net>

<net id="596"><net_src comp="120" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="601"><net_src comp="128" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="606"><net_src comp="106" pin="11"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="611"><net_src comp="106" pin="7"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="616"><net_src comp="106" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="621"><net_src comp="136" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="626"><net_src comp="541" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="631"><net_src comp="166" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="558" pin=3"/></net>

<net id="636"><net_src comp="166" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="558" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer12_out | {6 }
 - Input state : 
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config12> : layer11_out | {1 }
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config12> : exp_table | {2 3 }
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config12> : invert_table | {3 4 }
  - Chain level:
	State 1
	State 2
		xor_ln65 : 1
		select_ln65 : 1
		icmp_ln65_1 : 2
		xor_ln65_1 : 3
		x_max : 3
		sext_ln215_1 : 4
		sub_ln215 : 5
		tmp_4 : 6
		tmp_5 : 6
		xor_ln215 : 7
		and_ln215 : 7
		xor_ln215_1 : 7
		sub_ln215_1 : 5
		tmp_6 : 6
		tmp_7 : 6
		xor_ln215_2 : 7
		and_ln215_1 : 7
		xor_ln215_3 : 7
		sub_ln215_2 : 5
		tmp_8 : 6
		tmp_9 : 6
		xor_ln215_4 : 7
		and_ln215_2 : 7
		xor_ln215_5 : 7
		select_ln215 : 7
		tmp : 6
		select_ln215_1 : 8
		zext_ln225 : 9
		exp_table_addr : 10
		exp_table_load : 11
		select_ln215_2 : 7
		tmp_1 : 6
		select_ln215_3 : 8
		zext_ln225_1 : 9
		exp_table_addr_1 : 10
		exp_table_load_1 : 11
		select_ln215_4 : 7
		tmp_2 : 6
		select_ln215_5 : 8
		zext_ln225_2 : 9
		exp_table_addr_2 : 10
		exp_table_load_2 : 11
	State 3
		exp_table_load_cast1 : 1
		exp_table_load_1_cast2 : 1
		exp_table_load_2_cast3 : 1
		add_ln50 : 2
		add_ln50_2 : 1
		tmp_10 : 3
		select_ln50 : 4
		zext_ln50 : 5
		add_ln50_1 : 6
		tmp_11 : 7
		tmp_3 : 7
		select_ln50_1 : 8
		zext_ln235 : 9
		invert_table_addr : 10
		inv_exp_sum : 11
	State 4
		sext_ln244 : 1
		mul_ln244 : 2
		trunc_ln2 : 3
	State 5
		mul_ln244_1 : 1
		trunc_ln244_1 : 2
	State 6
		mul_ln244_2 : 1
		trunc_ln244_2 : 2
		p_0 : 3
		write_ln246 : 4
	State 7
		rend5 : 1
		rend3 : 1
		rend : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln65_fu_210      |    0    |    0    |    16   |
|          |          x_max_fu_227         |    0    |    0    |    16   |
|          |      select_ln215_fu_367      |    0    |    0    |    10   |
|          |     select_ln215_1_fu_385     |    0    |    0    |    10   |
|  select  |     select_ln215_2_fu_398     |    0    |    0    |    10   |
|          |     select_ln215_3_fu_416     |    0    |    0    |    10   |
|          |     select_ln215_4_fu_429     |    0    |    0    |    10   |
|          |     select_ln215_5_fu_447     |    0    |    0    |    10   |
|          |       select_ln50_fu_492      |    0    |    0    |    17   |
|          |      select_ln50_1_fu_528     |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln50_fu_472        |    0    |    0    |    24   |
|    add   |       add_ln50_2_fu_478       |    0    |    0    |    24   |
|          |       add_ln50_1_fu_504       |    0    |    0    |    24   |
|----------|-------------------------------|---------|---------|---------|
|          |        sub_ln215_fu_241       |    0    |    0    |    23   |
|    sub   |       sub_ln215_1_fu_284      |    0    |    0    |    23   |
|          |       sub_ln215_2_fu_327      |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln65_fu_200       |    0    |    0    |    23   |
|          |       icmp_ln65_1_fu_216      |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln65_fu_204        |    0    |    0    |    2    |
|          |       xor_ln65_1_fu_221       |    0    |    0    |    2    |
|          |        xor_ln215_fu_263       |    0    |    0    |    2    |
|    xor   |       xor_ln215_1_fu_275      |    0    |    0    |    2    |
|          |       xor_ln215_2_fu_306      |    0    |    0    |    2    |
|          |       xor_ln215_3_fu_318      |    0    |    0    |    2    |
|          |       xor_ln215_4_fu_349      |    0    |    0    |    2    |
|          |       xor_ln215_5_fu_361      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_149          |    1    |    0    |    5    |
|----------|-------------------------------|---------|---------|---------|
|          |        and_ln215_fu_269       |    0    |    0    |    2    |
|    and   |       and_ln215_1_fu_312      |    0    |    0    |    2    |
|          |       and_ln215_2_fu_355      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   read   |  layer11_out_read_read_fu_86  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln246_write_fu_92    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_166          |    0    |    0    |    0    |
|          |      trunc_ln199_1_fu_180     |    0    |    0    |    0    |
|          |      trunc_ln199_2_fu_190     |    0    |    0    |    0    |
|partselect|           tmp_fu_375          |    0    |    0    |    0    |
|          |          tmp_1_fu_406         |    0    |    0    |    0    |
|          |          tmp_2_fu_437         |    0    |    0    |    0    |
|          |          tmp_3_fu_518         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln199_fu_176      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln215_fu_234       |    0    |    0    |    0    |
|          |      sext_ln215_1_fu_237      |    0    |    0    |    0    |
|   sext   |      sext_ln215_2_fu_281      |    0    |    0    |    0    |
|          |      sext_ln215_3_fu_324      |    0    |    0    |    0    |
|          |       sext_ln244_fu_541       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_4_fu_247         |    0    |    0    |    0    |
|          |          tmp_5_fu_255         |    0    |    0    |    0    |
|          |          tmp_6_fu_290         |    0    |    0    |    0    |
| bitselect|          tmp_7_fu_298         |    0    |    0    |    0    |
|          |          tmp_8_fu_333         |    0    |    0    |    0    |
|          |          tmp_9_fu_341         |    0    |    0    |    0    |
|          |         tmp_10_fu_484         |    0    |    0    |    0    |
|          |         tmp_11_fu_510         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln225_fu_393       |    0    |    0    |    0    |
|          |      zext_ln225_1_fu_424      |    0    |    0    |    0    |
|          |      zext_ln225_2_fu_455      |    0    |    0    |    0    |
|          |  exp_table_load_cast1_fu_460  |    0    |    0    |    0    |
|          | exp_table_load_1_cast2_fu_464 |    0    |    0    |    0    |
|   zext   | exp_table_load_2_cast3_fu_468 |    0    |    0    |    0    |
|          |        zext_ln50_fu_500       |    0    |    0    |    0    |
|          |       zext_ln235_fu_536       |    0    |    0    |    0    |
|          |       zext_ln244_fu_546       |    0    |    0    |    0    |
|          |      zext_ln244_1_fu_550      |    0    |    0    |    0    |
|          |      zext_ln244_2_fu_554      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|           p_0_fu_558          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   333   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| exp_table_addr_1_reg_593|   10   |
| exp_table_addr_2_reg_598|   10   |
|  exp_table_addr_reg_588 |   10   |
| exp_table_load_1_reg_608|   17   |
| exp_table_load_2_reg_613|   17   |
|  exp_table_load_reg_603 |   17   |
|invert_table_addr_reg_618|   10   |
|    sext_ln244_reg_623   |   26   |
|  trunc_ln199_1_reg_574  |   16   |
|  trunc_ln199_2_reg_581  |   16   |
|   trunc_ln199_reg_567   |   16   |
|  trunc_ln244_1_reg_633  |   16   |
|    trunc_ln2_reg_628    |   16   |
+-------------------------+--------+
|          Total          |   197  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_106 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_106 |  p5  |   2  |  17  |   34   ||    9    |
| grp_access_fu_143 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_149    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_149    |  p1  |   3  |  17  |   51   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   161  || 2.35486 ||    59   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   333  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   59   |
|  Register |    -   |    -   |   197  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   197  |   392  |
+-----------+--------+--------+--------+--------+
