
---------- Begin Simulation Statistics ----------
final_tick                               6683351231500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 847278                       # Simulator instruction rate (inst/s)
host_mem_usage                               51733480                       # Number of bytes of host memory used
host_op_rate                                   967758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14163.00                       # Real time elapsed on the host
host_tick_rate                               68086505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 12000000007                       # Number of instructions simulated
sim_ops                                   13706363917                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.964309                       # Number of seconds simulated
sim_ticks                                964309391000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses         205582                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   191                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1082143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2162100                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         738259203                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        741657933                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2268303567                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.964311                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.964311                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                57019533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      7137019                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        633769885                       # Number of branches executed
system.switch_cpus.iew.exec_nop              29497203                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.241433                       # Inst execution rate
system.switch_cpus.iew.exec_refs            791857673                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           98411625                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        73401404                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     676817416                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         3782                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1359498                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    100474953                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2435347673                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     693446048                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6933808                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2394256021                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        7213119                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     241164364                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        5888165                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     249663264                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents        51080                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      2603712                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      4533307                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2439331012                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2360835721                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.566025                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1380721811                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.224105                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2362462713                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2746298810                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1669484105                       # number of integer regfile writes
system.switch_cpus.ipc                       1.037009                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.037009                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         2206      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1601862792     66.71%     66.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3185468      0.13%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        298450      0.01%     66.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     66.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          889      0.00%     66.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult          536      0.00%     66.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc       473963      0.02%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       185037      0.01%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp       308394      0.01%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        94037      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    695950487     28.98%     95.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     98827571      4.12%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2401189830                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            29616216                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012334                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        19659003     66.38%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        6060262     20.46%     86.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3896951     13.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2422714521                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6688409956                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2353672589                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2534656867                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2405846688                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2401189830                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3782                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    137546843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       404363                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     70156612                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1871603159                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.282959                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.859822                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1014729535     54.22%     54.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    254285101     13.59%     67.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    207534153     11.09%     78.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    157188289      8.40%     87.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     86518828      4.62%     91.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     54187010      2.90%     94.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     54175189      2.89%     97.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     25670372      1.37%     99.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     17314682      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1871603159                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.245028                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses        8089319                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     15593441                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      7163132                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      8790609                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      2441301                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6423932                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    676817416                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    100474953                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      6144651281                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2329                       # number of misc regfile writes
system.switch_cpus.numCycles               1928622692                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads          821177                       # number of predicate regfile reads
system.switch_cpus.pred_regfile_writes         307020                       # number of predicate regfile writes
system.switch_cpus.timesIdled                 7847612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          4480376                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         2707007                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        17191                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     78756178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       850334                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    156280446                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         850337                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data    553139840                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        553139840                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data    553139840                       # number of overall hits
system.cpu.dcache.overall_hits::total       553139840                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data    203702530                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      203702530                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data    203702530                       # number of overall misses
system.cpu.dcache.overall_misses::total     203702530                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 3204658888390                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3204658888390                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 3204658888390                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3204658888390                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data    756842370                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    756842370                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    756842370                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    756842370                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.269148                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.269148                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.269148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.269148                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15732.052461                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15732.052461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15732.052461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15732.052461                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    109464448                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       678685                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           5006611                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           88734                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.863981                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.648534                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses       103924                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits              64982441                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs               214096                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks    131330227                       # number of writebacks
system.cpu.dcache.writebacks::total         131330227                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data    135129995                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    135129995                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data    135129995                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    135129995                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     68572535                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     68572535                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     68572535                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     68572535                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1085236976679                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1085236976679                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1085236976679                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1085236976679                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.090603                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.090603                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.090603                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.090603                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15826.117216                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15826.117216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15826.117216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15826.117216                       # average overall mshr miss latency
system.cpu.dcache.replacements               66270168                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    467558420                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       467558420                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data    196080274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     196080274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 3055091792500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3055091792500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    663638694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    663638694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.295462                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.295462                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15580.821723                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15580.821723                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data    129840584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    129840584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     66239690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     66239690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1041916377500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1041916377500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.099813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.099813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15729.487525                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15729.487525                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     85581420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       85581420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      7619903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7619903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 149485568292                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 149485568292                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     93201323                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     93201323                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.081757                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.081757                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19617.778375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19617.778375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      5289411                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5289411                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2330492                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2330492                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  43241424581                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  43241424581                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.025005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18554.633348                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18554.633348                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data         2353                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2353                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data     81527598                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     81527598                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data         2353                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         2353                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 34648.362941                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 34648.362941                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data         2353                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2353                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data     79174598                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     79174598                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 33648.362941                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 33648.362941                       # average WriteLineReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data         1071                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total            1071                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.switch_cpus.data            5                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             5                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.switch_cpus.data        94000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        94000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data         1076                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total         1076                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.switch_cpus.data     0.004647                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.004647                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.switch_cpus.data        18800                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        18800                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.switch_cpus.data            5                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.switch_cpus.data        89000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        89000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.switch_cpus.data     0.004647                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.004647                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.switch_cpus.data        17800                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        17800                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -321836138.373849                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.switch_cpus.data 32975267.613610                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.switch_cpus.data 1030477.112925                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total 1030477.112925                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses    479398323                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses    479398323                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -32922520.712849                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           687368353                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         132134416                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.202039                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.004101                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data -32922520.716950                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data -64301.798275                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total -64301.798267                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          500                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        6120921597                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       6120921597                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst    331282558                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        331282558                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst    331282558                       # number of overall hits
system.cpu.icache.overall_hits::total       331282558                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst     10610968                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       10610968                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst     10610968                       # number of overall misses
system.cpu.icache.overall_misses::total      10610968                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 192858267031                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 192858267031                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 192858267031                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 192858267031                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst    341893526                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    341893526                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    341893526                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    341893526                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.031036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.031036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031036                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 18175.369771                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18175.369771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 18175.369771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18175.369771                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       540514                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             23676                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.829616                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits               8289723                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks     16590809                       # number of writebacks
system.cpu.icache.writebacks::total          16590809                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       419849                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       419849                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       419849                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       419849                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     10191119                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     10191119                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     10191119                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     10191119                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 177339989559                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 177339989559                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 177339989559                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 177339989559                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.029808                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029808                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.029808                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029808                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 17401.424668                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17401.424668                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 17401.424668                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17401.424668                       # average overall mshr miss latency
system.cpu.icache.replacements                8290029                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    331282558                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       331282558                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     10610968                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      10610968                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 192858267031                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 192858267031                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    341893526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    341893526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.031036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 18175.369771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18175.369771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       419849                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       419849                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     10191119                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     10191119                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 177339989559                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 177339989559                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.029808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 17401.424668                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17401.424668                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse    -65714082.779362                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.switch_cpus.inst 5122689.925956                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.switch_cpus.inst 160084.060186                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total 160084.060186                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses     34501360                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses     34501360                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse         -5122177.752673                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           354640840                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          18469991                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.200921                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.358015                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst -5122180.110688                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.004605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst -10004.258029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total -10004.253423                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2743437931                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2743437931                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 964309391000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst      9773058                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     66860720                       # number of demand (read+write) hits
system.l2.demand_hits::total                 76633778                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      9773058                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     66860720                       # number of overall hits
system.l2.overall_hits::total                76633778                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst       418037                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       559661                       # number of demand (read+write) misses
system.l2.demand_misses::total                 977698                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst       418037                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       559661                       # number of overall misses
system.l2.overall_misses::total                977698                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst  38637775500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  51214587000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      89852362500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  38637775500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  51214587000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     89852362500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     10191095                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     67420381                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77611476                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     10191095                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     67420381                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77611476                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.041020                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.008301                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012597                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.041020                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.008301                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012597                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 92426.688307                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91510.015885                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91901.960012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 92426.688307                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91510.015885                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91901.960012                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs              0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     14182                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks              212749                       # number of writebacks
system.l2.writebacks::total                    212749                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        12334                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               12334                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        12334                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              12334                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst       418037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       547327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            965364                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       112545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       418037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       547327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1077909                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  34457405001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  45153094500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  79610499501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   8207835720                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  34457405001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  45153094500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  87818335221                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.041020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.008118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012438                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.041020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.008118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.013889                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82426.687114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82497.473174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82466.820289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72929.367986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82426.687114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82497.473174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81471.010281                       # average overall mshr miss latency
system.l2.replacements                         536572                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2333391                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2333391                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2333391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2333391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     72315472                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         72315472                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     72315472                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     72315472                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       547401                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        547401                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       112545                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         112545                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   8207835720                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   8207835720                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72929.367986                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72929.367986                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data      1141833                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1141833                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data         1791                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1791                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data      8862500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8862500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data      1143624                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1143624                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.001566                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.001566                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  4948.352875                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4948.352875                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data         1791                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1791                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data     37665000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     37665000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.001566                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.001566                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 21030.150754                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21030.150754                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      1050192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1050192                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       130522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              130522                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  11343306500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11343306500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1180714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1180714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.110545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.110545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86907.237860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86907.237860                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data        10699                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            10699                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       119823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         119823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   9647186500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9647186500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.101484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.101484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80511.975998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80511.975998                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      9773058                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.data     65810528                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           75583586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst       418037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.data       429139                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           847176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  38637775500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.data  39871280500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  78509056000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     10191095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.data     66239667                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       76430762                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.041020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.data     0.006479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 92426.688307                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.data 92909.944097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92671.482667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.data         1635                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1635                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       418037                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.data       427504                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       845541                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  34457405001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.data  35505908000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  69963313001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.041020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.data     0.006454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82426.687114                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.data 83053.978442                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82743.844475                       # average ReadCleanReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data         6013                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              6013                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data         2993                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2993                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus.data      1725000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1725000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus.data         9006                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          9006                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.332334                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.332334                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus.data   576.344805                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   576.344805                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.switch_cpus.data           35                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           35                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data         2958                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2958                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data     63073000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     63073000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.328448                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.328448                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 21322.853279                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21322.853279                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                12489961                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            12502112                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 7975                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2491768                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 131071.983296                       # Cycle average of tags in use
system.l2.tags.total_refs                   195877362                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    673692                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    290.752097                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   57160.599247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       175.301107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30462.139561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 21024.155494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 22249.787886                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.249200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.132804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.091658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.097001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.571428                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         24883                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        106189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1002                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        23798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       101848                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.108481                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.462947                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4376357084                       # Number of tag accesses
system.l2.tags.data_accesses               4376357084                       # Number of data accesses
system.l2.tags.repl_invalid                      6048                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                 536572                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    212749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    111355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    418037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    544821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003090030652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11939                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11939                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2571466                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             200934                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1077005                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     212749                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1077005                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   212749                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2792                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.57                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1077005                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               212749                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  872444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  114003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   31176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  12025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  11975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  11964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      89.965407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.765108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             76      0.64%      0.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           505      4.23%      4.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          3056     25.60%     30.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          2006     16.80%     47.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           801      6.71%     53.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           723      6.06%     60.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          841      7.04%     67.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          937      7.85%     74.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          761      6.37%     81.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          691      5.79%     87.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          486      4.07%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191          380      3.18%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207          275      2.30%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223          174      1.46%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           92      0.77%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           60      0.50%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           30      0.25%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           19      0.16%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303           10      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            8      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11939                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.814557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.781482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.099941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2150     18.01%     18.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              144      1.21%     19.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8442     70.71%     89.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              660      5.53%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              267      2.24%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              166      1.39%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               53      0.44%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               39      0.33%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11939                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  178688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                68928320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13615936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     71.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  964308814500                       # Total gap between requests
system.mem_ctrls.avgGap                     747668.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      7126720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst     26754368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     34868544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     13612032                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 7390491.129210624844                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 27744589.288148909807                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 36159083.718806177378                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 14115834.738355254754                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       111773                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst       418037                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       547195                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       212749                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   4650004197                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst  16410925364                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  21536443584                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 53539205937171                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     41602.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     39257.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     39357.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 251654324.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      7153472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst     26754368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     35020480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      68928320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst     26754368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total     26754368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     13615936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     13615936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       111773                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst       418037                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       547195                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1077005                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       212749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        212749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher      7418233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     27744589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     36316643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         71479466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     27744589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     27744589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     14119883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        14119883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     14119883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher      7418233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     27744589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     36316643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        85599349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1074213                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              212688                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       110618                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18656                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        22620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        21443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        75249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        41120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        24100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        32094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        32259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        88376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        26054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        68761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        21320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        33089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        33514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        44338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        20185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        35149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        26525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        20789                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        30280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        17757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        27281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        25885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        24678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        39793                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6649                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6914                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7023                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         7222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         6977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         6703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         6391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         6532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         6503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         6539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         6533                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         6497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         6482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         6602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         6532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         6528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         6490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         6528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         6438                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             23807239349                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3579277716                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        42597373145                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                22162.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39654.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              325430                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              12114                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            30.29                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            5.70                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       949355                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    86.755256                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    75.729516                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    82.490988                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       779296     82.09%     82.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       141897     14.95%     97.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        15446      1.63%     98.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4126      0.43%     99.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1948      0.21%     99.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2064      0.22%     99.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1085      0.11%     99.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          912      0.10%     99.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2581      0.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       949355                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              68749632                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           13612032                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               71.294164                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               14.115835                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               26.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    760298718.815969                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1342216908.395701                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1587633052.656845                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  252869571.696009                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 83707413240.204651                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 262301430204.755859                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 133667527225.765732                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  483619388922.387024                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   501.518904                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 406448982067                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  43348900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 514511508933                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    720105802.415945                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1271260952.135742                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   1358828363.155968                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  248873330.832009                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 83707413240.204651                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 256529400444.556183                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 137654069138.900879                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  481489951272.290222                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.310653                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 418693750751                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  43348900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 502266740249                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             957314                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       212749                       # Transaction distribution
system.membus.trans_dist::CleanEvict           867316                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2072                       # Transaction distribution
system.membus.trans_dist::ReadExReq            119691                       # Transaction distribution
system.membus.trans_dist::ReadExResp           119691                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         845541                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        111773                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2958                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3239105                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3239105                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     82544256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                82544256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1082035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1082035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1082035                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          3468104790                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5732200999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       664510985                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    583145257                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      6575629                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    298008847                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       295652631                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.209347                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed        32706079                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect       139355                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     14542517                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits     13649240                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       893277                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted       415415                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    138681373                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5845237                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples   1851111780                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.240758                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.586336                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0   1344370747     72.63%     72.63% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    147714857      7.98%     80.60% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     56530139      3.05%     83.66% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     46352491      2.50%     86.16% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     19924512      1.08%     87.24% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     10725320      0.58%     87.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     13714258      0.74%     88.56% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     12896180      0.70%     89.26% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    198883276     10.74%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total   1851111780                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2028478711                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2296782272                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           733129990                       # Number of memory references committed
system.switch_cpus.commit.loads             639964453                       # Number of loads committed
system.switch_cpus.commit.amos                   1076                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                1072                       # Number of memory barriers committed
system.switch_cpus.commit.branches          610714293                       # Number of branches committed
system.switch_cpus.commit.vector              6940337                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          2064986965                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls      27946384                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass         1076      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1559376600     67.89%     67.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult      3094668      0.13%     68.03% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       268646      0.01%     68.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt          118      0.00%     68.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult           59      0.00%     68.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc       428803      0.02%     68.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu       157974      0.01%     68.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp       232480      0.01%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        91858      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    639964453     27.86%     95.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite     93165537      4.06%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2296782272                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    198883276                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        377575830                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles    1066519836                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         334424388                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      87194935                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles        5888165                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    292900888                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred        737766                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2472006991                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       2207477                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     2                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    549562204                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2212953009                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           664510985                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    342007950                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles            1315354315                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        13238884                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles        18564                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         7930                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles        40704                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines         341893811                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes       3141981                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   1871603159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.338331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.407043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0       1273680320     68.05%     68.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         86677814      4.63%     72.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         87181958      4.66%     77.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3        143261148      7.65%     85.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         65758938      3.51%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         19523666      1.04%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         39993082      2.14%     91.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         30822353      1.65%     93.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        124703880      6.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   1871603159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.344552                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.147427                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     2                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             3660617                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        36852940                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses        10905                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation        51080                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        7309416                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads     12856951                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache        4925973                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 6683351231500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles        5888165                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        419560044                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       341952754                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     15805261                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         372166546                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles     716230384                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2458849235                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        116434                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      117975225                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      641778173                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        5371643                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   2488618019                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          3581622524                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       2789201133                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups          5075549                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups       635576                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps    2323152511                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps        165465421                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing          650198                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing         1752                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         533774267                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               4087650263                       # The number of ROB reads
system.switch_cpus.rob.writes              4891451108                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000006                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2268303567                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp          76430785                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2546140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     72315481                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4036808                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           174570                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1143624                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1143624                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1180714                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1180714                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      76430786                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         9006                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         9006                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     30573310                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    204471241                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             235044551                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   1183499584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   8561162624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             9744662208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1556707                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13617472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         80320813                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010801                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.103365                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               79453285     98.92%     98.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 867525      1.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           80320813                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6683351231500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       176707644535                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       15303583123                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      101709367525                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
