
#ifndef _CSLR_RD_LTE_HDR_H_
#define _CSLR_RD_LTE_HDR_H_

#include "cslr.h"



/* Minimum unit = 1 byte */

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* Word 0 */
#define CSL_RD_LTE_HDR_WORD0_LOCAL_HDR_LEN_MASK (0x000000FFu)
#define CSL_RD_LTE_HDR_WORD0_LOCAL_HDR_LEN_SHIFT (0x00000000u)
#define CSL_RD_LTE_HDR_WORD0_LOCAL_HDR_LEN_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD0_MOD_ID_MASK (0x00000F00u)
#define CSL_RD_LTE_HDR_WORD0_MOD_ID_SHIFT (0x00000008u)
#define CSL_RD_LTE_HDR_WORD0_MOD_ID_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD0_EN_HARQ_INPUT_MASK (0x00020000u)
#define CSL_RD_LTE_HDR_WORD0_EN_HARQ_INPUT_SHIFT (0x00000011u)
#define CSL_RD_LTE_HDR_WORD0_EN_HARQ_INPUT_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD0_EN_HARQ_OUTPUT_MASK (0x00040000u)
#define CSL_RD_LTE_HDR_WORD0_EN_HARQ_OUTPUT_SHIFT (0x00000012u)
#define CSL_RD_LTE_HDR_WORD0_EN_HARQ_OUTPUT_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD0_TURBO_DEC_DYN_RANGE_MASK (0x00080000u)
#define CSL_RD_LTE_HDR_WORD0_TURBO_DEC_DYN_RANGE_SHIFT (0x00000013u)
#define CSL_RD_LTE_HDR_WORD0_TURBO_DEC_DYN_RANGE_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD0_TCP3D_SCALE_FACTOR_MASK (0x1F000000u)
#define CSL_RD_LTE_HDR_WORD0_TCP3D_SCALE_FACTOR_SHIFT (0x00000018u)
#define CSL_RD_LTE_HDR_WORD0_TCP3D_SCALE_FACTOR_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD0_RESETVAL  (0x00000000u)

/* Word 1 */
#define CSL_RD_LTE_HDR_WORD1_CQI_PASS_THROUGH_MASK (0x00000001u)
#define CSL_RD_LTE_HDR_WORD1_CQI_PASS_THROUGH_SHIFT (0x00000000u)
#define CSL_RD_LTE_HDR_WORD1_CQI_PASS_THROUGH_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD1_RV_START_COL_MASK (0x0000007Eu)
#define CSL_RD_LTE_HDR_WORD1_RV_START_COL_SHIFT (0x00000001u)
#define CSL_RD_LTE_HDR_WORD1_RV_START_COL_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD1_NUM_FILLER_BITS_F_MASK (0x00001F80u)
#define CSL_RD_LTE_HDR_WORD1_NUM_FILLER_BITS_F_SHIFT (0x00000007u)
#define CSL_RD_LTE_HDR_WORD1_NUM_FILLER_BITS_F_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD1_INIT_CB_FLOW_ID_MASK (0x00038000u)
#define CSL_RD_LTE_HDR_WORD1_INIT_CB_FLOW_ID_SHIFT (0x0000000Fu)
#define CSL_RD_LTE_HDR_WORD1_INIT_CB_FLOW_ID_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD1_FLOW_ID_HI_MASK (0x001C0000u)
#define CSL_RD_LTE_HDR_WORD1_FLOW_ID_HI_SHIFT (0x00000012u)
#define CSL_RD_LTE_HDR_WORD1_FLOW_ID_HI_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD1_FLOW_ID_CQI_OFFSET_MASK (0x00E00000u)
#define CSL_RD_LTE_HDR_WORD1_FLOW_ID_CQI_OFFSET_SHIFT (0x00000015u)
#define CSL_RD_LTE_HDR_WORD1_FLOW_ID_CQI_OFFSET_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD1_RESETVAL  (0x00000000u)

/* Word 2 */
#define CSL_RD_LTE_HDR_WORD2_NUM_CODE_BLOCKS_C1_MASK (0x000000FFu)
#define CSL_RD_LTE_HDR_WORD2_NUM_CODE_BLOCKS_C1_SHIFT (0x00000000u)
#define CSL_RD_LTE_HDR_WORD2_NUM_CODE_BLOCKS_C1_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD2_NUM_CODE_BLOCKS_CE1_MASK (0x0000FF00u)
#define CSL_RD_LTE_HDR_WORD2_NUM_CODE_BLOCKS_CE1_SHIFT (0x00000008u)
#define CSL_RD_LTE_HDR_WORD2_NUM_CODE_BLOCKS_CE1_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD2_NUM_CODE_BLOCKS_C2_MASK (0x00FF0000u)
#define CSL_RD_LTE_HDR_WORD2_NUM_CODE_BLOCKS_C2_SHIFT (0x00000010u)
#define CSL_RD_LTE_HDR_WORD2_NUM_CODE_BLOCKS_C2_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD2_NUM_CODE_BLOCKS_CE2_MASK (0xFF000000u)
#define CSL_RD_LTE_HDR_WORD2_NUM_CODE_BLOCKS_CE2_SHIFT (0x00000018u)
#define CSL_RD_LTE_HDR_WORD2_NUM_CODE_BLOCKS_CE2_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD2_RESETVAL  (0x00000000u)

/* Word 3 */
#define CSL_RD_LTE_HDR_WORD3_BLOCK_SIZE_K1_MASK (0x00003FFFu)
#define CSL_RD_LTE_HDR_WORD3_BLOCK_SIZE_K1_SHIFT (0x00000000u)
#define CSL_RD_LTE_HDR_WORD3_BLOCK_SIZE_K1_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD3_BLOCK_SIZE_E1_MASK (0xFFFF0000u)
#define CSL_RD_LTE_HDR_WORD3_BLOCK_SIZE_E1_SHIFT (0x00000010u)
#define CSL_RD_LTE_HDR_WORD3_BLOCK_SIZE_E1_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD3_RESETVAL  (0x00000000u)

/* Word 4 */
#define CSL_RD_LTE_HDR_WORD4_BLOCK_SIZE_K2_MASK (0x00003FFFu)
#define CSL_RD_LTE_HDR_WORD4_BLOCK_SIZE_K2_SHIFT (0x00000000u)
#define CSL_RD_LTE_HDR_WORD4_BLOCK_SIZE_K2_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD4_BLOCK_SIZE_E2_MASK (0xFFFF0000u)
#define CSL_RD_LTE_HDR_WORD4_BLOCK_SIZE_E2_SHIFT (0x00000010u)
#define CSL_RD_LTE_HDR_WORD4_BLOCK_SIZE_E2_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD4_RESETVAL  (0x00000000u)

/* Word 5 */
#define CSL_RD_LTE_HDR_WORD5_BLOCK_SIZE_OUT_CQI_MASK (0x00003FFFu)
#define CSL_RD_LTE_HDR_WORD5_BLOCK_SIZE_OUT_CQI_SHIFT (0x00000000u)
#define CSL_RD_LTE_HDR_WORD5_BLOCK_SIZE_OUT_CQI_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD5_BLOCK_SIZE_IN_CQI_MASK (0xFFFF0000u)
#define CSL_RD_LTE_HDR_WORD5_BLOCK_SIZE_IN_CQI_SHIFT (0x00000010u)
#define CSL_RD_LTE_HDR_WORD5_BLOCK_SIZE_IN_CQI_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD5_RESETVAL  (0x00000000u)

/* Word 6 */
#define CSL_RD_LTE_HDR_WORD6_HARQ_IN_ADDRESS_MASK (0xFFFFFFFFu)
#define CSL_RD_LTE_HDR_WORD6_HARQ_IN_ADDRESS_SHIFT (0x00000000u)
#define CSL_RD_LTE_HDR_WORD6_HARQ_IN_ADDRESS_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD6_RESETVAL  (0x00000000u)

/* Word 7 */
#define CSL_RD_LTE_HDR_WORD7_HARQ_OUT_ADDRESS_MASK (0xFFFFFFFFu)
#define CSL_RD_LTE_HDR_WORD7_HARQ_OUT_ADDRESS_SHIFT (0x00000000u)
#define CSL_RD_LTE_HDR_WORD7_HARQ_OUT_ADDRESS_RESETVAL (0x00000000u)

#define CSL_RD_LTE_HDR_WORD7_RESETVAL  (0x00000000u)

#endif
