0.7
2020.2
Nov 18 2020
09:47:47
C:/GitHubDevBoard/hdl-core-common/io-atmega/atmega-rtc.v,1609411174,verilog,,C:/GitHubDevBoard/hdl-core-riscv-lite-v2/io_bus_dmux.v,,rtc,,,,,,,,
C:/GitHubDevBoard/hdl-core-riscv-lite-v2/example/xilinx/hdl-core-riscv-lite-v2.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/GitHubDevBoard/hdl-core-riscv-lite-v2/example/xilinx/hdl-core-riscv-lite-v2.srcs/sim_1/new/sim.v,1621245838,verilog,,,,sim,,,,,,,,
C:/GitHubDevBoard/hdl-core-riscv-lite-v2/example/xilinx/hdl-core-riscv-lite-v2.srcs/sources_1/new/top.v,1621538611,verilog,,C:/GitHubDevBoard/hdl-core-riscv-lite-v2/example/xilinx/hdl-core-riscv-lite-v2.srcs/sim_1/new/sim.v,,top,,,,,,,,
C:/GitHubDevBoard/hdl-core-riscv-lite-v2/io_bus_dmux.v,1621529903,verilog,,C:/GitHubDevBoard/hdl-core-riscv-lite-v2/memory.v,,io_bus_dmux,,,,,,,,
C:/GitHubDevBoard/hdl-core-riscv-lite-v2/memory.v,1621337334,verilog,,C:/GitHubDevBoard/hdl-core-riscv-lite-v2/reg.v,,ram;rom_dp,,,,,,,,
C:/GitHubDevBoard/hdl-core-riscv-lite-v2/reg.v,1621246380,verilog,,C:/GitHubDevBoard/hdl-core-riscv-lite-v2/risc-v-alu-l.v,,regs,,,,,,,,
C:/GitHubDevBoard/hdl-core-riscv-lite-v2/risc-v-alu-l.v,1620995921,verilog,,C:/GitHubDevBoard/hdl-core-riscv-lite-v2/risc-v-v2.v,C:/GitHubDevBoard/hdl-core-riscv-lite-v2/risc-v-l-h.v,risc_v_alu_lite,,,,,,,,
C:/GitHubDevBoard/hdl-core-riscv-lite-v2/risc-v-l-h.v,1572971780,verilog,,,,,,,,,,,,
C:/GitHubDevBoard/hdl-core-riscv-lite-v2/risc-v-v2.v,1621540406,verilog,,C:/GitHubDevBoard/hdl-core-riscv-lite-v2/example/xilinx/hdl-core-riscv-lite-v2.srcs/sources_1/new/top.v,C:/GitHubDevBoard/hdl-core-riscv-lite-v2/risc-v-l-h.v,int_encoder;risc_v,,,,,,,,
