<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/generic/procedures/xml/attribute_info/generic_memory_ddr5_mr_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2022,2023                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- EKB-Mirror-To: hostboot -->

<attributes>

<!-- MR0 attributes -->
  <attribute>
    <id>ATTR_MEM_BURST_LENGTH</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM burst length
      Note: OTF in the enums stands for On The Fly. Acronym is used to correspond with JEDEC
    </description>
    <mssUnits> nck </mssUnits>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum>BL16 = 0, BC8_OTF = 1, BL32 = 2, BL32_OTF = 3</enum>
    <writeable/>
    <mssAccessorName>burst_length</mssAccessorName>
  </attribute>

<!-- MR2 attributes -->
  <attribute>
    <id>ATTR_MEM_MPSM</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM Max Power Saving Mode
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum>DISABLE = 0, ENABLE = 1</enum>
    <writeable/>
    <mssAccessorName>mpsm</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_CS_ASSERT_IN_MPC</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM Chip Select assertion mode for MPC commands
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum>MULTI_CYCLE = 0, SINGLE_CYCLE = 1</enum>
    <writeable/>
    <mssAccessorName>cs_assert_in_mpc</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DEVICE15_MPSM</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM Setting for device 15's Max Power Saving Mode
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum>DISABLE = 0, ENABLE = 1</enum>
    <writeable/>
    <mssAccessorName>device15_mpsm</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_INTERNAL_WR_TIMING_MODE</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM setting to enable or disable internal WR timing offsets
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum>DISABLE = 0, ENABLE = 1</enum>
    <writeable/>
    <mssAccessorName>internal_wr_timing_mode</mssAccessorName>
  </attribute>

<!-- MR3 attributes -->
  <attribute>
    <id>ATTR_MEM_WL_INTERNAL_CYCLE_ALIGNMENT</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Internal WR cycle alignment 0  ->   0 tck
                                 0xf -> -15 tck
      Includes values on a per-Rank, per-DRAM (nibble)
      ARRAY[DIMM][RANK][DRAM]
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2 4 20</array>
    <mssAccessorName>wl_internal_cycle_alignment</mssAccessorName>
  </attribute>

<!-- MR4 attributes -->
  <attribute>
    <id>ATTR_MEM_REF_INTERVAL_RATE_INDIC</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Refresh rate indicator
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <mssAccessorName>ref_rate_indic</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DDR5_MIN_REF_RATE</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Minimum refresh rate supported. Decodings are noted in the DDR5 spec
    </description>
    <default>1</default>
    <valueType>uint8</valueType>
    <writeable/>
    <mssAccessorName>ddr5_min_ref_rate</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_REF_WIDE_RANGE</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Indicates refresh wide range support
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum>UNSUPPORTED = 0, SUPPORTED = 1</enum>
    <writeable/>
    <mssAccessorName>ddr5_ref_wide_range</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DDR5_REF_TUF</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 temperature update flag
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <mssAccessorName>ddr5_ref_tuf</mssAccessorName>
  </attribute>

<!-- MR5 attributes -->
  <attribute>
    <id>ATTR_DRAM_PU_DRV_IMP</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM pull up drive impedance
      ARRAY[DIMM][RANK]
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>OHM_34 = 34, OHM_40 = 40, OHM_48 = 48</enum>
    <mssUnits> Ohms </mssUnits>
    <array>2 4</array>
    <mssAccessorName>dram_pu_drv_imp</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_TEST_MODE</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Notes if the DRAM supports test mode
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum>UNSUPPORTED = 0, SUPPORTED = 1</enum>
    <writeable/>
    <mssAccessorName>ddr5_dram_test_mode</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DRAM_PD_DRV_IMP</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM pull down drive impedance
      ARRAY[DIMM][RANK]
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>OHM_34 = 34, OHM_40 = 40, OHM_48 = 48</enum>
    <mssUnits> Ohms </mssUnits>
    <array>2 4</array>
    <mssAccessorName>dram_pd_drv_imp</mssAccessorName>
  </attribute>

<!-- MR8 attributes -->
<!-- Note: there is a combined RD/WR preamble attr in ddr4 -->
<!--     The values are 100% different, so i chose to make a new one -->
  <attribute>
    <id>ATTR_DDR5_DRAM_RD_PREAMBLE</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      RD Preamble settings
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>TCK1 = 0, TCK2_OPT1 = 1, TCK2_OPT2 = 2, TCK3 = 3, TCK4 = 4</enum>
    <mssAccessorName>ddr5_dram_rd_preamble</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_WR_PREAMBLE</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      WR Preamble settings
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>TCK2 = 1, TCK3 = 2, TCK4 = 3</enum>
    <default>TCK2</default>
    <mssAccessorName>ddr5_dram_wr_preamble</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_RD_POSTAMBLE</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      RD Postamble settings
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>TCK0P5 = 0, TCK1P5 = 1</enum>
    <mssAccessorName>ddr5_dram_rd_postamble</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_WR_POSTAMBLE</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      WR Postamble settings
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>TCK0P5 = 0, TCK1P5 = 1</enum>
    <mssAccessorName>ddr5_dram_wr_postamble</mssAccessorName>
  </attribute>

<!-- MR10 attributes -->
  <attribute>
    <id>ATTR_DDR5_DRAM_WR_VREFDQ</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM WR VREF DQ value. Decodes are noted in MR10 in the DDR5 JEDEC spec
      ARRAY[DIMM][RANK][DRAM]
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2 4 20</array>
    <mssAccessorName>ddr5_dram_wr_vrefdq</mssAccessorName>
  </attribute>

<!-- MR11 attributes -->
  <attribute>
    <id>ATTR_DDR5_DRAM_VREFCA</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM VREF CA value. Decodes are noted in MR11 in the DDR5 JEDEC spec
      ARRAY[DIMM][RANK][DRAM]
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2 4 20</array>
    <mssAccessorName>ddr5_dram_vrefca</mssAccessorName>
  </attribute>

<!-- MR12 attributes -->
  <attribute>
    <id>ATTR_DDR5_DRAM_VREFCS</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM VREF CS value. Decodes are noted in MR11 in the DDR5 JEDEC spec
      ARRAY[DIMM][RANK][DRAM]
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2 4 20</array>
    <mssAccessorName>ddr5_dram_vrefcs</mssAccessorName>
  </attribute>

<!-- MR14 attributes -->
  <attribute>
    <id>ATTR_DDR5_DRAM_ECS_MODE</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM Error Check Scrub operation mode
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>DISABLED = 0, ENABLED = 1</enum>
    <mssAccessorName>ddr5_dram_ecs_mode</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_ECS_RESET_COUNTER</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM Error Check Scrub reset counter mode
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>NORMAL = 0, RESET = 1</enum>
    <mssAccessorName>ddr5_dram_ecs_reset_counter</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_ECS_COUNT_MODE</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM Error Check Scrub count mode: Rows or Code words
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>ROWS = 0, CODE_WORDS = 1</enum>
    <mssAccessorName>ddr5_dram_ecs_count_mode</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_ECS_SRANK_SELECT</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM Error Check Scrub which rank to select. Should be 0 for non-3DS parts
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <mssAccessorName>ddr5_dram_ecs_srank_select</mssAccessorName>
  </attribute>

<!-- MR15 attributes -->
  <attribute>
    <id>ATTR_DDR5_DRAM_ECS_THRESHOLD_COUNT</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM Error Check Scrub Error Threshold Count
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <!-- Count => attributes -->
    <enum>4 = 0, 16 = 1, 64 = 2, 256 = 3, 1024 = 4, 4096 = 5</enum>
    <mssAccessorName>ddr5_dram_ecs_threshold_count</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_ECS_IN_SELF_REFRESH</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM Error Check Scrub mode while in self refresh
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>DISABLED = 0, ENABLED = 1</enum>
    <mssAccessorName>ddr5_dram_ecs_in_self_refresh</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_ECS_WRITEBACK</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM Error Check Scrub writeback mode: allowed or suppressed
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>ALLOWED = 0, SUPRESSED = 1</enum>
    <mssAccessorName>ddr5_dram_ecs_writeback</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_ECS_X4_WRITES</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM Error Check Scrub RMW mode
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>ALLOWED = 0, SUPRESSED = 1</enum>
    <mssAccessorName>ddr5_dram_ecs_x4_writes</mssAccessorName>
  </attribute>

<!-- MR32 attributes -->
  <attribute>
    <id>ATTR_DDR5_DRAM_CK_ODT</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 clock ODT value.
      ARRAY[DIMM][RANK][STRAP]
    </description>
    <initToZero></initToZero>
    <valueType>uint16</valueType>
    <writeable/>
    <array>2 4 2</array>
    <mssUnits>ohm</mssUnits>
    <enum>DISABLE = 0, OHM480 = 480, OHM240 = 240, OHM120 = 120, OHM80 = 80, OHM60 = 60, OHM40 = 40</enum>
    <mssAccessorName>ddr5_dram_ck_odt</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_CS_ODT</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 chip select ODT value.
      ARRAY[DIMM][RANK][STRAP]
    </description>
    <initToZero></initToZero>
    <valueType>uint16</valueType>
    <writeable/>
    <array>2 4 2</array>
    <mssUnits>ohm</mssUnits>
    <enum>DISABLE = 0, OHM480 = 480, OHM240 = 240, OHM120 = 120, OHM80 = 80, OHM60 = 60, OHM40 = 40</enum>
    <mssAccessorName>ddr5_dram_cs_odt</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_CK_ODT_PER_DRAM</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 clock ODT value.
      ARRAY[DIMM][RANK][DRAM]
    </description>
    <initToZero></initToZero>
    <valueType>uint16</valueType>
    <writeable/>
    <array>2 4 20</array>
    <mssUnits>ohm</mssUnits>
    <enum>DISABLE = 0, OHM480 = 480, OHM240 = 240, OHM120 = 120, OHM80 = 80, OHM60 = 60, OHM40 = 40</enum>
    <mssAccessorName>ddr5_dram_ck_odt_per_dram</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_CS_ODT_PER_DRAM</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 chip select ODT value.
      ARRAY[DIMM][RANK][DRAM]
    </description>
    <initToZero></initToZero>
    <valueType>uint16</valueType>
    <writeable/>
    <array>2 4 20</array>
    <mssUnits>ohm</mssUnits>
    <enum>DISABLE = 0, OHM480 = 480, OHM240 = 240, OHM120 = 120, OHM80 = 80, OHM60 = 60, OHM40 = 40</enum>
    <mssAccessorName>ddr5_dram_cs_odt_per_dram</mssAccessorName>
  </attribute>

<!-- MR33 attributes -->
  <attribute>
    <id>ATTR_DDR5_DRAM_CA_ODT</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 clock ODT value.
      ARRAY[DIMM][RANK][STRAP]
    </description>
    <initToZero></initToZero>
    <valueType>uint16</valueType>
    <writeable/>
    <array>2 4 2</array>
    <mssUnits>ohm</mssUnits>
    <enum>DISABLE = 0, OHM480 = 480, OHM240 = 240, OHM120 = 120, OHM80 = 80, OHM60 = 60, OHM40 = 40</enum>
    <mssAccessorName>ddr5_dram_ca_odt</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_DQS_RTT_PARK</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM DQS RTT Park Termination Resistance in Ohms.
      ARRAY[DIMM][RANK][STRAP]
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>DISABLE = 0, OHM34 = 34, OHM40 = 40, OHM48 = 48, OHM60 = 60, OHM80 = 80, OHM120 = 120, OHM240 = 240</enum>
    <mssUnits>ohm</mssUnits>
    <mssAccessorName>ddr5_dram_dqs_rtt_park</mssAccessorName>
    <array>2 4 2</array>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_CA_ODT_PER_DRAM</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 clock ODT value.
      ARRAY[DIMM][RANK][DRAM]
    </description>
    <initToZero></initToZero>
    <valueType>uint16</valueType>
    <writeable/>
    <array>2 4 20</array>
    <mssUnits>ohm</mssUnits>
    <enum>DISABLE = 0, OHM480 = 480, OHM240 = 240, OHM120 = 120, OHM80 = 80, OHM60 = 60, OHM40 = 40</enum>
    <mssAccessorName>ddr5_dram_ca_odt_per_dram</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_DQS_RTT_PARK_PER_DRAM</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM DQS RTT Park Termination Resistance in Ohms.
      ARRAY[DIMM][RANK][DRAM]
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>DISABLE = 0, OHM34 = 34, OHM40 = 40, OHM48 = 48, OHM60 = 60, OHM80 = 80, OHM120 = 120, OHM240 = 240</enum>
    <mssUnits>ohm</mssUnits>
    <mssAccessorName>ddr5_dram_dqs_rtt_park_per_dram</mssAccessorName>
    <array>2 4 20</array>
  </attribute>

<!-- MR34 attributes -->

<!-- MR35 attributes -->
  <attribute>
    <id>ATTR_DDR5_DRAM_RTT_NOM_WR</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM RTT NOM for writes Termination Resistance in Ohms.
      ARRAY[DIMM][RANK]
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>DISABLE = 0, OHM34 = 34, OHM40 = 40, OHM48 = 48, OHM60 = 60, OHM80 = 80, OHM120 = 120, OHM240 = 240</enum>
    <mssUnits>ohm</mssUnits>
    <mssAccessorName>ddr5_dram_rtt_nom_wr</mssAccessorName>
    <array>2 4</array>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_RTT_NOM_RD</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DRAM RTT NOM for reads Termination Resistance in Ohms.
      ARRAY[DIMM][RANK]
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>DISABLE = 0, OHM34 = 34, OHM40 = 40, OHM48 = 48, OHM60 = 60, OHM80 = 80, OHM120 = 120, OHM240 = 240</enum>
    <mssUnits>ohm</mssUnits>
    <mssAccessorName>ddr5_dram_rtt_nom_rd</mssAccessorName>
    <array>2 4</array>
  </attribute>

<!-- MR37 attributes -->
  <attribute>
    <id>ATTR_DDR5_DRAM_ODTLON_WR</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DRAM ODTon timing for writes
      ARRAY[DIMM][RANK]
    </description>
    <initToZero></initToZero>
    <valueType>int8</valueType>
    <writeable/>
    <mssUnits>clocks</mssUnits>
    <mssAccessorName>ddr5_dram_odtlon_wr</mssAccessorName>
    <array>2 4</array>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_ODTLOFF_WR</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DRAM ODToff timing for writes
      ARRAY[DIMM][RANK]
    </description>
    <initToZero></initToZero>
    <valueType>int8</valueType>
    <writeable/>
    <mssUnits>clocks</mssUnits>
    <mssAccessorName>ddr5_dram_odtloff_wr</mssAccessorName>
    <array>2 4</array>
  </attribute>

<!-- MR38 attributes -->
  <attribute>
    <id>ATTR_DDR5_DRAM_ODTLON_WR_NT</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DRAM ODTon non-targetted termination timing for writes
      ARRAY[DIMM][RANK]
    </description>
    <initToZero></initToZero>
    <valueType>int8</valueType>
    <writeable/>
    <mssUnits>clocks</mssUnits>
    <mssAccessorName>ddr5_dram_odtlon_wr_nt</mssAccessorName>
    <array>2 4</array>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_ODTLOFF_WR_NT</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DRAM ODToff non-targetted termination timing for writes
      ARRAY[DIMM][RANK]
    </description>
    <initToZero></initToZero>
    <valueType>int8</valueType>
    <writeable/>
    <mssUnits>clocks</mssUnits>
    <mssAccessorName>ddr5_dram_odtloff_wr_nt</mssAccessorName>
    <array>2 4</array>
  </attribute>

<!-- MR39 attributes -->
  <attribute>
    <id>ATTR_DDR5_DRAM_ODTLON_RD_NT</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DRAM ODTon non-targetted termination timing for read
      ARRAY[DIMM][RANK]
    </description>
    <initToZero></initToZero>
    <valueType>int8</valueType>
    <writeable/>
    <mssUnits>clocks</mssUnits>
    <mssAccessorName>ddr5_dram_odtlon_rd_nt</mssAccessorName>
    <array>2 4</array>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_DRAM_ODTLOFF_RD_NT</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DRAM ODToff non-targetted termination timing for read
      ARRAY[DIMM][RANK]
    </description>
    <initToZero></initToZero>
    <valueType>int8</valueType>
    <writeable/>
    <mssUnits>clocks</mssUnits>
    <mssAccessorName>ddr5_dram_odtloff_rd_nt</mssAccessorName>
    <array>2 4</array>
  </attribute>

<!-- MR50 attributes -->
  <attribute>
    <id>ATTR_MEM_DDR5_WR_CRC_ERR_STATUS</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DRAM's Write CRC error status
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum>CLEAR = 0, ERROR = 1</enum>
    <writeable/>
    <mssAccessorName>ddr5_wr_crc_err_status</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DDR5_WR_CRC_AUTODISABLE_ENABLE</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DRAM's Write CRC auto-disable enable
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum>DISABLE = 0, ENABLE = 1</enum>
    <writeable/>
    <mssAccessorName>ddr5_wr_crc_autodisable_enable</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DDR5_WR_CRC_AUTODISABLE_STATUS</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DRAM's Write CRC auto-disable status
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum>NOT_TRIGGERED = 0, TRIGGERED = 1</enum>
    <writeable/>
    <mssAccessorName>ddr5_wr_crc_autodisable_status</mssAccessorName>
  </attribute>

<!-- MR51 attributes -->
  <attribute>
    <id>ATTR_MEM_DDR5_WR_CRC_AUTODISABLE_THRESHOLD</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DRAM's Write CRC auto-disable threshold
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <mssAccessorName>ddr5_wr_crc_autodisable_threshold</mssAccessorName>
  </attribute>

<!-- MR52 attributes -->
  <attribute>
    <id>ATTR_MEM_DDR5_WR_CRC_AUTODISABLE_WINDOW</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DRAM's Write CRC auto-disable window
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <mssAccessorName>ddr5_wr_crc_autodisable_window</mssAccessorName>
  </attribute>

<!-- MR111 attributes -->
  <attribute>
    <id>ATTR_MEM_DDR5_GLOBAL_DFE_GAIN</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DFE Gain enable/disable
    </description>
    <default>ENABLE</default>
    <valueType>uint8</valueType>
    <enum>ENABLE = 0, DISABLE = 1</enum>
    <writeable/>
    <mssAccessorName>ddr5_global_dfe_gain</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DDR5_GLOBAL_DFE_TAP1</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DFE TAP-1 enable/disable
    </description>
    <default>ENABLE</default>
    <valueType>uint8</valueType>
    <enum>ENABLE = 0, DISABLE = 1</enum>
    <writeable/>
    <mssAccessorName>ddr5_global_dfe_tap1</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DDR5_GLOBAL_DFE_TAP2</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DFE TAP-2 enable/disable
    </description>
    <default>ENABLE</default>
    <valueType>uint8</valueType>
    <enum>ENABLE = 0, DISABLE = 1</enum>
    <writeable/>
    <mssAccessorName>ddr5_global_dfe_tap2</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DDR5_GLOBAL_DFE_TAP3</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DFE TAP-3 enable/disable
    </description>
    <default>ENABLE</default>
    <valueType>uint8</valueType>
    <enum>ENABLE = 0, DISABLE = 1</enum>
    <writeable/>
    <mssAccessorName>ddr5_global_dfe_tap3</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DDR5_GLOBAL_DFE_TAP4</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DFE TAP-4 enable/disable
    </description>
    <default>ENABLE</default>
    <valueType>uint8</valueType>
    <enum>ENABLE = 0, DISABLE = 1</enum>
    <writeable/>
    <mssAccessorName>ddr5_global_dfe_tap4</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DDR5_DFE_GAIN_BIAS</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DFE gain bias
      ARRAY[DIMM][RANK]
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2 4</array>
    <mssAccessorName>ddr5_dfe_gain_bias</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DDR5_DFE_SIGN_BIT</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      DDR5 DFE sign bit
      ARRAY[DIMM][RANK]
    </description>
    <default>POSITIVE</default>
    <valueType>uint8</valueType>
    <enum>POSITIVE = 0, NEGATIVE = 1</enum>
    <writeable/>
    <array>2 4</array>
    <mssAccessorName>ddr5_dfe_sign_bit</mssAccessorName>
  </attribute>

</attributes>
