/*
 * stm32f446xx.h
 *
 *  Created on: Jun 21, 2025
 *      Author: lenovo
 */

#ifndef INC_STM32F446XX_H_
#define INC_STM32F446XX_H_

#define FLASH_BASEADDR 			0x08000000U
#define SRAM1_BASEADDR			0x20000000U
#define SRAM2_BASEADDR			SRAM1_BASEADDR + 0x1C000
#define SRAM					SRAM1_BASEADDR
#define ROM_SYS					0x1FFF0000U


/*
 * AHBx and APBx Bus addresses
 * AHB: Advanced High-performance bus
 * APB: Advanced Peripheral bus
 */
#define PERIPHERAL_BASE			0x40000000U
#define APB1PERIPH_BASE			PERIPHERAL_BASE
#define APB2PERIPH_BASE			0x40010000U
#define AHB1PERIPH_BASE			0x40020000U
#define AHB2PERIPH_BASE			0x50000000U


/*
 * Base addresses of peripherals which are interfaced with the AHB1 bus
 */

#define GPIOA_BASEADDR			(AHB1PERIPH_BASE+0x0000)
#define GPIOB_BASEADDR			(AHB1PERIPH_BASE+0x0400)
#define GPIOC_BASEADDR			(AHB1PERIPH_BASE+0x0800)
#define GPIOD_BASEADDR			(AHB1PERIPH_BASE+0x0C00)
#define GPIOE_BASEADDR			(AHB1PERIPH_BASE+0x1000)
#define GPIOF_BASEADDR			(AHB1PERIPH_BASE+0x1400)
#define GPIOG_BASEADDR			(AHB1PERIPH_BASE+0x1800)
#define GPIOH_BASEADDR			(AHB1PERIPH_BASE+0x1C00)
#define CRC_BASEADDR			(AHB1PERIPH_BASE+0x3000)
#define RCC_BASEADDR			(AHB1PERIPH_BASE+0x3800)
#define FLASH_IF_BASEADDR		(AHB1PERIPH_BASE+0x3C00)
#define BKPSRAM_BASEADDR		(AHB1PERIPH_BASE+0x4000)
#define DMA1_BASEADDR			(AHB1PERIPH_BASE+0x6000)
#define DMA2_BASEADDR			(AHB1PERIPH_BASE+0x6400)
#define USB_OTGHS_BASEADDR		(AHB1PERIPH_BASE+0x20000)

#endif /* INC_STM32F446XX_H_ */
