# aws-f2-fpga-lab
aws f2 fpga labs
1. OCL ADD (use OCL AXI-Lite interface to feed data from host application to AWF FPGA F2 and get back result)
2. Integrate with custom SystemVerilog Module directly with cl_xxx.sv top module [coming soon upon requirement]
3. Simulation to verify cl_xxx.sv top module include AXI protocol [coming soon upon requirement]
4. Demo project for time constraint to reduce WNS/TNS [coming soon upon requirement]

## I am very busy now and if someone requires 2 - 4 via Iusse then I can add upon requirement. Thanks.
