<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___t_i_m___d_m_a___burst___length" xml:lang="en-US">
<title>TIM DMA Burst Length</title>
<indexterm><primary>TIM DMA Burst Length</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga74f07b4a10022d71f31ec6e1b2b69276">TIM_DMABURSTLENGTH_1TRANSFER</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gab114592091a00e0a6b9ae464485bd7bb">TIM_DMABURSTLENGTH_2TRANSFERS</link>   0x00000100U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gad91c14f0930803593ecdbd98002fea0a">TIM_DMABURSTLENGTH_3TRANSFERS</link>   0x00000200U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga9ada9605ae6ff6e4ada9701263bef812">TIM_DMABURSTLENGTH_4TRANSFERS</link>   0x00000300U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga740a6446c0a517cc3e235fddee45fef5">TIM_DMABURSTLENGTH_5TRANSFERS</link>   0x00000400U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga905c206d2a028e3fb92bcab8f9f7c869">TIM_DMABURSTLENGTH_6TRANSFERS</link>   0x00000500U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gae75055ac13b73baf9326f1d6157853a7">TIM_DMABURSTLENGTH_7TRANSFERS</link>   0x00000600U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gac6b24f5b7d9e1968b4bfcaeb24e718fc">TIM_DMABURSTLENGTH_8TRANSFERS</link>   0x00000700U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga73fff75a3f0247c61a84a42e8cb83572">TIM_DMABURSTLENGTH_9TRANSFERS</link>   0x00000800U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga793a89bb8a0669e274de451985186c53">TIM_DMABURSTLENGTH_10TRANSFERS</link>   0x00000900U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga79ab58b6a3b30c54c0758b381df22cb0">TIM_DMABURSTLENGTH_11TRANSFERS</link>   0x00000A00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gaf52962b501b3a76d89df6274ed425947">TIM_DMABURSTLENGTH_12TRANSFERS</link>   0x00000B00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga06a81eba628bea6495d86ebcc6021da0">TIM_DMABURSTLENGTH_13TRANSFERS</link>   0x00000C00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga5f430b76c0aeded0a8d8be779f26ae52">TIM_DMABURSTLENGTH_14TRANSFERS</link>   0x00000D00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga98a4d88c533178bc1b4347e4c5ce815a">TIM_DMABURSTLENGTH_15TRANSFERS</link>   0x00000E00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gaf4b2a1fe12c52272544c21e17de1ed90">TIM_DMABURSTLENGTH_16TRANSFERS</link>   0x00000F00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gad31c1fca7ed436a53efc4f290144584d">TIM_DMABURSTLENGTH_17TRANSFERS</link>   0x00001000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gabb6f72b02ee1c8855de241cb0713e2ca">TIM_DMABURSTLENGTH_18TRANSFERS</link>   0x00001100U</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___t_i_m___d_m_a___burst___length_1ga793a89bb8a0669e274de451985186c53"/>    <section>
    <title>TIM_DMABURSTLENGTH_10TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_10TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_10TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_10TRANSFERS   0x00000900U</computeroutput></para>
<para>The transfer is done to 10 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1ga79ab58b6a3b30c54c0758b381df22cb0"/>    <section>
    <title>TIM_DMABURSTLENGTH_11TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_11TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_11TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_11TRANSFERS   0x00000A00U</computeroutput></para>
<para>The transfer is done to 11 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1gaf52962b501b3a76d89df6274ed425947"/>    <section>
    <title>TIM_DMABURSTLENGTH_12TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_12TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_12TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_12TRANSFERS   0x00000B00U</computeroutput></para>
<para>The transfer is done to 12 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1ga06a81eba628bea6495d86ebcc6021da0"/>    <section>
    <title>TIM_DMABURSTLENGTH_13TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_13TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_13TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_13TRANSFERS   0x00000C00U</computeroutput></para>
<para>The transfer is done to 13 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1ga5f430b76c0aeded0a8d8be779f26ae52"/>    <section>
    <title>TIM_DMABURSTLENGTH_14TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_14TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_14TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_14TRANSFERS   0x00000D00U</computeroutput></para>
<para>The transfer is done to 14 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1ga98a4d88c533178bc1b4347e4c5ce815a"/>    <section>
    <title>TIM_DMABURSTLENGTH_15TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_15TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_15TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_15TRANSFERS   0x00000E00U</computeroutput></para>
<para>The transfer is done to 15 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1gaf4b2a1fe12c52272544c21e17de1ed90"/>    <section>
    <title>TIM_DMABURSTLENGTH_16TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_16TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_16TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_16TRANSFERS   0x00000F00U</computeroutput></para>
<para>The transfer is done to 16 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1gad31c1fca7ed436a53efc4f290144584d"/>    <section>
    <title>TIM_DMABURSTLENGTH_17TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_17TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_17TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_17TRANSFERS   0x00001000U</computeroutput></para>
<para>The transfer is done to 17 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1gabb6f72b02ee1c8855de241cb0713e2ca"/>    <section>
    <title>TIM_DMABURSTLENGTH_18TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_18TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_18TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_18TRANSFERS   0x00001100U</computeroutput></para>
<para>The transfer is done to 18 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1ga74f07b4a10022d71f31ec6e1b2b69276"/>    <section>
    <title>TIM_DMABURSTLENGTH_1TRANSFER</title>
<indexterm><primary>TIM_DMABURSTLENGTH_1TRANSFER</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_1TRANSFER</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_1TRANSFER   0x00000000U</computeroutput></para>
<para>The transfer is done to 1 register starting trom TIMx_CR1 + TIMx_DCR.DBA 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1gab114592091a00e0a6b9ae464485bd7bb"/>    <section>
    <title>TIM_DMABURSTLENGTH_2TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_2TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_2TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_2TRANSFERS   0x00000100U</computeroutput></para>
<para>The transfer is done to 2 registers starting trom TIMx_CR1 + TIMx_DCR.DBA 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1gad91c14f0930803593ecdbd98002fea0a"/>    <section>
    <title>TIM_DMABURSTLENGTH_3TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_3TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_3TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_3TRANSFERS   0x00000200U</computeroutput></para>
<para>The transfer is done to 3 registers starting trom TIMx_CR1 + TIMx_DCR.DBA 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1ga9ada9605ae6ff6e4ada9701263bef812"/>    <section>
    <title>TIM_DMABURSTLENGTH_4TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_4TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_4TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_4TRANSFERS   0x00000300U</computeroutput></para>
<para>The transfer is done to 4 registers starting trom TIMx_CR1 + TIMx_DCR.DBA 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1ga740a6446c0a517cc3e235fddee45fef5"/>    <section>
    <title>TIM_DMABURSTLENGTH_5TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_5TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_5TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_5TRANSFERS   0x00000400U</computeroutput></para>
<para>The transfer is done to 5 registers starting trom TIMx_CR1 + TIMx_DCR.DBA 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1ga905c206d2a028e3fb92bcab8f9f7c869"/>    <section>
    <title>TIM_DMABURSTLENGTH_6TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_6TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_6TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_6TRANSFERS   0x00000500U</computeroutput></para>
<para>The transfer is done to 6 registers starting trom TIMx_CR1 + TIMx_DCR.DBA 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1gae75055ac13b73baf9326f1d6157853a7"/>    <section>
    <title>TIM_DMABURSTLENGTH_7TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_7TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_7TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_7TRANSFERS   0x00000600U</computeroutput></para>
<para>The transfer is done to 7 registers starting trom TIMx_CR1 + TIMx_DCR.DBA 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1gac6b24f5b7d9e1968b4bfcaeb24e718fc"/>    <section>
    <title>TIM_DMABURSTLENGTH_8TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_8TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_8TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_8TRANSFERS   0x00000700U</computeroutput></para>
<para>The transfer is done to 8 registers starting trom TIMx_CR1 + TIMx_DCR.DBA 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___d_m_a___burst___length_1ga73fff75a3f0247c61a84a42e8cb83572"/>    <section>
    <title>TIM_DMABURSTLENGTH_9TRANSFERS</title>
<indexterm><primary>TIM_DMABURSTLENGTH_9TRANSFERS</primary><secondary>TIM DMA Burst Length</secondary></indexterm>
<indexterm><primary>TIM DMA Burst Length</primary><secondary>TIM_DMABURSTLENGTH_9TRANSFERS</secondary></indexterm>
<para><computeroutput>#define TIM_DMABURSTLENGTH_9TRANSFERS   0x00000800U</computeroutput></para>
<para>The transfer is done to 9 registers starting trom TIMx_CR1 + TIMx_DCR.DBA 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</section>
</section>
</section>
