|PE2_gtbuckner42
pixel_clk_m => vga_pll_25_175:U1.inclk0
pixel_clk_m => hw6p3Modified:accelerometer.max10_clk
pixel_clk_m => dual_boot:dualboot.clk_clk
pixel_clk_m => Current_State~1.DATAIN
reset_n_m_sw0 => vga_controller:U2.reset_n
h_sync_m <= vga_controller:U2.h_sync
v_sync_m <= vga_controller:U2.v_sync
red_m[0] <= hw_image_generator:U3.red[0]
red_m[1] <= hw_image_generator:U3.red[1]
red_m[2] <= hw_image_generator:U3.red[2]
red_m[3] <= hw_image_generator:U3.red[3]
red_m[4] <= hw_image_generator:U3.red[4]
red_m[5] <= hw_image_generator:U3.red[5]
red_m[6] <= hw_image_generator:U3.red[6]
red_m[7] <= hw_image_generator:U3.red[7]
green_m[0] <= hw_image_generator:U3.green[0]
green_m[1] <= hw_image_generator:U3.green[1]
green_m[2] <= hw_image_generator:U3.green[2]
green_m[3] <= hw_image_generator:U3.green[3]
green_m[4] <= hw_image_generator:U3.green[4]
green_m[5] <= hw_image_generator:U3.green[5]
green_m[6] <= hw_image_generator:U3.green[6]
green_m[7] <= hw_image_generator:U3.green[7]
blue_m[0] <= hw_image_generator:U3.blue[0]
blue_m[1] <= hw_image_generator:U3.blue[1]
blue_m[2] <= hw_image_generator:U3.blue[2]
blue_m[3] <= hw_image_generator:U3.blue[3]
blue_m[4] <= hw_image_generator:U3.blue[4]
blue_m[5] <= hw_image_generator:U3.blue[5]
blue_m[6] <= hw_image_generator:U3.blue[6]
blue_m[7] <= hw_image_generator:U3.blue[7]
GSENSOR_CS_N <= hw6p3Modified:accelerometer.GSENSOR_CS_N
GSENSOR_SCLK <= hw6p3Modified:accelerometer.GSENSOR_SCLK
GSENSOR_SDI <> hw6p3Modified:accelerometer.GSENSOR_SDI
GSENSOR_SDO <> hw6p3Modified:accelerometer.GSENSOR_SDO
dFix[0] <= hw6p3Modified:accelerometer.dFix[0]
dFix[1] <= hw6p3Modified:accelerometer.dFix[1]
dFix[2] <= hw6p3Modified:accelerometer.dFix[2]
dFix[3] <= hw6p3Modified:accelerometer.dFix[3]
dFix[4] <= hw6p3Modified:accelerometer.dFix[4]
dFix[5] <= hw6p3Modified:accelerometer.dFix[5]
ledFix[0] <= hw6p3Modified:accelerometer.ledFix[0]
ledFix[1] <= hw6p3Modified:accelerometer.ledFix[1]
ledFix[2] <= hw6p3Modified:accelerometer.ledFix[2]
ledFix[3] <= hw6p3Modified:accelerometer.ledFix[3]
ledFix[4] <= hw6p3Modified:accelerometer.ledFix[4]
ledFix[5] <= hw6p3Modified:accelerometer.ledFix[5]
ledFix[6] <= hw6p3Modified:accelerometer.ledFix[6]
ledFix[7] <= hw6p3Modified:accelerometer.ledFix[7]
ledFix[8] <= hw6p3Modified:accelerometer.ledFix[8]
ledFix[9] <= hw6p3Modified:accelerometer.ledFix[9]
hex5[0] <= bcd_7segment:U5.Seven_Segment[0]
hex5[1] <= bcd_7segment:U5.Seven_Segment[1]
hex5[2] <= bcd_7segment:U5.Seven_Segment[2]
hex5[3] <= bcd_7segment:U5.Seven_Segment[3]
hex5[4] <= bcd_7segment:U5.Seven_Segment[4]
hex5[5] <= bcd_7segment:U5.Seven_Segment[5]
hex5[6] <= bcd_7segment:U5.Seven_Segment[6]
hex4[0] <= bcd_7segment:U4.Seven_Segment[0]
hex4[1] <= bcd_7segment:U4.Seven_Segment[1]
hex4[2] <= bcd_7segment:U4.Seven_Segment[2]
hex4[3] <= bcd_7segment:U4.Seven_Segment[3]
hex4[4] <= bcd_7segment:U4.Seven_Segment[4]
hex4[5] <= bcd_7segment:U4.Seven_Segment[5]
hex4[6] <= bcd_7segment:U4.Seven_Segment[6]
hex3[0] <= bcd_7segment:midSeg2.Seven_Segment[0]
hex3[1] <= bcd_7segment:midSeg2.Seven_Segment[1]
hex3[2] <= bcd_7segment:midSeg2.Seven_Segment[2]
hex3[3] <= bcd_7segment:midSeg2.Seven_Segment[3]
hex3[4] <= bcd_7segment:midSeg2.Seven_Segment[4]
hex3[5] <= bcd_7segment:midSeg2.Seven_Segment[5]
hex3[6] <= bcd_7segment:midSeg2.Seven_Segment[6]
hex2[0] <= bcd_7segment:midSeg1.Seven_Segment[0]
hex2[1] <= bcd_7segment:midSeg1.Seven_Segment[1]
hex2[2] <= bcd_7segment:midSeg1.Seven_Segment[2]
hex2[3] <= bcd_7segment:midSeg1.Seven_Segment[3]
hex2[4] <= bcd_7segment:midSeg1.Seven_Segment[4]
hex2[5] <= bcd_7segment:midSeg1.Seven_Segment[5]
hex2[6] <= bcd_7segment:midSeg1.Seven_Segment[6]
hex1[0] <= bcd_7segment:U6.Seven_Segment[0]
hex1[1] <= bcd_7segment:U6.Seven_Segment[1]
hex1[2] <= bcd_7segment:U6.Seven_Segment[2]
hex1[3] <= bcd_7segment:U6.Seven_Segment[3]
hex1[4] <= bcd_7segment:U6.Seven_Segment[4]
hex1[5] <= bcd_7segment:U6.Seven_Segment[5]
hex1[6] <= bcd_7segment:U6.Seven_Segment[6]
hex0[0] <= bcd_7segment:U7.Seven_Segment[0]
hex0[1] <= bcd_7segment:U7.Seven_Segment[1]
hex0[2] <= bcd_7segment:U7.Seven_Segment[2]
hex0[3] <= bcd_7segment:U7.Seven_Segment[3]
hex0[4] <= bcd_7segment:U7.Seven_Segment[4]
hex0[5] <= bcd_7segment:U7.Seven_Segment[5]
hex0[6] <= bcd_7segment:U7.Seven_Segment[6]
data_x[0] << hw6p3Modified:accelerometer.data_x[0]
data_x[1] << hw6p3Modified:accelerometer.data_x[1]
data_x[2] << hw6p3Modified:accelerometer.data_x[2]
data_x[3] << hw6p3Modified:accelerometer.data_x[3]
data_x[4] << hw6p3Modified:accelerometer.data_x[4]
data_x[5] << hw6p3Modified:accelerometer.data_x[5]
data_x[6] << hw6p3Modified:accelerometer.data_x[6]
data_x[7] << hw6p3Modified:accelerometer.data_x[7]
data_x[8] << hw6p3Modified:accelerometer.data_x[8]
data_x[9] << hw6p3Modified:accelerometer.data_x[9]
data_x[10] << hw6p3Modified:accelerometer.data_x[10]
data_x[11] << hw6p3Modified:accelerometer.data_x[11]
data_x[12] << hw6p3Modified:accelerometer.data_x[12]
data_x[13] << hw6p3Modified:accelerometer.data_x[13]
data_x[14] << hw6p3Modified:accelerometer.data_x[14]
data_x[15] << hw6p3Modified:accelerometer.data_x[15]
data_y[0] << hw6p3Modified:accelerometer.data_y[0]
data_y[1] << hw6p3Modified:accelerometer.data_y[1]
data_y[2] << hw6p3Modified:accelerometer.data_y[2]
data_y[3] << hw6p3Modified:accelerometer.data_y[3]
data_y[4] << hw6p3Modified:accelerometer.data_y[4]
data_y[5] << hw6p3Modified:accelerometer.data_y[5]
data_y[6] << hw6p3Modified:accelerometer.data_y[6]
data_y[7] << hw6p3Modified:accelerometer.data_y[7]
data_y[8] << hw6p3Modified:accelerometer.data_y[8]
data_y[9] << hw6p3Modified:accelerometer.data_y[9]
data_y[10] << hw6p3Modified:accelerometer.data_y[10]
data_y[11] << hw6p3Modified:accelerometer.data_y[11]
data_y[12] << hw6p3Modified:accelerometer.data_y[12]
data_y[13] << hw6p3Modified:accelerometer.data_y[13]
data_y[14] << hw6p3Modified:accelerometer.data_y[14]
data_y[15] << hw6p3Modified:accelerometer.data_y[15]
data_z[0] << hw6p3Modified:accelerometer.data_z[0]
data_z[1] << hw6p3Modified:accelerometer.data_z[1]
data_z[2] << hw6p3Modified:accelerometer.data_z[2]
data_z[3] << hw6p3Modified:accelerometer.data_z[3]
data_z[4] << hw6p3Modified:accelerometer.data_z[4]
data_z[5] << hw6p3Modified:accelerometer.data_z[5]
data_z[6] << hw6p3Modified:accelerometer.data_z[6]
data_z[7] << hw6p3Modified:accelerometer.data_z[7]
data_z[8] << hw6p3Modified:accelerometer.data_z[8]
data_z[9] << hw6p3Modified:accelerometer.data_z[9]
data_z[10] << hw6p3Modified:accelerometer.data_z[10]
data_z[11] << hw6p3Modified:accelerometer.data_z[11]
data_z[12] << hw6p3Modified:accelerometer.data_z[12]
data_z[13] << hw6p3Modified:accelerometer.data_z[13]
data_z[14] << hw6p3Modified:accelerometer.data_z[14]
data_z[15] << hw6p3Modified:accelerometer.data_z[15]
Key0 => Current_State~3.DATAIN
key1 => Selector0.IN2
key1 => Selector2.IN2
key1 => Next_State.DATAB
key1 => Selector1.IN1
key1 => Next_State.DATAA
buzz_sig << <GND>
Rotary_clk => prev_clk_val.DATAB
Rotary_clk => move_paddle_L.IN1
Rotary_clk => move_paddle_L.IN1
Rotary_clk => move_paddle_L.IN0
Rotary_clk => move_paddle_L.IN0
Rotary_clk => prev_clk_val.DATAB
Rotary_clk => move_paddle_L.IN1
Rotary_clk => move_paddle_L.IN1
Rotary_DT => move_paddle_L.IN1
Rotary_DT => move_paddle_L.IN1
Rotary_clk2 => ~NO_FANOUT~
Rotary_DT2 => ~NO_FANOUT~


|PE2_gtbuckner42|PRNG_gtbuckner42:PRGN_1
seed[0] => LFSR0.DATAA
seed[0] => Equal0.IN10
seed[1] => LFSR4[1].ADATA
seed[1] => LFSR3[1].ADATA
seed[1] => LFSR2[1].ADATA
seed[1] => LFSR1[1].ADATA
seed[1] => LFSR0[1].ADATA
seed[1] => Equal0.IN9
seed[2] => LFSR4[2].ADATA
seed[2] => LFSR3[2].ADATA
seed[2] => LFSR2[2].ADATA
seed[2] => LFSR1[2].ADATA
seed[2] => LFSR0[2].ADATA
seed[2] => Equal0.IN8
seed[3] => LFSR4[3].ADATA
seed[3] => LFSR3[3].ADATA
seed[3] => LFSR2[3].ADATA
seed[3] => LFSR1[3].ADATA
seed[3] => LFSR0[3].ADATA
seed[3] => Equal0.IN7
seed[4] => LFSR4[4].ADATA
seed[4] => LFSR3[4].ADATA
seed[4] => LFSR2[4].ADATA
seed[4] => LFSR1[4].ADATA
seed[4] => LFSR0[4].ADATA
seed[4] => Equal0.IN6
seed[5] => LFSR4[5].ADATA
seed[5] => LFSR3[5].ADATA
seed[5] => LFSR2[5].ADATA
seed[5] => LFSR1[5].ADATA
seed[5] => LFSR0[5].ADATA
seed[5] => Equal0.IN5
seed[6] => LFSR4[6].ADATA
seed[6] => LFSR3[6].ADATA
seed[6] => LFSR2[6].ADATA
seed[6] => LFSR1[6].ADATA
seed[6] => LFSR0[6].ADATA
seed[6] => Equal0.IN4
seed[7] => LFSR4[7].ADATA
seed[7] => LFSR3[7].ADATA
seed[7] => LFSR2[7].ADATA
seed[7] => LFSR1[7].ADATA
seed[7] => LFSR0[7].ADATA
seed[7] => Equal0.IN3
seed[8] => LFSR4[8].ADATA
seed[8] => LFSR3[8].ADATA
seed[8] => LFSR2[8].ADATA
seed[8] => LFSR1[8].ADATA
seed[8] => LFSR0[8].ADATA
seed[8] => Equal0.IN2
seed[9] => LFSR4[9].ADATA
seed[9] => LFSR3[9].ADATA
seed[9] => LFSR2[9].ADATA
seed[9] => LFSR1[9].ADATA
seed[9] => LFSR0[9].ADATA
seed[9] => Equal0.IN1
seed[10] => LFSR4[10].ADATA
seed[10] => LFSR3[10].ADATA
seed[10] => LFSR2[10].ADATA
seed[10] => LFSR1[10].ADATA
seed[10] => LFSR0[10].ADATA
seed[10] => Equal0.IN0
seed[11] => LFSR4[11].ADATA
seed[11] => LFSR3[11].ADATA
seed[11] => LFSR2[11].ADATA
seed[11] => LFSR1[11].ADATA
seed[12] => LFSR4[12].ADATA
seed[12] => LFSR3[12].ADATA
seed[12] => LFSR2[12].ADATA
seed[12] => LFSR1[12].ADATA
seed[13] => LFSR4[13].ADATA
seed[13] => LFSR3[13].ADATA
seed[13] => LFSR2[13].ADATA
seed[13] => LFSR1[13].ADATA
seed[14] => LFSR4[14].ADATA
seed[14] => LFSR3[14].ADATA
seed[14] => LFSR2[14].ADATA
seed[14] => LFSR1[14].ADATA
seed[15] => LFSR4[15].ADATA
seed[15] => LFSR3[15].ADATA
seed[15] => LFSR2[15].ADATA
seed[16] => LFSR4[16].ADATA
seed[16] => LFSR3[16].ADATA
seed[16] => LFSR2[16].ADATA
seed[17] => LFSR4[17].ADATA
seed[17] => LFSR3[17].ADATA
seed[18] => LFSR4[18].ADATA
seed[19] => LFSR4[19].ADATA
seed[20] => LFSR4[20].ADATA
setSeed_asyn => LFSR4[0].ALOAD
setSeed_asyn => LFSR4[1].ALOAD
setSeed_asyn => LFSR4[2].ALOAD
setSeed_asyn => LFSR4[3].ALOAD
setSeed_asyn => LFSR4[4].ALOAD
setSeed_asyn => LFSR4[5].ALOAD
setSeed_asyn => LFSR4[6].ALOAD
setSeed_asyn => LFSR4[7].ALOAD
setSeed_asyn => LFSR4[8].ALOAD
setSeed_asyn => LFSR4[9].ALOAD
setSeed_asyn => LFSR4[10].ALOAD
setSeed_asyn => LFSR4[11].ALOAD
setSeed_asyn => LFSR4[12].ALOAD
setSeed_asyn => LFSR4[13].ALOAD
setSeed_asyn => LFSR4[14].ALOAD
setSeed_asyn => LFSR4[15].ALOAD
setSeed_asyn => LFSR4[16].ALOAD
setSeed_asyn => LFSR4[17].ALOAD
setSeed_asyn => LFSR4[18].ALOAD
setSeed_asyn => LFSR4[19].ALOAD
setSeed_asyn => LFSR4[20].ALOAD
setSeed_asyn => LFSR3[0].ALOAD
setSeed_asyn => LFSR3[1].ALOAD
setSeed_asyn => LFSR3[2].ALOAD
setSeed_asyn => LFSR3[3].ALOAD
setSeed_asyn => LFSR3[4].ALOAD
setSeed_asyn => LFSR3[5].ALOAD
setSeed_asyn => LFSR3[6].ALOAD
setSeed_asyn => LFSR3[7].ALOAD
setSeed_asyn => LFSR3[8].ALOAD
setSeed_asyn => LFSR3[9].ALOAD
setSeed_asyn => LFSR3[10].ALOAD
setSeed_asyn => LFSR3[11].ALOAD
setSeed_asyn => LFSR3[12].ALOAD
setSeed_asyn => LFSR3[13].ALOAD
setSeed_asyn => LFSR3[14].ALOAD
setSeed_asyn => LFSR3[15].ALOAD
setSeed_asyn => LFSR3[16].ALOAD
setSeed_asyn => LFSR3[17].ALOAD
setSeed_asyn => LFSR2[0].ALOAD
setSeed_asyn => LFSR2[1].ALOAD
setSeed_asyn => LFSR2[2].ALOAD
setSeed_asyn => LFSR2[3].ALOAD
setSeed_asyn => LFSR2[4].ALOAD
setSeed_asyn => LFSR2[5].ALOAD
setSeed_asyn => LFSR2[6].ALOAD
setSeed_asyn => LFSR2[7].ALOAD
setSeed_asyn => LFSR2[8].ALOAD
setSeed_asyn => LFSR2[9].ALOAD
setSeed_asyn => LFSR2[10].ALOAD
setSeed_asyn => LFSR2[11].ALOAD
setSeed_asyn => LFSR2[12].ALOAD
setSeed_asyn => LFSR2[13].ALOAD
setSeed_asyn => LFSR2[14].ALOAD
setSeed_asyn => LFSR2[15].ALOAD
setSeed_asyn => LFSR2[16].ALOAD
setSeed_asyn => LFSR1[0].ALOAD
setSeed_asyn => LFSR1[1].ALOAD
setSeed_asyn => LFSR1[2].ALOAD
setSeed_asyn => LFSR1[3].ALOAD
setSeed_asyn => LFSR1[4].ALOAD
setSeed_asyn => LFSR1[5].ALOAD
setSeed_asyn => LFSR1[6].ALOAD
setSeed_asyn => LFSR1[7].ALOAD
setSeed_asyn => LFSR1[8].ALOAD
setSeed_asyn => LFSR1[9].ALOAD
setSeed_asyn => LFSR1[10].ALOAD
setSeed_asyn => LFSR1[11].ALOAD
setSeed_asyn => LFSR1[12].ALOAD
setSeed_asyn => LFSR1[13].ALOAD
setSeed_asyn => LFSR1[14].ALOAD
setSeed_asyn => Psuedo_Random_Num[0]~reg0.ACLR
setSeed_asyn => Psuedo_Random_Num[1]~reg0.ACLR
setSeed_asyn => Psuedo_Random_Num[2]~reg0.ACLR
setSeed_asyn => Psuedo_Random_Num[3]~reg0.ACLR
setSeed_asyn => Psuedo_Random_Num[4]~reg0.ACLR
setSeed_asyn => LFSR0[0].ALOAD
setSeed_asyn => LFSR0[1].ALOAD
setSeed_asyn => LFSR0[2].ALOAD
setSeed_asyn => LFSR0[3].ALOAD
setSeed_asyn => LFSR0[4].ALOAD
setSeed_asyn => LFSR0[5].ALOAD
setSeed_asyn => LFSR0[6].ALOAD
setSeed_asyn => LFSR0[7].ALOAD
setSeed_asyn => LFSR0[8].ALOAD
setSeed_asyn => LFSR0[9].ALOAD
setSeed_asyn => LFSR0[10].ALOAD
clk => LFSR4[0].CLK
clk => LFSR4[1].CLK
clk => LFSR4[2].CLK
clk => LFSR4[3].CLK
clk => LFSR4[4].CLK
clk => LFSR4[5].CLK
clk => LFSR4[6].CLK
clk => LFSR4[7].CLK
clk => LFSR4[8].CLK
clk => LFSR4[9].CLK
clk => LFSR4[10].CLK
clk => LFSR4[11].CLK
clk => LFSR4[12].CLK
clk => LFSR4[13].CLK
clk => LFSR4[14].CLK
clk => LFSR4[15].CLK
clk => LFSR4[16].CLK
clk => LFSR4[17].CLK
clk => LFSR4[18].CLK
clk => LFSR4[19].CLK
clk => LFSR4[20].CLK
clk => LFSR3[0].CLK
clk => LFSR3[1].CLK
clk => LFSR3[2].CLK
clk => LFSR3[3].CLK
clk => LFSR3[4].CLK
clk => LFSR3[5].CLK
clk => LFSR3[6].CLK
clk => LFSR3[7].CLK
clk => LFSR3[8].CLK
clk => LFSR3[9].CLK
clk => LFSR3[10].CLK
clk => LFSR3[11].CLK
clk => LFSR3[12].CLK
clk => LFSR3[13].CLK
clk => LFSR3[14].CLK
clk => LFSR3[15].CLK
clk => LFSR3[16].CLK
clk => LFSR3[17].CLK
clk => LFSR2[0].CLK
clk => LFSR2[1].CLK
clk => LFSR2[2].CLK
clk => LFSR2[3].CLK
clk => LFSR2[4].CLK
clk => LFSR2[5].CLK
clk => LFSR2[6].CLK
clk => LFSR2[7].CLK
clk => LFSR2[8].CLK
clk => LFSR2[9].CLK
clk => LFSR2[10].CLK
clk => LFSR2[11].CLK
clk => LFSR2[12].CLK
clk => LFSR2[13].CLK
clk => LFSR2[14].CLK
clk => LFSR2[15].CLK
clk => LFSR2[16].CLK
clk => LFSR1[0].CLK
clk => LFSR1[1].CLK
clk => LFSR1[2].CLK
clk => LFSR1[3].CLK
clk => LFSR1[4].CLK
clk => LFSR1[5].CLK
clk => LFSR1[6].CLK
clk => LFSR1[7].CLK
clk => LFSR1[8].CLK
clk => LFSR1[9].CLK
clk => LFSR1[10].CLK
clk => LFSR1[11].CLK
clk => LFSR1[12].CLK
clk => LFSR1[13].CLK
clk => LFSR1[14].CLK
clk => Psuedo_Random_Num[0]~reg0.CLK
clk => Psuedo_Random_Num[1]~reg0.CLK
clk => Psuedo_Random_Num[2]~reg0.CLK
clk => Psuedo_Random_Num[3]~reg0.CLK
clk => Psuedo_Random_Num[4]~reg0.CLK
clk => LFSR0[0].CLK
clk => LFSR0[1].CLK
clk => LFSR0[2].CLK
clk => LFSR0[3].CLK
clk => LFSR0[4].CLK
clk => LFSR0[5].CLK
clk => LFSR0[6].CLK
clk => LFSR0[7].CLK
clk => LFSR0[8].CLK
clk => LFSR0[9].CLK
clk => LFSR0[10].CLK
Psuedo_Random_Num[0] <= Psuedo_Random_Num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Psuedo_Random_Num[1] <= Psuedo_Random_Num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Psuedo_Random_Num[2] <= Psuedo_Random_Num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Psuedo_Random_Num[3] <= Psuedo_Random_Num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Psuedo_Random_Num[4] <= Psuedo_Random_Num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|PRNG_gtbuckner42:PRGN_2
seed[0] => LFSR0.DATAA
seed[0] => Equal0.IN10
seed[1] => LFSR4[1].ADATA
seed[1] => LFSR3[1].ADATA
seed[1] => LFSR2[1].ADATA
seed[1] => LFSR1[1].ADATA
seed[1] => LFSR0[1].ADATA
seed[1] => Equal0.IN9
seed[2] => LFSR4[2].ADATA
seed[2] => LFSR3[2].ADATA
seed[2] => LFSR2[2].ADATA
seed[2] => LFSR1[2].ADATA
seed[2] => LFSR0[2].ADATA
seed[2] => Equal0.IN8
seed[3] => LFSR4[3].ADATA
seed[3] => LFSR3[3].ADATA
seed[3] => LFSR2[3].ADATA
seed[3] => LFSR1[3].ADATA
seed[3] => LFSR0[3].ADATA
seed[3] => Equal0.IN7
seed[4] => LFSR4[4].ADATA
seed[4] => LFSR3[4].ADATA
seed[4] => LFSR2[4].ADATA
seed[4] => LFSR1[4].ADATA
seed[4] => LFSR0[4].ADATA
seed[4] => Equal0.IN6
seed[5] => LFSR4[5].ADATA
seed[5] => LFSR3[5].ADATA
seed[5] => LFSR2[5].ADATA
seed[5] => LFSR1[5].ADATA
seed[5] => LFSR0[5].ADATA
seed[5] => Equal0.IN5
seed[6] => LFSR4[6].ADATA
seed[6] => LFSR3[6].ADATA
seed[6] => LFSR2[6].ADATA
seed[6] => LFSR1[6].ADATA
seed[6] => LFSR0[6].ADATA
seed[6] => Equal0.IN4
seed[7] => LFSR4[7].ADATA
seed[7] => LFSR3[7].ADATA
seed[7] => LFSR2[7].ADATA
seed[7] => LFSR1[7].ADATA
seed[7] => LFSR0[7].ADATA
seed[7] => Equal0.IN3
seed[8] => LFSR4[8].ADATA
seed[8] => LFSR3[8].ADATA
seed[8] => LFSR2[8].ADATA
seed[8] => LFSR1[8].ADATA
seed[8] => LFSR0[8].ADATA
seed[8] => Equal0.IN2
seed[9] => LFSR4[9].ADATA
seed[9] => LFSR3[9].ADATA
seed[9] => LFSR2[9].ADATA
seed[9] => LFSR1[9].ADATA
seed[9] => LFSR0[9].ADATA
seed[9] => Equal0.IN1
seed[10] => LFSR4[10].ADATA
seed[10] => LFSR3[10].ADATA
seed[10] => LFSR2[10].ADATA
seed[10] => LFSR1[10].ADATA
seed[10] => LFSR0[10].ADATA
seed[10] => Equal0.IN0
seed[11] => LFSR4[11].ADATA
seed[11] => LFSR3[11].ADATA
seed[11] => LFSR2[11].ADATA
seed[11] => LFSR1[11].ADATA
seed[12] => LFSR4[12].ADATA
seed[12] => LFSR3[12].ADATA
seed[12] => LFSR2[12].ADATA
seed[12] => LFSR1[12].ADATA
seed[13] => LFSR4[13].ADATA
seed[13] => LFSR3[13].ADATA
seed[13] => LFSR2[13].ADATA
seed[13] => LFSR1[13].ADATA
seed[14] => LFSR4[14].ADATA
seed[14] => LFSR3[14].ADATA
seed[14] => LFSR2[14].ADATA
seed[14] => LFSR1[14].ADATA
seed[15] => LFSR4[15].ADATA
seed[15] => LFSR3[15].ADATA
seed[15] => LFSR2[15].ADATA
seed[16] => LFSR4[16].ADATA
seed[16] => LFSR3[16].ADATA
seed[16] => LFSR2[16].ADATA
seed[17] => LFSR4[17].ADATA
seed[17] => LFSR3[17].ADATA
seed[18] => LFSR4[18].ADATA
seed[19] => LFSR4[19].ADATA
seed[20] => LFSR4[20].ADATA
setSeed_asyn => LFSR4[0].ALOAD
setSeed_asyn => LFSR4[1].ALOAD
setSeed_asyn => LFSR4[2].ALOAD
setSeed_asyn => LFSR4[3].ALOAD
setSeed_asyn => LFSR4[4].ALOAD
setSeed_asyn => LFSR4[5].ALOAD
setSeed_asyn => LFSR4[6].ALOAD
setSeed_asyn => LFSR4[7].ALOAD
setSeed_asyn => LFSR4[8].ALOAD
setSeed_asyn => LFSR4[9].ALOAD
setSeed_asyn => LFSR4[10].ALOAD
setSeed_asyn => LFSR4[11].ALOAD
setSeed_asyn => LFSR4[12].ALOAD
setSeed_asyn => LFSR4[13].ALOAD
setSeed_asyn => LFSR4[14].ALOAD
setSeed_asyn => LFSR4[15].ALOAD
setSeed_asyn => LFSR4[16].ALOAD
setSeed_asyn => LFSR4[17].ALOAD
setSeed_asyn => LFSR4[18].ALOAD
setSeed_asyn => LFSR4[19].ALOAD
setSeed_asyn => LFSR4[20].ALOAD
setSeed_asyn => LFSR3[0].ALOAD
setSeed_asyn => LFSR3[1].ALOAD
setSeed_asyn => LFSR3[2].ALOAD
setSeed_asyn => LFSR3[3].ALOAD
setSeed_asyn => LFSR3[4].ALOAD
setSeed_asyn => LFSR3[5].ALOAD
setSeed_asyn => LFSR3[6].ALOAD
setSeed_asyn => LFSR3[7].ALOAD
setSeed_asyn => LFSR3[8].ALOAD
setSeed_asyn => LFSR3[9].ALOAD
setSeed_asyn => LFSR3[10].ALOAD
setSeed_asyn => LFSR3[11].ALOAD
setSeed_asyn => LFSR3[12].ALOAD
setSeed_asyn => LFSR3[13].ALOAD
setSeed_asyn => LFSR3[14].ALOAD
setSeed_asyn => LFSR3[15].ALOAD
setSeed_asyn => LFSR3[16].ALOAD
setSeed_asyn => LFSR3[17].ALOAD
setSeed_asyn => LFSR2[0].ALOAD
setSeed_asyn => LFSR2[1].ALOAD
setSeed_asyn => LFSR2[2].ALOAD
setSeed_asyn => LFSR2[3].ALOAD
setSeed_asyn => LFSR2[4].ALOAD
setSeed_asyn => LFSR2[5].ALOAD
setSeed_asyn => LFSR2[6].ALOAD
setSeed_asyn => LFSR2[7].ALOAD
setSeed_asyn => LFSR2[8].ALOAD
setSeed_asyn => LFSR2[9].ALOAD
setSeed_asyn => LFSR2[10].ALOAD
setSeed_asyn => LFSR2[11].ALOAD
setSeed_asyn => LFSR2[12].ALOAD
setSeed_asyn => LFSR2[13].ALOAD
setSeed_asyn => LFSR2[14].ALOAD
setSeed_asyn => LFSR2[15].ALOAD
setSeed_asyn => LFSR2[16].ALOAD
setSeed_asyn => LFSR1[0].ALOAD
setSeed_asyn => LFSR1[1].ALOAD
setSeed_asyn => LFSR1[2].ALOAD
setSeed_asyn => LFSR1[3].ALOAD
setSeed_asyn => LFSR1[4].ALOAD
setSeed_asyn => LFSR1[5].ALOAD
setSeed_asyn => LFSR1[6].ALOAD
setSeed_asyn => LFSR1[7].ALOAD
setSeed_asyn => LFSR1[8].ALOAD
setSeed_asyn => LFSR1[9].ALOAD
setSeed_asyn => LFSR1[10].ALOAD
setSeed_asyn => LFSR1[11].ALOAD
setSeed_asyn => LFSR1[12].ALOAD
setSeed_asyn => LFSR1[13].ALOAD
setSeed_asyn => LFSR1[14].ALOAD
setSeed_asyn => Psuedo_Random_Num[0]~reg0.ACLR
setSeed_asyn => Psuedo_Random_Num[1]~reg0.ACLR
setSeed_asyn => Psuedo_Random_Num[2]~reg0.ACLR
setSeed_asyn => Psuedo_Random_Num[3]~reg0.ACLR
setSeed_asyn => Psuedo_Random_Num[4]~reg0.ACLR
setSeed_asyn => LFSR0[0].ALOAD
setSeed_asyn => LFSR0[1].ALOAD
setSeed_asyn => LFSR0[2].ALOAD
setSeed_asyn => LFSR0[3].ALOAD
setSeed_asyn => LFSR0[4].ALOAD
setSeed_asyn => LFSR0[5].ALOAD
setSeed_asyn => LFSR0[6].ALOAD
setSeed_asyn => LFSR0[7].ALOAD
setSeed_asyn => LFSR0[8].ALOAD
setSeed_asyn => LFSR0[9].ALOAD
setSeed_asyn => LFSR0[10].ALOAD
clk => LFSR4[0].CLK
clk => LFSR4[1].CLK
clk => LFSR4[2].CLK
clk => LFSR4[3].CLK
clk => LFSR4[4].CLK
clk => LFSR4[5].CLK
clk => LFSR4[6].CLK
clk => LFSR4[7].CLK
clk => LFSR4[8].CLK
clk => LFSR4[9].CLK
clk => LFSR4[10].CLK
clk => LFSR4[11].CLK
clk => LFSR4[12].CLK
clk => LFSR4[13].CLK
clk => LFSR4[14].CLK
clk => LFSR4[15].CLK
clk => LFSR4[16].CLK
clk => LFSR4[17].CLK
clk => LFSR4[18].CLK
clk => LFSR4[19].CLK
clk => LFSR4[20].CLK
clk => LFSR3[0].CLK
clk => LFSR3[1].CLK
clk => LFSR3[2].CLK
clk => LFSR3[3].CLK
clk => LFSR3[4].CLK
clk => LFSR3[5].CLK
clk => LFSR3[6].CLK
clk => LFSR3[7].CLK
clk => LFSR3[8].CLK
clk => LFSR3[9].CLK
clk => LFSR3[10].CLK
clk => LFSR3[11].CLK
clk => LFSR3[12].CLK
clk => LFSR3[13].CLK
clk => LFSR3[14].CLK
clk => LFSR3[15].CLK
clk => LFSR3[16].CLK
clk => LFSR3[17].CLK
clk => LFSR2[0].CLK
clk => LFSR2[1].CLK
clk => LFSR2[2].CLK
clk => LFSR2[3].CLK
clk => LFSR2[4].CLK
clk => LFSR2[5].CLK
clk => LFSR2[6].CLK
clk => LFSR2[7].CLK
clk => LFSR2[8].CLK
clk => LFSR2[9].CLK
clk => LFSR2[10].CLK
clk => LFSR2[11].CLK
clk => LFSR2[12].CLK
clk => LFSR2[13].CLK
clk => LFSR2[14].CLK
clk => LFSR2[15].CLK
clk => LFSR2[16].CLK
clk => LFSR1[0].CLK
clk => LFSR1[1].CLK
clk => LFSR1[2].CLK
clk => LFSR1[3].CLK
clk => LFSR1[4].CLK
clk => LFSR1[5].CLK
clk => LFSR1[6].CLK
clk => LFSR1[7].CLK
clk => LFSR1[8].CLK
clk => LFSR1[9].CLK
clk => LFSR1[10].CLK
clk => LFSR1[11].CLK
clk => LFSR1[12].CLK
clk => LFSR1[13].CLK
clk => LFSR1[14].CLK
clk => Psuedo_Random_Num[0]~reg0.CLK
clk => Psuedo_Random_Num[1]~reg0.CLK
clk => Psuedo_Random_Num[2]~reg0.CLK
clk => Psuedo_Random_Num[3]~reg0.CLK
clk => Psuedo_Random_Num[4]~reg0.CLK
clk => LFSR0[0].CLK
clk => LFSR0[1].CLK
clk => LFSR0[2].CLK
clk => LFSR0[3].CLK
clk => LFSR0[4].CLK
clk => LFSR0[5].CLK
clk => LFSR0[6].CLK
clk => LFSR0[7].CLK
clk => LFSR0[8].CLK
clk => LFSR0[9].CLK
clk => LFSR0[10].CLK
Psuedo_Random_Num[0] <= Psuedo_Random_Num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Psuedo_Random_Num[1] <= Psuedo_Random_Num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Psuedo_Random_Num[2] <= Psuedo_Random_Num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Psuedo_Random_Num[3] <= Psuedo_Random_Num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Psuedo_Random_Num[4] <= Psuedo_Random_Num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|hw6p3Modified:accelerometer
max10_clk => pll:pll_inst.inclk0
max10_clk => ADXL345_controller:U0.clk
GSENSOR_CS_N <= ADXL345_controller:U0.SPI_CSN
GSENSOR_SCLK <= ADXL345_controller:U0.SPI_CLK
GSENSOR_SDI <> GSENSOR_SDI
dFix[0] <= <VCC>
dFix[1] <= <VCC>
dFix[2] <= <VCC>
dFix[3] <= <VCC>
dFix[4] <= <VCC>
dFix[5] <= <VCC>
ledFix[0] <= <GND>
ledFix[1] <= <GND>
ledFix[2] <= <GND>
ledFix[3] <= <GND>
ledFix[4] <= <GND>
ledFix[5] <= <GND>
ledFix[6] <= <GND>
ledFix[7] <= <GND>
ledFix[8] <= <GND>
ledFix[9] <= <GND>
hex5[0] <= bcd_7segment:U2.Seven_Segment[0]
hex5[1] <= bcd_7segment:U2.Seven_Segment[1]
hex5[2] <= bcd_7segment:U2.Seven_Segment[2]
hex5[3] <= bcd_7segment:U2.Seven_Segment[3]
hex5[4] <= bcd_7segment:U2.Seven_Segment[4]
hex5[5] <= bcd_7segment:U2.Seven_Segment[5]
hex5[6] <= bcd_7segment:U2.Seven_Segment[6]
hex4[0] <= bcd_7segment:U1.Seven_Segment[0]
hex4[1] <= bcd_7segment:U1.Seven_Segment[1]
hex4[2] <= bcd_7segment:U1.Seven_Segment[2]
hex4[3] <= bcd_7segment:U1.Seven_Segment[3]
hex4[4] <= bcd_7segment:U1.Seven_Segment[4]
hex4[5] <= bcd_7segment:U1.Seven_Segment[5]
hex4[6] <= bcd_7segment:U1.Seven_Segment[6]
hex3[0] <= bcd_7segment:U4.Seven_Segment[0]
hex3[1] <= bcd_7segment:U4.Seven_Segment[1]
hex3[2] <= bcd_7segment:U4.Seven_Segment[2]
hex3[3] <= bcd_7segment:U4.Seven_Segment[3]
hex3[4] <= bcd_7segment:U4.Seven_Segment[4]
hex3[5] <= bcd_7segment:U4.Seven_Segment[5]
hex3[6] <= bcd_7segment:U4.Seven_Segment[6]
hex2[0] <= bcd_7segment:U3.Seven_Segment[0]
hex2[1] <= bcd_7segment:U3.Seven_Segment[1]
hex2[2] <= bcd_7segment:U3.Seven_Segment[2]
hex2[3] <= bcd_7segment:U3.Seven_Segment[3]
hex2[4] <= bcd_7segment:U3.Seven_Segment[4]
hex2[5] <= bcd_7segment:U3.Seven_Segment[5]
hex2[6] <= bcd_7segment:U3.Seven_Segment[6]
hex1[0] <= bcd_7segment:U5.Seven_Segment[0]
hex1[1] <= bcd_7segment:U5.Seven_Segment[1]
hex1[2] <= bcd_7segment:U5.Seven_Segment[2]
hex1[3] <= bcd_7segment:U5.Seven_Segment[3]
hex1[4] <= bcd_7segment:U5.Seven_Segment[4]
hex1[5] <= bcd_7segment:U5.Seven_Segment[5]
hex1[6] <= bcd_7segment:U5.Seven_Segment[6]
hex0[0] <= bcd_7segment:U6.Seven_Segment[0]
hex0[1] <= bcd_7segment:U6.Seven_Segment[1]
hex0[2] <= bcd_7segment:U6.Seven_Segment[2]
hex0[3] <= bcd_7segment:U6.Seven_Segment[3]
hex0[4] <= bcd_7segment:U6.Seven_Segment[4]
hex0[5] <= bcd_7segment:U6.Seven_Segment[5]
hex0[6] <= bcd_7segment:U6.Seven_Segment[6]
data_x[0] <= ADXL345_controller:U0.data_x[0]
data_x[1] <= ADXL345_controller:U0.data_x[1]
data_x[2] <= ADXL345_controller:U0.data_x[2]
data_x[3] <= ADXL345_controller:U0.data_x[3]
data_x[4] <= ADXL345_controller:U0.data_x[4]
data_x[5] <= ADXL345_controller:U0.data_x[5]
data_x[6] <= ADXL345_controller:U0.data_x[6]
data_x[7] <= ADXL345_controller:U0.data_x[7]
data_x[8] <= ADXL345_controller:U0.data_x[8]
data_x[9] <= ADXL345_controller:U0.data_x[9]
data_x[10] <= ADXL345_controller:U0.data_x[10]
data_x[11] <= ADXL345_controller:U0.data_x[11]
data_x[12] <= ADXL345_controller:U0.data_x[12]
data_x[13] <= ADXL345_controller:U0.data_x[13]
data_x[14] <= ADXL345_controller:U0.data_x[14]
data_x[15] <= ADXL345_controller:U0.data_x[15]
data_y[0] <= ADXL345_controller:U0.data_y[0]
data_y[1] <= ADXL345_controller:U0.data_y[1]
data_y[2] <= ADXL345_controller:U0.data_y[2]
data_y[3] <= ADXL345_controller:U0.data_y[3]
data_y[4] <= ADXL345_controller:U0.data_y[4]
data_y[5] <= ADXL345_controller:U0.data_y[5]
data_y[6] <= ADXL345_controller:U0.data_y[6]
data_y[7] <= ADXL345_controller:U0.data_y[7]
data_y[8] <= ADXL345_controller:U0.data_y[8]
data_y[9] <= ADXL345_controller:U0.data_y[9]
data_y[10] <= ADXL345_controller:U0.data_y[10]
data_y[11] <= ADXL345_controller:U0.data_y[11]
data_y[12] <= ADXL345_controller:U0.data_y[12]
data_y[13] <= ADXL345_controller:U0.data_y[13]
data_y[14] <= ADXL345_controller:U0.data_y[14]
data_y[15] <= ADXL345_controller:U0.data_y[15]
data_z[0] <= ADXL345_controller:U0.data_z[0]
data_z[1] <= ADXL345_controller:U0.data_z[1]
data_z[2] <= ADXL345_controller:U0.data_z[2]
data_z[3] <= ADXL345_controller:U0.data_z[3]
data_z[4] <= ADXL345_controller:U0.data_z[4]
data_z[5] <= ADXL345_controller:U0.data_z[5]
data_z[6] <= ADXL345_controller:U0.data_z[6]
data_z[7] <= ADXL345_controller:U0.data_z[7]
data_z[8] <= ADXL345_controller:U0.data_z[8]
data_z[9] <= ADXL345_controller:U0.data_z[9]
data_z[10] <= ADXL345_controller:U0.data_z[10]
data_z[11] <= ADXL345_controller:U0.data_z[11]
data_z[12] <= ADXL345_controller:U0.data_z[12]
data_z[13] <= ADXL345_controller:U0.data_z[13]
data_z[14] <= ADXL345_controller:U0.data_z[14]
data_z[15] <= ADXL345_controller:U0.data_z[15]
datax_toPixelx[0] <= \set_datax_toPixelx:integer_value[0].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[1] <= \set_datax_toPixelx:integer_value[1].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[2] <= \set_datax_toPixelx:integer_value[2].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[3] <= \set_datax_toPixelx:integer_value[3].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[4] <= \set_datax_toPixelx:integer_value[4].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[5] <= \set_datax_toPixelx:integer_value[5].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[6] <= \set_datax_toPixelx:integer_value[6].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[7] <= \set_datax_toPixelx:integer_value[7].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[8] <= \set_datax_toPixelx:integer_value[8].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[9] <= \set_datax_toPixelx:integer_value[9].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[10] <= \set_datax_toPixelx:integer_value[10].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[11] <= \set_datax_toPixelx:integer_value[11].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[12] <= \set_datax_toPixelx:integer_value[12].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[13] <= \set_datax_toPixelx:integer_value[13].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[14] <= \set_datax_toPixelx:integer_value[14].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[15] <= \set_datax_toPixelx:integer_value[15].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[16] <= \set_datax_toPixelx:integer_value[16].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[17] <= \set_datax_toPixelx:integer_value[17].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[18] <= \set_datax_toPixelx:integer_value[18].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[19] <= \set_datax_toPixelx:integer_value[19].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[20] <= \set_datax_toPixelx:integer_value[20].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[21] <= \set_datax_toPixelx:integer_value[21].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[22] <= \set_datax_toPixelx:integer_value[22].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[23] <= \set_datax_toPixelx:integer_value[23].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[24] <= \set_datax_toPixelx:integer_value[24].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[25] <= \set_datax_toPixelx:integer_value[25].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[26] <= \set_datax_toPixelx:integer_value[26].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[27] <= \set_datax_toPixelx:integer_value[27].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[28] <= \set_datax_toPixelx:integer_value[28].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[29] <= \set_datax_toPixelx:integer_value[29].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[30] <= \set_datax_toPixelx:integer_value[30].DB_MAX_OUTPUT_PORT_TYPE
datax_toPixelx[31] <= \set_datax_toPixelx:integer_value[31].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[0] <= \set_datay_toPixely:integer_value[0].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[1] <= \set_datay_toPixely:integer_value[1].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[2] <= \set_datay_toPixely:integer_value[2].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[3] <= \set_datay_toPixely:integer_value[3].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[4] <= \set_datay_toPixely:integer_value[4].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[5] <= \set_datay_toPixely:integer_value[5].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[6] <= \set_datay_toPixely:integer_value[6].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[7] <= \set_datay_toPixely:integer_value[7].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[8] <= \set_datay_toPixely:integer_value[8].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[9] <= \set_datay_toPixely:integer_value[9].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[10] <= \set_datay_toPixely:integer_value[10].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[11] <= \set_datay_toPixely:integer_value[11].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[12] <= \set_datay_toPixely:integer_value[12].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[13] <= \set_datay_toPixely:integer_value[13].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[14] <= \set_datay_toPixely:integer_value[14].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[15] <= \set_datay_toPixely:integer_value[15].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[16] <= \set_datay_toPixely:integer_value[16].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[17] <= \set_datay_toPixely:integer_value[17].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[18] <= \set_datay_toPixely:integer_value[18].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[19] <= \set_datay_toPixely:integer_value[19].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[20] <= \set_datay_toPixely:integer_value[20].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[21] <= \set_datay_toPixely:integer_value[21].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[22] <= \set_datay_toPixely:integer_value[22].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[23] <= \set_datay_toPixely:integer_value[23].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[24] <= \set_datay_toPixely:integer_value[24].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[25] <= \set_datay_toPixely:integer_value[25].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[26] <= \set_datay_toPixely:integer_value[26].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[27] <= \set_datay_toPixely:integer_value[27].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[28] <= \set_datay_toPixely:integer_value[28].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[29] <= \set_datay_toPixely:integer_value[29].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[30] <= \set_datay_toPixely:integer_value[30].DB_MAX_OUTPUT_PORT_TYPE
datay_toPixely[31] <= \set_datay_toPixely:integer_value[31].DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|hw6p3Modified:accelerometer|pll:pll_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|PE2_gtbuckner42|hw6p3Modified:accelerometer|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|PE2_gtbuckner42|hw6p3Modified:accelerometer|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|PE2_gtbuckner42|hw6p3Modified:accelerometer|ADXL345_controller:U0
reset_n => gsensor:U0.reset_n
clk => gsensor:U0.clk
data_valid <= gsensor:U0.data_valid
data_x[0] <= gsensor:U0.data_x[0]
data_x[1] <= gsensor:U0.data_x[1]
data_x[2] <= gsensor:U0.data_x[2]
data_x[3] <= gsensor:U0.data_x[3]
data_x[4] <= gsensor:U0.data_x[4]
data_x[5] <= gsensor:U0.data_x[5]
data_x[6] <= gsensor:U0.data_x[6]
data_x[7] <= gsensor:U0.data_x[7]
data_x[8] <= gsensor:U0.data_x[8]
data_x[9] <= gsensor:U0.data_x[9]
data_x[10] <= gsensor:U0.data_x[10]
data_x[11] <= gsensor:U0.data_x[11]
data_x[12] <= gsensor:U0.data_x[12]
data_x[13] <= gsensor:U0.data_x[13]
data_x[14] <= gsensor:U0.data_x[14]
data_x[15] <= gsensor:U0.data_x[15]
data_y[0] <= gsensor:U0.data_y[0]
data_y[1] <= gsensor:U0.data_y[1]
data_y[2] <= gsensor:U0.data_y[2]
data_y[3] <= gsensor:U0.data_y[3]
data_y[4] <= gsensor:U0.data_y[4]
data_y[5] <= gsensor:U0.data_y[5]
data_y[6] <= gsensor:U0.data_y[6]
data_y[7] <= gsensor:U0.data_y[7]
data_y[8] <= gsensor:U0.data_y[8]
data_y[9] <= gsensor:U0.data_y[9]
data_y[10] <= gsensor:U0.data_y[10]
data_y[11] <= gsensor:U0.data_y[11]
data_y[12] <= gsensor:U0.data_y[12]
data_y[13] <= gsensor:U0.data_y[13]
data_y[14] <= gsensor:U0.data_y[14]
data_y[15] <= gsensor:U0.data_y[15]
data_z[0] <= gsensor:U0.data_z[0]
data_z[1] <= gsensor:U0.data_z[1]
data_z[2] <= gsensor:U0.data_z[2]
data_z[3] <= gsensor:U0.data_z[3]
data_z[4] <= gsensor:U0.data_z[4]
data_z[5] <= gsensor:U0.data_z[5]
data_z[6] <= gsensor:U0.data_z[6]
data_z[7] <= gsensor:U0.data_z[7]
data_z[8] <= gsensor:U0.data_z[8]
data_z[9] <= gsensor:U0.data_z[9]
data_z[10] <= gsensor:U0.data_z[10]
data_z[11] <= gsensor:U0.data_z[11]
data_z[12] <= gsensor:U0.data_z[12]
data_z[13] <= gsensor:U0.data_z[13]
data_z[14] <= gsensor:U0.data_z[14]
data_z[15] <= gsensor:U0.data_z[15]
SPI_SDI <= gsensor:U0.SPI_SDI
SPI_SDO => gsensor:U0.SPI_SDO
SPI_CSN <= gsensor:U0.SPI_CSN
SPI_CLK <= gsensor:U0.SPI_CLK


|PE2_gtbuckner42|hw6p3Modified:accelerometer|ADXL345_controller:U0|gsensor:U0
reset_n => reset_n.IN1
clk => clk.IN1
data_valid <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
data_x[0] <= memory[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_x[1] <= memory[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_x[2] <= memory[0][2].DB_MAX_OUTPUT_PORT_TYPE
data_x[3] <= memory[0][3].DB_MAX_OUTPUT_PORT_TYPE
data_x[4] <= memory[0][4].DB_MAX_OUTPUT_PORT_TYPE
data_x[5] <= memory[0][5].DB_MAX_OUTPUT_PORT_TYPE
data_x[6] <= memory[0][6].DB_MAX_OUTPUT_PORT_TYPE
data_x[7] <= memory[0][7].DB_MAX_OUTPUT_PORT_TYPE
data_x[8] <= memory[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_x[9] <= memory[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_x[10] <= memory[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_x[11] <= memory[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_x[12] <= memory[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_x[13] <= memory[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_x[14] <= memory[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_x[15] <= memory[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_y[0] <= memory[2][0].DB_MAX_OUTPUT_PORT_TYPE
data_y[1] <= memory[2][1].DB_MAX_OUTPUT_PORT_TYPE
data_y[2] <= memory[2][2].DB_MAX_OUTPUT_PORT_TYPE
data_y[3] <= memory[2][3].DB_MAX_OUTPUT_PORT_TYPE
data_y[4] <= memory[2][4].DB_MAX_OUTPUT_PORT_TYPE
data_y[5] <= memory[2][5].DB_MAX_OUTPUT_PORT_TYPE
data_y[6] <= memory[2][6].DB_MAX_OUTPUT_PORT_TYPE
data_y[7] <= memory[2][7].DB_MAX_OUTPUT_PORT_TYPE
data_y[8] <= memory[3][0].DB_MAX_OUTPUT_PORT_TYPE
data_y[9] <= memory[3][1].DB_MAX_OUTPUT_PORT_TYPE
data_y[10] <= memory[3][2].DB_MAX_OUTPUT_PORT_TYPE
data_y[11] <= memory[3][3].DB_MAX_OUTPUT_PORT_TYPE
data_y[12] <= memory[3][4].DB_MAX_OUTPUT_PORT_TYPE
data_y[13] <= memory[3][5].DB_MAX_OUTPUT_PORT_TYPE
data_y[14] <= memory[3][6].DB_MAX_OUTPUT_PORT_TYPE
data_y[15] <= memory[3][7].DB_MAX_OUTPUT_PORT_TYPE
data_z[0] <= memory[4][0].DB_MAX_OUTPUT_PORT_TYPE
data_z[1] <= memory[4][1].DB_MAX_OUTPUT_PORT_TYPE
data_z[2] <= memory[4][2].DB_MAX_OUTPUT_PORT_TYPE
data_z[3] <= memory[4][3].DB_MAX_OUTPUT_PORT_TYPE
data_z[4] <= memory[4][4].DB_MAX_OUTPUT_PORT_TYPE
data_z[5] <= memory[4][5].DB_MAX_OUTPUT_PORT_TYPE
data_z[6] <= memory[4][6].DB_MAX_OUTPUT_PORT_TYPE
data_z[7] <= memory[4][7].DB_MAX_OUTPUT_PORT_TYPE
data_z[8] <= memory[5][0].DB_MAX_OUTPUT_PORT_TYPE
data_z[9] <= memory[5][1].DB_MAX_OUTPUT_PORT_TYPE
data_z[10] <= memory[5][2].DB_MAX_OUTPUT_PORT_TYPE
data_z[11] <= memory[5][3].DB_MAX_OUTPUT_PORT_TYPE
data_z[12] <= memory[5][4].DB_MAX_OUTPUT_PORT_TYPE
data_z[13] <= memory[5][5].DB_MAX_OUTPUT_PORT_TYPE
data_z[14] <= memory[5][6].DB_MAX_OUTPUT_PORT_TYPE
data_z[15] <= memory[5][7].DB_MAX_OUTPUT_PORT_TYPE
SPI_SDI <= spi:u0.spi_sdi
SPI_SDO => SPI_SDO.IN1
SPI_CSN <= spi:u0.spi_csn
SPI_CLK <= spi:u0.spi_clk


|PE2_gtbuckner42|hw6p3Modified:accelerometer|ADXL345_controller:U0|gsensor:U0|spi:u0
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => spi_csn.OUTPUTSELECT
reset_n => spi_sdi.OUTPUTSELECT
reset_n => idlecount.OUTPUTSELECT
reset_n => idlecount.OUTPUTSELECT
reset_n => idlecount.OUTPUTSELECT
reset_n => idlecount.OUTPUTSELECT
clk => rx_request_r.CLK
clk => tx_data_r[0].CLK
clk => tx_data_r[1].CLK
clk => tx_data_r[2].CLK
clk => tx_data_r[3].CLK
clk => tx_data_r[4].CLK
clk => tx_data_r[5].CLK
clk => tx_data_r[6].CLK
clk => tx_data_r[7].CLK
clk => tx_request_r.CLK
clk => rx_valid~reg0.CLK
clk => rx_data[0]~reg0.CLK
clk => rx_data[1]~reg0.CLK
clk => rx_data[2]~reg0.CLK
clk => rx_data[3]~reg0.CLK
clk => rx_data[4]~reg0.CLK
clk => rx_data[5]~reg0.CLK
clk => rx_data[6]~reg0.CLK
clk => rx_data[7]~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => idlecount[0].CLK
clk => idlecount[1].CLK
clk => idlecount[2].CLK
clk => idlecount[3].CLK
clk => spi_sdi~reg0.CLK
clk => spi_csn~reg0.CLK
clk => spi_clk_last.CLK
clk => clk_counter[0].CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => spi_clk~reg0.CLK
clk => state~1.DATAIN
tx_request => pending_request.IN0
tx_request => tx_request_r.DATAIN
tx_data[0] => tx_data_r[0].DATAIN
tx_data[1] => tx_data_r[1].DATAIN
tx_data[2] => tx_data_r[2].DATAIN
tx_data[3] => tx_data_r[3].DATAIN
tx_data[4] => tx_data_r[4].DATAIN
tx_data[5] => tx_data_r[5].DATAIN
tx_data[6] => tx_data_r[6].DATAIN
tx_data[7] => tx_data_r[7].DATAIN
rx_request => pending_request.IN1
rx_request => rx_request_r.DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_valid <= rx_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_request <= ack_request.DB_MAX_OUTPUT_PORT_TYPE
active <= active.DB_MAX_OUTPUT_PORT_TYPE
spi_sdi <= spi_sdi~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_sdo => rx_data_next.DATAB
spi_csn <= spi_csn~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk <= spi_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|hw6p3Modified:accelerometer|bcd_7segment:U1
BCDin[0] => Mux0.IN19
BCDin[0] => Mux1.IN19
BCDin[0] => Mux2.IN19
BCDin[0] => Mux3.IN19
BCDin[0] => Mux4.IN19
BCDin[0] => Mux5.IN19
BCDin[0] => Mux6.IN19
BCDin[1] => Mux0.IN18
BCDin[1] => Mux1.IN18
BCDin[1] => Mux2.IN18
BCDin[1] => Mux3.IN18
BCDin[1] => Mux4.IN18
BCDin[1] => Mux5.IN18
BCDin[1] => Mux6.IN18
BCDin[2] => Mux0.IN17
BCDin[2] => Mux1.IN17
BCDin[2] => Mux2.IN17
BCDin[2] => Mux3.IN17
BCDin[2] => Mux4.IN17
BCDin[2] => Mux5.IN17
BCDin[2] => Mux6.IN17
BCDin[3] => Mux0.IN16
BCDin[3] => Mux1.IN16
BCDin[3] => Mux2.IN16
BCDin[3] => Mux3.IN16
BCDin[3] => Mux4.IN16
BCDin[3] => Mux5.IN16
BCDin[3] => Mux6.IN16
Seven_Segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|hw6p3Modified:accelerometer|bcd_7segment:U2
BCDin[0] => Mux0.IN19
BCDin[0] => Mux1.IN19
BCDin[0] => Mux2.IN19
BCDin[0] => Mux3.IN19
BCDin[0] => Mux4.IN19
BCDin[0] => Mux5.IN19
BCDin[0] => Mux6.IN19
BCDin[1] => Mux0.IN18
BCDin[1] => Mux1.IN18
BCDin[1] => Mux2.IN18
BCDin[1] => Mux3.IN18
BCDin[1] => Mux4.IN18
BCDin[1] => Mux5.IN18
BCDin[1] => Mux6.IN18
BCDin[2] => Mux0.IN17
BCDin[2] => Mux1.IN17
BCDin[2] => Mux2.IN17
BCDin[2] => Mux3.IN17
BCDin[2] => Mux4.IN17
BCDin[2] => Mux5.IN17
BCDin[2] => Mux6.IN17
BCDin[3] => Mux0.IN16
BCDin[3] => Mux1.IN16
BCDin[3] => Mux2.IN16
BCDin[3] => Mux3.IN16
BCDin[3] => Mux4.IN16
BCDin[3] => Mux5.IN16
BCDin[3] => Mux6.IN16
Seven_Segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|hw6p3Modified:accelerometer|bcd_7segment:U3
BCDin[0] => Mux0.IN19
BCDin[0] => Mux1.IN19
BCDin[0] => Mux2.IN19
BCDin[0] => Mux3.IN19
BCDin[0] => Mux4.IN19
BCDin[0] => Mux5.IN19
BCDin[0] => Mux6.IN19
BCDin[1] => Mux0.IN18
BCDin[1] => Mux1.IN18
BCDin[1] => Mux2.IN18
BCDin[1] => Mux3.IN18
BCDin[1] => Mux4.IN18
BCDin[1] => Mux5.IN18
BCDin[1] => Mux6.IN18
BCDin[2] => Mux0.IN17
BCDin[2] => Mux1.IN17
BCDin[2] => Mux2.IN17
BCDin[2] => Mux3.IN17
BCDin[2] => Mux4.IN17
BCDin[2] => Mux5.IN17
BCDin[2] => Mux6.IN17
BCDin[3] => Mux0.IN16
BCDin[3] => Mux1.IN16
BCDin[3] => Mux2.IN16
BCDin[3] => Mux3.IN16
BCDin[3] => Mux4.IN16
BCDin[3] => Mux5.IN16
BCDin[3] => Mux6.IN16
Seven_Segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|hw6p3Modified:accelerometer|bcd_7segment:U4
BCDin[0] => Mux0.IN19
BCDin[0] => Mux1.IN19
BCDin[0] => Mux2.IN19
BCDin[0] => Mux3.IN19
BCDin[0] => Mux4.IN19
BCDin[0] => Mux5.IN19
BCDin[0] => Mux6.IN19
BCDin[1] => Mux0.IN18
BCDin[1] => Mux1.IN18
BCDin[1] => Mux2.IN18
BCDin[1] => Mux3.IN18
BCDin[1] => Mux4.IN18
BCDin[1] => Mux5.IN18
BCDin[1] => Mux6.IN18
BCDin[2] => Mux0.IN17
BCDin[2] => Mux1.IN17
BCDin[2] => Mux2.IN17
BCDin[2] => Mux3.IN17
BCDin[2] => Mux4.IN17
BCDin[2] => Mux5.IN17
BCDin[2] => Mux6.IN17
BCDin[3] => Mux0.IN16
BCDin[3] => Mux1.IN16
BCDin[3] => Mux2.IN16
BCDin[3] => Mux3.IN16
BCDin[3] => Mux4.IN16
BCDin[3] => Mux5.IN16
BCDin[3] => Mux6.IN16
Seven_Segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|hw6p3Modified:accelerometer|bcd_7segment:U5
BCDin[0] => Mux0.IN19
BCDin[0] => Mux1.IN19
BCDin[0] => Mux2.IN19
BCDin[0] => Mux3.IN19
BCDin[0] => Mux4.IN19
BCDin[0] => Mux5.IN19
BCDin[0] => Mux6.IN19
BCDin[1] => Mux0.IN18
BCDin[1] => Mux1.IN18
BCDin[1] => Mux2.IN18
BCDin[1] => Mux3.IN18
BCDin[1] => Mux4.IN18
BCDin[1] => Mux5.IN18
BCDin[1] => Mux6.IN18
BCDin[2] => Mux0.IN17
BCDin[2] => Mux1.IN17
BCDin[2] => Mux2.IN17
BCDin[2] => Mux3.IN17
BCDin[2] => Mux4.IN17
BCDin[2] => Mux5.IN17
BCDin[2] => Mux6.IN17
BCDin[3] => Mux0.IN16
BCDin[3] => Mux1.IN16
BCDin[3] => Mux2.IN16
BCDin[3] => Mux3.IN16
BCDin[3] => Mux4.IN16
BCDin[3] => Mux5.IN16
BCDin[3] => Mux6.IN16
Seven_Segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|hw6p3Modified:accelerometer|bcd_7segment:U6
BCDin[0] => Mux0.IN19
BCDin[0] => Mux1.IN19
BCDin[0] => Mux2.IN19
BCDin[0] => Mux3.IN19
BCDin[0] => Mux4.IN19
BCDin[0] => Mux5.IN19
BCDin[0] => Mux6.IN19
BCDin[1] => Mux0.IN18
BCDin[1] => Mux1.IN18
BCDin[1] => Mux2.IN18
BCDin[1] => Mux3.IN18
BCDin[1] => Mux4.IN18
BCDin[1] => Mux5.IN18
BCDin[1] => Mux6.IN18
BCDin[2] => Mux0.IN17
BCDin[2] => Mux1.IN17
BCDin[2] => Mux2.IN17
BCDin[2] => Mux3.IN17
BCDin[2] => Mux4.IN17
BCDin[2] => Mux5.IN17
BCDin[2] => Mux6.IN17
BCDin[3] => Mux0.IN16
BCDin[3] => Mux1.IN16
BCDin[3] => Mux2.IN16
BCDin[3] => Mux3.IN16
BCDin[3] => Mux4.IN16
BCDin[3] => Mux5.IN16
BCDin[3] => Mux6.IN16
Seven_Segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|vga_pll_25_175:U1
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|PE2_gtbuckner42|vga_pll_25_175:U1|altpll:altpll_component
inclk[0] => vga_pll_25_175_altpll:auto_generated.inclk[0]
inclk[1] => vga_pll_25_175_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|PE2_gtbuckner42|vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|PE2_gtbuckner42|vga_controller:U2
pixel_clk => row[0]~reg0.CLK
pixel_clk => row[1]~reg0.CLK
pixel_clk => row[2]~reg0.CLK
pixel_clk => row[3]~reg0.CLK
pixel_clk => row[4]~reg0.CLK
pixel_clk => row[5]~reg0.CLK
pixel_clk => row[6]~reg0.CLK
pixel_clk => row[7]~reg0.CLK
pixel_clk => row[8]~reg0.CLK
pixel_clk => row[9]~reg0.CLK
pixel_clk => row[10]~reg0.CLK
pixel_clk => row[11]~reg0.CLK
pixel_clk => row[12]~reg0.CLK
pixel_clk => row[13]~reg0.CLK
pixel_clk => row[14]~reg0.CLK
pixel_clk => row[15]~reg0.CLK
pixel_clk => row[16]~reg0.CLK
pixel_clk => row[17]~reg0.CLK
pixel_clk => row[18]~reg0.CLK
pixel_clk => row[19]~reg0.CLK
pixel_clk => row[20]~reg0.CLK
pixel_clk => row[21]~reg0.CLK
pixel_clk => row[22]~reg0.CLK
pixel_clk => row[23]~reg0.CLK
pixel_clk => row[24]~reg0.CLK
pixel_clk => row[25]~reg0.CLK
pixel_clk => row[26]~reg0.CLK
pixel_clk => row[27]~reg0.CLK
pixel_clk => row[28]~reg0.CLK
pixel_clk => row[29]~reg0.CLK
pixel_clk => row[30]~reg0.CLK
pixel_clk => row[31]~reg0.CLK
pixel_clk => column[0]~reg0.CLK
pixel_clk => column[1]~reg0.CLK
pixel_clk => column[2]~reg0.CLK
pixel_clk => column[3]~reg0.CLK
pixel_clk => column[4]~reg0.CLK
pixel_clk => column[5]~reg0.CLK
pixel_clk => column[6]~reg0.CLK
pixel_clk => column[7]~reg0.CLK
pixel_clk => column[8]~reg0.CLK
pixel_clk => column[9]~reg0.CLK
pixel_clk => column[10]~reg0.CLK
pixel_clk => column[11]~reg0.CLK
pixel_clk => column[12]~reg0.CLK
pixel_clk => column[13]~reg0.CLK
pixel_clk => column[14]~reg0.CLK
pixel_clk => column[15]~reg0.CLK
pixel_clk => column[16]~reg0.CLK
pixel_clk => column[17]~reg0.CLK
pixel_clk => column[18]~reg0.CLK
pixel_clk => column[19]~reg0.CLK
pixel_clk => column[20]~reg0.CLK
pixel_clk => column[21]~reg0.CLK
pixel_clk => column[22]~reg0.CLK
pixel_clk => column[23]~reg0.CLK
pixel_clk => column[24]~reg0.CLK
pixel_clk => column[25]~reg0.CLK
pixel_clk => column[26]~reg0.CLK
pixel_clk => column[27]~reg0.CLK
pixel_clk => column[28]~reg0.CLK
pixel_clk => column[29]~reg0.CLK
pixel_clk => column[30]~reg0.CLK
pixel_clk => column[31]~reg0.CLK
pixel_clk => disp_ena~reg0.CLK
pixel_clk => v_sync~reg0.CLK
pixel_clk => h_sync~reg0.CLK
pixel_clk => v_count[0].CLK
pixel_clk => v_count[1].CLK
pixel_clk => v_count[2].CLK
pixel_clk => v_count[3].CLK
pixel_clk => v_count[4].CLK
pixel_clk => v_count[5].CLK
pixel_clk => v_count[6].CLK
pixel_clk => v_count[7].CLK
pixel_clk => v_count[8].CLK
pixel_clk => v_count[9].CLK
pixel_clk => h_count[0].CLK
pixel_clk => h_count[1].CLK
pixel_clk => h_count[2].CLK
pixel_clk => h_count[3].CLK
pixel_clk => h_count[4].CLK
pixel_clk => h_count[5].CLK
pixel_clk => h_count[6].CLK
pixel_clk => h_count[7].CLK
pixel_clk => h_count[8].CLK
pixel_clk => h_count[9].CLK
reset_n => row[0]~reg0.ACLR
reset_n => row[1]~reg0.ACLR
reset_n => row[2]~reg0.ACLR
reset_n => row[3]~reg0.ACLR
reset_n => row[4]~reg0.ACLR
reset_n => row[5]~reg0.ACLR
reset_n => row[6]~reg0.ACLR
reset_n => row[7]~reg0.ACLR
reset_n => row[8]~reg0.ACLR
reset_n => row[9]~reg0.ACLR
reset_n => row[10]~reg0.ACLR
reset_n => row[11]~reg0.ACLR
reset_n => row[12]~reg0.ACLR
reset_n => row[13]~reg0.ACLR
reset_n => row[14]~reg0.ACLR
reset_n => row[15]~reg0.ACLR
reset_n => row[16]~reg0.ACLR
reset_n => row[17]~reg0.ACLR
reset_n => row[18]~reg0.ACLR
reset_n => row[19]~reg0.ACLR
reset_n => row[20]~reg0.ACLR
reset_n => row[21]~reg0.ACLR
reset_n => row[22]~reg0.ACLR
reset_n => row[23]~reg0.ACLR
reset_n => row[24]~reg0.ACLR
reset_n => row[25]~reg0.ACLR
reset_n => row[26]~reg0.ACLR
reset_n => row[27]~reg0.ACLR
reset_n => row[28]~reg0.ACLR
reset_n => row[29]~reg0.ACLR
reset_n => row[30]~reg0.ACLR
reset_n => row[31]~reg0.ACLR
reset_n => column[0]~reg0.ACLR
reset_n => column[1]~reg0.ACLR
reset_n => column[2]~reg0.ACLR
reset_n => column[3]~reg0.ACLR
reset_n => column[4]~reg0.ACLR
reset_n => column[5]~reg0.ACLR
reset_n => column[6]~reg0.ACLR
reset_n => column[7]~reg0.ACLR
reset_n => column[8]~reg0.ACLR
reset_n => column[9]~reg0.ACLR
reset_n => column[10]~reg0.ACLR
reset_n => column[11]~reg0.ACLR
reset_n => column[12]~reg0.ACLR
reset_n => column[13]~reg0.ACLR
reset_n => column[14]~reg0.ACLR
reset_n => column[15]~reg0.ACLR
reset_n => column[16]~reg0.ACLR
reset_n => column[17]~reg0.ACLR
reset_n => column[18]~reg0.ACLR
reset_n => column[19]~reg0.ACLR
reset_n => column[20]~reg0.ACLR
reset_n => column[21]~reg0.ACLR
reset_n => column[22]~reg0.ACLR
reset_n => column[23]~reg0.ACLR
reset_n => column[24]~reg0.ACLR
reset_n => column[25]~reg0.ACLR
reset_n => column[26]~reg0.ACLR
reset_n => column[27]~reg0.ACLR
reset_n => column[28]~reg0.ACLR
reset_n => column[29]~reg0.ACLR
reset_n => column[30]~reg0.ACLR
reset_n => column[31]~reg0.ACLR
reset_n => disp_ena~reg0.ACLR
reset_n => v_sync~reg0.PRESET
reset_n => h_sync~reg0.PRESET
reset_n => v_count[0].ACLR
reset_n => v_count[1].ACLR
reset_n => v_count[2].ACLR
reset_n => v_count[3].ACLR
reset_n => v_count[4].ACLR
reset_n => v_count[5].ACLR
reset_n => v_count[6].ACLR
reset_n => v_count[7].ACLR
reset_n => v_count[8].ACLR
reset_n => v_count[9].ACLR
reset_n => h_count[0].ACLR
reset_n => h_count[1].ACLR
reset_n => h_count[2].ACLR
reset_n => h_count[3].ACLR
reset_n => h_count[4].ACLR
reset_n => h_count[5].ACLR
reset_n => h_count[6].ACLR
reset_n => h_count[7].ACLR
reset_n => h_count[8].ACLR
reset_n => h_count[9].ACLR
h_sync <= h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_sync <= v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_ena <= disp_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[0] <= column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[1] <= column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[2] <= column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[3] <= column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[4] <= column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[5] <= column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[6] <= column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[7] <= column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[8] <= column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[9] <= column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[10] <= column[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[11] <= column[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[12] <= column[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[13] <= column[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[14] <= column[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[15] <= column[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[16] <= column[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[17] <= column[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[18] <= column[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[19] <= column[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[20] <= column[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[21] <= column[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[22] <= column[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[23] <= column[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[24] <= column[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[25] <= column[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[26] <= column[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[27] <= column[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[28] <= column[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[29] <= column[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[30] <= column[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[31] <= column[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[0] <= row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[1] <= row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[2] <= row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[3] <= row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[4] <= row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[5] <= row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[6] <= row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[7] <= row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[8] <= row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[9] <= row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[10] <= row[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[11] <= row[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[12] <= row[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[13] <= row[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[14] <= row[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[15] <= row[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[16] <= row[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[17] <= row[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[18] <= row[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[19] <= row[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[20] <= row[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[21] <= row[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[22] <= row[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[23] <= row[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[24] <= row[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[25] <= row[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[26] <= row[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[27] <= row[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[28] <= row[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[29] <= row[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[30] <= row[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[31] <= row[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_blank <= <VCC>
n_sync <= <GND>


|PE2_gtbuckner42|hw_image_generator:U3
disp_ena => red.OUTPUTSELECT
disp_ena => red.OUTPUTSELECT
disp_ena => red.OUTPUTSELECT
disp_ena => red.OUTPUTSELECT
disp_ena => green.OUTPUTSELECT
disp_ena => green.OUTPUTSELECT
disp_ena => green.OUTPUTSELECT
disp_ena => green.OUTPUTSELECT
disp_ena => blue.OUTPUTSELECT
disp_ena => blue.OUTPUTSELECT
disp_ena => blue.OUTPUTSELECT
disp_ena => blue.OUTPUTSELECT
row[0] => LessThan0.IN32
row[0] => LessThan1.IN64
row[0] => LessThan4.IN32
row[0] => LessThan5.IN64
row[0] => LessThan8.IN64
row[0] => LessThan9.IN64
row[0] => Add4.IN64
row[0] => LessThan13.IN32
row[0] => LessThan14.IN64
row[0] => LessThan17.IN32
row[0] => LessThan18.IN64
row[0] => LessThan19.IN32
row[0] => LessThan20.IN64
row[1] => LessThan0.IN31
row[1] => LessThan1.IN63
row[1] => LessThan4.IN31
row[1] => LessThan5.IN63
row[1] => LessThan8.IN63
row[1] => LessThan9.IN63
row[1] => Add4.IN63
row[1] => LessThan13.IN31
row[1] => LessThan14.IN63
row[1] => LessThan17.IN31
row[1] => LessThan18.IN63
row[1] => LessThan19.IN31
row[1] => LessThan20.IN63
row[2] => LessThan0.IN30
row[2] => LessThan1.IN62
row[2] => LessThan4.IN30
row[2] => LessThan5.IN62
row[2] => LessThan8.IN62
row[2] => LessThan9.IN62
row[2] => Add4.IN62
row[2] => LessThan13.IN30
row[2] => LessThan14.IN62
row[2] => LessThan17.IN30
row[2] => LessThan18.IN62
row[2] => LessThan19.IN30
row[2] => LessThan20.IN62
row[3] => LessThan0.IN29
row[3] => LessThan1.IN61
row[3] => LessThan4.IN29
row[3] => LessThan5.IN61
row[3] => LessThan8.IN61
row[3] => LessThan9.IN61
row[3] => Add4.IN61
row[3] => LessThan13.IN29
row[3] => LessThan14.IN61
row[3] => LessThan17.IN29
row[3] => LessThan18.IN61
row[3] => LessThan19.IN29
row[3] => LessThan20.IN61
row[4] => LessThan0.IN28
row[4] => LessThan1.IN60
row[4] => LessThan4.IN28
row[4] => LessThan5.IN60
row[4] => LessThan8.IN60
row[4] => LessThan9.IN60
row[4] => Add4.IN60
row[4] => LessThan13.IN28
row[4] => LessThan14.IN60
row[4] => LessThan17.IN28
row[4] => LessThan18.IN60
row[4] => LessThan19.IN28
row[4] => LessThan20.IN60
row[5] => LessThan0.IN27
row[5] => LessThan1.IN59
row[5] => LessThan4.IN27
row[5] => LessThan5.IN59
row[5] => LessThan8.IN59
row[5] => LessThan9.IN59
row[5] => Add4.IN59
row[5] => LessThan13.IN27
row[5] => LessThan14.IN59
row[5] => LessThan17.IN27
row[5] => LessThan18.IN59
row[5] => LessThan19.IN27
row[5] => LessThan20.IN59
row[6] => LessThan0.IN26
row[6] => LessThan1.IN58
row[6] => LessThan4.IN26
row[6] => LessThan5.IN58
row[6] => LessThan8.IN58
row[6] => LessThan9.IN58
row[6] => Add4.IN58
row[6] => LessThan13.IN26
row[6] => LessThan14.IN58
row[6] => LessThan17.IN26
row[6] => LessThan18.IN58
row[6] => LessThan19.IN26
row[6] => LessThan20.IN58
row[7] => LessThan0.IN25
row[7] => LessThan1.IN57
row[7] => LessThan4.IN25
row[7] => LessThan5.IN57
row[7] => LessThan8.IN57
row[7] => LessThan9.IN57
row[7] => Add4.IN57
row[7] => LessThan13.IN25
row[7] => LessThan14.IN57
row[7] => LessThan17.IN25
row[7] => LessThan18.IN57
row[7] => LessThan19.IN25
row[7] => LessThan20.IN57
row[8] => LessThan0.IN24
row[8] => LessThan1.IN56
row[8] => LessThan4.IN24
row[8] => LessThan5.IN56
row[8] => LessThan8.IN56
row[8] => LessThan9.IN56
row[8] => Add4.IN56
row[8] => LessThan13.IN24
row[8] => LessThan14.IN56
row[8] => LessThan17.IN24
row[8] => LessThan18.IN56
row[8] => LessThan19.IN24
row[8] => LessThan20.IN56
row[9] => LessThan0.IN23
row[9] => LessThan1.IN55
row[9] => LessThan4.IN23
row[9] => LessThan5.IN55
row[9] => LessThan8.IN55
row[9] => LessThan9.IN55
row[9] => Add4.IN55
row[9] => LessThan13.IN23
row[9] => LessThan14.IN55
row[9] => LessThan17.IN23
row[9] => LessThan18.IN55
row[9] => LessThan19.IN23
row[9] => LessThan20.IN55
row[10] => LessThan0.IN22
row[10] => LessThan1.IN54
row[10] => LessThan4.IN22
row[10] => LessThan5.IN54
row[10] => LessThan8.IN54
row[10] => LessThan9.IN54
row[10] => Add4.IN54
row[10] => LessThan13.IN22
row[10] => LessThan14.IN54
row[10] => LessThan17.IN22
row[10] => LessThan18.IN54
row[10] => LessThan19.IN22
row[10] => LessThan20.IN54
row[11] => LessThan0.IN21
row[11] => LessThan1.IN53
row[11] => LessThan4.IN21
row[11] => LessThan5.IN53
row[11] => LessThan8.IN53
row[11] => LessThan9.IN53
row[11] => Add4.IN53
row[11] => LessThan13.IN21
row[11] => LessThan14.IN53
row[11] => LessThan17.IN21
row[11] => LessThan18.IN53
row[11] => LessThan19.IN21
row[11] => LessThan20.IN53
row[12] => LessThan0.IN20
row[12] => LessThan1.IN52
row[12] => LessThan4.IN20
row[12] => LessThan5.IN52
row[12] => LessThan8.IN52
row[12] => LessThan9.IN52
row[12] => Add4.IN52
row[12] => LessThan13.IN20
row[12] => LessThan14.IN52
row[12] => LessThan17.IN20
row[12] => LessThan18.IN52
row[12] => LessThan19.IN20
row[12] => LessThan20.IN52
row[13] => LessThan0.IN19
row[13] => LessThan1.IN51
row[13] => LessThan4.IN19
row[13] => LessThan5.IN51
row[13] => LessThan8.IN51
row[13] => LessThan9.IN51
row[13] => Add4.IN51
row[13] => LessThan13.IN19
row[13] => LessThan14.IN51
row[13] => LessThan17.IN19
row[13] => LessThan18.IN51
row[13] => LessThan19.IN19
row[13] => LessThan20.IN51
row[14] => LessThan0.IN18
row[14] => LessThan1.IN50
row[14] => LessThan4.IN18
row[14] => LessThan5.IN50
row[14] => LessThan8.IN50
row[14] => LessThan9.IN50
row[14] => Add4.IN50
row[14] => LessThan13.IN18
row[14] => LessThan14.IN50
row[14] => LessThan17.IN18
row[14] => LessThan18.IN50
row[14] => LessThan19.IN18
row[14] => LessThan20.IN50
row[15] => LessThan0.IN17
row[15] => LessThan1.IN49
row[15] => LessThan4.IN17
row[15] => LessThan5.IN49
row[15] => LessThan8.IN49
row[15] => LessThan9.IN49
row[15] => Add4.IN49
row[15] => LessThan13.IN17
row[15] => LessThan14.IN49
row[15] => LessThan17.IN17
row[15] => LessThan18.IN49
row[15] => LessThan19.IN17
row[15] => LessThan20.IN49
row[16] => LessThan0.IN16
row[16] => LessThan1.IN48
row[16] => LessThan4.IN16
row[16] => LessThan5.IN48
row[16] => LessThan8.IN48
row[16] => LessThan9.IN48
row[16] => Add4.IN48
row[16] => LessThan13.IN16
row[16] => LessThan14.IN48
row[16] => LessThan17.IN16
row[16] => LessThan18.IN48
row[16] => LessThan19.IN16
row[16] => LessThan20.IN48
row[17] => LessThan0.IN15
row[17] => LessThan1.IN47
row[17] => LessThan4.IN15
row[17] => LessThan5.IN47
row[17] => LessThan8.IN47
row[17] => LessThan9.IN47
row[17] => Add4.IN47
row[17] => LessThan13.IN15
row[17] => LessThan14.IN47
row[17] => LessThan17.IN15
row[17] => LessThan18.IN47
row[17] => LessThan19.IN15
row[17] => LessThan20.IN47
row[18] => LessThan0.IN14
row[18] => LessThan1.IN46
row[18] => LessThan4.IN14
row[18] => LessThan5.IN46
row[18] => LessThan8.IN46
row[18] => LessThan9.IN46
row[18] => Add4.IN46
row[18] => LessThan13.IN14
row[18] => LessThan14.IN46
row[18] => LessThan17.IN14
row[18] => LessThan18.IN46
row[18] => LessThan19.IN14
row[18] => LessThan20.IN46
row[19] => LessThan0.IN13
row[19] => LessThan1.IN45
row[19] => LessThan4.IN13
row[19] => LessThan5.IN45
row[19] => LessThan8.IN45
row[19] => LessThan9.IN45
row[19] => Add4.IN45
row[19] => LessThan13.IN13
row[19] => LessThan14.IN45
row[19] => LessThan17.IN13
row[19] => LessThan18.IN45
row[19] => LessThan19.IN13
row[19] => LessThan20.IN45
row[20] => LessThan0.IN12
row[20] => LessThan1.IN44
row[20] => LessThan4.IN12
row[20] => LessThan5.IN44
row[20] => LessThan8.IN44
row[20] => LessThan9.IN44
row[20] => Add4.IN44
row[20] => LessThan13.IN12
row[20] => LessThan14.IN44
row[20] => LessThan17.IN12
row[20] => LessThan18.IN44
row[20] => LessThan19.IN12
row[20] => LessThan20.IN44
row[21] => LessThan0.IN11
row[21] => LessThan1.IN43
row[21] => LessThan4.IN11
row[21] => LessThan5.IN43
row[21] => LessThan8.IN43
row[21] => LessThan9.IN43
row[21] => Add4.IN43
row[21] => LessThan13.IN11
row[21] => LessThan14.IN43
row[21] => LessThan17.IN11
row[21] => LessThan18.IN43
row[21] => LessThan19.IN11
row[21] => LessThan20.IN43
row[22] => LessThan0.IN10
row[22] => LessThan1.IN42
row[22] => LessThan4.IN10
row[22] => LessThan5.IN42
row[22] => LessThan8.IN42
row[22] => LessThan9.IN42
row[22] => Add4.IN42
row[22] => LessThan13.IN10
row[22] => LessThan14.IN42
row[22] => LessThan17.IN10
row[22] => LessThan18.IN42
row[22] => LessThan19.IN10
row[22] => LessThan20.IN42
row[23] => LessThan0.IN9
row[23] => LessThan1.IN41
row[23] => LessThan4.IN9
row[23] => LessThan5.IN41
row[23] => LessThan8.IN41
row[23] => LessThan9.IN41
row[23] => Add4.IN41
row[23] => LessThan13.IN9
row[23] => LessThan14.IN41
row[23] => LessThan17.IN9
row[23] => LessThan18.IN41
row[23] => LessThan19.IN9
row[23] => LessThan20.IN41
row[24] => LessThan0.IN8
row[24] => LessThan1.IN40
row[24] => LessThan4.IN8
row[24] => LessThan5.IN40
row[24] => LessThan8.IN40
row[24] => LessThan9.IN40
row[24] => Add4.IN40
row[24] => LessThan13.IN8
row[24] => LessThan14.IN40
row[24] => LessThan17.IN8
row[24] => LessThan18.IN40
row[24] => LessThan19.IN8
row[24] => LessThan20.IN40
row[25] => LessThan0.IN7
row[25] => LessThan1.IN39
row[25] => LessThan4.IN7
row[25] => LessThan5.IN39
row[25] => LessThan8.IN39
row[25] => LessThan9.IN39
row[25] => Add4.IN39
row[25] => LessThan13.IN7
row[25] => LessThan14.IN39
row[25] => LessThan17.IN7
row[25] => LessThan18.IN39
row[25] => LessThan19.IN7
row[25] => LessThan20.IN39
row[26] => LessThan0.IN6
row[26] => LessThan1.IN38
row[26] => LessThan4.IN6
row[26] => LessThan5.IN38
row[26] => LessThan8.IN38
row[26] => LessThan9.IN38
row[26] => Add4.IN38
row[26] => LessThan13.IN6
row[26] => LessThan14.IN38
row[26] => LessThan17.IN6
row[26] => LessThan18.IN38
row[26] => LessThan19.IN6
row[26] => LessThan20.IN38
row[27] => LessThan0.IN5
row[27] => LessThan1.IN37
row[27] => LessThan4.IN5
row[27] => LessThan5.IN37
row[27] => LessThan8.IN37
row[27] => LessThan9.IN37
row[27] => Add4.IN37
row[27] => LessThan13.IN5
row[27] => LessThan14.IN37
row[27] => LessThan17.IN5
row[27] => LessThan18.IN37
row[27] => LessThan19.IN5
row[27] => LessThan20.IN37
row[28] => LessThan0.IN4
row[28] => LessThan1.IN36
row[28] => LessThan4.IN4
row[28] => LessThan5.IN36
row[28] => LessThan8.IN36
row[28] => LessThan9.IN36
row[28] => Add4.IN36
row[28] => LessThan13.IN4
row[28] => LessThan14.IN36
row[28] => LessThan17.IN4
row[28] => LessThan18.IN36
row[28] => LessThan19.IN4
row[28] => LessThan20.IN36
row[29] => LessThan0.IN3
row[29] => LessThan1.IN35
row[29] => LessThan4.IN3
row[29] => LessThan5.IN35
row[29] => LessThan8.IN35
row[29] => LessThan9.IN35
row[29] => Add4.IN35
row[29] => LessThan13.IN3
row[29] => LessThan14.IN35
row[29] => LessThan17.IN3
row[29] => LessThan18.IN35
row[29] => LessThan19.IN3
row[29] => LessThan20.IN35
row[30] => LessThan0.IN2
row[30] => LessThan1.IN34
row[30] => LessThan4.IN2
row[30] => LessThan5.IN34
row[30] => LessThan8.IN34
row[30] => LessThan9.IN34
row[30] => Add4.IN34
row[30] => LessThan13.IN2
row[30] => LessThan14.IN34
row[30] => LessThan17.IN2
row[30] => LessThan18.IN34
row[30] => LessThan19.IN2
row[30] => LessThan20.IN34
row[31] => LessThan0.IN1
row[31] => LessThan1.IN33
row[31] => LessThan4.IN1
row[31] => LessThan5.IN33
row[31] => LessThan8.IN33
row[31] => LessThan9.IN33
row[31] => Add4.IN33
row[31] => LessThan13.IN1
row[31] => LessThan14.IN33
row[31] => LessThan17.IN1
row[31] => LessThan18.IN33
row[31] => LessThan19.IN1
row[31] => LessThan20.IN33
column[0] => LessThan2.IN64
column[0] => LessThan3.IN64
column[0] => LessThan6.IN32
column[0] => LessThan7.IN64
column[0] => LessThan11.IN32
column[0] => LessThan12.IN64
column[0] => LessThan15.IN32
column[0] => LessThan16.IN64
column[0] => LessThan21.IN32
column[0] => LessThan22.IN64
column[1] => LessThan2.IN63
column[1] => LessThan3.IN63
column[1] => LessThan6.IN31
column[1] => LessThan7.IN63
column[1] => LessThan11.IN31
column[1] => LessThan12.IN63
column[1] => LessThan15.IN31
column[1] => LessThan16.IN63
column[1] => LessThan21.IN31
column[1] => LessThan22.IN63
column[2] => LessThan2.IN62
column[2] => LessThan3.IN62
column[2] => LessThan6.IN30
column[2] => LessThan7.IN62
column[2] => LessThan11.IN30
column[2] => LessThan12.IN62
column[2] => LessThan15.IN30
column[2] => LessThan16.IN62
column[2] => LessThan21.IN30
column[2] => LessThan22.IN62
column[3] => LessThan2.IN61
column[3] => LessThan3.IN61
column[3] => LessThan6.IN29
column[3] => LessThan7.IN61
column[3] => LessThan11.IN29
column[3] => LessThan12.IN61
column[3] => LessThan15.IN29
column[3] => LessThan16.IN61
column[3] => LessThan21.IN29
column[3] => LessThan22.IN61
column[4] => LessThan2.IN60
column[4] => LessThan3.IN60
column[4] => LessThan6.IN28
column[4] => LessThan7.IN60
column[4] => LessThan11.IN28
column[4] => LessThan12.IN60
column[4] => LessThan15.IN28
column[4] => LessThan16.IN60
column[4] => LessThan21.IN28
column[4] => LessThan22.IN60
column[5] => LessThan2.IN59
column[5] => LessThan3.IN59
column[5] => LessThan6.IN27
column[5] => LessThan7.IN59
column[5] => LessThan11.IN27
column[5] => LessThan12.IN59
column[5] => LessThan15.IN27
column[5] => LessThan16.IN59
column[5] => LessThan21.IN27
column[5] => LessThan22.IN59
column[6] => LessThan2.IN58
column[6] => LessThan3.IN58
column[6] => LessThan6.IN26
column[6] => LessThan7.IN58
column[6] => LessThan11.IN26
column[6] => LessThan12.IN58
column[6] => LessThan15.IN26
column[6] => LessThan16.IN58
column[6] => LessThan21.IN26
column[6] => LessThan22.IN58
column[7] => LessThan2.IN57
column[7] => LessThan3.IN57
column[7] => LessThan6.IN25
column[7] => LessThan7.IN57
column[7] => LessThan11.IN25
column[7] => LessThan12.IN57
column[7] => LessThan15.IN25
column[7] => LessThan16.IN57
column[7] => LessThan21.IN25
column[7] => LessThan22.IN57
column[8] => LessThan2.IN56
column[8] => LessThan3.IN56
column[8] => LessThan6.IN24
column[8] => LessThan7.IN56
column[8] => LessThan11.IN24
column[8] => LessThan12.IN56
column[8] => LessThan15.IN24
column[8] => LessThan16.IN56
column[8] => LessThan21.IN24
column[8] => LessThan22.IN56
column[9] => LessThan2.IN55
column[9] => LessThan3.IN55
column[9] => LessThan6.IN23
column[9] => LessThan7.IN55
column[9] => LessThan11.IN23
column[9] => LessThan12.IN55
column[9] => LessThan15.IN23
column[9] => LessThan16.IN55
column[9] => LessThan21.IN23
column[9] => LessThan22.IN55
column[10] => LessThan2.IN54
column[10] => LessThan3.IN54
column[10] => LessThan6.IN22
column[10] => LessThan7.IN54
column[10] => LessThan11.IN22
column[10] => LessThan12.IN54
column[10] => LessThan15.IN22
column[10] => LessThan16.IN54
column[10] => LessThan21.IN22
column[10] => LessThan22.IN54
column[11] => LessThan2.IN53
column[11] => LessThan3.IN53
column[11] => LessThan6.IN21
column[11] => LessThan7.IN53
column[11] => LessThan11.IN21
column[11] => LessThan12.IN53
column[11] => LessThan15.IN21
column[11] => LessThan16.IN53
column[11] => LessThan21.IN21
column[11] => LessThan22.IN53
column[12] => LessThan2.IN52
column[12] => LessThan3.IN52
column[12] => LessThan6.IN20
column[12] => LessThan7.IN52
column[12] => LessThan11.IN20
column[12] => LessThan12.IN52
column[12] => LessThan15.IN20
column[12] => LessThan16.IN52
column[12] => LessThan21.IN20
column[12] => LessThan22.IN52
column[13] => LessThan2.IN51
column[13] => LessThan3.IN51
column[13] => LessThan6.IN19
column[13] => LessThan7.IN51
column[13] => LessThan11.IN19
column[13] => LessThan12.IN51
column[13] => LessThan15.IN19
column[13] => LessThan16.IN51
column[13] => LessThan21.IN19
column[13] => LessThan22.IN51
column[14] => LessThan2.IN50
column[14] => LessThan3.IN50
column[14] => LessThan6.IN18
column[14] => LessThan7.IN50
column[14] => LessThan11.IN18
column[14] => LessThan12.IN50
column[14] => LessThan15.IN18
column[14] => LessThan16.IN50
column[14] => LessThan21.IN18
column[14] => LessThan22.IN50
column[15] => LessThan2.IN49
column[15] => LessThan3.IN49
column[15] => LessThan6.IN17
column[15] => LessThan7.IN49
column[15] => LessThan11.IN17
column[15] => LessThan12.IN49
column[15] => LessThan15.IN17
column[15] => LessThan16.IN49
column[15] => LessThan21.IN17
column[15] => LessThan22.IN49
column[16] => LessThan2.IN48
column[16] => LessThan3.IN48
column[16] => LessThan6.IN16
column[16] => LessThan7.IN48
column[16] => LessThan11.IN16
column[16] => LessThan12.IN48
column[16] => LessThan15.IN16
column[16] => LessThan16.IN48
column[16] => LessThan21.IN16
column[16] => LessThan22.IN48
column[17] => LessThan2.IN47
column[17] => LessThan3.IN47
column[17] => LessThan6.IN15
column[17] => LessThan7.IN47
column[17] => LessThan11.IN15
column[17] => LessThan12.IN47
column[17] => LessThan15.IN15
column[17] => LessThan16.IN47
column[17] => LessThan21.IN15
column[17] => LessThan22.IN47
column[18] => LessThan2.IN46
column[18] => LessThan3.IN46
column[18] => LessThan6.IN14
column[18] => LessThan7.IN46
column[18] => LessThan11.IN14
column[18] => LessThan12.IN46
column[18] => LessThan15.IN14
column[18] => LessThan16.IN46
column[18] => LessThan21.IN14
column[18] => LessThan22.IN46
column[19] => LessThan2.IN45
column[19] => LessThan3.IN45
column[19] => LessThan6.IN13
column[19] => LessThan7.IN45
column[19] => LessThan11.IN13
column[19] => LessThan12.IN45
column[19] => LessThan15.IN13
column[19] => LessThan16.IN45
column[19] => LessThan21.IN13
column[19] => LessThan22.IN45
column[20] => LessThan2.IN44
column[20] => LessThan3.IN44
column[20] => LessThan6.IN12
column[20] => LessThan7.IN44
column[20] => LessThan11.IN12
column[20] => LessThan12.IN44
column[20] => LessThan15.IN12
column[20] => LessThan16.IN44
column[20] => LessThan21.IN12
column[20] => LessThan22.IN44
column[21] => LessThan2.IN43
column[21] => LessThan3.IN43
column[21] => LessThan6.IN11
column[21] => LessThan7.IN43
column[21] => LessThan11.IN11
column[21] => LessThan12.IN43
column[21] => LessThan15.IN11
column[21] => LessThan16.IN43
column[21] => LessThan21.IN11
column[21] => LessThan22.IN43
column[22] => LessThan2.IN42
column[22] => LessThan3.IN42
column[22] => LessThan6.IN10
column[22] => LessThan7.IN42
column[22] => LessThan11.IN10
column[22] => LessThan12.IN42
column[22] => LessThan15.IN10
column[22] => LessThan16.IN42
column[22] => LessThan21.IN10
column[22] => LessThan22.IN42
column[23] => LessThan2.IN41
column[23] => LessThan3.IN41
column[23] => LessThan6.IN9
column[23] => LessThan7.IN41
column[23] => LessThan11.IN9
column[23] => LessThan12.IN41
column[23] => LessThan15.IN9
column[23] => LessThan16.IN41
column[23] => LessThan21.IN9
column[23] => LessThan22.IN41
column[24] => LessThan2.IN40
column[24] => LessThan3.IN40
column[24] => LessThan6.IN8
column[24] => LessThan7.IN40
column[24] => LessThan11.IN8
column[24] => LessThan12.IN40
column[24] => LessThan15.IN8
column[24] => LessThan16.IN40
column[24] => LessThan21.IN8
column[24] => LessThan22.IN40
column[25] => LessThan2.IN39
column[25] => LessThan3.IN39
column[25] => LessThan6.IN7
column[25] => LessThan7.IN39
column[25] => LessThan11.IN7
column[25] => LessThan12.IN39
column[25] => LessThan15.IN7
column[25] => LessThan16.IN39
column[25] => LessThan21.IN7
column[25] => LessThan22.IN39
column[26] => LessThan2.IN38
column[26] => LessThan3.IN38
column[26] => LessThan6.IN6
column[26] => LessThan7.IN38
column[26] => LessThan11.IN6
column[26] => LessThan12.IN38
column[26] => LessThan15.IN6
column[26] => LessThan16.IN38
column[26] => LessThan21.IN6
column[26] => LessThan22.IN38
column[27] => LessThan2.IN37
column[27] => LessThan3.IN37
column[27] => LessThan6.IN5
column[27] => LessThan7.IN37
column[27] => LessThan11.IN5
column[27] => LessThan12.IN37
column[27] => LessThan15.IN5
column[27] => LessThan16.IN37
column[27] => LessThan21.IN5
column[27] => LessThan22.IN37
column[28] => LessThan2.IN36
column[28] => LessThan3.IN36
column[28] => LessThan6.IN4
column[28] => LessThan7.IN36
column[28] => LessThan11.IN4
column[28] => LessThan12.IN36
column[28] => LessThan15.IN4
column[28] => LessThan16.IN36
column[28] => LessThan21.IN4
column[28] => LessThan22.IN36
column[29] => LessThan2.IN35
column[29] => LessThan3.IN35
column[29] => LessThan6.IN3
column[29] => LessThan7.IN35
column[29] => LessThan11.IN3
column[29] => LessThan12.IN35
column[29] => LessThan15.IN3
column[29] => LessThan16.IN35
column[29] => LessThan21.IN3
column[29] => LessThan22.IN35
column[30] => LessThan2.IN34
column[30] => LessThan3.IN34
column[30] => LessThan6.IN2
column[30] => LessThan7.IN34
column[30] => LessThan11.IN2
column[30] => LessThan12.IN34
column[30] => LessThan15.IN2
column[30] => LessThan16.IN34
column[30] => LessThan21.IN2
column[30] => LessThan22.IN34
column[31] => LessThan2.IN33
column[31] => LessThan3.IN33
column[31] => LessThan6.IN1
column[31] => LessThan7.IN33
column[31] => LessThan11.IN1
column[31] => LessThan12.IN33
column[31] => LessThan15.IN1
column[31] => LessThan16.IN33
column[31] => LessThan21.IN1
column[31] => LessThan22.IN33
red[0] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[4] <= <GND>
red[5] <= <GND>
red[6] <= <GND>
red[7] <= <GND>
green[0] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[4] <= <GND>
green[5] <= <GND>
green[6] <= <GND>
green[7] <= <GND>
blue[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[4] <= <GND>
blue[5] <= <GND>
blue[6] <= <GND>
blue[7] <= <GND>
ball1_col[0] => LessThan21.IN64
ball1_col[0] => Add13.IN32
ball1_col[1] => LessThan21.IN63
ball1_col[1] => Add13.IN31
ball1_col[2] => LessThan21.IN62
ball1_col[2] => Add13.IN30
ball1_col[3] => LessThan21.IN61
ball1_col[3] => Add13.IN29
ball1_col[4] => LessThan21.IN60
ball1_col[4] => Add13.IN28
ball1_col[5] => LessThan21.IN59
ball1_col[5] => Add13.IN27
ball1_col[6] => LessThan21.IN58
ball1_col[6] => Add13.IN26
ball1_col[7] => LessThan21.IN57
ball1_col[7] => Add13.IN25
ball1_col[8] => LessThan21.IN56
ball1_col[8] => Add13.IN24
ball1_col[9] => LessThan21.IN55
ball1_col[9] => Add13.IN23
ball1_col[10] => LessThan21.IN54
ball1_col[10] => Add13.IN22
ball1_col[11] => LessThan21.IN53
ball1_col[11] => Add13.IN21
ball1_col[12] => LessThan21.IN52
ball1_col[12] => Add13.IN20
ball1_col[13] => LessThan21.IN51
ball1_col[13] => Add13.IN19
ball1_col[14] => LessThan21.IN50
ball1_col[14] => Add13.IN18
ball1_col[15] => LessThan21.IN49
ball1_col[15] => Add13.IN17
ball1_col[16] => LessThan21.IN48
ball1_col[16] => Add13.IN16
ball1_col[17] => LessThan21.IN47
ball1_col[17] => Add13.IN15
ball1_col[18] => LessThan21.IN46
ball1_col[18] => Add13.IN14
ball1_col[19] => LessThan21.IN45
ball1_col[19] => Add13.IN13
ball1_col[20] => LessThan21.IN44
ball1_col[20] => Add13.IN12
ball1_col[21] => LessThan21.IN43
ball1_col[21] => Add13.IN11
ball1_col[22] => LessThan21.IN42
ball1_col[22] => Add13.IN10
ball1_col[23] => LessThan21.IN41
ball1_col[23] => Add13.IN9
ball1_col[24] => LessThan21.IN40
ball1_col[24] => Add13.IN8
ball1_col[25] => LessThan21.IN39
ball1_col[25] => Add13.IN7
ball1_col[26] => LessThan21.IN38
ball1_col[26] => Add13.IN6
ball1_col[27] => LessThan21.IN37
ball1_col[27] => Add13.IN5
ball1_col[28] => LessThan21.IN36
ball1_col[28] => Add13.IN4
ball1_col[29] => LessThan21.IN35
ball1_col[29] => Add13.IN3
ball1_col[30] => LessThan21.IN34
ball1_col[30] => Add13.IN2
ball1_col[31] => LessThan21.IN33
ball1_col[31] => Add13.IN1
ball1_row[0] => LessThan19.IN64
ball1_row[0] => Add12.IN32
ball1_row[1] => LessThan19.IN63
ball1_row[1] => Add12.IN31
ball1_row[2] => LessThan19.IN62
ball1_row[2] => Add12.IN30
ball1_row[3] => LessThan19.IN61
ball1_row[3] => Add12.IN29
ball1_row[4] => LessThan19.IN60
ball1_row[4] => Add12.IN28
ball1_row[5] => LessThan19.IN59
ball1_row[5] => Add12.IN27
ball1_row[6] => LessThan19.IN58
ball1_row[6] => Add12.IN26
ball1_row[7] => LessThan19.IN57
ball1_row[7] => Add12.IN25
ball1_row[8] => LessThan19.IN56
ball1_row[8] => Add12.IN24
ball1_row[9] => LessThan19.IN55
ball1_row[9] => Add12.IN23
ball1_row[10] => LessThan19.IN54
ball1_row[10] => Add12.IN22
ball1_row[11] => LessThan19.IN53
ball1_row[11] => Add12.IN21
ball1_row[12] => LessThan19.IN52
ball1_row[12] => Add12.IN20
ball1_row[13] => LessThan19.IN51
ball1_row[13] => Add12.IN19
ball1_row[14] => LessThan19.IN50
ball1_row[14] => Add12.IN18
ball1_row[15] => LessThan19.IN49
ball1_row[15] => Add12.IN17
ball1_row[16] => LessThan19.IN48
ball1_row[16] => Add12.IN16
ball1_row[17] => LessThan19.IN47
ball1_row[17] => Add12.IN15
ball1_row[18] => LessThan19.IN46
ball1_row[18] => Add12.IN14
ball1_row[19] => LessThan19.IN45
ball1_row[19] => Add12.IN13
ball1_row[20] => LessThan19.IN44
ball1_row[20] => Add12.IN12
ball1_row[21] => LessThan19.IN43
ball1_row[21] => Add12.IN11
ball1_row[22] => LessThan19.IN42
ball1_row[22] => Add12.IN10
ball1_row[23] => LessThan19.IN41
ball1_row[23] => Add12.IN9
ball1_row[24] => LessThan19.IN40
ball1_row[24] => Add12.IN8
ball1_row[25] => LessThan19.IN39
ball1_row[25] => Add12.IN7
ball1_row[26] => LessThan19.IN38
ball1_row[26] => Add12.IN6
ball1_row[27] => LessThan19.IN37
ball1_row[27] => Add12.IN5
ball1_row[28] => LessThan19.IN36
ball1_row[28] => Add12.IN4
ball1_row[29] => LessThan19.IN35
ball1_row[29] => Add12.IN3
ball1_row[30] => LessThan19.IN34
ball1_row[30] => Add12.IN2
ball1_row[31] => LessThan19.IN33
ball1_row[31] => Add12.IN1
ball_size[0] => Add12.IN64
ball_size[0] => Add13.IN64
ball_size[1] => Add12.IN63
ball_size[1] => Add13.IN63
ball_size[2] => Add12.IN62
ball_size[2] => Add13.IN62
ball_size[3] => Add12.IN61
ball_size[3] => Add13.IN61
ball_size[4] => Add12.IN60
ball_size[4] => Add13.IN60
ball_size[5] => Add12.IN59
ball_size[5] => Add13.IN59
ball_size[6] => Add12.IN58
ball_size[6] => Add13.IN58
ball_size[7] => Add12.IN57
ball_size[7] => Add13.IN57
ball_size[8] => Add12.IN56
ball_size[8] => Add13.IN56
ball_size[9] => Add12.IN55
ball_size[9] => Add13.IN55
ball_size[10] => Add12.IN54
ball_size[10] => Add13.IN54
ball_size[11] => Add12.IN53
ball_size[11] => Add13.IN53
ball_size[12] => Add12.IN52
ball_size[12] => Add13.IN52
ball_size[13] => Add12.IN51
ball_size[13] => Add13.IN51
ball_size[14] => Add12.IN50
ball_size[14] => Add13.IN50
ball_size[15] => Add12.IN49
ball_size[15] => Add13.IN49
ball_size[16] => Add12.IN48
ball_size[16] => Add13.IN48
ball_size[17] => Add12.IN47
ball_size[17] => Add13.IN47
ball_size[18] => Add12.IN46
ball_size[18] => Add13.IN46
ball_size[19] => Add12.IN45
ball_size[19] => Add13.IN45
ball_size[20] => Add12.IN44
ball_size[20] => Add13.IN44
ball_size[21] => Add12.IN43
ball_size[21] => Add13.IN43
ball_size[22] => Add12.IN42
ball_size[22] => Add13.IN42
ball_size[23] => Add12.IN41
ball_size[23] => Add13.IN41
ball_size[24] => Add12.IN40
ball_size[24] => Add13.IN40
ball_size[25] => Add12.IN39
ball_size[25] => Add13.IN39
ball_size[26] => Add12.IN38
ball_size[26] => Add13.IN38
ball_size[27] => Add12.IN37
ball_size[27] => Add13.IN37
ball_size[28] => Add12.IN36
ball_size[28] => Add13.IN36
ball_size[29] => Add12.IN35
ball_size[29] => Add13.IN35
ball_size[30] => Add12.IN34
ball_size[30] => Add13.IN34
ball_size[31] => Add12.IN33
ball_size[31] => Add13.IN33
upper_box[0] => LessThan0.IN64
upper_box[0] => Add0.IN32
upper_box[0] => Add4.IN32
upper_box[1] => LessThan0.IN63
upper_box[1] => Add0.IN31
upper_box[1] => Add4.IN31
upper_box[2] => LessThan0.IN62
upper_box[2] => Add0.IN30
upper_box[2] => Add4.IN30
upper_box[3] => LessThan0.IN61
upper_box[3] => Add0.IN29
upper_box[3] => Add4.IN29
upper_box[4] => LessThan0.IN60
upper_box[4] => Add0.IN28
upper_box[4] => Add4.IN28
upper_box[5] => LessThan0.IN59
upper_box[5] => Add0.IN27
upper_box[5] => Add4.IN27
upper_box[6] => LessThan0.IN58
upper_box[6] => Add0.IN26
upper_box[6] => Add4.IN26
upper_box[7] => LessThan0.IN57
upper_box[7] => Add0.IN25
upper_box[7] => Add4.IN25
upper_box[8] => LessThan0.IN56
upper_box[8] => Add0.IN24
upper_box[8] => Add4.IN24
upper_box[9] => LessThan0.IN55
upper_box[9] => Add0.IN23
upper_box[9] => Add4.IN23
upper_box[10] => LessThan0.IN54
upper_box[10] => Add0.IN22
upper_box[10] => Add4.IN22
upper_box[11] => LessThan0.IN53
upper_box[11] => Add0.IN21
upper_box[11] => Add4.IN21
upper_box[12] => LessThan0.IN52
upper_box[12] => Add0.IN20
upper_box[12] => Add4.IN20
upper_box[13] => LessThan0.IN51
upper_box[13] => Add0.IN19
upper_box[13] => Add4.IN19
upper_box[14] => LessThan0.IN50
upper_box[14] => Add0.IN18
upper_box[14] => Add4.IN18
upper_box[15] => LessThan0.IN49
upper_box[15] => Add0.IN17
upper_box[15] => Add4.IN17
upper_box[16] => LessThan0.IN48
upper_box[16] => Add0.IN16
upper_box[16] => Add4.IN16
upper_box[17] => LessThan0.IN47
upper_box[17] => Add0.IN15
upper_box[17] => Add4.IN15
upper_box[18] => LessThan0.IN46
upper_box[18] => Add0.IN14
upper_box[18] => Add4.IN14
upper_box[19] => LessThan0.IN45
upper_box[19] => Add0.IN13
upper_box[19] => Add4.IN13
upper_box[20] => LessThan0.IN44
upper_box[20] => Add0.IN12
upper_box[20] => Add4.IN12
upper_box[21] => LessThan0.IN43
upper_box[21] => Add0.IN11
upper_box[21] => Add4.IN11
upper_box[22] => LessThan0.IN42
upper_box[22] => Add0.IN10
upper_box[22] => Add4.IN10
upper_box[23] => LessThan0.IN41
upper_box[23] => Add0.IN9
upper_box[23] => Add4.IN9
upper_box[24] => LessThan0.IN40
upper_box[24] => Add0.IN8
upper_box[24] => Add4.IN8
upper_box[25] => LessThan0.IN39
upper_box[25] => Add0.IN7
upper_box[25] => Add4.IN7
upper_box[26] => LessThan0.IN38
upper_box[26] => Add0.IN6
upper_box[26] => Add4.IN6
upper_box[27] => LessThan0.IN37
upper_box[27] => Add0.IN5
upper_box[27] => Add4.IN5
upper_box[28] => LessThan0.IN36
upper_box[28] => Add0.IN4
upper_box[28] => Add4.IN4
upper_box[29] => LessThan0.IN35
upper_box[29] => Add0.IN3
upper_box[29] => Add4.IN3
upper_box[30] => LessThan0.IN34
upper_box[30] => Add0.IN2
upper_box[30] => Add4.IN2
upper_box[31] => LessThan0.IN33
upper_box[31] => Add0.IN1
upper_box[31] => Add4.IN1
lower_box[0] => LessThan4.IN64
lower_box[0] => Add1.IN32
lower_box[0] => Add3.IN64
lower_box[1] => LessThan4.IN63
lower_box[1] => Add1.IN31
lower_box[1] => Add3.IN63
lower_box[2] => LessThan4.IN62
lower_box[2] => Add1.IN30
lower_box[2] => Add3.IN62
lower_box[3] => LessThan4.IN61
lower_box[3] => Add1.IN29
lower_box[3] => Add3.IN61
lower_box[4] => LessThan4.IN60
lower_box[4] => Add1.IN28
lower_box[4] => Add3.IN60
lower_box[5] => LessThan4.IN59
lower_box[5] => Add1.IN27
lower_box[5] => Add3.IN59
lower_box[6] => LessThan4.IN58
lower_box[6] => Add1.IN26
lower_box[6] => Add3.IN58
lower_box[7] => LessThan4.IN57
lower_box[7] => Add1.IN25
lower_box[7] => Add3.IN57
lower_box[8] => LessThan4.IN56
lower_box[8] => Add1.IN24
lower_box[8] => Add3.IN56
lower_box[9] => LessThan4.IN55
lower_box[9] => Add1.IN23
lower_box[9] => Add3.IN55
lower_box[10] => LessThan4.IN54
lower_box[10] => Add1.IN22
lower_box[10] => Add3.IN54
lower_box[11] => LessThan4.IN53
lower_box[11] => Add1.IN21
lower_box[11] => Add3.IN53
lower_box[12] => LessThan4.IN52
lower_box[12] => Add1.IN20
lower_box[12] => Add3.IN52
lower_box[13] => LessThan4.IN51
lower_box[13] => Add1.IN19
lower_box[13] => Add3.IN51
lower_box[14] => LessThan4.IN50
lower_box[14] => Add1.IN18
lower_box[14] => Add3.IN50
lower_box[15] => LessThan4.IN49
lower_box[15] => Add1.IN17
lower_box[15] => Add3.IN49
lower_box[16] => LessThan4.IN48
lower_box[16] => Add1.IN16
lower_box[16] => Add3.IN48
lower_box[17] => LessThan4.IN47
lower_box[17] => Add1.IN15
lower_box[17] => Add3.IN47
lower_box[18] => LessThan4.IN46
lower_box[18] => Add1.IN14
lower_box[18] => Add3.IN46
lower_box[19] => LessThan4.IN45
lower_box[19] => Add1.IN13
lower_box[19] => Add3.IN45
lower_box[20] => LessThan4.IN44
lower_box[20] => Add1.IN12
lower_box[20] => Add3.IN44
lower_box[21] => LessThan4.IN43
lower_box[21] => Add1.IN11
lower_box[21] => Add3.IN43
lower_box[22] => LessThan4.IN42
lower_box[22] => Add1.IN10
lower_box[22] => Add3.IN42
lower_box[23] => LessThan4.IN41
lower_box[23] => Add1.IN9
lower_box[23] => Add3.IN41
lower_box[24] => LessThan4.IN40
lower_box[24] => Add1.IN8
lower_box[24] => Add3.IN40
lower_box[25] => LessThan4.IN39
lower_box[25] => Add1.IN7
lower_box[25] => Add3.IN39
lower_box[26] => LessThan4.IN38
lower_box[26] => Add1.IN6
lower_box[26] => Add3.IN38
lower_box[27] => LessThan4.IN37
lower_box[27] => Add1.IN5
lower_box[27] => Add3.IN37
lower_box[28] => LessThan4.IN36
lower_box[28] => Add1.IN4
lower_box[28] => Add3.IN36
lower_box[29] => LessThan4.IN35
lower_box[29] => Add1.IN3
lower_box[29] => Add3.IN35
lower_box[30] => LessThan4.IN34
lower_box[30] => Add1.IN2
lower_box[30] => Add3.IN34
lower_box[31] => LessThan4.IN33
lower_box[31] => Add1.IN1
lower_box[31] => Add3.IN33
upper_box_h[0] => Add0.IN64
upper_box_h[0] => Add5.IN64
upper_box_h[1] => Add0.IN63
upper_box_h[1] => Add5.IN63
upper_box_h[2] => Add0.IN62
upper_box_h[2] => Add5.IN62
upper_box_h[3] => Add0.IN61
upper_box_h[3] => Add5.IN61
upper_box_h[4] => Add0.IN60
upper_box_h[4] => Add5.IN60
upper_box_h[5] => Add0.IN59
upper_box_h[5] => Add5.IN59
upper_box_h[6] => Add0.IN58
upper_box_h[6] => Add5.IN58
upper_box_h[7] => Add0.IN57
upper_box_h[7] => Add5.IN57
upper_box_h[8] => Add0.IN56
upper_box_h[8] => Add5.IN56
upper_box_h[9] => Add0.IN55
upper_box_h[9] => Add5.IN55
upper_box_h[10] => Add0.IN54
upper_box_h[10] => Add5.IN54
upper_box_h[11] => Add0.IN53
upper_box_h[11] => Add5.IN53
upper_box_h[12] => Add0.IN52
upper_box_h[12] => Add5.IN52
upper_box_h[13] => Add0.IN51
upper_box_h[13] => Add5.IN51
upper_box_h[14] => Add0.IN50
upper_box_h[14] => Add5.IN50
upper_box_h[15] => Add0.IN49
upper_box_h[15] => Add5.IN49
upper_box_h[16] => Add0.IN48
upper_box_h[16] => Add5.IN48
upper_box_h[17] => Add0.IN47
upper_box_h[17] => Add5.IN47
upper_box_h[18] => Add0.IN46
upper_box_h[18] => Add5.IN46
upper_box_h[19] => Add0.IN45
upper_box_h[19] => Add5.IN45
upper_box_h[20] => Add0.IN44
upper_box_h[20] => Add5.IN44
upper_box_h[21] => Add0.IN43
upper_box_h[21] => Add5.IN43
upper_box_h[22] => Add0.IN42
upper_box_h[22] => Add5.IN42
upper_box_h[23] => Add0.IN41
upper_box_h[23] => Add5.IN41
upper_box_h[24] => Add0.IN40
upper_box_h[24] => Add5.IN40
upper_box_h[25] => Add0.IN39
upper_box_h[25] => Add5.IN39
upper_box_h[26] => Add0.IN38
upper_box_h[26] => Add5.IN38
upper_box_h[27] => Add0.IN37
upper_box_h[27] => Add5.IN37
upper_box_h[28] => Add0.IN36
upper_box_h[28] => Add5.IN36
upper_box_h[29] => Add0.IN35
upper_box_h[29] => Add5.IN35
upper_box_h[30] => Add0.IN34
upper_box_h[30] => Add5.IN34
upper_box_h[31] => Add0.IN33
upper_box_h[31] => Add5.IN33
lower_box_h[0] => Add1.IN64
lower_box_h[1] => Add1.IN63
lower_box_h[2] => Add1.IN62
lower_box_h[3] => Add1.IN61
lower_box_h[4] => Add1.IN60
lower_box_h[5] => Add1.IN59
lower_box_h[6] => Add1.IN58
lower_box_h[7] => Add1.IN57
lower_box_h[8] => Add1.IN56
lower_box_h[9] => Add1.IN55
lower_box_h[10] => Add1.IN54
lower_box_h[11] => Add1.IN53
lower_box_h[12] => Add1.IN52
lower_box_h[13] => Add1.IN51
lower_box_h[14] => Add1.IN50
lower_box_h[15] => Add1.IN49
lower_box_h[16] => Add1.IN48
lower_box_h[17] => Add1.IN47
lower_box_h[18] => Add1.IN46
lower_box_h[19] => Add1.IN45
lower_box_h[20] => Add1.IN44
lower_box_h[21] => Add1.IN43
lower_box_h[22] => Add1.IN42
lower_box_h[23] => Add1.IN41
lower_box_h[24] => Add1.IN40
lower_box_h[25] => Add1.IN39
lower_box_h[26] => Add1.IN38
lower_box_h[27] => Add1.IN37
lower_box_h[28] => Add1.IN36
lower_box_h[29] => Add1.IN35
lower_box_h[30] => Add1.IN34
lower_box_h[31] => Add1.IN33
Middle_box_w[0] => Add2.IN32
Middle_box_w[1] => Add2.IN31
Middle_box_w[2] => Add2.IN30
Middle_box_w[3] => Add2.IN29
Middle_box_w[4] => Add2.IN28
Middle_box_w[5] => Add2.IN27
Middle_box_w[6] => Add2.IN26
Middle_box_w[7] => Add2.IN25
Middle_box_w[8] => Add2.IN24
Middle_box_w[9] => Add2.IN23
Middle_box_w[10] => Add2.IN22
Middle_box_w[11] => Add2.IN21
Middle_box_w[12] => Add2.IN20
Middle_box_w[13] => Add2.IN19
Middle_box_w[14] => Add2.IN18
Middle_box_w[15] => Add2.IN17
Middle_box_w[16] => Add2.IN16
Middle_box_w[17] => Add2.IN15
Middle_box_w[18] => Add2.IN14
Middle_box_w[19] => Add2.IN13
Middle_box_w[20] => Add2.IN12
Middle_box_w[21] => Add2.IN11
Middle_box_w[22] => Add2.IN10
Middle_box_w[23] => Add2.IN9
Middle_box_w[24] => Add2.IN8
Middle_box_w[25] => Add2.IN7
Middle_box_w[26] => Add2.IN6
Middle_box_w[27] => Add2.IN5
Middle_box_w[28] => Add2.IN4
Middle_box_w[29] => Add2.IN3
Middle_box_w[30] => Add2.IN2
Middle_box_w[31] => Add2.IN1
Middle_box[0] => LessThan6.IN64
Middle_box[0] => Add2.IN64
Middle_box[1] => LessThan6.IN63
Middle_box[1] => Add2.IN63
Middle_box[2] => LessThan6.IN62
Middle_box[2] => Add2.IN62
Middle_box[3] => LessThan6.IN61
Middle_box[3] => Add2.IN61
Middle_box[4] => LessThan6.IN60
Middle_box[4] => Add2.IN60
Middle_box[5] => LessThan6.IN59
Middle_box[5] => Add2.IN59
Middle_box[6] => LessThan6.IN58
Middle_box[6] => Add2.IN58
Middle_box[7] => LessThan6.IN57
Middle_box[7] => Add2.IN57
Middle_box[8] => LessThan6.IN56
Middle_box[8] => Add2.IN56
Middle_box[9] => LessThan6.IN55
Middle_box[9] => Add2.IN55
Middle_box[10] => LessThan6.IN54
Middle_box[10] => Add2.IN54
Middle_box[11] => LessThan6.IN53
Middle_box[11] => Add2.IN53
Middle_box[12] => LessThan6.IN52
Middle_box[12] => Add2.IN52
Middle_box[13] => LessThan6.IN51
Middle_box[13] => Add2.IN51
Middle_box[14] => LessThan6.IN50
Middle_box[14] => Add2.IN50
Middle_box[15] => LessThan6.IN49
Middle_box[15] => Add2.IN49
Middle_box[16] => LessThan6.IN48
Middle_box[16] => Add2.IN48
Middle_box[17] => LessThan6.IN47
Middle_box[17] => Add2.IN47
Middle_box[18] => LessThan6.IN46
Middle_box[18] => Add2.IN46
Middle_box[19] => LessThan6.IN45
Middle_box[19] => Add2.IN45
Middle_box[20] => LessThan6.IN44
Middle_box[20] => Add2.IN44
Middle_box[21] => LessThan6.IN43
Middle_box[21] => Add2.IN43
Middle_box[22] => LessThan6.IN42
Middle_box[22] => Add2.IN42
Middle_box[23] => LessThan6.IN41
Middle_box[23] => Add2.IN41
Middle_box[24] => LessThan6.IN40
Middle_box[24] => Add2.IN40
Middle_box[25] => LessThan6.IN39
Middle_box[25] => Add2.IN39
Middle_box[26] => LessThan6.IN38
Middle_box[26] => Add2.IN38
Middle_box[27] => LessThan6.IN37
Middle_box[27] => Add2.IN37
Middle_box[28] => LessThan6.IN36
Middle_box[28] => Add2.IN36
Middle_box[29] => LessThan6.IN35
Middle_box[29] => Add2.IN35
Middle_box[30] => LessThan6.IN34
Middle_box[30] => Add2.IN34
Middle_box[31] => LessThan6.IN33
Middle_box[31] => Add2.IN33
left_paddle_x[0] => LessThan15.IN64
left_paddle_x[0] => Add10.IN32
left_paddle_x[1] => LessThan15.IN63
left_paddle_x[1] => Add10.IN31
left_paddle_x[2] => LessThan15.IN62
left_paddle_x[2] => Add10.IN30
left_paddle_x[3] => LessThan15.IN61
left_paddle_x[3] => Add10.IN29
left_paddle_x[4] => LessThan15.IN60
left_paddle_x[4] => Add10.IN28
left_paddle_x[5] => LessThan15.IN59
left_paddle_x[5] => Add10.IN27
left_paddle_x[6] => LessThan15.IN58
left_paddle_x[6] => Add10.IN26
left_paddle_x[7] => LessThan15.IN57
left_paddle_x[7] => Add10.IN25
left_paddle_x[8] => LessThan15.IN56
left_paddle_x[8] => Add10.IN24
left_paddle_x[9] => LessThan15.IN55
left_paddle_x[9] => Add10.IN23
left_paddle_x[10] => LessThan15.IN54
left_paddle_x[10] => Add10.IN22
left_paddle_x[11] => LessThan15.IN53
left_paddle_x[11] => Add10.IN21
left_paddle_x[12] => LessThan15.IN52
left_paddle_x[12] => Add10.IN20
left_paddle_x[13] => LessThan15.IN51
left_paddle_x[13] => Add10.IN19
left_paddle_x[14] => LessThan15.IN50
left_paddle_x[14] => Add10.IN18
left_paddle_x[15] => LessThan15.IN49
left_paddle_x[15] => Add10.IN17
left_paddle_x[16] => LessThan15.IN48
left_paddle_x[16] => Add10.IN16
left_paddle_x[17] => LessThan15.IN47
left_paddle_x[17] => Add10.IN15
left_paddle_x[18] => LessThan15.IN46
left_paddle_x[18] => Add10.IN14
left_paddle_x[19] => LessThan15.IN45
left_paddle_x[19] => Add10.IN13
left_paddle_x[20] => LessThan15.IN44
left_paddle_x[20] => Add10.IN12
left_paddle_x[21] => LessThan15.IN43
left_paddle_x[21] => Add10.IN11
left_paddle_x[22] => LessThan15.IN42
left_paddle_x[22] => Add10.IN10
left_paddle_x[23] => LessThan15.IN41
left_paddle_x[23] => Add10.IN9
left_paddle_x[24] => LessThan15.IN40
left_paddle_x[24] => Add10.IN8
left_paddle_x[25] => LessThan15.IN39
left_paddle_x[25] => Add10.IN7
left_paddle_x[26] => LessThan15.IN38
left_paddle_x[26] => Add10.IN6
left_paddle_x[27] => LessThan15.IN37
left_paddle_x[27] => Add10.IN5
left_paddle_x[28] => LessThan15.IN36
left_paddle_x[28] => Add10.IN4
left_paddle_x[29] => LessThan15.IN35
left_paddle_x[29] => Add10.IN3
left_paddle_x[30] => LessThan15.IN34
left_paddle_x[30] => Add10.IN2
left_paddle_x[31] => LessThan15.IN33
left_paddle_x[31] => Add10.IN1
left_paddle_y[0] => LessThan17.IN64
left_paddle_y[0] => Add11.IN32
left_paddle_y[1] => LessThan17.IN63
left_paddle_y[1] => Add11.IN31
left_paddle_y[2] => LessThan17.IN62
left_paddle_y[2] => Add11.IN30
left_paddle_y[3] => LessThan17.IN61
left_paddle_y[3] => Add11.IN29
left_paddle_y[4] => LessThan17.IN60
left_paddle_y[4] => Add11.IN28
left_paddle_y[5] => LessThan17.IN59
left_paddle_y[5] => Add11.IN27
left_paddle_y[6] => LessThan17.IN58
left_paddle_y[6] => Add11.IN26
left_paddle_y[7] => LessThan17.IN57
left_paddle_y[7] => Add11.IN25
left_paddle_y[8] => LessThan17.IN56
left_paddle_y[8] => Add11.IN24
left_paddle_y[9] => LessThan17.IN55
left_paddle_y[9] => Add11.IN23
left_paddle_y[10] => LessThan17.IN54
left_paddle_y[10] => Add11.IN22
left_paddle_y[11] => LessThan17.IN53
left_paddle_y[11] => Add11.IN21
left_paddle_y[12] => LessThan17.IN52
left_paddle_y[12] => Add11.IN20
left_paddle_y[13] => LessThan17.IN51
left_paddle_y[13] => Add11.IN19
left_paddle_y[14] => LessThan17.IN50
left_paddle_y[14] => Add11.IN18
left_paddle_y[15] => LessThan17.IN49
left_paddle_y[15] => Add11.IN17
left_paddle_y[16] => LessThan17.IN48
left_paddle_y[16] => Add11.IN16
left_paddle_y[17] => LessThan17.IN47
left_paddle_y[17] => Add11.IN15
left_paddle_y[18] => LessThan17.IN46
left_paddle_y[18] => Add11.IN14
left_paddle_y[19] => LessThan17.IN45
left_paddle_y[19] => Add11.IN13
left_paddle_y[20] => LessThan17.IN44
left_paddle_y[20] => Add11.IN12
left_paddle_y[21] => LessThan17.IN43
left_paddle_y[21] => Add11.IN11
left_paddle_y[22] => LessThan17.IN42
left_paddle_y[22] => Add11.IN10
left_paddle_y[23] => LessThan17.IN41
left_paddle_y[23] => Add11.IN9
left_paddle_y[24] => LessThan17.IN40
left_paddle_y[24] => Add11.IN8
left_paddle_y[25] => LessThan17.IN39
left_paddle_y[25] => Add11.IN7
left_paddle_y[26] => LessThan17.IN38
left_paddle_y[26] => Add11.IN6
left_paddle_y[27] => LessThan17.IN37
left_paddle_y[27] => Add11.IN5
left_paddle_y[28] => LessThan17.IN36
left_paddle_y[28] => Add11.IN4
left_paddle_y[29] => LessThan17.IN35
left_paddle_y[29] => Add11.IN3
left_paddle_y[30] => LessThan17.IN34
left_paddle_y[30] => Add11.IN2
left_paddle_y[31] => LessThan17.IN33
left_paddle_y[31] => Add11.IN1
right_paddle_y[0] => LessThan13.IN64
right_paddle_y[0] => Add9.IN32
right_paddle_y[1] => LessThan13.IN63
right_paddle_y[1] => Add9.IN31
right_paddle_y[2] => LessThan13.IN62
right_paddle_y[2] => Add9.IN30
right_paddle_y[3] => LessThan13.IN61
right_paddle_y[3] => Add9.IN29
right_paddle_y[4] => LessThan13.IN60
right_paddle_y[4] => Add9.IN28
right_paddle_y[5] => LessThan13.IN59
right_paddle_y[5] => Add9.IN27
right_paddle_y[6] => LessThan13.IN58
right_paddle_y[6] => Add9.IN26
right_paddle_y[7] => LessThan13.IN57
right_paddle_y[7] => Add9.IN25
right_paddle_y[8] => LessThan13.IN56
right_paddle_y[8] => Add9.IN24
right_paddle_y[9] => LessThan13.IN55
right_paddle_y[9] => Add9.IN23
right_paddle_y[10] => LessThan13.IN54
right_paddle_y[10] => Add9.IN22
right_paddle_y[11] => LessThan13.IN53
right_paddle_y[11] => Add9.IN21
right_paddle_y[12] => LessThan13.IN52
right_paddle_y[12] => Add9.IN20
right_paddle_y[13] => LessThan13.IN51
right_paddle_y[13] => Add9.IN19
right_paddle_y[14] => LessThan13.IN50
right_paddle_y[14] => Add9.IN18
right_paddle_y[15] => LessThan13.IN49
right_paddle_y[15] => Add9.IN17
right_paddle_y[16] => LessThan13.IN48
right_paddle_y[16] => Add9.IN16
right_paddle_y[17] => LessThan13.IN47
right_paddle_y[17] => Add9.IN15
right_paddle_y[18] => LessThan13.IN46
right_paddle_y[18] => Add9.IN14
right_paddle_y[19] => LessThan13.IN45
right_paddle_y[19] => Add9.IN13
right_paddle_y[20] => LessThan13.IN44
right_paddle_y[20] => Add9.IN12
right_paddle_y[21] => LessThan13.IN43
right_paddle_y[21] => Add9.IN11
right_paddle_y[22] => LessThan13.IN42
right_paddle_y[22] => Add9.IN10
right_paddle_y[23] => LessThan13.IN41
right_paddle_y[23] => Add9.IN9
right_paddle_y[24] => LessThan13.IN40
right_paddle_y[24] => Add9.IN8
right_paddle_y[25] => LessThan13.IN39
right_paddle_y[25] => Add9.IN7
right_paddle_y[26] => LessThan13.IN38
right_paddle_y[26] => Add9.IN6
right_paddle_y[27] => LessThan13.IN37
right_paddle_y[27] => Add9.IN5
right_paddle_y[28] => LessThan13.IN36
right_paddle_y[28] => Add9.IN4
right_paddle_y[29] => LessThan13.IN35
right_paddle_y[29] => Add9.IN3
right_paddle_y[30] => LessThan13.IN34
right_paddle_y[30] => Add9.IN2
right_paddle_y[31] => LessThan13.IN33
right_paddle_y[31] => Add9.IN1
right_paddle_x[0] => LessThan11.IN64
right_paddle_x[0] => Add8.IN32
right_paddle_x[1] => LessThan11.IN63
right_paddle_x[1] => Add8.IN31
right_paddle_x[2] => LessThan11.IN62
right_paddle_x[2] => Add8.IN30
right_paddle_x[3] => LessThan11.IN61
right_paddle_x[3] => Add8.IN29
right_paddle_x[4] => LessThan11.IN60
right_paddle_x[4] => Add8.IN28
right_paddle_x[5] => LessThan11.IN59
right_paddle_x[5] => Add8.IN27
right_paddle_x[6] => LessThan11.IN58
right_paddle_x[6] => Add8.IN26
right_paddle_x[7] => LessThan11.IN57
right_paddle_x[7] => Add8.IN25
right_paddle_x[8] => LessThan11.IN56
right_paddle_x[8] => Add8.IN24
right_paddle_x[9] => LessThan11.IN55
right_paddle_x[9] => Add8.IN23
right_paddle_x[10] => LessThan11.IN54
right_paddle_x[10] => Add8.IN22
right_paddle_x[11] => LessThan11.IN53
right_paddle_x[11] => Add8.IN21
right_paddle_x[12] => LessThan11.IN52
right_paddle_x[12] => Add8.IN20
right_paddle_x[13] => LessThan11.IN51
right_paddle_x[13] => Add8.IN19
right_paddle_x[14] => LessThan11.IN50
right_paddle_x[14] => Add8.IN18
right_paddle_x[15] => LessThan11.IN49
right_paddle_x[15] => Add8.IN17
right_paddle_x[16] => LessThan11.IN48
right_paddle_x[16] => Add8.IN16
right_paddle_x[17] => LessThan11.IN47
right_paddle_x[17] => Add8.IN15
right_paddle_x[18] => LessThan11.IN46
right_paddle_x[18] => Add8.IN14
right_paddle_x[19] => LessThan11.IN45
right_paddle_x[19] => Add8.IN13
right_paddle_x[20] => LessThan11.IN44
right_paddle_x[20] => Add8.IN12
right_paddle_x[21] => LessThan11.IN43
right_paddle_x[21] => Add8.IN11
right_paddle_x[22] => LessThan11.IN42
right_paddle_x[22] => Add8.IN10
right_paddle_x[23] => LessThan11.IN41
right_paddle_x[23] => Add8.IN9
right_paddle_x[24] => LessThan11.IN40
right_paddle_x[24] => Add8.IN8
right_paddle_x[25] => LessThan11.IN39
right_paddle_x[25] => Add8.IN7
right_paddle_x[26] => LessThan11.IN38
right_paddle_x[26] => Add8.IN6
right_paddle_x[27] => LessThan11.IN37
right_paddle_x[27] => Add8.IN5
right_paddle_x[28] => LessThan11.IN36
right_paddle_x[28] => Add8.IN4
right_paddle_x[29] => LessThan11.IN35
right_paddle_x[29] => Add8.IN3
right_paddle_x[30] => LessThan11.IN34
right_paddle_x[30] => Add8.IN2
right_paddle_x[31] => LessThan11.IN33
right_paddle_x[31] => Add8.IN1
paddle_width[0] => Add8.IN64
paddle_width[0] => Add10.IN64
paddle_width[1] => Add8.IN63
paddle_width[1] => Add10.IN63
paddle_width[2] => Add8.IN62
paddle_width[2] => Add10.IN62
paddle_width[3] => Add8.IN61
paddle_width[3] => Add10.IN61
paddle_width[4] => Add8.IN60
paddle_width[4] => Add10.IN60
paddle_width[5] => Add8.IN59
paddle_width[5] => Add10.IN59
paddle_width[6] => Add8.IN58
paddle_width[6] => Add10.IN58
paddle_width[7] => Add8.IN57
paddle_width[7] => Add10.IN57
paddle_width[8] => Add8.IN56
paddle_width[8] => Add10.IN56
paddle_width[9] => Add8.IN55
paddle_width[9] => Add10.IN55
paddle_width[10] => Add8.IN54
paddle_width[10] => Add10.IN54
paddle_width[11] => Add8.IN53
paddle_width[11] => Add10.IN53
paddle_width[12] => Add8.IN52
paddle_width[12] => Add10.IN52
paddle_width[13] => Add8.IN51
paddle_width[13] => Add10.IN51
paddle_width[14] => Add8.IN50
paddle_width[14] => Add10.IN50
paddle_width[15] => Add8.IN49
paddle_width[15] => Add10.IN49
paddle_width[16] => Add8.IN48
paddle_width[16] => Add10.IN48
paddle_width[17] => Add8.IN47
paddle_width[17] => Add10.IN47
paddle_width[18] => Add8.IN46
paddle_width[18] => Add10.IN46
paddle_width[19] => Add8.IN45
paddle_width[19] => Add10.IN45
paddle_width[20] => Add8.IN44
paddle_width[20] => Add10.IN44
paddle_width[21] => Add8.IN43
paddle_width[21] => Add10.IN43
paddle_width[22] => Add8.IN42
paddle_width[22] => Add10.IN42
paddle_width[23] => Add8.IN41
paddle_width[23] => Add10.IN41
paddle_width[24] => Add8.IN40
paddle_width[24] => Add10.IN40
paddle_width[25] => Add8.IN39
paddle_width[25] => Add10.IN39
paddle_width[26] => Add8.IN38
paddle_width[26] => Add10.IN38
paddle_width[27] => Add8.IN37
paddle_width[27] => Add10.IN37
paddle_width[28] => Add8.IN36
paddle_width[28] => Add10.IN36
paddle_width[29] => Add8.IN35
paddle_width[29] => Add10.IN35
paddle_width[30] => Add8.IN34
paddle_width[30] => Add10.IN34
paddle_width[31] => Add8.IN33
paddle_width[31] => Add10.IN33
paddle_height[0] => Add9.IN64
paddle_height[0] => Add11.IN64
paddle_height[1] => Add9.IN63
paddle_height[1] => Add11.IN63
paddle_height[2] => Add9.IN62
paddle_height[2] => Add11.IN62
paddle_height[3] => Add9.IN61
paddle_height[3] => Add11.IN61
paddle_height[4] => Add9.IN60
paddle_height[4] => Add11.IN60
paddle_height[5] => Add9.IN59
paddle_height[5] => Add11.IN59
paddle_height[6] => Add9.IN58
paddle_height[6] => Add11.IN58
paddle_height[7] => Add9.IN57
paddle_height[7] => Add11.IN57
paddle_height[8] => Add9.IN56
paddle_height[8] => Add11.IN56
paddle_height[9] => Add9.IN55
paddle_height[9] => Add11.IN55
paddle_height[10] => Add9.IN54
paddle_height[10] => Add11.IN54
paddle_height[11] => Add9.IN53
paddle_height[11] => Add11.IN53
paddle_height[12] => Add9.IN52
paddle_height[12] => Add11.IN52
paddle_height[13] => Add9.IN51
paddle_height[13] => Add11.IN51
paddle_height[14] => Add9.IN50
paddle_height[14] => Add11.IN50
paddle_height[15] => Add9.IN49
paddle_height[15] => Add11.IN49
paddle_height[16] => Add9.IN48
paddle_height[16] => Add11.IN48
paddle_height[17] => Add9.IN47
paddle_height[17] => Add11.IN47
paddle_height[18] => Add9.IN46
paddle_height[18] => Add11.IN46
paddle_height[19] => Add9.IN45
paddle_height[19] => Add11.IN45
paddle_height[20] => Add9.IN44
paddle_height[20] => Add11.IN44
paddle_height[21] => Add9.IN43
paddle_height[21] => Add11.IN43
paddle_height[22] => Add9.IN42
paddle_height[22] => Add11.IN42
paddle_height[23] => Add9.IN41
paddle_height[23] => Add11.IN41
paddle_height[24] => Add9.IN40
paddle_height[24] => Add11.IN40
paddle_height[25] => Add9.IN39
paddle_height[25] => Add11.IN39
paddle_height[26] => Add9.IN38
paddle_height[26] => Add11.IN38
paddle_height[27] => Add9.IN37
paddle_height[27] => Add11.IN37
paddle_height[28] => Add9.IN36
paddle_height[28] => Add11.IN36
paddle_height[29] => Add9.IN35
paddle_height[29] => Add11.IN35
paddle_height[30] => Add9.IN34
paddle_height[30] => Add11.IN34
paddle_height[31] => Add9.IN33
paddle_height[31] => Add11.IN33
volly_num[0] => ~NO_FANOUT~
volly_num[1] => ~NO_FANOUT~
volly_num[2] => ~NO_FANOUT~
volly_num[3] => ~NO_FANOUT~
volly_num[4] => ~NO_FANOUT~
volly_num[5] => ~NO_FANOUT~
volly_num[6] => ~NO_FANOUT~
volly_num[7] => ~NO_FANOUT~
volly_num[8] => ~NO_FANOUT~
volly_num[9] => ~NO_FANOUT~
volly_num[10] => ~NO_FANOUT~
volly_num[11] => ~NO_FANOUT~
volly_num[12] => ~NO_FANOUT~
volly_num[13] => ~NO_FANOUT~
volly_num[14] => ~NO_FANOUT~
volly_num[15] => ~NO_FANOUT~
volly_num[16] => ~NO_FANOUT~
volly_num[17] => ~NO_FANOUT~
volly_num[18] => ~NO_FANOUT~
volly_num[19] => ~NO_FANOUT~
volly_num[20] => ~NO_FANOUT~
volly_num[21] => ~NO_FANOUT~
volly_num[22] => ~NO_FANOUT~
volly_num[23] => ~NO_FANOUT~
volly_num[24] => ~NO_FANOUT~
volly_num[25] => ~NO_FANOUT~
volly_num[26] => ~NO_FANOUT~
volly_num[27] => ~NO_FANOUT~
volly_num[28] => ~NO_FANOUT~
volly_num[29] => ~NO_FANOUT~
volly_num[30] => ~NO_FANOUT~
volly_num[31] => ~NO_FANOUT~
player_L_score[0] => ~NO_FANOUT~
player_L_score[1] => ~NO_FANOUT~
player_L_score[2] => ~NO_FANOUT~
player_L_score[3] => ~NO_FANOUT~
player_L_score[4] => ~NO_FANOUT~
player_L_score[5] => ~NO_FANOUT~
player_L_score[6] => ~NO_FANOUT~
player_L_score[7] => ~NO_FANOUT~
player_L_score[8] => ~NO_FANOUT~
player_L_score[9] => ~NO_FANOUT~
player_L_score[10] => ~NO_FANOUT~
player_L_score[11] => ~NO_FANOUT~
player_L_score[12] => ~NO_FANOUT~
player_L_score[13] => ~NO_FANOUT~
player_L_score[14] => ~NO_FANOUT~
player_L_score[15] => ~NO_FANOUT~
player_L_score[16] => ~NO_FANOUT~
player_L_score[17] => ~NO_FANOUT~
player_L_score[18] => ~NO_FANOUT~
player_L_score[19] => ~NO_FANOUT~
player_L_score[20] => ~NO_FANOUT~
player_L_score[21] => ~NO_FANOUT~
player_L_score[22] => ~NO_FANOUT~
player_L_score[23] => ~NO_FANOUT~
player_L_score[24] => ~NO_FANOUT~
player_L_score[25] => ~NO_FANOUT~
player_L_score[26] => ~NO_FANOUT~
player_L_score[27] => ~NO_FANOUT~
player_L_score[28] => ~NO_FANOUT~
player_L_score[29] => ~NO_FANOUT~
player_L_score[30] => ~NO_FANOUT~
player_L_score[31] => ~NO_FANOUT~
player_R_score[0] => ~NO_FANOUT~
player_R_score[1] => ~NO_FANOUT~
player_R_score[2] => ~NO_FANOUT~
player_R_score[3] => ~NO_FANOUT~
player_R_score[4] => ~NO_FANOUT~
player_R_score[5] => ~NO_FANOUT~
player_R_score[6] => ~NO_FANOUT~
player_R_score[7] => ~NO_FANOUT~
player_R_score[8] => ~NO_FANOUT~
player_R_score[9] => ~NO_FANOUT~
player_R_score[10] => ~NO_FANOUT~
player_R_score[11] => ~NO_FANOUT~
player_R_score[12] => ~NO_FANOUT~
player_R_score[13] => ~NO_FANOUT~
player_R_score[14] => ~NO_FANOUT~
player_R_score[15] => ~NO_FANOUT~
player_R_score[16] => ~NO_FANOUT~
player_R_score[17] => ~NO_FANOUT~
player_R_score[18] => ~NO_FANOUT~
player_R_score[19] => ~NO_FANOUT~
player_R_score[20] => ~NO_FANOUT~
player_R_score[21] => ~NO_FANOUT~
player_R_score[22] => ~NO_FANOUT~
player_R_score[23] => ~NO_FANOUT~
player_R_score[24] => ~NO_FANOUT~
player_R_score[25] => ~NO_FANOUT~
player_R_score[26] => ~NO_FANOUT~
player_R_score[27] => ~NO_FANOUT~
player_R_score[28] => ~NO_FANOUT~
player_R_score[29] => ~NO_FANOUT~
player_R_score[30] => ~NO_FANOUT~
player_R_score[31] => ~NO_FANOUT~


|PE2_gtbuckner42|bcd_7segment:U4
BCDin[0] => Mux0.IN19
BCDin[0] => Mux1.IN19
BCDin[0] => Mux2.IN19
BCDin[0] => Mux3.IN19
BCDin[0] => Mux4.IN19
BCDin[0] => Mux5.IN19
BCDin[0] => Mux6.IN19
BCDin[1] => Mux0.IN18
BCDin[1] => Mux1.IN18
BCDin[1] => Mux2.IN18
BCDin[1] => Mux3.IN18
BCDin[1] => Mux4.IN18
BCDin[1] => Mux5.IN18
BCDin[1] => Mux6.IN18
BCDin[2] => Mux0.IN17
BCDin[2] => Mux1.IN17
BCDin[2] => Mux2.IN17
BCDin[2] => Mux3.IN17
BCDin[2] => Mux4.IN17
BCDin[2] => Mux5.IN17
BCDin[2] => Mux6.IN17
BCDin[3] => Mux0.IN16
BCDin[3] => Mux1.IN16
BCDin[3] => Mux2.IN16
BCDin[3] => Mux3.IN16
BCDin[3] => Mux4.IN16
BCDin[3] => Mux5.IN16
BCDin[3] => Mux6.IN16
Seven_Segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|bcd_7segment:U5
BCDin[0] => Mux0.IN19
BCDin[0] => Mux1.IN19
BCDin[0] => Mux2.IN19
BCDin[0] => Mux3.IN19
BCDin[0] => Mux4.IN19
BCDin[0] => Mux5.IN19
BCDin[0] => Mux6.IN19
BCDin[1] => Mux0.IN18
BCDin[1] => Mux1.IN18
BCDin[1] => Mux2.IN18
BCDin[1] => Mux3.IN18
BCDin[1] => Mux4.IN18
BCDin[1] => Mux5.IN18
BCDin[1] => Mux6.IN18
BCDin[2] => Mux0.IN17
BCDin[2] => Mux1.IN17
BCDin[2] => Mux2.IN17
BCDin[2] => Mux3.IN17
BCDin[2] => Mux4.IN17
BCDin[2] => Mux5.IN17
BCDin[2] => Mux6.IN17
BCDin[3] => Mux0.IN16
BCDin[3] => Mux1.IN16
BCDin[3] => Mux2.IN16
BCDin[3] => Mux3.IN16
BCDin[3] => Mux4.IN16
BCDin[3] => Mux5.IN16
BCDin[3] => Mux6.IN16
Seven_Segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|bcd_7segment:midSeg1
BCDin[0] => Mux0.IN19
BCDin[0] => Mux1.IN19
BCDin[0] => Mux2.IN19
BCDin[0] => Mux3.IN19
BCDin[0] => Mux4.IN19
BCDin[0] => Mux5.IN19
BCDin[0] => Mux6.IN19
BCDin[1] => Mux0.IN18
BCDin[1] => Mux1.IN18
BCDin[1] => Mux2.IN18
BCDin[1] => Mux3.IN18
BCDin[1] => Mux4.IN18
BCDin[1] => Mux5.IN18
BCDin[1] => Mux6.IN18
BCDin[2] => Mux0.IN17
BCDin[2] => Mux1.IN17
BCDin[2] => Mux2.IN17
BCDin[2] => Mux3.IN17
BCDin[2] => Mux4.IN17
BCDin[2] => Mux5.IN17
BCDin[2] => Mux6.IN17
BCDin[3] => Mux0.IN16
BCDin[3] => Mux1.IN16
BCDin[3] => Mux2.IN16
BCDin[3] => Mux3.IN16
BCDin[3] => Mux4.IN16
BCDin[3] => Mux5.IN16
BCDin[3] => Mux6.IN16
Seven_Segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|bcd_7segment:midSeg2
BCDin[0] => Mux0.IN19
BCDin[0] => Mux1.IN19
BCDin[0] => Mux2.IN19
BCDin[0] => Mux3.IN19
BCDin[0] => Mux4.IN19
BCDin[0] => Mux5.IN19
BCDin[0] => Mux6.IN19
BCDin[1] => Mux0.IN18
BCDin[1] => Mux1.IN18
BCDin[1] => Mux2.IN18
BCDin[1] => Mux3.IN18
BCDin[1] => Mux4.IN18
BCDin[1] => Mux5.IN18
BCDin[1] => Mux6.IN18
BCDin[2] => Mux0.IN17
BCDin[2] => Mux1.IN17
BCDin[2] => Mux2.IN17
BCDin[2] => Mux3.IN17
BCDin[2] => Mux4.IN17
BCDin[2] => Mux5.IN17
BCDin[2] => Mux6.IN17
BCDin[3] => Mux0.IN16
BCDin[3] => Mux1.IN16
BCDin[3] => Mux2.IN16
BCDin[3] => Mux3.IN16
BCDin[3] => Mux4.IN16
BCDin[3] => Mux5.IN16
BCDin[3] => Mux6.IN16
Seven_Segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|bcd_7segment:U6
BCDin[0] => Mux0.IN19
BCDin[0] => Mux1.IN19
BCDin[0] => Mux2.IN19
BCDin[0] => Mux3.IN19
BCDin[0] => Mux4.IN19
BCDin[0] => Mux5.IN19
BCDin[0] => Mux6.IN19
BCDin[1] => Mux0.IN18
BCDin[1] => Mux1.IN18
BCDin[1] => Mux2.IN18
BCDin[1] => Mux3.IN18
BCDin[1] => Mux4.IN18
BCDin[1] => Mux5.IN18
BCDin[1] => Mux6.IN18
BCDin[2] => Mux0.IN17
BCDin[2] => Mux1.IN17
BCDin[2] => Mux2.IN17
BCDin[2] => Mux3.IN17
BCDin[2] => Mux4.IN17
BCDin[2] => Mux5.IN17
BCDin[2] => Mux6.IN17
BCDin[3] => Mux0.IN16
BCDin[3] => Mux1.IN16
BCDin[3] => Mux2.IN16
BCDin[3] => Mux3.IN16
BCDin[3] => Mux4.IN16
BCDin[3] => Mux5.IN16
BCDin[3] => Mux6.IN16
Seven_Segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|bcd_7segment:U7
BCDin[0] => Mux0.IN19
BCDin[0] => Mux1.IN19
BCDin[0] => Mux2.IN19
BCDin[0] => Mux3.IN19
BCDin[0] => Mux4.IN19
BCDin[0] => Mux5.IN19
BCDin[0] => Mux6.IN19
BCDin[1] => Mux0.IN18
BCDin[1] => Mux1.IN18
BCDin[1] => Mux2.IN18
BCDin[1] => Mux3.IN18
BCDin[1] => Mux4.IN18
BCDin[1] => Mux5.IN18
BCDin[1] => Mux6.IN18
BCDin[2] => Mux0.IN17
BCDin[2] => Mux1.IN17
BCDin[2] => Mux2.IN17
BCDin[2] => Mux3.IN17
BCDin[2] => Mux4.IN17
BCDin[2] => Mux5.IN17
BCDin[2] => Mux6.IN17
BCDin[3] => Mux0.IN16
BCDin[3] => Mux1.IN16
BCDin[3] => Mux2.IN16
BCDin[3] => Mux3.IN16
BCDin[3] => Mux4.IN16
BCDin[3] => Mux5.IN16
BCDin[3] => Mux6.IN16
Seven_Segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Seven_Segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|dual_boot:dualboot
clk_clk => altera_dual_boot:dual_boot.clk
clk_clk => altera_reset_controller:rst_controller.clk
reset_reset_n => altera_reset_controller:rst_controller.reset_in0


|PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot
clk => clk.IN1
nreset => nreset.IN1
avmm_rcv_address[0] => avmm_rcv_address[0].IN1
avmm_rcv_address[1] => avmm_rcv_address[1].IN1
avmm_rcv_address[2] => avmm_rcv_address[2].IN1
avmm_rcv_writedata[0] => avmm_rcv_writedata[0].IN1
avmm_rcv_writedata[1] => avmm_rcv_writedata[1].IN1
avmm_rcv_writedata[2] => avmm_rcv_writedata[2].IN1
avmm_rcv_writedata[3] => avmm_rcv_writedata[3].IN1
avmm_rcv_writedata[4] => avmm_rcv_writedata[4].IN1
avmm_rcv_writedata[5] => avmm_rcv_writedata[5].IN1
avmm_rcv_writedata[6] => avmm_rcv_writedata[6].IN1
avmm_rcv_writedata[7] => avmm_rcv_writedata[7].IN1
avmm_rcv_writedata[8] => avmm_rcv_writedata[8].IN1
avmm_rcv_writedata[9] => avmm_rcv_writedata[9].IN1
avmm_rcv_writedata[10] => avmm_rcv_writedata[10].IN1
avmm_rcv_writedata[11] => avmm_rcv_writedata[11].IN1
avmm_rcv_writedata[12] => avmm_rcv_writedata[12].IN1
avmm_rcv_writedata[13] => avmm_rcv_writedata[13].IN1
avmm_rcv_writedata[14] => avmm_rcv_writedata[14].IN1
avmm_rcv_writedata[15] => avmm_rcv_writedata[15].IN1
avmm_rcv_writedata[16] => avmm_rcv_writedata[16].IN1
avmm_rcv_writedata[17] => avmm_rcv_writedata[17].IN1
avmm_rcv_writedata[18] => avmm_rcv_writedata[18].IN1
avmm_rcv_writedata[19] => avmm_rcv_writedata[19].IN1
avmm_rcv_writedata[20] => avmm_rcv_writedata[20].IN1
avmm_rcv_writedata[21] => avmm_rcv_writedata[21].IN1
avmm_rcv_writedata[22] => avmm_rcv_writedata[22].IN1
avmm_rcv_writedata[23] => avmm_rcv_writedata[23].IN1
avmm_rcv_writedata[24] => avmm_rcv_writedata[24].IN1
avmm_rcv_writedata[25] => avmm_rcv_writedata[25].IN1
avmm_rcv_writedata[26] => avmm_rcv_writedata[26].IN1
avmm_rcv_writedata[27] => avmm_rcv_writedata[27].IN1
avmm_rcv_writedata[28] => avmm_rcv_writedata[28].IN1
avmm_rcv_writedata[29] => avmm_rcv_writedata[29].IN1
avmm_rcv_writedata[30] => avmm_rcv_writedata[30].IN1
avmm_rcv_writedata[31] => avmm_rcv_writedata[31].IN1
avmm_rcv_write => avmm_rcv_write.IN1
avmm_rcv_read => avmm_rcv_read.IN1
avmm_rcv_readdata[0] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[1] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[2] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[3] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[4] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[5] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[6] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[7] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[8] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[9] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[10] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[11] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[12] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[13] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[14] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[15] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[16] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[17] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[18] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[19] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[20] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[21] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[22] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[23] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[24] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[25] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[26] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[27] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[28] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[29] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[30] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[31] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata


|PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp
clk => dual_boot_int_clk.DATAIN
nreset => nreset.IN1
avmm_rcv_address[0] => Equal0.IN2
avmm_rcv_address[0] => Equal1.IN2
avmm_rcv_address[0] => Equal2.IN2
avmm_rcv_address[0] => Equal3.IN0
avmm_rcv_address[0] => Equal4.IN1
avmm_rcv_address[0] => Equal5.IN2
avmm_rcv_address[0] => Equal6.IN1
avmm_rcv_address[0] => Equal7.IN2
avmm_rcv_address[0] => Equal8.IN2
avmm_rcv_address[1] => Equal0.IN1
avmm_rcv_address[1] => Equal1.IN1
avmm_rcv_address[1] => Equal2.IN0
avmm_rcv_address[1] => Equal3.IN2
avmm_rcv_address[1] => Equal4.IN0
avmm_rcv_address[1] => Equal5.IN1
avmm_rcv_address[1] => Equal6.IN2
avmm_rcv_address[1] => Equal7.IN1
avmm_rcv_address[1] => Equal8.IN1
avmm_rcv_address[2] => Equal0.IN0
avmm_rcv_address[2] => Equal1.IN0
avmm_rcv_address[2] => Equal2.IN1
avmm_rcv_address[2] => Equal3.IN1
avmm_rcv_address[2] => Equal4.IN2
avmm_rcv_address[2] => Equal5.IN0
avmm_rcv_address[2] => Equal6.IN0
avmm_rcv_address[2] => Equal7.IN0
avmm_rcv_address[2] => Equal8.IN0
avmm_rcv_writedata[0] => avmm_rcv_writedata[0].IN1
avmm_rcv_writedata[1] => avmm_rcv_writedata[1].IN1
avmm_rcv_writedata[2] => comb.DATAB
avmm_rcv_writedata[3] => comb.DATAB
avmm_rcv_writedata[4] => ~NO_FANOUT~
avmm_rcv_writedata[5] => ~NO_FANOUT~
avmm_rcv_writedata[6] => ~NO_FANOUT~
avmm_rcv_writedata[7] => ~NO_FANOUT~
avmm_rcv_writedata[8] => ~NO_FANOUT~
avmm_rcv_writedata[9] => ~NO_FANOUT~
avmm_rcv_writedata[10] => ~NO_FANOUT~
avmm_rcv_writedata[11] => ~NO_FANOUT~
avmm_rcv_writedata[12] => ~NO_FANOUT~
avmm_rcv_writedata[13] => ~NO_FANOUT~
avmm_rcv_writedata[14] => ~NO_FANOUT~
avmm_rcv_writedata[15] => ~NO_FANOUT~
avmm_rcv_writedata[16] => ~NO_FANOUT~
avmm_rcv_writedata[17] => ~NO_FANOUT~
avmm_rcv_writedata[18] => ~NO_FANOUT~
avmm_rcv_writedata[19] => ~NO_FANOUT~
avmm_rcv_writedata[20] => ~NO_FANOUT~
avmm_rcv_writedata[21] => ~NO_FANOUT~
avmm_rcv_writedata[22] => ~NO_FANOUT~
avmm_rcv_writedata[23] => ~NO_FANOUT~
avmm_rcv_writedata[24] => ~NO_FANOUT~
avmm_rcv_writedata[25] => ~NO_FANOUT~
avmm_rcv_writedata[26] => ~NO_FANOUT~
avmm_rcv_writedata[27] => ~NO_FANOUT~
avmm_rcv_writedata[28] => ~NO_FANOUT~
avmm_rcv_writedata[29] => ~NO_FANOUT~
avmm_rcv_writedata[30] => ~NO_FANOUT~
avmm_rcv_writedata[31] => ~NO_FANOUT~
avmm_rcv_write => comb.IN1
avmm_rcv_write => comb.IN1
avmm_rcv_write => comb.IN1
avmm_rcv_write => comb.IN1
avmm_rcv_read => always0.IN1
avmm_rcv_read => always0.IN1
avmm_rcv_readdata[0] <= avmm_rcv_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[1] <= avmm_rcv_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[2] <= avmm_rcv_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[3] <= avmm_rcv_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[4] <= avmm_rcv_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[5] <= avmm_rcv_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[6] <= avmm_rcv_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[7] <= avmm_rcv_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[8] <= avmm_rcv_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[9] <= avmm_rcv_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[10] <= avmm_rcv_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[11] <= avmm_rcv_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[12] <= avmm_rcv_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[13] <= avmm_rcv_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[14] <= avmm_rcv_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[15] <= avmm_rcv_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[16] <= avmm_rcv_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[17] <= avmm_rcv_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[18] <= avmm_rcv_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[19] <= avmm_rcv_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[20] <= avmm_rcv_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[21] <= avmm_rcv_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[22] <= avmm_rcv_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[23] <= avmm_rcv_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[24] <= avmm_rcv_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[25] <= avmm_rcv_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[26] <= avmm_rcv_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[27] <= avmm_rcv_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[28] <= avmm_rcv_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[29] <= avmm_rcv_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[30] <= avmm_rcv_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[31] <= avmm_rcv_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot
clk => clk.IN3
nreset => rd_boot_sel~reg0.ACLR
nreset => rd_boot_sel_overwrite~reg0.ACLR
nreset => app_msm_cs2[0]~reg0.ACLR
nreset => app_msm_cs2[1]~reg0.ACLR
nreset => app_msm_cs2[2]~reg0.ACLR
nreset => app_msm_cs2[3]~reg0.ACLR
nreset => app_reconfig_source2[0]~reg0.ACLR
nreset => app_reconfig_source2[1]~reg0.ACLR
nreset => app_reconfig_source2[2]~reg0.ACLR
nreset => app_reconfig_source2[3]~reg0.ACLR
nreset => app_msm_cs1[0]~reg0.ACLR
nreset => app_msm_cs1[1]~reg0.ACLR
nreset => app_msm_cs1[2]~reg0.ACLR
nreset => app_msm_cs1[3]~reg0.ACLR
nreset => app_reconfig_source1[0]~reg0.ACLR
nreset => app_reconfig_source1[1]~reg0.ACLR
nreset => app_reconfig_source1[2]~reg0.ACLR
nreset => app_reconfig_source1[3]~reg0.ACLR
nreset => watchdog_timer[0]~reg0.ACLR
nreset => watchdog_timer[1]~reg0.ACLR
nreset => watchdog_timer[2]~reg0.ACLR
nreset => watchdog_timer[3]~reg0.ACLR
nreset => watchdog_timer[4]~reg0.ACLR
nreset => watchdog_timer[5]~reg0.ACLR
nreset => watchdog_timer[6]~reg0.ACLR
nreset => watchdog_timer[7]~reg0.ACLR
nreset => watchdog_timer[8]~reg0.ACLR
nreset => watchdog_timer[9]~reg0.ACLR
nreset => watchdog_timer[10]~reg0.ACLR
nreset => watchdog_timer[11]~reg0.ACLR
nreset => watchdog_en~reg0.ACLR
nreset => msm_cs[0]~reg0.ACLR
nreset => msm_cs[1]~reg0.ACLR
nreset => msm_cs[2]~reg0.ACLR
nreset => msm_cs[3]~reg0.ACLR
nreset => busy~reg0.ACLR
nreset => reconfig_counter[0].ACLR
nreset => reconfig_counter[1].ACLR
nreset => reconfig_counter[2].ACLR
nreset => reconfig_counter[3].ACLR
nreset => reconfig_counter[4].ACLR
nreset => rst_timer_counter[0].ACLR
nreset => rst_timer_counter[1].ACLR
nreset => rst_timer_counter[2].ACLR
nreset => rst_timer_counter[3].ACLR
nreset => rst_timer_counter[4].ACLR
nreset => operations_reg[0].ACLR
nreset => operations_reg[1].ACLR
nreset => operations_reg[2].ACLR
nreset => operations_reg[3].ACLR
nreset => operations_reg[4].ACLR
nreset => boot_sel_overwrite_reg.ACLR
nreset => boot_sel_reg.ACLR
nreset => write_reg_data[0].ACLR
nreset => write_reg_data[1].ACLR
nreset => write_reg_data[2].ACLR
nreset => write_reg_data[3].ACLR
nreset => write_reg_data[4].ACLR
nreset => write_reg_data[5].ACLR
nreset => write_reg_data[6].ACLR
nreset => write_reg_data[7].ACLR
nreset => write_reg_data[8].ACLR
nreset => write_reg_data[9].ACLR
nreset => write_reg_data[10].ACLR
nreset => write_reg_data[11].ACLR
nreset => write_reg_data[12].ACLR
nreset => write_reg_data[13].ACLR
nreset => write_reg_data[14].ACLR
nreset => write_reg_data[15].ACLR
nreset => write_reg_data[16].ACLR
nreset => write_reg_data[17].ACLR
nreset => write_reg_data[18].ACLR
nreset => write_reg_data[19].ACLR
nreset => write_reg_data[20].ACLR
nreset => write_reg_data[21].ACLR
nreset => write_reg_data[22].ACLR
nreset => write_reg_data[23].ACLR
nreset => write_reg_data[24].ACLR
nreset => write_reg_data[25].ACLR
nreset => write_reg_data[26].ACLR
nreset => write_reg_data[27].ACLR
nreset => write_reg_data[28].ACLR
nreset => write_reg_data[29].ACLR
nreset => write_reg_data[30].ACLR
nreset => write_reg_data[31].ACLR
nreset => write_reg_data[32].ACLR
nreset => write_reg_data[33].ACLR
nreset => write_reg_data[34].ACLR
nreset => write_reg_data[35].ACLR
nreset => write_reg_data[36].ACLR
nreset => write_reg_data[37].ACLR
nreset => write_reg_data[38].ACLR
nreset => write_reg_data[39].ACLR
nreset => write_reg_data[40].ACLR
nreset => next_state.STATE_SAME.OUTPUTSELECT
nreset => next_state.STATE_INIT.OUTPUTSELECT
nreset => next_state.STATE_READ_SETUP.OUTPUTSELECT
nreset => next_state.STATE_READ_WRITE.OUTPUTSELECT
nreset => next_state.STATE_READ_DUMMY.OUTPUTSELECT
nreset => next_state.STATE_READ_CAPTURE.OUTPUTSELECT
nreset => next_state.STATE_READ.OUTPUTSELECT
nreset => next_state.STATE_READ_EXTRA.OUTPUTSELECT
nreset => next_state.STATE_READ_UPDATE.OUTPUTSELECT
nreset => next_state.STATE_WRITE_SETUP.OUTPUTSELECT
nreset => next_state.STATE_WRITE.OUTPUTSELECT
nreset => next_state.STATE_WRITE_UPDATE.OUTPUTSELECT
nreset => next_state.STATE_CLR.OUTPUTSELECT
nreset => next_state.STATE_CLR_RD_WD.OUTPUTSELECT
nreset => next_state.STATE_CLR_RD_APP1.OUTPUTSELECT
nreset => next_state.STATE_CLR_RD_APP2.OUTPUTSELECT
nreset => next_state.STATE_CLR_RD_INREG.OUTPUTSELECT
nreset => next_state.STATE_CLR_WR_INREG.OUTPUTSELECT
nreset => next_state.STATE_CLR_END.OUTPUTSELECT
nreset => next_state.STATE_CLR_BUSY.OUTPUTSELECT
nreset => ru_clk.ACLR
nreset => current_state~4.DATAIN
rconfig => reconfig_counter.OUTPUTSELECT
rconfig => reconfig_counter.OUTPUTSELECT
rconfig => reconfig_counter.OUTPUTSELECT
rconfig => reconfig_counter.OUTPUTSELECT
rconfig => reconfig_counter.OUTPUTSELECT
rst_timer => rst_timer_counter.OUTPUTSELECT
rst_timer => rst_timer_counter.OUTPUTSELECT
rst_timer => rst_timer_counter.OUTPUTSELECT
rst_timer => rst_timer_counter.OUTPUTSELECT
rst_timer => rst_timer_counter.OUTPUTSELECT
read_watchdog => operations_reg.DATAA
read_watchdog => Equal2.IN4
msm_cs[0] <= msm_cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msm_cs[1] <= msm_cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msm_cs[2] <= msm_cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msm_cs[3] <= msm_cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_en <= watchdog_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[0] <= watchdog_timer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[1] <= watchdog_timer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[2] <= watchdog_timer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[3] <= watchdog_timer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[4] <= watchdog_timer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[5] <= watchdog_timer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[6] <= watchdog_timer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[7] <= watchdog_timer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[8] <= watchdog_timer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[9] <= watchdog_timer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[10] <= watchdog_timer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[11] <= watchdog_timer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_app_reconfig1 => operations_reg.DATAA
read_app_reconfig1 => Equal2.IN3
app_reconfig_source1[0] <= app_reconfig_source1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_reconfig_source1[1] <= app_reconfig_source1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_reconfig_source1[2] <= app_reconfig_source1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_reconfig_source1[3] <= app_reconfig_source1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs1[0] <= app_msm_cs1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs1[1] <= app_msm_cs1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs1[2] <= app_msm_cs1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs1[3] <= app_msm_cs1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_app_reconfig2 => operations_reg.DATAA
read_app_reconfig2 => Equal2.IN2
app_reconfig_source2[0] <= app_reconfig_source2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_reconfig_source2[1] <= app_reconfig_source2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_reconfig_source2[2] <= app_reconfig_source2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_reconfig_source2[3] <= app_reconfig_source2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs2[0] <= app_msm_cs2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs2[1] <= app_msm_cs2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs2[2] <= app_msm_cs2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs2[3] <= app_msm_cs2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_inreg => operations_reg.DATAA
read_inreg => Equal2.IN1
rd_boot_sel_overwrite <= rd_boot_sel_overwrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_boot_sel <= rd_boot_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_inreg => operations_reg.DATAA
write_inreg => always5.IN1
write_inreg => Equal2.IN0
boot_sel => boot_sel_reg.DATAIN
boot_sel_overwrite => boot_sel_overwrite_reg.DATAIN
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dffs[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dffs[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dffs[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dffs[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dffs[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dffs[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dffs[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dffs[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dffs[40].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q[40].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter
clock => cntr_d7i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_d7i:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_d7i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_d7i:auto_generated.q[0]
q[1] <= cntr_d7i:auto_generated.q[1]
q[2] <= cntr_d7i:auto_generated.q[2]
q[3] <= cntr_d7i:auto_generated.q[3]
q[4] <= cntr_d7i:auto_generated.q[4]
q[5] <= cntr_d7i:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PE2_gtbuckner42|dual_boot:dualboot|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|PE2_gtbuckner42|dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|PE2_gtbuckner42|dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


