.arm
ldr r2, [#L_0]         /// 04 20 1f e5
L_0: .i32 0x12345678   /// 78 56 34 12
ldr r2, =0x12345678    /// 04 20 1f e5
.pool                  /// 78 56 34 12

// verify nothing is written
.pool

ldrmi r8, [#L_1]        /// 0c 80 9f 45
.i32fill 2              /// 00 00 00 00 00 00 00 00
.i32fill 2              /// 00 00 00 00 00 00 00 00
L_1: .i32 0x12345678    /// 78 56 34 12
ldr.mi r8, =0x12345678  /// 0c 80 9f 45
.i32fill 2              /// 00 00 00 00 00 00 00 00
.i32fill 2              /// 00 00 00 00 00 00 00 00
.pool                   /// 78 56 34 12
