
TPFinal2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004194  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08004364  08004364  00005364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004438  08004438  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004438  08004438  00005438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004440  08004440  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004440  08004440  00005440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004444  08004444  00005444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004448  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  2000005c  080044a4  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  080044a4  000062f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ba25  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f62  00000000  00000000  00011ab1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  00013a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000084a  00000000  00000000  000144d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000222da  00000000  00000000  00014d1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fd5a  00000000  00000000  00036ff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb122  00000000  00000000  00046d4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00111e70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003008  00000000  00000000  00111eb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00114ebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800434c 	.word	0x0800434c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	0800434c 	.word	0x0800434c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e0:	f000 fe6c 	bl	80012bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e4:	f000 f810 	bl	8000608 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_USART2_UART_Init();
 80005e8:	f000 f87a 	bl	80006e0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  I2CInit();
 80005ec:	f000 fdd4 	bl	8001198 <I2CInit>
  buttonsInit();
 80005f0:	f000 fd5c 	bl	80010ac <buttonsInit>
  appInit();
 80005f4:	f000 fad2 	bl	8000b9c <appInit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  appUpdate();
 80005f8:	f000 fafe 	bl	8000bf8 <appUpdate>
	  I2CDelay(100);
 80005fc:	2064      	movs	r0, #100	@ 0x64
 80005fe:	f000 fe1b 	bl	8001238 <I2CDelay>
	  appUpdate();
 8000602:	bf00      	nop
 8000604:	e7f8      	b.n	80005f8 <main+0x1c>
	...

08000608 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b094      	sub	sp, #80	@ 0x50
 800060c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060e:	f107 031c 	add.w	r3, r7, #28
 8000612:	2234      	movs	r2, #52	@ 0x34
 8000614:	2100      	movs	r1, #0
 8000616:	4618      	mov	r0, r3
 8000618:	f003 fa1a 	bl	8003a50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800061c:	f107 0308 	add.w	r3, r7, #8
 8000620:	2200      	movs	r2, #0
 8000622:	601a      	str	r2, [r3, #0]
 8000624:	605a      	str	r2, [r3, #4]
 8000626:	609a      	str	r2, [r3, #8]
 8000628:	60da      	str	r2, [r3, #12]
 800062a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800062c:	2300      	movs	r3, #0
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	4b29      	ldr	r3, [pc, #164]	@ (80006d8 <SystemClock_Config+0xd0>)
 8000632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000634:	4a28      	ldr	r2, [pc, #160]	@ (80006d8 <SystemClock_Config+0xd0>)
 8000636:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800063a:	6413      	str	r3, [r2, #64]	@ 0x40
 800063c:	4b26      	ldr	r3, [pc, #152]	@ (80006d8 <SystemClock_Config+0xd0>)
 800063e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000640:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000644:	607b      	str	r3, [r7, #4]
 8000646:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000648:	2300      	movs	r3, #0
 800064a:	603b      	str	r3, [r7, #0]
 800064c:	4b23      	ldr	r3, [pc, #140]	@ (80006dc <SystemClock_Config+0xd4>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000654:	4a21      	ldr	r2, [pc, #132]	@ (80006dc <SystemClock_Config+0xd4>)
 8000656:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800065a:	6013      	str	r3, [r2, #0]
 800065c:	4b1f      	ldr	r3, [pc, #124]	@ (80006dc <SystemClock_Config+0xd4>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000664:	603b      	str	r3, [r7, #0]
 8000666:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000668:	2302      	movs	r3, #2
 800066a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800066c:	2301      	movs	r3, #1
 800066e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000670:	2310      	movs	r3, #16
 8000672:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000674:	2302      	movs	r3, #2
 8000676:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000678:	2300      	movs	r3, #0
 800067a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800067c:	2308      	movs	r3, #8
 800067e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000680:	2348      	movs	r3, #72	@ 0x48
 8000682:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000684:	2302      	movs	r3, #2
 8000686:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000688:	2302      	movs	r3, #2
 800068a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800068c:	2302      	movs	r3, #2
 800068e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000690:	f107 031c 	add.w	r3, r7, #28
 8000694:	4618      	mov	r0, r3
 8000696:	f002 fc57 	bl	8002f48 <HAL_RCC_OscConfig>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80006a0:	f000 f848 	bl	8000734 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a4:	230f      	movs	r3, #15
 80006a6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a8:	2302      	movs	r3, #2
 80006aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ac:	2300      	movs	r3, #0
 80006ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b6:	2300      	movs	r3, #0
 80006b8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006ba:	f107 0308 	add.w	r3, r7, #8
 80006be:	2102      	movs	r1, #2
 80006c0:	4618      	mov	r0, r3
 80006c2:	f002 f97d 	bl	80029c0 <HAL_RCC_ClockConfig>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80006cc:	f000 f832 	bl	8000734 <Error_Handler>
  }
}
 80006d0:	bf00      	nop
 80006d2:	3750      	adds	r7, #80	@ 0x50
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	40023800 	.word	0x40023800
 80006dc:	40007000 	.word	0x40007000

080006e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006e4:	4b11      	ldr	r3, [pc, #68]	@ (800072c <MX_USART2_UART_Init+0x4c>)
 80006e6:	4a12      	ldr	r2, [pc, #72]	@ (8000730 <MX_USART2_UART_Init+0x50>)
 80006e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ea:	4b10      	ldr	r3, [pc, #64]	@ (800072c <MX_USART2_UART_Init+0x4c>)
 80006ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006f2:	4b0e      	ldr	r3, [pc, #56]	@ (800072c <MX_USART2_UART_Init+0x4c>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006f8:	4b0c      	ldr	r3, [pc, #48]	@ (800072c <MX_USART2_UART_Init+0x4c>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006fe:	4b0b      	ldr	r3, [pc, #44]	@ (800072c <MX_USART2_UART_Init+0x4c>)
 8000700:	2200      	movs	r2, #0
 8000702:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000704:	4b09      	ldr	r3, [pc, #36]	@ (800072c <MX_USART2_UART_Init+0x4c>)
 8000706:	220c      	movs	r2, #12
 8000708:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800070a:	4b08      	ldr	r3, [pc, #32]	@ (800072c <MX_USART2_UART_Init+0x4c>)
 800070c:	2200      	movs	r2, #0
 800070e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000710:	4b06      	ldr	r3, [pc, #24]	@ (800072c <MX_USART2_UART_Init+0x4c>)
 8000712:	2200      	movs	r2, #0
 8000714:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000716:	4805      	ldr	r0, [pc, #20]	@ (800072c <MX_USART2_UART_Init+0x4c>)
 8000718:	f002 feb4 	bl	8003484 <HAL_UART_Init>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000722:	f000 f807 	bl	8000734 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000726:	bf00      	nop
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	20000078 	.word	0x20000078
 8000730:	40004400 	.word	0x40004400

08000734 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000738:	b672      	cpsid	i
}
 800073a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1){
 800073c:	bf00      	nop
 800073e:	e7fd      	b.n	800073c <Error_Handler+0x8>

08000740 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000746:	2300      	movs	r3, #0
 8000748:	607b      	str	r3, [r7, #4]
 800074a:	4b10      	ldr	r3, [pc, #64]	@ (800078c <HAL_MspInit+0x4c>)
 800074c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800074e:	4a0f      	ldr	r2, [pc, #60]	@ (800078c <HAL_MspInit+0x4c>)
 8000750:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000754:	6453      	str	r3, [r2, #68]	@ 0x44
 8000756:	4b0d      	ldr	r3, [pc, #52]	@ (800078c <HAL_MspInit+0x4c>)
 8000758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800075a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800075e:	607b      	str	r3, [r7, #4]
 8000760:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	603b      	str	r3, [r7, #0]
 8000766:	4b09      	ldr	r3, [pc, #36]	@ (800078c <HAL_MspInit+0x4c>)
 8000768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800076a:	4a08      	ldr	r2, [pc, #32]	@ (800078c <HAL_MspInit+0x4c>)
 800076c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000770:	6413      	str	r3, [r2, #64]	@ 0x40
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <HAL_MspInit+0x4c>)
 8000774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000776:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800077a:	603b      	str	r3, [r7, #0]
 800077c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800077e:	bf00      	nop
 8000780:	370c      	adds	r7, #12
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	40023800 	.word	0x40023800

08000790 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b08a      	sub	sp, #40	@ 0x28
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000798:	f107 0314 	add.w	r3, r7, #20
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
 80007a0:	605a      	str	r2, [r3, #4]
 80007a2:	609a      	str	r2, [r3, #8]
 80007a4:	60da      	str	r2, [r3, #12]
 80007a6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a19      	ldr	r2, [pc, #100]	@ (8000814 <HAL_I2C_MspInit+0x84>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d12c      	bne.n	800080c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	613b      	str	r3, [r7, #16]
 80007b6:	4b18      	ldr	r3, [pc, #96]	@ (8000818 <HAL_I2C_MspInit+0x88>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	4a17      	ldr	r2, [pc, #92]	@ (8000818 <HAL_I2C_MspInit+0x88>)
 80007bc:	f043 0302 	orr.w	r3, r3, #2
 80007c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c2:	4b15      	ldr	r3, [pc, #84]	@ (8000818 <HAL_I2C_MspInit+0x88>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	f003 0302 	and.w	r3, r3, #2
 80007ca:	613b      	str	r3, [r7, #16]
 80007cc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80007ce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80007d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007d4:	2312      	movs	r3, #18
 80007d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007d8:	2301      	movs	r3, #1
 80007da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007dc:	2303      	movs	r3, #3
 80007de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007e0:	2304      	movs	r3, #4
 80007e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e4:	f107 0314 	add.w	r3, r7, #20
 80007e8:	4619      	mov	r1, r3
 80007ea:	480c      	ldr	r0, [pc, #48]	@ (800081c <HAL_I2C_MspInit+0x8c>)
 80007ec:	f000 ff0e 	bl	800160c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007f0:	2300      	movs	r3, #0
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	4b08      	ldr	r3, [pc, #32]	@ (8000818 <HAL_I2C_MspInit+0x88>)
 80007f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f8:	4a07      	ldr	r2, [pc, #28]	@ (8000818 <HAL_I2C_MspInit+0x88>)
 80007fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000800:	4b05      	ldr	r3, [pc, #20]	@ (8000818 <HAL_I2C_MspInit+0x88>)
 8000802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000804:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000808:	60fb      	str	r3, [r7, #12]
 800080a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800080c:	bf00      	nop
 800080e:	3728      	adds	r7, #40	@ 0x28
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	40005400 	.word	0x40005400
 8000818:	40023800 	.word	0x40023800
 800081c:	40020400 	.word	0x40020400

08000820 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b08a      	sub	sp, #40	@ 0x28
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000828:	f107 0314 	add.w	r3, r7, #20
 800082c:	2200      	movs	r2, #0
 800082e:	601a      	str	r2, [r3, #0]
 8000830:	605a      	str	r2, [r3, #4]
 8000832:	609a      	str	r2, [r3, #8]
 8000834:	60da      	str	r2, [r3, #12]
 8000836:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a19      	ldr	r2, [pc, #100]	@ (80008a4 <HAL_UART_MspInit+0x84>)
 800083e:	4293      	cmp	r3, r2
 8000840:	d12b      	bne.n	800089a <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	613b      	str	r3, [r7, #16]
 8000846:	4b18      	ldr	r3, [pc, #96]	@ (80008a8 <HAL_UART_MspInit+0x88>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084a:	4a17      	ldr	r2, [pc, #92]	@ (80008a8 <HAL_UART_MspInit+0x88>)
 800084c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000850:	6413      	str	r3, [r2, #64]	@ 0x40
 8000852:	4b15      	ldr	r3, [pc, #84]	@ (80008a8 <HAL_UART_MspInit+0x88>)
 8000854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800085a:	613b      	str	r3, [r7, #16]
 800085c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	60fb      	str	r3, [r7, #12]
 8000862:	4b11      	ldr	r3, [pc, #68]	@ (80008a8 <HAL_UART_MspInit+0x88>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	4a10      	ldr	r2, [pc, #64]	@ (80008a8 <HAL_UART_MspInit+0x88>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	6313      	str	r3, [r2, #48]	@ 0x30
 800086e:	4b0e      	ldr	r3, [pc, #56]	@ (80008a8 <HAL_UART_MspInit+0x88>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800087a:	230c      	movs	r3, #12
 800087c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087e:	2302      	movs	r3, #2
 8000880:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	2300      	movs	r3, #0
 8000884:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000886:	2303      	movs	r3, #3
 8000888:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800088a:	2307      	movs	r3, #7
 800088c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800088e:	f107 0314 	add.w	r3, r7, #20
 8000892:	4619      	mov	r1, r3
 8000894:	4805      	ldr	r0, [pc, #20]	@ (80008ac <HAL_UART_MspInit+0x8c>)
 8000896:	f000 feb9 	bl	800160c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800089a:	bf00      	nop
 800089c:	3728      	adds	r7, #40	@ 0x28
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	40004400 	.word	0x40004400
 80008a8:	40023800 	.word	0x40023800
 80008ac:	40020000 	.word	0x40020000

080008b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <NMI_Handler+0x4>

080008b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <HardFault_Handler+0x4>

080008c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <MemManage_Handler+0x4>

080008c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008cc:	bf00      	nop
 80008ce:	e7fd      	b.n	80008cc <BusFault_Handler+0x4>

080008d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <UsageFault_Handler+0x4>

080008d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr

080008e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008e6:	b480      	push	{r7}
 80008e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ea:	bf00      	nop
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f8:	bf00      	nop
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr

08000902 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000902:	b580      	push	{r7, lr}
 8000904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000906:	f000 fd2b 	bl	8001360 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800090a:	bf00      	nop
 800090c:	bd80      	pop	{r7, pc}

0800090e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800090e:	b580      	push	{r7, lr}
 8000910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8000912:	2040      	movs	r0, #64	@ 0x40
 8000914:	f001 f828 	bl	8001968 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8000918:	2080      	movs	r0, #128	@ 0x80
 800091a:	f001 f825 	bl	8001968 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800091e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000922:	f001 f821 	bl	8001968 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000926:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800092a:	f001 f81d 	bl	8001968 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800092e:	bf00      	nop
 8000930:	bd80      	pop	{r7, pc}
	...

08000934 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800093c:	4a14      	ldr	r2, [pc, #80]	@ (8000990 <_sbrk+0x5c>)
 800093e:	4b15      	ldr	r3, [pc, #84]	@ (8000994 <_sbrk+0x60>)
 8000940:	1ad3      	subs	r3, r2, r3
 8000942:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000948:	4b13      	ldr	r3, [pc, #76]	@ (8000998 <_sbrk+0x64>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d102      	bne.n	8000956 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000950:	4b11      	ldr	r3, [pc, #68]	@ (8000998 <_sbrk+0x64>)
 8000952:	4a12      	ldr	r2, [pc, #72]	@ (800099c <_sbrk+0x68>)
 8000954:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000956:	4b10      	ldr	r3, [pc, #64]	@ (8000998 <_sbrk+0x64>)
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4413      	add	r3, r2
 800095e:	693a      	ldr	r2, [r7, #16]
 8000960:	429a      	cmp	r2, r3
 8000962:	d207      	bcs.n	8000974 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000964:	f003 f87c 	bl	8003a60 <__errno>
 8000968:	4603      	mov	r3, r0
 800096a:	220c      	movs	r2, #12
 800096c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800096e:	f04f 33ff 	mov.w	r3, #4294967295
 8000972:	e009      	b.n	8000988 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000974:	4b08      	ldr	r3, [pc, #32]	@ (8000998 <_sbrk+0x64>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800097a:	4b07      	ldr	r3, [pc, #28]	@ (8000998 <_sbrk+0x64>)
 800097c:	681a      	ldr	r2, [r3, #0]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	4413      	add	r3, r2
 8000982:	4a05      	ldr	r2, [pc, #20]	@ (8000998 <_sbrk+0x64>)
 8000984:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000986:	68fb      	ldr	r3, [r7, #12]
}
 8000988:	4618      	mov	r0, r3
 800098a:	3718      	adds	r7, #24
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20020000 	.word	0x20020000
 8000994:	00000400 	.word	0x00000400
 8000998:	200000c0 	.word	0x200000c0
 800099c:	200002f0 	.word	0x200002f0

080009a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009a4:	4b06      	ldr	r3, [pc, #24]	@ (80009c0 <SystemInit+0x20>)
 80009a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009aa:	4a05      	ldr	r2, [pc, #20]	@ (80009c0 <SystemInit+0x20>)
 80009ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009b4:	bf00      	nop
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	e000ed00 	.word	0xe000ed00

080009c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80009c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009fc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80009c8:	f7ff ffea 	bl	80009a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009cc:	480c      	ldr	r0, [pc, #48]	@ (8000a00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80009ce:	490d      	ldr	r1, [pc, #52]	@ (8000a04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80009d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000a08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80009d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009d4:	e002      	b.n	80009dc <LoopCopyDataInit>

080009d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009da:	3304      	adds	r3, #4

080009dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009e0:	d3f9      	bcc.n	80009d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009e2:	4a0a      	ldr	r2, [pc, #40]	@ (8000a0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009e4:	4c0a      	ldr	r4, [pc, #40]	@ (8000a10 <LoopFillZerobss+0x22>)
  movs r3, #0
 80009e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009e8:	e001      	b.n	80009ee <LoopFillZerobss>

080009ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009ec:	3204      	adds	r2, #4

080009ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009f0:	d3fb      	bcc.n	80009ea <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80009f2:	f003 f83b 	bl	8003a6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009f6:	f7ff fdf1 	bl	80005dc <main>
  bx  lr    
 80009fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a04:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a08:	08004448 	.word	0x08004448
  ldr r2, =_sbss
 8000a0c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a10:	200002f0 	.word	0x200002f0

08000a14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a14:	e7fe      	b.n	8000a14 <ADC_IRQHandler>
	...

08000a18 <menuInit>:
static void setTimeMode();
static void setAlarmMode();
static void showOptions();
DS3231_DateTime time;

static void menuInit(){
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
	menu = SHOWTIME_M;
 8000a1c:	4b03      	ldr	r3, [pc, #12]	@ (8000a2c <menuInit+0x14>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	701a      	strb	r2, [r3, #0]
}
 8000a22:	bf00      	nop
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr
 8000a2c:	200000c5 	.word	0x200000c5

08000a30 <menuUpdate>:

static void menuUpdate(){
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
	showOptions();
 8000a34:	f000 f9be 	bl	8000db4 <showOptions>
	switch(menu){
 8000a38:	4b09      	ldr	r3, [pc, #36]	@ (8000a60 <menuUpdate+0x30>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	2b02      	cmp	r3, #2
 8000a3e:	d006      	beq.n	8000a4e <menuUpdate+0x1e>
 8000a40:	2b02      	cmp	r3, #2
 8000a42:	dc06      	bgt.n	8000a52 <menuUpdate+0x22>
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d006      	beq.n	8000a56 <menuUpdate+0x26>
 8000a48:	2b01      	cmp	r3, #1
 8000a4a:	d006      	beq.n	8000a5a <menuUpdate+0x2a>
		break;
	case SETALARM_M:

		break;
	default:
		break;
 8000a4c:	e001      	b.n	8000a52 <menuUpdate+0x22>
		break;
 8000a4e:	bf00      	nop
 8000a50:	e004      	b.n	8000a5c <menuUpdate+0x2c>
		break;
 8000a52:	bf00      	nop
 8000a54:	e002      	b.n	8000a5c <menuUpdate+0x2c>
		break;
 8000a56:	bf00      	nop
 8000a58:	e000      	b.n	8000a5c <menuUpdate+0x2c>
		break;
 8000a5a:	bf00      	nop
	}
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	200000c5 	.word	0x200000c5

08000a64 <buttonPressed>:

void buttonPressed(uint16_t GPIO_Pin)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	80fb      	strh	r3, [r7, #6]
    switch(GPIO_Pin)
 8000a6e:	88fb      	ldrh	r3, [r7, #6]
 8000a70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a74:	d05a      	beq.n	8000b2c <buttonPressed+0xc8>
 8000a76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a7a:	dc78      	bgt.n	8000b6e <buttonPressed+0x10a>
 8000a7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a80:	d028      	beq.n	8000ad4 <buttonPressed+0x70>
 8000a82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a86:	dc72      	bgt.n	8000b6e <buttonPressed+0x10a>
 8000a88:	2b40      	cmp	r3, #64	@ 0x40
 8000a8a:	d002      	beq.n	8000a92 <buttonPressed+0x2e>
 8000a8c:	2b80      	cmp	r3, #128	@ 0x80
 8000a8e:	d042      	beq.n	8000b16 <buttonPressed+0xb2>
            if (app == SETALARM){
            	//Do something
            }
            break;
        default:
            break;
 8000a90:	e06d      	b.n	8000b6e <buttonPressed+0x10a>
        	LCD_I2C_SetCursor(0, 14);
 8000a92:	210e      	movs	r1, #14
 8000a94:	2000      	movs	r0, #0
 8000a96:	f000 faed 	bl	8001074 <LCD_I2C_SetCursor>
        	LCD_I2C_WriteString("AB");
 8000a9a:	483a      	ldr	r0, [pc, #232]	@ (8000b84 <buttonPressed+0x120>)
 8000a9c:	f000 fad3 	bl	8001046 <LCD_I2C_WriteString>
        	if (app == MENU){
 8000aa0:	4b39      	ldr	r3, [pc, #228]	@ (8000b88 <buttonPressed+0x124>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	2b03      	cmp	r3, #3
 8000aa6:	d164      	bne.n	8000b72 <buttonPressed+0x10e>
            	if (menu == SHOWTIME_M){
 8000aa8:	4b38      	ldr	r3, [pc, #224]	@ (8000b8c <buttonPressed+0x128>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d102      	bne.n	8000ab6 <buttonPressed+0x52>
            		menu = SETTIME_M;
 8000ab0:	4b36      	ldr	r3, [pc, #216]	@ (8000b8c <buttonPressed+0x128>)
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	701a      	strb	r2, [r3, #0]
            	if (menu == SETTIME_M){
 8000ab6:	4b35      	ldr	r3, [pc, #212]	@ (8000b8c <buttonPressed+0x128>)
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	2b01      	cmp	r3, #1
 8000abc:	d102      	bne.n	8000ac4 <buttonPressed+0x60>
            		menu = SETALARM_M;
 8000abe:	4b33      	ldr	r3, [pc, #204]	@ (8000b8c <buttonPressed+0x128>)
 8000ac0:	2202      	movs	r2, #2
 8000ac2:	701a      	strb	r2, [r3, #0]
            	if (menu == SETALARM_M){
 8000ac4:	4b31      	ldr	r3, [pc, #196]	@ (8000b8c <buttonPressed+0x128>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b02      	cmp	r3, #2
 8000aca:	d152      	bne.n	8000b72 <buttonPressed+0x10e>
            		menu = SHOWTIME_M;
 8000acc:	4b2f      	ldr	r3, [pc, #188]	@ (8000b8c <buttonPressed+0x128>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	701a      	strb	r2, [r3, #0]
            break;
 8000ad2:	e04e      	b.n	8000b72 <buttonPressed+0x10e>
        	LCD_I2C_SetCursor(0, 14);
 8000ad4:	210e      	movs	r1, #14
 8000ad6:	2000      	movs	r0, #0
 8000ad8:	f000 facc 	bl	8001074 <LCD_I2C_SetCursor>
        	LCD_I2C_WriteString("CD");
 8000adc:	482c      	ldr	r0, [pc, #176]	@ (8000b90 <buttonPressed+0x12c>)
 8000ade:	f000 fab2 	bl	8001046 <LCD_I2C_WriteString>
            if (app == MENU){
 8000ae2:	4b29      	ldr	r3, [pc, #164]	@ (8000b88 <buttonPressed+0x124>)
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	2b03      	cmp	r3, #3
 8000ae8:	d145      	bne.n	8000b76 <buttonPressed+0x112>
            	if (menu == SHOWTIME_M){
 8000aea:	4b28      	ldr	r3, [pc, #160]	@ (8000b8c <buttonPressed+0x128>)
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d102      	bne.n	8000af8 <buttonPressed+0x94>
            		menu = SETALARM_M;
 8000af2:	4b26      	ldr	r3, [pc, #152]	@ (8000b8c <buttonPressed+0x128>)
 8000af4:	2202      	movs	r2, #2
 8000af6:	701a      	strb	r2, [r3, #0]
            	if (menu == SETTIME_M){
 8000af8:	4b24      	ldr	r3, [pc, #144]	@ (8000b8c <buttonPressed+0x128>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d102      	bne.n	8000b06 <buttonPressed+0xa2>
            		menu = SHOWTIME_M;
 8000b00:	4b22      	ldr	r3, [pc, #136]	@ (8000b8c <buttonPressed+0x128>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	701a      	strb	r2, [r3, #0]
            	if (menu == SETALARM_M){
 8000b06:	4b21      	ldr	r3, [pc, #132]	@ (8000b8c <buttonPressed+0x128>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	2b02      	cmp	r3, #2
 8000b0c:	d133      	bne.n	8000b76 <buttonPressed+0x112>
            		menu = SETTIME_M;
 8000b0e:	4b1f      	ldr	r3, [pc, #124]	@ (8000b8c <buttonPressed+0x128>)
 8000b10:	2201      	movs	r2, #1
 8000b12:	701a      	strb	r2, [r3, #0]
            break;
 8000b14:	e02f      	b.n	8000b76 <buttonPressed+0x112>
        	LCD_I2C_SetCursor(0, 14);
 8000b16:	210e      	movs	r1, #14
 8000b18:	2000      	movs	r0, #0
 8000b1a:	f000 faab 	bl	8001074 <LCD_I2C_SetCursor>
        	LCD_I2C_WriteString("EF");
 8000b1e:	481d      	ldr	r0, [pc, #116]	@ (8000b94 <buttonPressed+0x130>)
 8000b20:	f000 fa91 	bl	8001046 <LCD_I2C_WriteString>
            app = MENU;
 8000b24:	4b18      	ldr	r3, [pc, #96]	@ (8000b88 <buttonPressed+0x124>)
 8000b26:	2203      	movs	r2, #3
 8000b28:	701a      	strb	r2, [r3, #0]
            break;
 8000b2a:	e027      	b.n	8000b7c <buttonPressed+0x118>
        	LCD_I2C_SetCursor(0, 14);
 8000b2c:	210e      	movs	r1, #14
 8000b2e:	2000      	movs	r0, #0
 8000b30:	f000 faa0 	bl	8001074 <LCD_I2C_SetCursor>
        	LCD_I2C_WriteString("GH");
 8000b34:	4818      	ldr	r0, [pc, #96]	@ (8000b98 <buttonPressed+0x134>)
 8000b36:	f000 fa86 	bl	8001046 <LCD_I2C_WriteString>
            if (app == MENU){
 8000b3a:	4b13      	ldr	r3, [pc, #76]	@ (8000b88 <buttonPressed+0x124>)
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	2b03      	cmp	r3, #3
 8000b40:	d11b      	bne.n	8000b7a <buttonPressed+0x116>
                if (menu == SHOWTIME_M){
 8000b42:	4b12      	ldr	r3, [pc, #72]	@ (8000b8c <buttonPressed+0x128>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d102      	bne.n	8000b50 <buttonPressed+0xec>
                	app = SHOWTIME;
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <buttonPressed+0x124>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	701a      	strb	r2, [r3, #0]
                if (menu == SETTIME_M){
 8000b50:	4b0e      	ldr	r3, [pc, #56]	@ (8000b8c <buttonPressed+0x128>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d102      	bne.n	8000b5e <buttonPressed+0xfa>
                	app = SETTIME;
 8000b58:	4b0b      	ldr	r3, [pc, #44]	@ (8000b88 <buttonPressed+0x124>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	701a      	strb	r2, [r3, #0]
                if (menu == SETALARM_M){
 8000b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b8c <buttonPressed+0x128>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	2b02      	cmp	r3, #2
 8000b64:	d109      	bne.n	8000b7a <buttonPressed+0x116>
                	app = SETALARM;
 8000b66:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <buttonPressed+0x124>)
 8000b68:	2202      	movs	r2, #2
 8000b6a:	701a      	strb	r2, [r3, #0]
            break;
 8000b6c:	e005      	b.n	8000b7a <buttonPressed+0x116>
            break;
 8000b6e:	bf00      	nop
 8000b70:	e004      	b.n	8000b7c <buttonPressed+0x118>
            break;
 8000b72:	bf00      	nop
 8000b74:	e002      	b.n	8000b7c <buttonPressed+0x118>
            break;
 8000b76:	bf00      	nop
 8000b78:	e000      	b.n	8000b7c <buttonPressed+0x118>
            break;
 8000b7a:	bf00      	nop
    }
}
 8000b7c:	bf00      	nop
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	08004364 	.word	0x08004364
 8000b88:	200000c4 	.word	0x200000c4
 8000b8c:	200000c5 	.word	0x200000c5
 8000b90:	08004368 	.word	0x08004368
 8000b94:	0800436c 	.word	0x0800436c
 8000b98:	08004370 	.word	0x08004370

08000b9c <appInit>:

void appInit(){
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0

	LCD_I2C_Init();
 8000ba0:	f000 fa08 	bl	8000fb4 <LCD_I2C_Init>
	HAL_Delay(1000);
 8000ba4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ba8:	f000 fbfa 	bl	80013a0 <HAL_Delay>

	LCD_I2C_SetCursor(0, 3);
 8000bac:	2103      	movs	r1, #3
 8000bae:	2000      	movs	r0, #0
 8000bb0:	f000 fa60 	bl	8001074 <LCD_I2C_SetCursor>
	LCD_I2C_WriteString("Bienvenido");
 8000bb4:	480d      	ldr	r0, [pc, #52]	@ (8000bec <appInit+0x50>)
 8000bb6:	f000 fa46 	bl	8001046 <LCD_I2C_WriteString>
	HAL_Delay(2000);
 8000bba:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000bbe:	f000 fbef 	bl	80013a0 <HAL_Delay>
	LCD_I2C_SetCursor(0, 0);
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	f000 fa55 	bl	8001074 <LCD_I2C_SetCursor>
	LCD_I2C_WriteString("                ");
 8000bca:	4809      	ldr	r0, [pc, #36]	@ (8000bf0 <appInit+0x54>)
 8000bcc:	f000 fa3b 	bl	8001046 <LCD_I2C_WriteString>
	LCD_I2C_SetCursor(1, 0);
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	2001      	movs	r0, #1
 8000bd4:	f000 fa4e 	bl	8001074 <LCD_I2C_SetCursor>
	LCD_I2C_WriteString("                ");
 8000bd8:	4805      	ldr	r0, [pc, #20]	@ (8000bf0 <appInit+0x54>)
 8000bda:	f000 fa34 	bl	8001046 <LCD_I2C_WriteString>
	menuInit();
 8000bde:	f7ff ff1b 	bl	8000a18 <menuInit>
	app = SHOWTIME;
 8000be2:	4b04      	ldr	r3, [pc, #16]	@ (8000bf4 <appInit+0x58>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	701a      	strb	r2, [r3, #0]
}
 8000be8:	bf00      	nop
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	08004374 	.word	0x08004374
 8000bf0:	08004380 	.word	0x08004380
 8000bf4:	200000c4 	.word	0x200000c4

08000bf8 <appUpdate>:

void appUpdate(){
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	switch(app){
 8000bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8000c3c <appUpdate+0x44>)
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b03      	cmp	r3, #3
 8000c02:	d817      	bhi.n	8000c34 <appUpdate+0x3c>
 8000c04:	a201      	add	r2, pc, #4	@ (adr r2, 8000c0c <appUpdate+0x14>)
 8000c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c0a:	bf00      	nop
 8000c0c:	08000c1d 	.word	0x08000c1d
 8000c10:	08000c23 	.word	0x08000c23
 8000c14:	08000c29 	.word	0x08000c29
 8000c18:	08000c2f 	.word	0x08000c2f
	case SHOWTIME:
		showTimeMode();
 8000c1c:	f000 f810 	bl	8000c40 <showTimeMode>
		break;
 8000c20:	e009      	b.n	8000c36 <appUpdate+0x3e>
	case SETTIME:
		setTimeMode();
 8000c22:	f000 f84b 	bl	8000cbc <setTimeMode>
		break;
 8000c26:	e006      	b.n	8000c36 <appUpdate+0x3e>
	case SETALARM:
		setAlarmMode();
 8000c28:	f000 f886 	bl	8000d38 <setAlarmMode>
		break;
 8000c2c:	e003      	b.n	8000c36 <appUpdate+0x3e>
	case MENU:
		menuUpdate();
 8000c2e:	f7ff feff 	bl	8000a30 <menuUpdate>
		break;
 8000c32:	e000      	b.n	8000c36 <appUpdate+0x3e>
	default:
		break;
 8000c34:	bf00      	nop
	}
}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	200000c4 	.word	0x200000c4

08000c40 <showTimeMode>:

static void showTimeMode(){
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af02      	add	r7, sp, #8
	  GetTime(&time);
 8000c46:	4818      	ldr	r0, [pc, #96]	@ (8000ca8 <showTimeMode+0x68>)
 8000c48:	f000 f917 	bl	8000e7a <GetTime>


	  sprintf(timetext, "%02d:%02d:%02d",time.Hours, time.Minutes, time.Seconds);
 8000c4c:	4b16      	ldr	r3, [pc, #88]	@ (8000ca8 <showTimeMode+0x68>)
 8000c4e:	789b      	ldrb	r3, [r3, #2]
 8000c50:	461a      	mov	r2, r3
 8000c52:	4b15      	ldr	r3, [pc, #84]	@ (8000ca8 <showTimeMode+0x68>)
 8000c54:	785b      	ldrb	r3, [r3, #1]
 8000c56:	4619      	mov	r1, r3
 8000c58:	4b13      	ldr	r3, [pc, #76]	@ (8000ca8 <showTimeMode+0x68>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	9300      	str	r3, [sp, #0]
 8000c5e:	460b      	mov	r3, r1
 8000c60:	4912      	ldr	r1, [pc, #72]	@ (8000cac <showTimeMode+0x6c>)
 8000c62:	4813      	ldr	r0, [pc, #76]	@ (8000cb0 <showTimeMode+0x70>)
 8000c64:	f002 fed2 	bl	8003a0c <siprintf>
	  sprintf(datetext, "%02d/%02d/%04d",time.Date, time.Month, time.Year);
 8000c68:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca8 <showTimeMode+0x68>)
 8000c6a:	791b      	ldrb	r3, [r3, #4]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca8 <showTimeMode+0x68>)
 8000c70:	795b      	ldrb	r3, [r3, #5]
 8000c72:	4619      	mov	r1, r3
 8000c74:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca8 <showTimeMode+0x68>)
 8000c76:	88db      	ldrh	r3, [r3, #6]
 8000c78:	9300      	str	r3, [sp, #0]
 8000c7a:	460b      	mov	r3, r1
 8000c7c:	490d      	ldr	r1, [pc, #52]	@ (8000cb4 <showTimeMode+0x74>)
 8000c7e:	480e      	ldr	r0, [pc, #56]	@ (8000cb8 <showTimeMode+0x78>)
 8000c80:	f002 fec4 	bl	8003a0c <siprintf>

	  LCD_I2C_SetCursor(0, 4);
 8000c84:	2104      	movs	r1, #4
 8000c86:	2000      	movs	r0, #0
 8000c88:	f000 f9f4 	bl	8001074 <LCD_I2C_SetCursor>
	  LCD_I2C_WriteString(timetext);
 8000c8c:	4808      	ldr	r0, [pc, #32]	@ (8000cb0 <showTimeMode+0x70>)
 8000c8e:	f000 f9da 	bl	8001046 <LCD_I2C_WriteString>
	  LCD_I2C_SetCursor(1, 3);
 8000c92:	2103      	movs	r1, #3
 8000c94:	2001      	movs	r0, #1
 8000c96:	f000 f9ed 	bl	8001074 <LCD_I2C_SetCursor>
	  LCD_I2C_WriteString(datetext);
 8000c9a:	4807      	ldr	r0, [pc, #28]	@ (8000cb8 <showTimeMode+0x78>)
 8000c9c:	f000 f9d3 	bl	8001046 <LCD_I2C_WriteString>
}
 8000ca0:	bf00      	nop
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	20000148 	.word	0x20000148
 8000cac:	08004394 	.word	0x08004394
 8000cb0:	20000108 	.word	0x20000108
 8000cb4:	080043a4 	.word	0x080043a4
 8000cb8:	200000c8 	.word	0x200000c8

08000cbc <setTimeMode>:

static void setTimeMode(){
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af02      	add	r7, sp, #8
	  GetTime(&time);
 8000cc2:	4818      	ldr	r0, [pc, #96]	@ (8000d24 <setTimeMode+0x68>)
 8000cc4:	f000 f8d9 	bl	8000e7a <GetTime>


	  sprintf(timetext, "%02d:%02d:%02d", time.Seconds, time.Hours, time.Minutes);
 8000cc8:	4b16      	ldr	r3, [pc, #88]	@ (8000d24 <setTimeMode+0x68>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	461a      	mov	r2, r3
 8000cce:	4b15      	ldr	r3, [pc, #84]	@ (8000d24 <setTimeMode+0x68>)
 8000cd0:	789b      	ldrb	r3, [r3, #2]
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4b13      	ldr	r3, [pc, #76]	@ (8000d24 <setTimeMode+0x68>)
 8000cd6:	785b      	ldrb	r3, [r3, #1]
 8000cd8:	9300      	str	r3, [sp, #0]
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4912      	ldr	r1, [pc, #72]	@ (8000d28 <setTimeMode+0x6c>)
 8000cde:	4813      	ldr	r0, [pc, #76]	@ (8000d2c <setTimeMode+0x70>)
 8000ce0:	f002 fe94 	bl	8003a0c <siprintf>
	  sprintf(datetext, "%02d/%02d/%04d",time.Date, time.Month, time.Year);
 8000ce4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d24 <setTimeMode+0x68>)
 8000ce6:	791b      	ldrb	r3, [r3, #4]
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4b0e      	ldr	r3, [pc, #56]	@ (8000d24 <setTimeMode+0x68>)
 8000cec:	795b      	ldrb	r3, [r3, #5]
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d24 <setTimeMode+0x68>)
 8000cf2:	88db      	ldrh	r3, [r3, #6]
 8000cf4:	9300      	str	r3, [sp, #0]
 8000cf6:	460b      	mov	r3, r1
 8000cf8:	490d      	ldr	r1, [pc, #52]	@ (8000d30 <setTimeMode+0x74>)
 8000cfa:	480e      	ldr	r0, [pc, #56]	@ (8000d34 <setTimeMode+0x78>)
 8000cfc:	f002 fe86 	bl	8003a0c <siprintf>

	  LCD_I2C_SetCursor(0, 4);
 8000d00:	2104      	movs	r1, #4
 8000d02:	2000      	movs	r0, #0
 8000d04:	f000 f9b6 	bl	8001074 <LCD_I2C_SetCursor>
	  LCD_I2C_WriteString(timetext);
 8000d08:	4808      	ldr	r0, [pc, #32]	@ (8000d2c <setTimeMode+0x70>)
 8000d0a:	f000 f99c 	bl	8001046 <LCD_I2C_WriteString>
	  LCD_I2C_SetCursor(1, 3);
 8000d0e:	2103      	movs	r1, #3
 8000d10:	2001      	movs	r0, #1
 8000d12:	f000 f9af 	bl	8001074 <LCD_I2C_SetCursor>
	  LCD_I2C_WriteString(datetext);
 8000d16:	4807      	ldr	r0, [pc, #28]	@ (8000d34 <setTimeMode+0x78>)
 8000d18:	f000 f995 	bl	8001046 <LCD_I2C_WriteString>
}
 8000d1c:	bf00      	nop
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20000148 	.word	0x20000148
 8000d28:	08004394 	.word	0x08004394
 8000d2c:	20000108 	.word	0x20000108
 8000d30:	080043a4 	.word	0x080043a4
 8000d34:	200000c8 	.word	0x200000c8

08000d38 <setAlarmMode>:

static void setAlarmMode(){
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af02      	add	r7, sp, #8
	  GetTime(&time);
 8000d3e:	4818      	ldr	r0, [pc, #96]	@ (8000da0 <setAlarmMode+0x68>)
 8000d40:	f000 f89b 	bl	8000e7a <GetTime>


	  sprintf(timetext, "%02d:%02d:%02d", time.Minutes, time.Seconds, time.Hours);
 8000d44:	4b16      	ldr	r3, [pc, #88]	@ (8000da0 <setAlarmMode+0x68>)
 8000d46:	785b      	ldrb	r3, [r3, #1]
 8000d48:	461a      	mov	r2, r3
 8000d4a:	4b15      	ldr	r3, [pc, #84]	@ (8000da0 <setAlarmMode+0x68>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4b13      	ldr	r3, [pc, #76]	@ (8000da0 <setAlarmMode+0x68>)
 8000d52:	789b      	ldrb	r3, [r3, #2]
 8000d54:	9300      	str	r3, [sp, #0]
 8000d56:	460b      	mov	r3, r1
 8000d58:	4912      	ldr	r1, [pc, #72]	@ (8000da4 <setAlarmMode+0x6c>)
 8000d5a:	4813      	ldr	r0, [pc, #76]	@ (8000da8 <setAlarmMode+0x70>)
 8000d5c:	f002 fe56 	bl	8003a0c <siprintf>
	  sprintf(datetext, "%02d/%02d/%04d",time.Date, time.Month, time.Year);
 8000d60:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <setAlarmMode+0x68>)
 8000d62:	791b      	ldrb	r3, [r3, #4]
 8000d64:	461a      	mov	r2, r3
 8000d66:	4b0e      	ldr	r3, [pc, #56]	@ (8000da0 <setAlarmMode+0x68>)
 8000d68:	795b      	ldrb	r3, [r3, #5]
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000da0 <setAlarmMode+0x68>)
 8000d6e:	88db      	ldrh	r3, [r3, #6]
 8000d70:	9300      	str	r3, [sp, #0]
 8000d72:	460b      	mov	r3, r1
 8000d74:	490d      	ldr	r1, [pc, #52]	@ (8000dac <setAlarmMode+0x74>)
 8000d76:	480e      	ldr	r0, [pc, #56]	@ (8000db0 <setAlarmMode+0x78>)
 8000d78:	f002 fe48 	bl	8003a0c <siprintf>

	  LCD_I2C_SetCursor(0, 4);
 8000d7c:	2104      	movs	r1, #4
 8000d7e:	2000      	movs	r0, #0
 8000d80:	f000 f978 	bl	8001074 <LCD_I2C_SetCursor>
	  LCD_I2C_WriteString(timetext);
 8000d84:	4808      	ldr	r0, [pc, #32]	@ (8000da8 <setAlarmMode+0x70>)
 8000d86:	f000 f95e 	bl	8001046 <LCD_I2C_WriteString>
	  LCD_I2C_SetCursor(1, 3);
 8000d8a:	2103      	movs	r1, #3
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	f000 f971 	bl	8001074 <LCD_I2C_SetCursor>
	  LCD_I2C_WriteString(datetext);
 8000d92:	4807      	ldr	r0, [pc, #28]	@ (8000db0 <setAlarmMode+0x78>)
 8000d94:	f000 f957 	bl	8001046 <LCD_I2C_WriteString>
}
 8000d98:	bf00      	nop
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	20000148 	.word	0x20000148
 8000da4:	08004394 	.word	0x08004394
 8000da8:	20000108 	.word	0x20000108
 8000dac:	080043a4 	.word	0x080043a4
 8000db0:	200000c8 	.word	0x200000c8

08000db4 <showOptions>:

static void showOptions(){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	switch(menu){
 8000db8:	4b1d      	ldr	r3, [pc, #116]	@ (8000e30 <showOptions+0x7c>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	2b02      	cmp	r3, #2
 8000dbe:	d024      	beq.n	8000e0a <showOptions+0x56>
 8000dc0:	2b02      	cmp	r3, #2
 8000dc2:	dc31      	bgt.n	8000e28 <showOptions+0x74>
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d002      	beq.n	8000dce <showOptions+0x1a>
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d00f      	beq.n	8000dec <showOptions+0x38>
		LCD_I2C_WriteString("3) Poner");
		LCD_I2C_SetCursor(1, 5);
		LCD_I2C_WriteString("alarma");
		break;
	default:
		break;
 8000dcc:	e02c      	b.n	8000e28 <showOptions+0x74>
		LCD_I2C_SetCursor(0, 5);
 8000dce:	2105      	movs	r1, #5
 8000dd0:	2000      	movs	r0, #0
 8000dd2:	f000 f94f 	bl	8001074 <LCD_I2C_SetCursor>
		LCD_I2C_WriteString("1) Ver");
 8000dd6:	4817      	ldr	r0, [pc, #92]	@ (8000e34 <showOptions+0x80>)
 8000dd8:	f000 f935 	bl	8001046 <LCD_I2C_WriteString>
		LCD_I2C_SetCursor(1, 2);
 8000ddc:	2102      	movs	r1, #2
 8000dde:	2001      	movs	r0, #1
 8000de0:	f000 f948 	bl	8001074 <LCD_I2C_SetCursor>
		LCD_I2C_WriteString("fecha y hora");
 8000de4:	4814      	ldr	r0, [pc, #80]	@ (8000e38 <showOptions+0x84>)
 8000de6:	f000 f92e 	bl	8001046 <LCD_I2C_WriteString>
		break;
 8000dea:	e01e      	b.n	8000e2a <showOptions+0x76>
		LCD_I2C_SetCursor(0, 3);
 8000dec:	2103      	movs	r1, #3
 8000dee:	2000      	movs	r0, #0
 8000df0:	f000 f940 	bl	8001074 <LCD_I2C_SetCursor>
		LCD_I2C_WriteString("2) Ajustar");
 8000df4:	4811      	ldr	r0, [pc, #68]	@ (8000e3c <showOptions+0x88>)
 8000df6:	f000 f926 	bl	8001046 <LCD_I2C_WriteString>
		LCD_I2C_SetCursor(1, 2);
 8000dfa:	2102      	movs	r1, #2
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	f000 f939 	bl	8001074 <LCD_I2C_SetCursor>
		LCD_I2C_WriteString("fecha y hora");
 8000e02:	480d      	ldr	r0, [pc, #52]	@ (8000e38 <showOptions+0x84>)
 8000e04:	f000 f91f 	bl	8001046 <LCD_I2C_WriteString>
		break;
 8000e08:	e00f      	b.n	8000e2a <showOptions+0x76>
		LCD_I2C_SetCursor(0, 4);
 8000e0a:	2104      	movs	r1, #4
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	f000 f931 	bl	8001074 <LCD_I2C_SetCursor>
		LCD_I2C_WriteString("3) Poner");
 8000e12:	480b      	ldr	r0, [pc, #44]	@ (8000e40 <showOptions+0x8c>)
 8000e14:	f000 f917 	bl	8001046 <LCD_I2C_WriteString>
		LCD_I2C_SetCursor(1, 5);
 8000e18:	2105      	movs	r1, #5
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	f000 f92a 	bl	8001074 <LCD_I2C_SetCursor>
		LCD_I2C_WriteString("alarma");
 8000e20:	4808      	ldr	r0, [pc, #32]	@ (8000e44 <showOptions+0x90>)
 8000e22:	f000 f910 	bl	8001046 <LCD_I2C_WriteString>
		break;
 8000e26:	e000      	b.n	8000e2a <showOptions+0x76>
		break;
 8000e28:	bf00      	nop
	}
}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	200000c5 	.word	0x200000c5
 8000e34:	080043b4 	.word	0x080043b4
 8000e38:	080043bc 	.word	0x080043bc
 8000e3c:	080043cc 	.word	0x080043cc
 8000e40:	080043d8 	.word	0x080043d8
 8000e44:	080043e4 	.word	0x080043e4

08000e48 <BcdToDec>:
 * @brief Includes the header file of this library.
 */
#include "ds3231.h"

/*Convert a BCD-encoded value to decimal. Declared in header file*/
uint8_t BcdToDec(uint8_t val) {
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	71fb      	strb	r3, [r7, #7]
    return ((val >> NIBBLE_SIZE) * 10) + (val & LOW_NIBBLE_MASK);
 8000e52:	79fb      	ldrb	r3, [r7, #7]
 8000e54:	091b      	lsrs	r3, r3, #4
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	461a      	mov	r2, r3
 8000e5a:	0092      	lsls	r2, r2, #2
 8000e5c:	4413      	add	r3, r2
 8000e5e:	005b      	lsls	r3, r3, #1
 8000e60:	b2da      	uxtb	r2, r3
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	f003 030f 	and.w	r3, r3, #15
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	4413      	add	r3, r2
 8000e6c:	b2db      	uxtb	r3, r3
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	370c      	adds	r7, #12
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr

08000e7a <GetTime>:

    I2CMasterTransmit(DS3231_ADDR, buffer, BUFFER_SIZE);
}

/*Gets the time from the DS3231 RTC. Declared in header file*/
void GetTime(DS3231_DateTime *time) {
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b084      	sub	sp, #16
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	6078      	str	r0, [r7, #4]
    uint8_t buffer[BUFFER_SIZE-1];
    I2CReadMemory(START_REGISTER,DS3231_ADDR,buffer,BUFFER_SIZE-1);
 8000e82:	f107 0208 	add.w	r2, r7, #8
 8000e86:	2307      	movs	r3, #7
 8000e88:	21d0      	movs	r1, #208	@ 0xd0
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	f000 f9f8 	bl	8001280 <I2CReadMemory>

    time->Seconds = BcdToDec(buffer[0]);
 8000e90:	7a3b      	ldrb	r3, [r7, #8]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff ffd8 	bl	8000e48 <BcdToDec>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	701a      	strb	r2, [r3, #0]
    time->Minutes = BcdToDec(buffer[1]);
 8000ea0:	7a7b      	ldrb	r3, [r7, #9]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff ffd0 	bl	8000e48 <BcdToDec>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	461a      	mov	r2, r3
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	705a      	strb	r2, [r3, #1]
    time->Hours   = BcdToDec(buffer[2] & MODE24_MASK);
 8000eb0:	7abb      	ldrb	r3, [r7, #10]
 8000eb2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff ffc5 	bl	8000e48 <BcdToDec>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	709a      	strb	r2, [r3, #2]
    time->Day     = BcdToDec(buffer[3]);
 8000ec6:	7afb      	ldrb	r3, [r7, #11]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff ffbd 	bl	8000e48 <BcdToDec>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	70da      	strb	r2, [r3, #3]
    time->Date    = BcdToDec(buffer[4]);
 8000ed6:	7b3b      	ldrb	r3, [r7, #12]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff ffb5 	bl	8000e48 <BcdToDec>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	711a      	strb	r2, [r3, #4]
    time->Month   = BcdToDec(buffer[5] & CENTURY_MASK);
 8000ee6:	7b7b      	ldrb	r3, [r7, #13]
 8000ee8:	f003 031f 	and.w	r3, r3, #31
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f7ff ffaa 	bl	8000e48 <BcdToDec>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	715a      	strb	r2, [r3, #5]
    time->Year    = YEAR_CORRECTION + BcdToDec(buffer[6]);
 8000efc:	7bbb      	ldrb	r3, [r7, #14]
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff ffa2 	bl	8000e48 <BcdToDec>
 8000f04:	4603      	mov	r3, r0
 8000f06:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8000f0a:	b29a      	uxth	r2, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	80da      	strh	r2, [r3, #6]
}
 8000f10:	bf00      	nop
 8000f12:	3710      	adds	r7, #16
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <LCD_I2C_Send>:
 * @brief Includes the header file of this library.
 */
#include "lcd_i2c.h"

/*Send one 8-bit byte to the display. Declared in header file*/
void LCD_I2C_Send(uint8_t data, uint8_t rs) {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	460a      	mov	r2, r1
 8000f22:	71fb      	strb	r3, [r7, #7]
 8000f24:	4613      	mov	r3, r2
 8000f26:	71bb      	strb	r3, [r7, #6]
    uint8_t data_u, data_l;
    uint8_t data_t[BYTES_PER_BYTE];
    data_u = (data&HIGH_NIBBLE_MASK)|rs|BL; /* masking the upper nibble and adding the control command */
 8000f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2c:	f023 030f 	bic.w	r3, r3, #15
 8000f30:	b25a      	sxtb	r2, r3
 8000f32:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	b25b      	sxtb	r3, r3
 8000f3a:	f043 0308 	orr.w	r3, r3, #8
 8000f3e:	b25b      	sxtb	r3, r3
 8000f40:	73fb      	strb	r3, [r7, #15]
    data_l = ((data<<4)&HIGH_NIBBLE_MASK)|rs|BL;  /* masking the lower nibble and adding the control command */
 8000f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f46:	011b      	lsls	r3, r3, #4
 8000f48:	b25a      	sxtb	r2, r3
 8000f4a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b25b      	sxtb	r3, r3
 8000f52:	f043 0308 	orr.w	r3, r3, #8
 8000f56:	b25b      	sxtb	r3, r3
 8000f58:	73bb      	strb	r3, [r7, #14]
    data_t[0] = data_u|EN;  /* include the Enable pulse */
 8000f5a:	7bfb      	ldrb	r3, [r7, #15]
 8000f5c:	f043 0304 	orr.w	r3, r3, #4
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u & ~EN;  /* Turn off the Enable pulse */
 8000f64:	7bfb      	ldrb	r3, [r7, #15]
 8000f66:	f023 0304 	bic.w	r3, r3, #4
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l|EN;  /* include the Enable pulse */
 8000f6e:	7bbb      	ldrb	r3, [r7, #14]
 8000f70:	f043 0304 	orr.w	r3, r3, #4
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l & ~EN;  /* Turn off the Enable pulse */
 8000f78:	7bbb      	ldrb	r3, [r7, #14]
 8000f7a:	f023 0304 	bic.w	r3, r3, #4
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	72fb      	strb	r3, [r7, #11]
    I2CMasterTransmit(LCD_ADDR, data_t, BYTES_PER_BYTE);
 8000f82:	f107 0308 	add.w	r3, r7, #8
 8000f86:	2204      	movs	r2, #4
 8000f88:	4619      	mov	r1, r3
 8000f8a:	204e      	movs	r0, #78	@ 0x4e
 8000f8c:	f000 f960 	bl	8001250 <I2CMasterTransmit>
}
 8000f90:	bf00      	nop
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <LCD_I2C_SendControlByte>:

/*Send one 8-bit instruction byte to the display. Declared in header file*/
void LCD_I2C_SendControlByte(uint8_t data) {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	71fb      	strb	r3, [r7, #7]
    LCD_I2C_Send(data,0);
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff ffb6 	bl	8000f18 <LCD_I2C_Send>
}
 8000fac:	bf00      	nop
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <LCD_I2C_Init>:

/*Initializes the LCD. Declared in header file*/
void LCD_I2C_Init() {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
    I2CDelay(50);  // Wait for power-up (adjust if needed)
 8000fb8:	2032      	movs	r0, #50	@ 0x32
 8000fba:	f000 f93d 	bl	8001238 <I2CDelay>

    // Initialization sequence (adapted for 4-bit mode)
    LCD_I2C_SendControlByte(0x30);  // Function set: 8-bit mode (initialization)
 8000fbe:	2030      	movs	r0, #48	@ 0x30
 8000fc0:	f7ff ffea 	bl	8000f98 <LCD_I2C_SendControlByte>
    I2CDelay(5);
 8000fc4:	2005      	movs	r0, #5
 8000fc6:	f000 f937 	bl	8001238 <I2CDelay>
    LCD_I2C_SendControlByte(0x30);  // Function set: 8-bit mode (initialization)
 8000fca:	2030      	movs	r0, #48	@ 0x30
 8000fcc:	f7ff ffe4 	bl	8000f98 <LCD_I2C_SendControlByte>
    I2CDelay(1);
 8000fd0:	2001      	movs	r0, #1
 8000fd2:	f000 f931 	bl	8001238 <I2CDelay>
    LCD_I2C_SendControlByte(0x30);  // Function set: 8-bit mode (initialization)
 8000fd6:	2030      	movs	r0, #48	@ 0x30
 8000fd8:	f7ff ffde 	bl	8000f98 <LCD_I2C_SendControlByte>
    I2CDelay(1);
 8000fdc:	2001      	movs	r0, #1
 8000fde:	f000 f92b 	bl	8001238 <I2CDelay>
    LCD_I2C_SendControlByte(0x20);  // Function set: 4-bit mode
 8000fe2:	2020      	movs	r0, #32
 8000fe4:	f7ff ffd8 	bl	8000f98 <LCD_I2C_SendControlByte>
    I2CDelay(1);
 8000fe8:	2001      	movs	r0, #1
 8000fea:	f000 f925 	bl	8001238 <I2CDelay>

    LCD_I2C_SendControlByte(0x20);  // Function set: 4-bit, 2 lines, 5x8 font
 8000fee:	2020      	movs	r0, #32
 8000ff0:	f7ff ffd2 	bl	8000f98 <LCD_I2C_SendControlByte>
    LCD_I2C_SendControlByte(0x80);
 8000ff4:	2080      	movs	r0, #128	@ 0x80
 8000ff6:	f7ff ffcf 	bl	8000f98 <LCD_I2C_SendControlByte>
    I2CDelay(1);
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	f000 f91c 	bl	8001238 <I2CDelay>

    LCD_I2C_SendControlByte(0x00);  // Display control: Display off, Cursor off, Blink off
 8001000:	2000      	movs	r0, #0
 8001002:	f7ff ffc9 	bl	8000f98 <LCD_I2C_SendControlByte>
    LCD_I2C_SendControlByte(0xF0);
 8001006:	20f0      	movs	r0, #240	@ 0xf0
 8001008:	f7ff ffc6 	bl	8000f98 <LCD_I2C_SendControlByte>
    I2CDelay(1);
 800100c:	2001      	movs	r0, #1
 800100e:	f000 f913 	bl	8001238 <I2CDelay>

    LCD_I2C_SendControlByte(0x00);  // Entry mode set: Increment, no shift
 8001012:	2000      	movs	r0, #0
 8001014:	f7ff ffc0 	bl	8000f98 <LCD_I2C_SendControlByte>
    LCD_I2C_SendControlByte(0x60);
 8001018:	2060      	movs	r0, #96	@ 0x60
 800101a:	f7ff ffbd 	bl	8000f98 <LCD_I2C_SendControlByte>
    I2CDelay(1);
 800101e:	2001      	movs	r0, #1
 8001020:	f000 f90a 	bl	8001238 <I2CDelay>

    LCD_I2C_Clear(); // Clear the display
 8001024:	f000 f802 	bl	800102c <LCD_I2C_Clear>
}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}

0800102c <LCD_I2C_Clear>:

/*Clears the display. Declared in header file*/
void LCD_I2C_Clear() {
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
    LCD_I2C_SendControlByte(0x00); // Clear display command
 8001030:	2000      	movs	r0, #0
 8001032:	f7ff ffb1 	bl	8000f98 <LCD_I2C_SendControlByte>
    LCD_I2C_SendControlByte(0x10);
 8001036:	2010      	movs	r0, #16
 8001038:	f7ff ffae 	bl	8000f98 <LCD_I2C_SendControlByte>
    I2CDelay(20);
 800103c:	2014      	movs	r0, #20
 800103e:	f000 f8fb 	bl	8001238 <I2CDelay>
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}

08001046 <LCD_I2C_WriteString>:

/*Writes a string in the display. Declared in header file*/
void LCD_I2C_WriteString(char *str) {
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
    while (*str) {
 800104e:	e008      	b.n	8001062 <LCD_I2C_WriteString+0x1c>
        LCD_I2C_Send(*str, RS);  // Send character with RS=1 (data)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	2101      	movs	r1, #1
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff ff5e 	bl	8000f18 <LCD_I2C_Send>
        str++;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	3301      	adds	r3, #1
 8001060:	607b      	str	r3, [r7, #4]
    while (*str) {
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d1f2      	bne.n	8001050 <LCD_I2C_WriteString+0xa>
    }
}
 800106a:	bf00      	nop
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <LCD_I2C_SetCursor>:

/*Sets the cursor. Declared in header file*/
void LCD_I2C_SetCursor(uint8_t row, uint8_t col) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	460a      	mov	r2, r1
 800107e:	71fb      	strb	r3, [r7, #7]
 8001080:	4613      	mov	r3, r2
 8001082:	71bb      	strb	r3, [r7, #6]
    uint8_t address;
    if (row == 0) {
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d102      	bne.n	8001090 <LCD_I2C_SetCursor+0x1c>
        address = 0x00 + col;
 800108a:	79bb      	ldrb	r3, [r7, #6]
 800108c:	73fb      	strb	r3, [r7, #15]
 800108e:	e002      	b.n	8001096 <LCD_I2C_SetCursor+0x22>
    } else {
        address = 0x40 + col;
 8001090:	79bb      	ldrb	r3, [r7, #6]
 8001092:	3340      	adds	r3, #64	@ 0x40
 8001094:	73fb      	strb	r3, [r7, #15]
    }
    LCD_I2C_SendControlByte(0x80|(address)); // Set DDRAM address command
 8001096:	7bfb      	ldrb	r3, [r7, #15]
 8001098:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800109c:	b2db      	uxtb	r3, r3
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff ff7a 	bl	8000f98 <LCD_I2C_SendControlByte>
}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <buttonsInit>:
#include "portButtons.h"


void buttonsInit(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08a      	sub	sp, #40	@ 0x28
 80010b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b2:	f107 0314 	add.w	r3, r7, #20
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	609a      	str	r2, [r3, #8]
 80010be:	60da      	str	r2, [r3, #12]
 80010c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	613b      	str	r3, [r7, #16]
 80010c6:	4b28      	ldr	r3, [pc, #160]	@ (8001168 <buttonsInit+0xbc>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	4a27      	ldr	r2, [pc, #156]	@ (8001168 <buttonsInit+0xbc>)
 80010cc:	f043 0304 	orr.w	r3, r3, #4
 80010d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010d2:	4b25      	ldr	r3, [pc, #148]	@ (8001168 <buttonsInit+0xbc>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	f003 0304 	and.w	r3, r3, #4
 80010da:	613b      	str	r3, [r7, #16]
 80010dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	4b21      	ldr	r3, [pc, #132]	@ (8001168 <buttonsInit+0xbc>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	4a20      	ldr	r2, [pc, #128]	@ (8001168 <buttonsInit+0xbc>)
 80010e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001168 <buttonsInit+0xbc>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010fa:	2300      	movs	r3, #0
 80010fc:	60bb      	str	r3, [r7, #8]
 80010fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001168 <buttonsInit+0xbc>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001102:	4a19      	ldr	r2, [pc, #100]	@ (8001168 <buttonsInit+0xbc>)
 8001104:	f043 0301 	orr.w	r3, r3, #1
 8001108:	6313      	str	r3, [r2, #48]	@ 0x30
 800110a:	4b17      	ldr	r3, [pc, #92]	@ (8001168 <buttonsInit+0xbc>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110e:	f003 0301 	and.w	r3, r3, #1
 8001112:	60bb      	str	r3, [r7, #8]
 8001114:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001116:	2300      	movs	r3, #0
 8001118:	607b      	str	r3, [r7, #4]
 800111a:	4b13      	ldr	r3, [pc, #76]	@ (8001168 <buttonsInit+0xbc>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	4a12      	ldr	r2, [pc, #72]	@ (8001168 <buttonsInit+0xbc>)
 8001120:	f043 0302 	orr.w	r3, r3, #2
 8001124:	6313      	str	r3, [r2, #48]	@ 0x30
 8001126:	4b10      	ldr	r3, [pc, #64]	@ (8001168 <buttonsInit+0xbc>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112a:	f003 0302 	and.w	r3, r3, #2
 800112e:	607b      	str	r3, [r7, #4]
 8001130:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PA6 PA7 PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001132:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001136:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001138:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800113c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800113e:	2301      	movs	r3, #1
 8001140:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001142:	f107 0314 	add.w	r3, r7, #20
 8001146:	4619      	mov	r1, r3
 8001148:	4808      	ldr	r0, [pc, #32]	@ (800116c <buttonsInit+0xc0>)
 800114a:	f000 fa5f 	bl	800160c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800114e:	2200      	movs	r2, #0
 8001150:	2100      	movs	r1, #0
 8001152:	2017      	movs	r0, #23
 8001154:	f000 fa23 	bl	800159e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001158:	2017      	movs	r0, #23
 800115a:	f000 fa3c 	bl	80015d6 <HAL_NVIC_EnableIRQ>
}
 800115e:	bf00      	nop
 8001160:	3728      	adds	r7, #40	@ 0x28
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40023800 	.word	0x40023800
 800116c:	40020000 	.word	0x40020000

08001170 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800117a:	2120      	movs	r1, #32
 800117c:	4805      	ldr	r0, [pc, #20]	@ (8001194 <HAL_GPIO_EXTI_Callback+0x24>)
 800117e:	f000 fbd9 	bl	8001934 <HAL_GPIO_TogglePin>
    buttonPressed(GPIO_Pin); //Call the method
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff fc6d 	bl	8000a64 <buttonPressed>
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40020000 	.word	0x40020000

08001198 <I2CInit>:

/* Declaration of the I2C external handle. Declared in the main */
I2C_HandleTypeDef hi2c1;

/*Initialize the I2C protocol handle. Declared in header file*/
void I2CInit(){
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0

  __HAL_RCC_I2C1_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	607b      	str	r3, [r7, #4]
 80011a2:	4b21      	ldr	r3, [pc, #132]	@ (8001228 <I2CInit+0x90>)
 80011a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a6:	4a20      	ldr	r2, [pc, #128]	@ (8001228 <I2CInit+0x90>)
 80011a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001228 <I2CInit+0x90>)
 80011b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	603b      	str	r3, [r7, #0]
 80011be:	4b1a      	ldr	r3, [pc, #104]	@ (8001228 <I2CInit+0x90>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c2:	4a19      	ldr	r2, [pc, #100]	@ (8001228 <I2CInit+0x90>)
 80011c4:	f043 0302 	orr.w	r3, r3, #2
 80011c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ca:	4b17      	ldr	r3, [pc, #92]	@ (8001228 <I2CInit+0x90>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	603b      	str	r3, [r7, #0]
 80011d4:	683b      	ldr	r3, [r7, #0]
  hi2c1.Instance = I2C1;
 80011d6:	4b15      	ldr	r3, [pc, #84]	@ (800122c <I2CInit+0x94>)
 80011d8:	4a15      	ldr	r2, [pc, #84]	@ (8001230 <I2CInit+0x98>)
 80011da:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011dc:	4b13      	ldr	r3, [pc, #76]	@ (800122c <I2CInit+0x94>)
 80011de:	4a15      	ldr	r2, [pc, #84]	@ (8001234 <I2CInit+0x9c>)
 80011e0:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011e2:	4b12      	ldr	r3, [pc, #72]	@ (800122c <I2CInit+0x94>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011e8:	4b10      	ldr	r3, [pc, #64]	@ (800122c <I2CInit+0x94>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011ee:	4b0f      	ldr	r3, [pc, #60]	@ (800122c <I2CInit+0x94>)
 80011f0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011f6:	4b0d      	ldr	r3, [pc, #52]	@ (800122c <I2CInit+0x94>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011fc:	4b0b      	ldr	r3, [pc, #44]	@ (800122c <I2CInit+0x94>)
 80011fe:	2200      	movs	r2, #0
 8001200:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001202:	4b0a      	ldr	r3, [pc, #40]	@ (800122c <I2CInit+0x94>)
 8001204:	2200      	movs	r2, #0
 8001206:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001208:	4b08      	ldr	r3, [pc, #32]	@ (800122c <I2CInit+0x94>)
 800120a:	2200      	movs	r2, #0
 800120c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800120e:	4807      	ldr	r0, [pc, #28]	@ (800122c <I2CInit+0x94>)
 8001210:	f000 fbc2 	bl	8001998 <HAL_I2C_Init>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <I2CInit+0x86>
  {
    Error_Handler();
 800121a:	f7ff fa8b 	bl	8000734 <Error_Handler>
  }
}
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40023800 	.word	0x40023800
 800122c:	20000150 	.word	0x20000150
 8001230:	40005400 	.word	0x40005400
 8001234:	000186a0 	.word	0x000186a0

08001238 <I2CDelay>:

/*Delays the app for delayTime miliseconds. Declared in header file*/
void I2CDelay(uint32_t delayTime){
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
	HAL_Delay(delayTime);
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f000 f8ad 	bl	80013a0 <HAL_Delay>
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
	...

08001250 <I2CMasterTransmit>:

/*Writes the data buffer to the slave. Declared in header file*/
void I2CMasterTransmit(uint16_t devAddr, uint8_t *buffer, uint16_t size){
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af02      	add	r7, sp, #8
 8001256:	4603      	mov	r3, r0
 8001258:	6039      	str	r1, [r7, #0]
 800125a:	80fb      	strh	r3, [r7, #6]
 800125c:	4613      	mov	r3, r2
 800125e:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&hi2c1, devAddr, buffer, size, TIMEOUT);
 8001260:	88bb      	ldrh	r3, [r7, #4]
 8001262:	88f9      	ldrh	r1, [r7, #6]
 8001264:	f04f 32ff 	mov.w	r2, #4294967295
 8001268:	9200      	str	r2, [sp, #0]
 800126a:	683a      	ldr	r2, [r7, #0]
 800126c:	4803      	ldr	r0, [pc, #12]	@ (800127c <I2CMasterTransmit+0x2c>)
 800126e:	f000 fcd7 	bl	8001c20 <HAL_I2C_Master_Transmit>
}
 8001272:	bf00      	nop
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000150 	.word	0x20000150

08001280 <I2CReadMemory>:

/*Reads specific memory registers from a given IC. Declared in header file*/
void I2CReadMemory(uint16_t startReg, uint16_t devAddr, uint8_t *buffer, uint16_t size){
 8001280:	b580      	push	{r7, lr}
 8001282:	b088      	sub	sp, #32
 8001284:	af04      	add	r7, sp, #16
 8001286:	60ba      	str	r2, [r7, #8]
 8001288:	461a      	mov	r2, r3
 800128a:	4603      	mov	r3, r0
 800128c:	81fb      	strh	r3, [r7, #14]
 800128e:	460b      	mov	r3, r1
 8001290:	81bb      	strh	r3, [r7, #12]
 8001292:	4613      	mov	r3, r2
 8001294:	80fb      	strh	r3, [r7, #6]
	HAL_I2C_Mem_Read(&hi2c1, devAddr, startReg, REG_SIZE, buffer, size, TIMEOUT);
 8001296:	89fa      	ldrh	r2, [r7, #14]
 8001298:	89b9      	ldrh	r1, [r7, #12]
 800129a:	f04f 33ff 	mov.w	r3, #4294967295
 800129e:	9302      	str	r3, [sp, #8]
 80012a0:	88fb      	ldrh	r3, [r7, #6]
 80012a2:	9301      	str	r3, [sp, #4]
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	9300      	str	r3, [sp, #0]
 80012a8:	2301      	movs	r3, #1
 80012aa:	4803      	ldr	r0, [pc, #12]	@ (80012b8 <I2CReadMemory+0x38>)
 80012ac:	f000 fdb6 	bl	8001e1c <HAL_I2C_Mem_Read>
}
 80012b0:	bf00      	nop
 80012b2:	3710      	adds	r7, #16
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	20000150 	.word	0x20000150

080012bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012c0:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <HAL_Init+0x40>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a0d      	ldr	r2, [pc, #52]	@ (80012fc <HAL_Init+0x40>)
 80012c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012cc:	4b0b      	ldr	r3, [pc, #44]	@ (80012fc <HAL_Init+0x40>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a0a      	ldr	r2, [pc, #40]	@ (80012fc <HAL_Init+0x40>)
 80012d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012d8:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <HAL_Init+0x40>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a07      	ldr	r2, [pc, #28]	@ (80012fc <HAL_Init+0x40>)
 80012de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012e4:	2003      	movs	r0, #3
 80012e6:	f000 f94f 	bl	8001588 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ea:	200f      	movs	r0, #15
 80012ec:	f000 f808 	bl	8001300 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012f0:	f7ff fa26 	bl	8000740 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40023c00 	.word	0x40023c00

08001300 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001308:	4b12      	ldr	r3, [pc, #72]	@ (8001354 <HAL_InitTick+0x54>)
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	4b12      	ldr	r3, [pc, #72]	@ (8001358 <HAL_InitTick+0x58>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	4619      	mov	r1, r3
 8001312:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001316:	fbb3 f3f1 	udiv	r3, r3, r1
 800131a:	fbb2 f3f3 	udiv	r3, r2, r3
 800131e:	4618      	mov	r0, r3
 8001320:	f000 f967 	bl	80015f2 <HAL_SYSTICK_Config>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e00e      	b.n	800134c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2b0f      	cmp	r3, #15
 8001332:	d80a      	bhi.n	800134a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001334:	2200      	movs	r2, #0
 8001336:	6879      	ldr	r1, [r7, #4]
 8001338:	f04f 30ff 	mov.w	r0, #4294967295
 800133c:	f000 f92f 	bl	800159e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001340:	4a06      	ldr	r2, [pc, #24]	@ (800135c <HAL_InitTick+0x5c>)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001346:	2300      	movs	r3, #0
 8001348:	e000      	b.n	800134c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
}
 800134c:	4618      	mov	r0, r3
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	20000000 	.word	0x20000000
 8001358:	20000008 	.word	0x20000008
 800135c:	20000004 	.word	0x20000004

08001360 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001364:	4b06      	ldr	r3, [pc, #24]	@ (8001380 <HAL_IncTick+0x20>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	461a      	mov	r2, r3
 800136a:	4b06      	ldr	r3, [pc, #24]	@ (8001384 <HAL_IncTick+0x24>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4413      	add	r3, r2
 8001370:	4a04      	ldr	r2, [pc, #16]	@ (8001384 <HAL_IncTick+0x24>)
 8001372:	6013      	str	r3, [r2, #0]
}
 8001374:	bf00      	nop
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	20000008 	.word	0x20000008
 8001384:	200001a4 	.word	0x200001a4

08001388 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  return uwTick;
 800138c:	4b03      	ldr	r3, [pc, #12]	@ (800139c <HAL_GetTick+0x14>)
 800138e:	681b      	ldr	r3, [r3, #0]
}
 8001390:	4618      	mov	r0, r3
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	200001a4 	.word	0x200001a4

080013a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013a8:	f7ff ffee 	bl	8001388 <HAL_GetTick>
 80013ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013b8:	d005      	beq.n	80013c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013ba:	4b0a      	ldr	r3, [pc, #40]	@ (80013e4 <HAL_Delay+0x44>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	461a      	mov	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	4413      	add	r3, r2
 80013c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013c6:	bf00      	nop
 80013c8:	f7ff ffde 	bl	8001388 <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	68fa      	ldr	r2, [r7, #12]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d8f7      	bhi.n	80013c8 <HAL_Delay+0x28>
  {
  }
}
 80013d8:	bf00      	nop
 80013da:	bf00      	nop
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000008 	.word	0x20000008

080013e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b085      	sub	sp, #20
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f003 0307 	and.w	r3, r3, #7
 80013f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013f8:	4b0c      	ldr	r3, [pc, #48]	@ (800142c <__NVIC_SetPriorityGrouping+0x44>)
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013fe:	68ba      	ldr	r2, [r7, #8]
 8001400:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001404:	4013      	ands	r3, r2
 8001406:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001410:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001414:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001418:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800141a:	4a04      	ldr	r2, [pc, #16]	@ (800142c <__NVIC_SetPriorityGrouping+0x44>)
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	60d3      	str	r3, [r2, #12]
}
 8001420:	bf00      	nop
 8001422:	3714      	adds	r7, #20
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr
 800142c:	e000ed00 	.word	0xe000ed00

08001430 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001434:	4b04      	ldr	r3, [pc, #16]	@ (8001448 <__NVIC_GetPriorityGrouping+0x18>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	0a1b      	lsrs	r3, r3, #8
 800143a:	f003 0307 	and.w	r3, r3, #7
}
 800143e:	4618      	mov	r0, r3
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	e000ed00 	.word	0xe000ed00

0800144c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145a:	2b00      	cmp	r3, #0
 800145c:	db0b      	blt.n	8001476 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	f003 021f 	and.w	r2, r3, #31
 8001464:	4907      	ldr	r1, [pc, #28]	@ (8001484 <__NVIC_EnableIRQ+0x38>)
 8001466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146a:	095b      	lsrs	r3, r3, #5
 800146c:	2001      	movs	r0, #1
 800146e:	fa00 f202 	lsl.w	r2, r0, r2
 8001472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001476:	bf00      	nop
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	e000e100 	.word	0xe000e100

08001488 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	6039      	str	r1, [r7, #0]
 8001492:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001494:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001498:	2b00      	cmp	r3, #0
 800149a:	db0a      	blt.n	80014b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	b2da      	uxtb	r2, r3
 80014a0:	490c      	ldr	r1, [pc, #48]	@ (80014d4 <__NVIC_SetPriority+0x4c>)
 80014a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a6:	0112      	lsls	r2, r2, #4
 80014a8:	b2d2      	uxtb	r2, r2
 80014aa:	440b      	add	r3, r1
 80014ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014b0:	e00a      	b.n	80014c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	b2da      	uxtb	r2, r3
 80014b6:	4908      	ldr	r1, [pc, #32]	@ (80014d8 <__NVIC_SetPriority+0x50>)
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	f003 030f 	and.w	r3, r3, #15
 80014be:	3b04      	subs	r3, #4
 80014c0:	0112      	lsls	r2, r2, #4
 80014c2:	b2d2      	uxtb	r2, r2
 80014c4:	440b      	add	r3, r1
 80014c6:	761a      	strb	r2, [r3, #24]
}
 80014c8:	bf00      	nop
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr
 80014d4:	e000e100 	.word	0xe000e100
 80014d8:	e000ed00 	.word	0xe000ed00

080014dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014dc:	b480      	push	{r7}
 80014de:	b089      	sub	sp, #36	@ 0x24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	f003 0307 	and.w	r3, r3, #7
 80014ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	f1c3 0307 	rsb	r3, r3, #7
 80014f6:	2b04      	cmp	r3, #4
 80014f8:	bf28      	it	cs
 80014fa:	2304      	movcs	r3, #4
 80014fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	3304      	adds	r3, #4
 8001502:	2b06      	cmp	r3, #6
 8001504:	d902      	bls.n	800150c <NVIC_EncodePriority+0x30>
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	3b03      	subs	r3, #3
 800150a:	e000      	b.n	800150e <NVIC_EncodePriority+0x32>
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001510:	f04f 32ff 	mov.w	r2, #4294967295
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	fa02 f303 	lsl.w	r3, r2, r3
 800151a:	43da      	mvns	r2, r3
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	401a      	ands	r2, r3
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001524:	f04f 31ff 	mov.w	r1, #4294967295
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	fa01 f303 	lsl.w	r3, r1, r3
 800152e:	43d9      	mvns	r1, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001534:	4313      	orrs	r3, r2
         );
}
 8001536:	4618      	mov	r0, r3
 8001538:	3724      	adds	r7, #36	@ 0x24
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
	...

08001544 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	3b01      	subs	r3, #1
 8001550:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001554:	d301      	bcc.n	800155a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001556:	2301      	movs	r3, #1
 8001558:	e00f      	b.n	800157a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800155a:	4a0a      	ldr	r2, [pc, #40]	@ (8001584 <SysTick_Config+0x40>)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	3b01      	subs	r3, #1
 8001560:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001562:	210f      	movs	r1, #15
 8001564:	f04f 30ff 	mov.w	r0, #4294967295
 8001568:	f7ff ff8e 	bl	8001488 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800156c:	4b05      	ldr	r3, [pc, #20]	@ (8001584 <SysTick_Config+0x40>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001572:	4b04      	ldr	r3, [pc, #16]	@ (8001584 <SysTick_Config+0x40>)
 8001574:	2207      	movs	r2, #7
 8001576:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	e000e010 	.word	0xe000e010

08001588 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7ff ff29 	bl	80013e8 <__NVIC_SetPriorityGrouping>
}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}

0800159e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800159e:	b580      	push	{r7, lr}
 80015a0:	b086      	sub	sp, #24
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	4603      	mov	r3, r0
 80015a6:	60b9      	str	r1, [r7, #8]
 80015a8:	607a      	str	r2, [r7, #4]
 80015aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015b0:	f7ff ff3e 	bl	8001430 <__NVIC_GetPriorityGrouping>
 80015b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	68b9      	ldr	r1, [r7, #8]
 80015ba:	6978      	ldr	r0, [r7, #20]
 80015bc:	f7ff ff8e 	bl	80014dc <NVIC_EncodePriority>
 80015c0:	4602      	mov	r2, r0
 80015c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015c6:	4611      	mov	r1, r2
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff ff5d 	bl	8001488 <__NVIC_SetPriority>
}
 80015ce:	bf00      	nop
 80015d0:	3718      	adds	r7, #24
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b082      	sub	sp, #8
 80015da:	af00      	add	r7, sp, #0
 80015dc:	4603      	mov	r3, r0
 80015de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff ff31 	bl	800144c <__NVIC_EnableIRQ>
}
 80015ea:	bf00      	nop
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b082      	sub	sp, #8
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7ff ffa2 	bl	8001544 <SysTick_Config>
 8001600:	4603      	mov	r3, r0
}
 8001602:	4618      	mov	r0, r3
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
	...

0800160c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800160c:	b480      	push	{r7}
 800160e:	b089      	sub	sp, #36	@ 0x24
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800161a:	2300      	movs	r3, #0
 800161c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800161e:	2300      	movs	r3, #0
 8001620:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001622:	2300      	movs	r3, #0
 8001624:	61fb      	str	r3, [r7, #28]
 8001626:	e165      	b.n	80018f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001628:	2201      	movs	r2, #1
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	697a      	ldr	r2, [r7, #20]
 8001638:	4013      	ands	r3, r2
 800163a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800163c:	693a      	ldr	r2, [r7, #16]
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	429a      	cmp	r2, r3
 8001642:	f040 8154 	bne.w	80018ee <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f003 0303 	and.w	r3, r3, #3
 800164e:	2b01      	cmp	r3, #1
 8001650:	d005      	beq.n	800165e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800165a:	2b02      	cmp	r3, #2
 800165c:	d130      	bne.n	80016c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	2203      	movs	r2, #3
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	43db      	mvns	r3, r3
 8001670:	69ba      	ldr	r2, [r7, #24]
 8001672:	4013      	ands	r3, r2
 8001674:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	68da      	ldr	r2, [r3, #12]
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	fa02 f303 	lsl.w	r3, r2, r3
 8001682:	69ba      	ldr	r2, [r7, #24]
 8001684:	4313      	orrs	r3, r2
 8001686:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001694:	2201      	movs	r2, #1
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	fa02 f303 	lsl.w	r3, r2, r3
 800169c:	43db      	mvns	r3, r3
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	4013      	ands	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	091b      	lsrs	r3, r3, #4
 80016aa:	f003 0201 	and.w	r2, r3, #1
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f003 0303 	and.w	r3, r3, #3
 80016c8:	2b03      	cmp	r3, #3
 80016ca:	d017      	beq.n	80016fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	2203      	movs	r2, #3
 80016d8:	fa02 f303 	lsl.w	r3, r2, r3
 80016dc:	43db      	mvns	r3, r3
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	4013      	ands	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	689a      	ldr	r2, [r3, #8]
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f003 0303 	and.w	r3, r3, #3
 8001704:	2b02      	cmp	r3, #2
 8001706:	d123      	bne.n	8001750 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	08da      	lsrs	r2, r3, #3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3208      	adds	r2, #8
 8001710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001714:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	f003 0307 	and.w	r3, r3, #7
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	220f      	movs	r2, #15
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	43db      	mvns	r3, r3
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	4013      	ands	r3, r2
 800172a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	691a      	ldr	r2, [r3, #16]
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4313      	orrs	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	08da      	lsrs	r2, r3, #3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	3208      	adds	r2, #8
 800174a:	69b9      	ldr	r1, [r7, #24]
 800174c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	2203      	movs	r2, #3
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	43db      	mvns	r3, r3
 8001762:	69ba      	ldr	r2, [r7, #24]
 8001764:	4013      	ands	r3, r2
 8001766:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f003 0203 	and.w	r2, r3, #3
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	fa02 f303 	lsl.w	r3, r2, r3
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	4313      	orrs	r3, r2
 800177c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	69ba      	ldr	r2, [r7, #24]
 8001782:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800178c:	2b00      	cmp	r3, #0
 800178e:	f000 80ae 	beq.w	80018ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	4b5d      	ldr	r3, [pc, #372]	@ (800190c <HAL_GPIO_Init+0x300>)
 8001798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800179a:	4a5c      	ldr	r2, [pc, #368]	@ (800190c <HAL_GPIO_Init+0x300>)
 800179c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80017a2:	4b5a      	ldr	r3, [pc, #360]	@ (800190c <HAL_GPIO_Init+0x300>)
 80017a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017aa:	60fb      	str	r3, [r7, #12]
 80017ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017ae:	4a58      	ldr	r2, [pc, #352]	@ (8001910 <HAL_GPIO_Init+0x304>)
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	089b      	lsrs	r3, r3, #2
 80017b4:	3302      	adds	r3, #2
 80017b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	f003 0303 	and.w	r3, r3, #3
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	220f      	movs	r2, #15
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ca:	43db      	mvns	r3, r3
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	4013      	ands	r3, r2
 80017d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a4f      	ldr	r2, [pc, #316]	@ (8001914 <HAL_GPIO_Init+0x308>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d025      	beq.n	8001826 <HAL_GPIO_Init+0x21a>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a4e      	ldr	r2, [pc, #312]	@ (8001918 <HAL_GPIO_Init+0x30c>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d01f      	beq.n	8001822 <HAL_GPIO_Init+0x216>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a4d      	ldr	r2, [pc, #308]	@ (800191c <HAL_GPIO_Init+0x310>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d019      	beq.n	800181e <HAL_GPIO_Init+0x212>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a4c      	ldr	r2, [pc, #304]	@ (8001920 <HAL_GPIO_Init+0x314>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d013      	beq.n	800181a <HAL_GPIO_Init+0x20e>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a4b      	ldr	r2, [pc, #300]	@ (8001924 <HAL_GPIO_Init+0x318>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d00d      	beq.n	8001816 <HAL_GPIO_Init+0x20a>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a4a      	ldr	r2, [pc, #296]	@ (8001928 <HAL_GPIO_Init+0x31c>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d007      	beq.n	8001812 <HAL_GPIO_Init+0x206>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4a49      	ldr	r2, [pc, #292]	@ (800192c <HAL_GPIO_Init+0x320>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d101      	bne.n	800180e <HAL_GPIO_Init+0x202>
 800180a:	2306      	movs	r3, #6
 800180c:	e00c      	b.n	8001828 <HAL_GPIO_Init+0x21c>
 800180e:	2307      	movs	r3, #7
 8001810:	e00a      	b.n	8001828 <HAL_GPIO_Init+0x21c>
 8001812:	2305      	movs	r3, #5
 8001814:	e008      	b.n	8001828 <HAL_GPIO_Init+0x21c>
 8001816:	2304      	movs	r3, #4
 8001818:	e006      	b.n	8001828 <HAL_GPIO_Init+0x21c>
 800181a:	2303      	movs	r3, #3
 800181c:	e004      	b.n	8001828 <HAL_GPIO_Init+0x21c>
 800181e:	2302      	movs	r3, #2
 8001820:	e002      	b.n	8001828 <HAL_GPIO_Init+0x21c>
 8001822:	2301      	movs	r3, #1
 8001824:	e000      	b.n	8001828 <HAL_GPIO_Init+0x21c>
 8001826:	2300      	movs	r3, #0
 8001828:	69fa      	ldr	r2, [r7, #28]
 800182a:	f002 0203 	and.w	r2, r2, #3
 800182e:	0092      	lsls	r2, r2, #2
 8001830:	4093      	lsls	r3, r2
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	4313      	orrs	r3, r2
 8001836:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001838:	4935      	ldr	r1, [pc, #212]	@ (8001910 <HAL_GPIO_Init+0x304>)
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	089b      	lsrs	r3, r3, #2
 800183e:	3302      	adds	r3, #2
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001846:	4b3a      	ldr	r3, [pc, #232]	@ (8001930 <HAL_GPIO_Init+0x324>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	43db      	mvns	r3, r3
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	4013      	ands	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d003      	beq.n	800186a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001862:	69ba      	ldr	r2, [r7, #24]
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	4313      	orrs	r3, r2
 8001868:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800186a:	4a31      	ldr	r2, [pc, #196]	@ (8001930 <HAL_GPIO_Init+0x324>)
 800186c:	69bb      	ldr	r3, [r7, #24]
 800186e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001870:	4b2f      	ldr	r3, [pc, #188]	@ (8001930 <HAL_GPIO_Init+0x324>)
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	43db      	mvns	r3, r3
 800187a:	69ba      	ldr	r2, [r7, #24]
 800187c:	4013      	ands	r3, r2
 800187e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001888:	2b00      	cmp	r3, #0
 800188a:	d003      	beq.n	8001894 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	4313      	orrs	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001894:	4a26      	ldr	r2, [pc, #152]	@ (8001930 <HAL_GPIO_Init+0x324>)
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800189a:	4b25      	ldr	r3, [pc, #148]	@ (8001930 <HAL_GPIO_Init+0x324>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	43db      	mvns	r3, r3
 80018a4:	69ba      	ldr	r2, [r7, #24]
 80018a6:	4013      	ands	r3, r2
 80018a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d003      	beq.n	80018be <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80018b6:	69ba      	ldr	r2, [r7, #24]
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80018be:	4a1c      	ldr	r2, [pc, #112]	@ (8001930 <HAL_GPIO_Init+0x324>)
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001930 <HAL_GPIO_Init+0x324>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	43db      	mvns	r3, r3
 80018ce:	69ba      	ldr	r2, [r7, #24]
 80018d0:	4013      	ands	r3, r2
 80018d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d003      	beq.n	80018e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018e8:	4a11      	ldr	r2, [pc, #68]	@ (8001930 <HAL_GPIO_Init+0x324>)
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	3301      	adds	r3, #1
 80018f2:	61fb      	str	r3, [r7, #28]
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	2b0f      	cmp	r3, #15
 80018f8:	f67f ae96 	bls.w	8001628 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018fc:	bf00      	nop
 80018fe:	bf00      	nop
 8001900:	3724      	adds	r7, #36	@ 0x24
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	40023800 	.word	0x40023800
 8001910:	40013800 	.word	0x40013800
 8001914:	40020000 	.word	0x40020000
 8001918:	40020400 	.word	0x40020400
 800191c:	40020800 	.word	0x40020800
 8001920:	40020c00 	.word	0x40020c00
 8001924:	40021000 	.word	0x40021000
 8001928:	40021400 	.word	0x40021400
 800192c:	40021800 	.word	0x40021800
 8001930:	40013c00 	.word	0x40013c00

08001934 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001934:	b480      	push	{r7}
 8001936:	b085      	sub	sp, #20
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	460b      	mov	r3, r1
 800193e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	695b      	ldr	r3, [r3, #20]
 8001944:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001946:	887a      	ldrh	r2, [r7, #2]
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	4013      	ands	r3, r2
 800194c:	041a      	lsls	r2, r3, #16
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	43d9      	mvns	r1, r3
 8001952:	887b      	ldrh	r3, [r7, #2]
 8001954:	400b      	ands	r3, r1
 8001956:	431a      	orrs	r2, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	619a      	str	r2, [r3, #24]
}
 800195c:	bf00      	nop
 800195e:	3714      	adds	r7, #20
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001972:	4b08      	ldr	r3, [pc, #32]	@ (8001994 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001974:	695a      	ldr	r2, [r3, #20]
 8001976:	88fb      	ldrh	r3, [r7, #6]
 8001978:	4013      	ands	r3, r2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d006      	beq.n	800198c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800197e:	4a05      	ldr	r2, [pc, #20]	@ (8001994 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001980:	88fb      	ldrh	r3, [r7, #6]
 8001982:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001984:	88fb      	ldrh	r3, [r7, #6]
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff fbf2 	bl	8001170 <HAL_GPIO_EXTI_Callback>
  }
}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40013c00 	.word	0x40013c00

08001998 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d101      	bne.n	80019aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e12b      	b.n	8001c02 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d106      	bne.n	80019c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f7fe fee6 	bl	8000790 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2224      	movs	r2, #36	@ 0x24
 80019c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f022 0201 	bic.w	r2, r2, #1
 80019da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80019ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80019fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80019fc:	f001 f8d2 	bl	8002ba4 <HAL_RCC_GetPCLK1Freq>
 8001a00:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	4a81      	ldr	r2, [pc, #516]	@ (8001c0c <HAL_I2C_Init+0x274>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d807      	bhi.n	8001a1c <HAL_I2C_Init+0x84>
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	4a80      	ldr	r2, [pc, #512]	@ (8001c10 <HAL_I2C_Init+0x278>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	bf94      	ite	ls
 8001a14:	2301      	movls	r3, #1
 8001a16:	2300      	movhi	r3, #0
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	e006      	b.n	8001a2a <HAL_I2C_Init+0x92>
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	4a7d      	ldr	r2, [pc, #500]	@ (8001c14 <HAL_I2C_Init+0x27c>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	bf94      	ite	ls
 8001a24:	2301      	movls	r3, #1
 8001a26:	2300      	movhi	r3, #0
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e0e7      	b.n	8001c02 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	4a78      	ldr	r2, [pc, #480]	@ (8001c18 <HAL_I2C_Init+0x280>)
 8001a36:	fba2 2303 	umull	r2, r3, r2, r3
 8001a3a:	0c9b      	lsrs	r3, r3, #18
 8001a3c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	68ba      	ldr	r2, [r7, #8]
 8001a4e:	430a      	orrs	r2, r1
 8001a50:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	6a1b      	ldr	r3, [r3, #32]
 8001a58:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	4a6a      	ldr	r2, [pc, #424]	@ (8001c0c <HAL_I2C_Init+0x274>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d802      	bhi.n	8001a6c <HAL_I2C_Init+0xd4>
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	e009      	b.n	8001a80 <HAL_I2C_Init+0xe8>
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001a72:	fb02 f303 	mul.w	r3, r2, r3
 8001a76:	4a69      	ldr	r2, [pc, #420]	@ (8001c1c <HAL_I2C_Init+0x284>)
 8001a78:	fba2 2303 	umull	r2, r3, r2, r3
 8001a7c:	099b      	lsrs	r3, r3, #6
 8001a7e:	3301      	adds	r3, #1
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	6812      	ldr	r2, [r2, #0]
 8001a84:	430b      	orrs	r3, r1
 8001a86:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	69db      	ldr	r3, [r3, #28]
 8001a8e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001a92:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	495c      	ldr	r1, [pc, #368]	@ (8001c0c <HAL_I2C_Init+0x274>)
 8001a9c:	428b      	cmp	r3, r1
 8001a9e:	d819      	bhi.n	8001ad4 <HAL_I2C_Init+0x13c>
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	1e59      	subs	r1, r3, #1
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	fbb1 f3f3 	udiv	r3, r1, r3
 8001aae:	1c59      	adds	r1, r3, #1
 8001ab0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001ab4:	400b      	ands	r3, r1
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d00a      	beq.n	8001ad0 <HAL_I2C_Init+0x138>
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	1e59      	subs	r1, r3, #1
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ac8:	3301      	adds	r3, #1
 8001aca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ace:	e051      	b.n	8001b74 <HAL_I2C_Init+0x1dc>
 8001ad0:	2304      	movs	r3, #4
 8001ad2:	e04f      	b.n	8001b74 <HAL_I2C_Init+0x1dc>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d111      	bne.n	8001b00 <HAL_I2C_Init+0x168>
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	1e58      	subs	r0, r3, #1
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6859      	ldr	r1, [r3, #4]
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	005b      	lsls	r3, r3, #1
 8001ae8:	440b      	add	r3, r1
 8001aea:	fbb0 f3f3 	udiv	r3, r0, r3
 8001aee:	3301      	adds	r3, #1
 8001af0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	bf0c      	ite	eq
 8001af8:	2301      	moveq	r3, #1
 8001afa:	2300      	movne	r3, #0
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	e012      	b.n	8001b26 <HAL_I2C_Init+0x18e>
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	1e58      	subs	r0, r3, #1
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6859      	ldr	r1, [r3, #4]
 8001b08:	460b      	mov	r3, r1
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	440b      	add	r3, r1
 8001b0e:	0099      	lsls	r1, r3, #2
 8001b10:	440b      	add	r3, r1
 8001b12:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b16:	3301      	adds	r3, #1
 8001b18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	bf0c      	ite	eq
 8001b20:	2301      	moveq	r3, #1
 8001b22:	2300      	movne	r3, #0
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <HAL_I2C_Init+0x196>
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e022      	b.n	8001b74 <HAL_I2C_Init+0x1dc>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d10e      	bne.n	8001b54 <HAL_I2C_Init+0x1bc>
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	1e58      	subs	r0, r3, #1
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6859      	ldr	r1, [r3, #4]
 8001b3e:	460b      	mov	r3, r1
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	440b      	add	r3, r1
 8001b44:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b48:	3301      	adds	r3, #1
 8001b4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b52:	e00f      	b.n	8001b74 <HAL_I2C_Init+0x1dc>
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	1e58      	subs	r0, r3, #1
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6859      	ldr	r1, [r3, #4]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	440b      	add	r3, r1
 8001b62:	0099      	lsls	r1, r3, #2
 8001b64:	440b      	add	r3, r1
 8001b66:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b70:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b74:	6879      	ldr	r1, [r7, #4]
 8001b76:	6809      	ldr	r1, [r1, #0]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69da      	ldr	r2, [r3, #28]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a1b      	ldr	r3, [r3, #32]
 8001b8e:	431a      	orrs	r2, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	430a      	orrs	r2, r1
 8001b96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001ba2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	6911      	ldr	r1, [r2, #16]
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	68d2      	ldr	r2, [r2, #12]
 8001bae:	4311      	orrs	r1, r2
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	6812      	ldr	r2, [r2, #0]
 8001bb4:	430b      	orrs	r3, r1
 8001bb6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	68db      	ldr	r3, [r3, #12]
 8001bbe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	695a      	ldr	r2, [r3, #20]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	431a      	orrs	r2, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f042 0201 	orr.w	r2, r2, #1
 8001be2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2200      	movs	r2, #0
 8001be8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2220      	movs	r2, #32
 8001bee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3710      	adds	r7, #16
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	000186a0 	.word	0x000186a0
 8001c10:	001e847f 	.word	0x001e847f
 8001c14:	003d08ff 	.word	0x003d08ff
 8001c18:	431bde83 	.word	0x431bde83
 8001c1c:	10624dd3 	.word	0x10624dd3

08001c20 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b088      	sub	sp, #32
 8001c24:	af02      	add	r7, sp, #8
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	607a      	str	r2, [r7, #4]
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	817b      	strh	r3, [r7, #10]
 8001c30:	4613      	mov	r3, r2
 8001c32:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001c34:	f7ff fba8 	bl	8001388 <HAL_GetTick>
 8001c38:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b20      	cmp	r3, #32
 8001c44:	f040 80e0 	bne.w	8001e08 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	9300      	str	r3, [sp, #0]
 8001c4c:	2319      	movs	r3, #25
 8001c4e:	2201      	movs	r2, #1
 8001c50:	4970      	ldr	r1, [pc, #448]	@ (8001e14 <HAL_I2C_Master_Transmit+0x1f4>)
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	f000 fc7e 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	e0d3      	b.n	8001e0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d101      	bne.n	8001c70 <HAL_I2C_Master_Transmit+0x50>
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	e0cc      	b.n	8001e0a <HAL_I2C_Master_Transmit+0x1ea>
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2201      	movs	r2, #1
 8001c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d007      	beq.n	8001c96 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f042 0201 	orr.w	r2, r2, #1
 8001c94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ca4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2221      	movs	r2, #33	@ 0x21
 8001caa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2210      	movs	r2, #16
 8001cb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	893a      	ldrh	r2, [r7, #8]
 8001cc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ccc:	b29a      	uxth	r2, r3
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	4a50      	ldr	r2, [pc, #320]	@ (8001e18 <HAL_I2C_Master_Transmit+0x1f8>)
 8001cd6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001cd8:	8979      	ldrh	r1, [r7, #10]
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	6a3a      	ldr	r2, [r7, #32]
 8001cde:	68f8      	ldr	r0, [r7, #12]
 8001ce0:	f000 face 	bl	8002280 <I2C_MasterRequestWrite>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e08d      	b.n	8001e0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cee:	2300      	movs	r3, #0
 8001cf0:	613b      	str	r3, [r7, #16]
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	695b      	ldr	r3, [r3, #20]
 8001cf8:	613b      	str	r3, [r7, #16]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	613b      	str	r3, [r7, #16]
 8001d02:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001d04:	e066      	b.n	8001dd4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d06:	697a      	ldr	r2, [r7, #20]
 8001d08:	6a39      	ldr	r1, [r7, #32]
 8001d0a:	68f8      	ldr	r0, [r7, #12]
 8001d0c:	f000 fd3c 	bl	8002788 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d00d      	beq.n	8001d32 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1a:	2b04      	cmp	r3, #4
 8001d1c:	d107      	bne.n	8001d2e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e06b      	b.n	8001e0a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d36:	781a      	ldrb	r2, [r3, #0]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d42:	1c5a      	adds	r2, r3, #1
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	b29a      	uxth	r2, r3
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	b29a      	uxth	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	f003 0304 	and.w	r3, r3, #4
 8001d6c:	2b04      	cmp	r3, #4
 8001d6e:	d11b      	bne.n	8001da8 <HAL_I2C_Master_Transmit+0x188>
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d017      	beq.n	8001da8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d7c:	781a      	ldrb	r2, [r3, #0]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d88:	1c5a      	adds	r2, r3, #1
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	3b01      	subs	r3, #1
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001da0:	3b01      	subs	r3, #1
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001da8:	697a      	ldr	r2, [r7, #20]
 8001daa:	6a39      	ldr	r1, [r7, #32]
 8001dac:	68f8      	ldr	r0, [r7, #12]
 8001dae:	f000 fd33 	bl	8002818 <I2C_WaitOnBTFFlagUntilTimeout>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d00d      	beq.n	8001dd4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbc:	2b04      	cmp	r3, #4
 8001dbe:	d107      	bne.n	8001dd0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dce:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e01a      	b.n	8001e0a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d194      	bne.n	8001d06 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2220      	movs	r2, #32
 8001df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2200      	movs	r2, #0
 8001df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001e04:	2300      	movs	r3, #0
 8001e06:	e000      	b.n	8001e0a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001e08:	2302      	movs	r3, #2
  }
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3718      	adds	r7, #24
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	00100002 	.word	0x00100002
 8001e18:	ffff0000 	.word	0xffff0000

08001e1c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08c      	sub	sp, #48	@ 0x30
 8001e20:	af02      	add	r7, sp, #8
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	4608      	mov	r0, r1
 8001e26:	4611      	mov	r1, r2
 8001e28:	461a      	mov	r2, r3
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	817b      	strh	r3, [r7, #10]
 8001e2e:	460b      	mov	r3, r1
 8001e30:	813b      	strh	r3, [r7, #8]
 8001e32:	4613      	mov	r3, r2
 8001e34:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e36:	f7ff faa7 	bl	8001388 <HAL_GetTick>
 8001e3a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	2b20      	cmp	r3, #32
 8001e46:	f040 8214 	bne.w	8002272 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4c:	9300      	str	r3, [sp, #0]
 8001e4e:	2319      	movs	r3, #25
 8001e50:	2201      	movs	r2, #1
 8001e52:	497b      	ldr	r1, [pc, #492]	@ (8002040 <HAL_I2C_Mem_Read+0x224>)
 8001e54:	68f8      	ldr	r0, [r7, #12]
 8001e56:	f000 fb7d 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001e60:	2302      	movs	r3, #2
 8001e62:	e207      	b.n	8002274 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d101      	bne.n	8001e72 <HAL_I2C_Mem_Read+0x56>
 8001e6e:	2302      	movs	r3, #2
 8001e70:	e200      	b.n	8002274 <HAL_I2C_Mem_Read+0x458>
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	2201      	movs	r2, #1
 8001e76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d007      	beq.n	8001e98 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f042 0201 	orr.w	r2, r2, #1
 8001e96:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ea6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2222      	movs	r2, #34	@ 0x22
 8001eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2240      	movs	r2, #64	@ 0x40
 8001eb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ec2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001ec8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	4a5b      	ldr	r2, [pc, #364]	@ (8002044 <HAL_I2C_Mem_Read+0x228>)
 8001ed8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001eda:	88f8      	ldrh	r0, [r7, #6]
 8001edc:	893a      	ldrh	r2, [r7, #8]
 8001ede:	8979      	ldrh	r1, [r7, #10]
 8001ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee2:	9301      	str	r3, [sp, #4]
 8001ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ee6:	9300      	str	r3, [sp, #0]
 8001ee8:	4603      	mov	r3, r0
 8001eea:	68f8      	ldr	r0, [r7, #12]
 8001eec:	f000 fa4a 	bl	8002384 <I2C_RequestMemoryRead>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e1bc      	b.n	8002274 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d113      	bne.n	8001f2a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f02:	2300      	movs	r3, #0
 8001f04:	623b      	str	r3, [r7, #32]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	695b      	ldr	r3, [r3, #20]
 8001f0c:	623b      	str	r3, [r7, #32]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	699b      	ldr	r3, [r3, #24]
 8001f14:	623b      	str	r3, [r7, #32]
 8001f16:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	e190      	b.n	800224c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d11b      	bne.n	8001f6a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f42:	2300      	movs	r3, #0
 8001f44:	61fb      	str	r3, [r7, #28]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	695b      	ldr	r3, [r3, #20]
 8001f4c:	61fb      	str	r3, [r7, #28]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	61fb      	str	r3, [r7, #28]
 8001f56:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	e170      	b.n	800224c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d11b      	bne.n	8001faa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f80:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f92:	2300      	movs	r3, #0
 8001f94:	61bb      	str	r3, [r7, #24]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	695b      	ldr	r3, [r3, #20]
 8001f9c:	61bb      	str	r3, [r7, #24]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	61bb      	str	r3, [r7, #24]
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	e150      	b.n	800224c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	695b      	ldr	r3, [r3, #20]
 8001fb4:	617b      	str	r3, [r7, #20]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	699b      	ldr	r3, [r3, #24]
 8001fbc:	617b      	str	r3, [r7, #20]
 8001fbe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001fc0:	e144      	b.n	800224c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fc6:	2b03      	cmp	r3, #3
 8001fc8:	f200 80f1 	bhi.w	80021ae <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d123      	bne.n	800201c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fd6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001fd8:	68f8      	ldr	r0, [r7, #12]
 8001fda:	f000 fc65 	bl	80028a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e145      	b.n	8002274 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	691a      	ldr	r2, [r3, #16]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff2:	b2d2      	uxtb	r2, r2
 8001ff4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ffa:	1c5a      	adds	r2, r3, #1
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002004:	3b01      	subs	r3, #1
 8002006:	b29a      	uxth	r2, r3
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002010:	b29b      	uxth	r3, r3
 8002012:	3b01      	subs	r3, #1
 8002014:	b29a      	uxth	r2, r3
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800201a:	e117      	b.n	800224c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002020:	2b02      	cmp	r3, #2
 8002022:	d14e      	bne.n	80020c2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800202a:	2200      	movs	r2, #0
 800202c:	4906      	ldr	r1, [pc, #24]	@ (8002048 <HAL_I2C_Mem_Read+0x22c>)
 800202e:	68f8      	ldr	r0, [r7, #12]
 8002030:	f000 fa90 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d008      	beq.n	800204c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e11a      	b.n	8002274 <HAL_I2C_Mem_Read+0x458>
 800203e:	bf00      	nop
 8002040:	00100002 	.word	0x00100002
 8002044:	ffff0000 	.word	0xffff0000
 8002048:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800205a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	691a      	ldr	r2, [r3, #16]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002066:	b2d2      	uxtb	r2, r2
 8002068:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800206e:	1c5a      	adds	r2, r3, #1
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002078:	3b01      	subs	r3, #1
 800207a:	b29a      	uxth	r2, r3
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002084:	b29b      	uxth	r3, r3
 8002086:	3b01      	subs	r3, #1
 8002088:	b29a      	uxth	r2, r3
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	691a      	ldr	r2, [r3, #16]
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002098:	b2d2      	uxtb	r2, r2
 800209a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a0:	1c5a      	adds	r2, r3, #1
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020aa:	3b01      	subs	r3, #1
 80020ac:	b29a      	uxth	r2, r3
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	3b01      	subs	r3, #1
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80020c0:	e0c4      	b.n	800224c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80020c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c4:	9300      	str	r3, [sp, #0]
 80020c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020c8:	2200      	movs	r2, #0
 80020ca:	496c      	ldr	r1, [pc, #432]	@ (800227c <HAL_I2C_Mem_Read+0x460>)
 80020cc:	68f8      	ldr	r0, [r7, #12]
 80020ce:	f000 fa41 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e0cb      	b.n	8002274 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	691a      	ldr	r2, [r3, #16]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020f6:	b2d2      	uxtb	r2, r2
 80020f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020fe:	1c5a      	adds	r2, r3, #1
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002108:	3b01      	subs	r3, #1
 800210a:	b29a      	uxth	r2, r3
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002114:	b29b      	uxth	r3, r3
 8002116:	3b01      	subs	r3, #1
 8002118:	b29a      	uxth	r2, r3
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800211e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002120:	9300      	str	r3, [sp, #0]
 8002122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002124:	2200      	movs	r2, #0
 8002126:	4955      	ldr	r1, [pc, #340]	@ (800227c <HAL_I2C_Mem_Read+0x460>)
 8002128:	68f8      	ldr	r0, [r7, #12]
 800212a:	f000 fa13 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e09d      	b.n	8002274 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002146:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	691a      	ldr	r2, [r3, #16]
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215a:	1c5a      	adds	r2, r3, #1
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002164:	3b01      	subs	r3, #1
 8002166:	b29a      	uxth	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002170:	b29b      	uxth	r3, r3
 8002172:	3b01      	subs	r3, #1
 8002174:	b29a      	uxth	r2, r3
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	691a      	ldr	r2, [r3, #16]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002184:	b2d2      	uxtb	r2, r2
 8002186:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800218c:	1c5a      	adds	r2, r3, #1
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002196:	3b01      	subs	r3, #1
 8002198:	b29a      	uxth	r2, r3
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	3b01      	subs	r3, #1
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80021ac:	e04e      	b.n	800224c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021b0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80021b2:	68f8      	ldr	r0, [r7, #12]
 80021b4:	f000 fb78 	bl	80028a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e058      	b.n	8002274 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	691a      	ldr	r2, [r3, #16]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021cc:	b2d2      	uxtb	r2, r2
 80021ce:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021d4:	1c5a      	adds	r2, r3, #1
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021de:	3b01      	subs	r3, #1
 80021e0:	b29a      	uxth	r2, r3
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	3b01      	subs	r3, #1
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	f003 0304 	and.w	r3, r3, #4
 80021fe:	2b04      	cmp	r3, #4
 8002200:	d124      	bne.n	800224c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002206:	2b03      	cmp	r3, #3
 8002208:	d107      	bne.n	800221a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002218:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	691a      	ldr	r2, [r3, #16]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002224:	b2d2      	uxtb	r2, r2
 8002226:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222c:	1c5a      	adds	r2, r3, #1
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002236:	3b01      	subs	r3, #1
 8002238:	b29a      	uxth	r2, r3
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002242:	b29b      	uxth	r3, r3
 8002244:	3b01      	subs	r3, #1
 8002246:	b29a      	uxth	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002250:	2b00      	cmp	r3, #0
 8002252:	f47f aeb6 	bne.w	8001fc2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2220      	movs	r2, #32
 800225a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2200      	movs	r2, #0
 8002262:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	2200      	movs	r2, #0
 800226a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800226e:	2300      	movs	r3, #0
 8002270:	e000      	b.n	8002274 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002272:	2302      	movs	r3, #2
  }
}
 8002274:	4618      	mov	r0, r3
 8002276:	3728      	adds	r7, #40	@ 0x28
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	00010004 	.word	0x00010004

08002280 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b088      	sub	sp, #32
 8002284:	af02      	add	r7, sp, #8
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	607a      	str	r2, [r7, #4]
 800228a:	603b      	str	r3, [r7, #0]
 800228c:	460b      	mov	r3, r1
 800228e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002294:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	2b08      	cmp	r3, #8
 800229a:	d006      	beq.n	80022aa <I2C_MasterRequestWrite+0x2a>
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d003      	beq.n	80022aa <I2C_MasterRequestWrite+0x2a>
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80022a8:	d108      	bne.n	80022bc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	e00b      	b.n	80022d4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c0:	2b12      	cmp	r3, #18
 80022c2:	d107      	bne.n	80022d4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022d2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f000 f937 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00d      	beq.n	8002308 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022fa:	d103      	bne.n	8002304 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002302:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002304:	2303      	movs	r3, #3
 8002306:	e035      	b.n	8002374 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	691b      	ldr	r3, [r3, #16]
 800230c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002310:	d108      	bne.n	8002324 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002312:	897b      	ldrh	r3, [r7, #10]
 8002314:	b2db      	uxtb	r3, r3
 8002316:	461a      	mov	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002320:	611a      	str	r2, [r3, #16]
 8002322:	e01b      	b.n	800235c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002324:	897b      	ldrh	r3, [r7, #10]
 8002326:	11db      	asrs	r3, r3, #7
 8002328:	b2db      	uxtb	r3, r3
 800232a:	f003 0306 	and.w	r3, r3, #6
 800232e:	b2db      	uxtb	r3, r3
 8002330:	f063 030f 	orn	r3, r3, #15
 8002334:	b2da      	uxtb	r2, r3
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	490e      	ldr	r1, [pc, #56]	@ (800237c <I2C_MasterRequestWrite+0xfc>)
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 f980 	bl	8002648 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e010      	b.n	8002374 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002352:	897b      	ldrh	r3, [r7, #10]
 8002354:	b2da      	uxtb	r2, r3
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	4907      	ldr	r1, [pc, #28]	@ (8002380 <I2C_MasterRequestWrite+0x100>)
 8002362:	68f8      	ldr	r0, [r7, #12]
 8002364:	f000 f970 	bl	8002648 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e000      	b.n	8002374 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002372:	2300      	movs	r3, #0
}
 8002374:	4618      	mov	r0, r3
 8002376:	3718      	adds	r7, #24
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	00010008 	.word	0x00010008
 8002380:	00010002 	.word	0x00010002

08002384 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b088      	sub	sp, #32
 8002388:	af02      	add	r7, sp, #8
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	4608      	mov	r0, r1
 800238e:	4611      	mov	r1, r2
 8002390:	461a      	mov	r2, r3
 8002392:	4603      	mov	r3, r0
 8002394:	817b      	strh	r3, [r7, #10]
 8002396:	460b      	mov	r3, r1
 8002398:	813b      	strh	r3, [r7, #8]
 800239a:	4613      	mov	r3, r2
 800239c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80023ac:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80023be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	6a3b      	ldr	r3, [r7, #32]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80023ca:	68f8      	ldr	r0, [r7, #12]
 80023cc:	f000 f8c2 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00d      	beq.n	80023f2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023e4:	d103      	bne.n	80023ee <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e0aa      	b.n	8002548 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80023f2:	897b      	ldrh	r3, [r7, #10]
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	461a      	mov	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002400:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002404:	6a3a      	ldr	r2, [r7, #32]
 8002406:	4952      	ldr	r1, [pc, #328]	@ (8002550 <I2C_RequestMemoryRead+0x1cc>)
 8002408:	68f8      	ldr	r0, [r7, #12]
 800240a:	f000 f91d 	bl	8002648 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e097      	b.n	8002548 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002418:	2300      	movs	r3, #0
 800241a:	617b      	str	r3, [r7, #20]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	695b      	ldr	r3, [r3, #20]
 8002422:	617b      	str	r3, [r7, #20]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	617b      	str	r3, [r7, #20]
 800242c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800242e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002430:	6a39      	ldr	r1, [r7, #32]
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f000 f9a8 	bl	8002788 <I2C_WaitOnTXEFlagUntilTimeout>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00d      	beq.n	800245a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002442:	2b04      	cmp	r3, #4
 8002444:	d107      	bne.n	8002456 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002454:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e076      	b.n	8002548 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800245a:	88fb      	ldrh	r3, [r7, #6]
 800245c:	2b01      	cmp	r3, #1
 800245e:	d105      	bne.n	800246c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002460:	893b      	ldrh	r3, [r7, #8]
 8002462:	b2da      	uxtb	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	611a      	str	r2, [r3, #16]
 800246a:	e021      	b.n	80024b0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800246c:	893b      	ldrh	r3, [r7, #8]
 800246e:	0a1b      	lsrs	r3, r3, #8
 8002470:	b29b      	uxth	r3, r3
 8002472:	b2da      	uxtb	r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800247a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800247c:	6a39      	ldr	r1, [r7, #32]
 800247e:	68f8      	ldr	r0, [r7, #12]
 8002480:	f000 f982 	bl	8002788 <I2C_WaitOnTXEFlagUntilTimeout>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d00d      	beq.n	80024a6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248e:	2b04      	cmp	r3, #4
 8002490:	d107      	bne.n	80024a2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e050      	b.n	8002548 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80024a6:	893b      	ldrh	r3, [r7, #8]
 80024a8:	b2da      	uxtb	r2, r3
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80024b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024b2:	6a39      	ldr	r1, [r7, #32]
 80024b4:	68f8      	ldr	r0, [r7, #12]
 80024b6:	f000 f967 	bl	8002788 <I2C_WaitOnTXEFlagUntilTimeout>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d00d      	beq.n	80024dc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c4:	2b04      	cmp	r3, #4
 80024c6:	d107      	bne.n	80024d8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024d6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e035      	b.n	8002548 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024ea:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80024ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ee:	9300      	str	r3, [sp, #0]
 80024f0:	6a3b      	ldr	r3, [r7, #32]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80024f8:	68f8      	ldr	r0, [r7, #12]
 80024fa:	f000 f82b 	bl	8002554 <I2C_WaitOnFlagUntilTimeout>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d00d      	beq.n	8002520 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800250e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002512:	d103      	bne.n	800251c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800251a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e013      	b.n	8002548 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002520:	897b      	ldrh	r3, [r7, #10]
 8002522:	b2db      	uxtb	r3, r3
 8002524:	f043 0301 	orr.w	r3, r3, #1
 8002528:	b2da      	uxtb	r2, r3
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002532:	6a3a      	ldr	r2, [r7, #32]
 8002534:	4906      	ldr	r1, [pc, #24]	@ (8002550 <I2C_RequestMemoryRead+0x1cc>)
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f000 f886 	bl	8002648 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e000      	b.n	8002548 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002546:	2300      	movs	r3, #0
}
 8002548:	4618      	mov	r0, r3
 800254a:	3718      	adds	r7, #24
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	00010002 	.word	0x00010002

08002554 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	603b      	str	r3, [r7, #0]
 8002560:	4613      	mov	r3, r2
 8002562:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002564:	e048      	b.n	80025f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800256c:	d044      	beq.n	80025f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800256e:	f7fe ff0b 	bl	8001388 <HAL_GetTick>
 8002572:	4602      	mov	r2, r0
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	1ad3      	subs	r3, r2, r3
 8002578:	683a      	ldr	r2, [r7, #0]
 800257a:	429a      	cmp	r2, r3
 800257c:	d302      	bcc.n	8002584 <I2C_WaitOnFlagUntilTimeout+0x30>
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d139      	bne.n	80025f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	0c1b      	lsrs	r3, r3, #16
 8002588:	b2db      	uxtb	r3, r3
 800258a:	2b01      	cmp	r3, #1
 800258c:	d10d      	bne.n	80025aa <I2C_WaitOnFlagUntilTimeout+0x56>
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	695b      	ldr	r3, [r3, #20]
 8002594:	43da      	mvns	r2, r3
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	4013      	ands	r3, r2
 800259a:	b29b      	uxth	r3, r3
 800259c:	2b00      	cmp	r3, #0
 800259e:	bf0c      	ite	eq
 80025a0:	2301      	moveq	r3, #1
 80025a2:	2300      	movne	r3, #0
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	461a      	mov	r2, r3
 80025a8:	e00c      	b.n	80025c4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	43da      	mvns	r2, r3
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	4013      	ands	r3, r2
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	bf0c      	ite	eq
 80025bc:	2301      	moveq	r3, #1
 80025be:	2300      	movne	r3, #0
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	461a      	mov	r2, r3
 80025c4:	79fb      	ldrb	r3, [r7, #7]
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d116      	bne.n	80025f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2200      	movs	r2, #0
 80025ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2220      	movs	r2, #32
 80025d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e4:	f043 0220 	orr.w	r2, r3, #32
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e023      	b.n	8002640 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	0c1b      	lsrs	r3, r3, #16
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d10d      	bne.n	800261e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	695b      	ldr	r3, [r3, #20]
 8002608:	43da      	mvns	r2, r3
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	4013      	ands	r3, r2
 800260e:	b29b      	uxth	r3, r3
 8002610:	2b00      	cmp	r3, #0
 8002612:	bf0c      	ite	eq
 8002614:	2301      	moveq	r3, #1
 8002616:	2300      	movne	r3, #0
 8002618:	b2db      	uxtb	r3, r3
 800261a:	461a      	mov	r2, r3
 800261c:	e00c      	b.n	8002638 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	43da      	mvns	r2, r3
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	4013      	ands	r3, r2
 800262a:	b29b      	uxth	r3, r3
 800262c:	2b00      	cmp	r3, #0
 800262e:	bf0c      	ite	eq
 8002630:	2301      	moveq	r3, #1
 8002632:	2300      	movne	r3, #0
 8002634:	b2db      	uxtb	r3, r3
 8002636:	461a      	mov	r2, r3
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	429a      	cmp	r2, r3
 800263c:	d093      	beq.n	8002566 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800263e:	2300      	movs	r3, #0
}
 8002640:	4618      	mov	r0, r3
 8002642:	3710      	adds	r7, #16
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
 8002654:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002656:	e071      	b.n	800273c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	695b      	ldr	r3, [r3, #20]
 800265e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002662:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002666:	d123      	bne.n	80026b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002676:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002680:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2200      	movs	r2, #0
 8002686:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2220      	movs	r2, #32
 800268c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2200      	movs	r2, #0
 8002694:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269c:	f043 0204 	orr.w	r2, r3, #4
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2200      	movs	r2, #0
 80026a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e067      	b.n	8002780 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b6:	d041      	beq.n	800273c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026b8:	f7fe fe66 	bl	8001388 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d302      	bcc.n	80026ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d136      	bne.n	800273c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	0c1b      	lsrs	r3, r3, #16
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d10c      	bne.n	80026f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	695b      	ldr	r3, [r3, #20]
 80026de:	43da      	mvns	r2, r3
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	4013      	ands	r3, r2
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	bf14      	ite	ne
 80026ea:	2301      	movne	r3, #1
 80026ec:	2300      	moveq	r3, #0
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	e00b      	b.n	800270a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	43da      	mvns	r2, r3
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	4013      	ands	r3, r2
 80026fe:	b29b      	uxth	r3, r3
 8002700:	2b00      	cmp	r3, #0
 8002702:	bf14      	ite	ne
 8002704:	2301      	movne	r3, #1
 8002706:	2300      	moveq	r3, #0
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b00      	cmp	r3, #0
 800270c:	d016      	beq.n	800273c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2220      	movs	r2, #32
 8002718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002728:	f043 0220 	orr.w	r2, r3, #32
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e021      	b.n	8002780 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	0c1b      	lsrs	r3, r3, #16
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b01      	cmp	r3, #1
 8002744:	d10c      	bne.n	8002760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	695b      	ldr	r3, [r3, #20]
 800274c:	43da      	mvns	r2, r3
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	4013      	ands	r3, r2
 8002752:	b29b      	uxth	r3, r3
 8002754:	2b00      	cmp	r3, #0
 8002756:	bf14      	ite	ne
 8002758:	2301      	movne	r3, #1
 800275a:	2300      	moveq	r3, #0
 800275c:	b2db      	uxtb	r3, r3
 800275e:	e00b      	b.n	8002778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	43da      	mvns	r2, r3
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	4013      	ands	r3, r2
 800276c:	b29b      	uxth	r3, r3
 800276e:	2b00      	cmp	r3, #0
 8002770:	bf14      	ite	ne
 8002772:	2301      	movne	r3, #1
 8002774:	2300      	moveq	r3, #0
 8002776:	b2db      	uxtb	r3, r3
 8002778:	2b00      	cmp	r3, #0
 800277a:	f47f af6d 	bne.w	8002658 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800277e:	2300      	movs	r3, #0
}
 8002780:	4618      	mov	r0, r3
 8002782:	3710      	adds	r7, #16
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	60b9      	str	r1, [r7, #8]
 8002792:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002794:	e034      	b.n	8002800 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 f8e3 	bl	8002962 <I2C_IsAcknowledgeFailed>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e034      	b.n	8002810 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ac:	d028      	beq.n	8002800 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027ae:	f7fe fdeb 	bl	8001388 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	68ba      	ldr	r2, [r7, #8]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d302      	bcc.n	80027c4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d11d      	bne.n	8002800 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	695b      	ldr	r3, [r3, #20]
 80027ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ce:	2b80      	cmp	r3, #128	@ 0x80
 80027d0:	d016      	beq.n	8002800 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2200      	movs	r2, #0
 80027d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2220      	movs	r2, #32
 80027dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ec:	f043 0220 	orr.w	r2, r3, #32
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2200      	movs	r2, #0
 80027f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e007      	b.n	8002810 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	695b      	ldr	r3, [r3, #20]
 8002806:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800280a:	2b80      	cmp	r3, #128	@ 0x80
 800280c:	d1c3      	bne.n	8002796 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	3710      	adds	r7, #16
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002824:	e034      	b.n	8002890 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002826:	68f8      	ldr	r0, [r7, #12]
 8002828:	f000 f89b 	bl	8002962 <I2C_IsAcknowledgeFailed>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e034      	b.n	80028a0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800283c:	d028      	beq.n	8002890 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800283e:	f7fe fda3 	bl	8001388 <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	429a      	cmp	r2, r3
 800284c:	d302      	bcc.n	8002854 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d11d      	bne.n	8002890 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	f003 0304 	and.w	r3, r3, #4
 800285e:	2b04      	cmp	r3, #4
 8002860:	d016      	beq.n	8002890 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2200      	movs	r2, #0
 8002866:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2220      	movs	r2, #32
 800286c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287c:	f043 0220 	orr.w	r2, r3, #32
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e007      	b.n	80028a0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	695b      	ldr	r3, [r3, #20]
 8002896:	f003 0304 	and.w	r3, r3, #4
 800289a:	2b04      	cmp	r3, #4
 800289c:	d1c3      	bne.n	8002826 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800289e:	2300      	movs	r3, #0
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3710      	adds	r7, #16
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80028b4:	e049      	b.n	800294a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	695b      	ldr	r3, [r3, #20]
 80028bc:	f003 0310 	and.w	r3, r3, #16
 80028c0:	2b10      	cmp	r3, #16
 80028c2:	d119      	bne.n	80028f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f06f 0210 	mvn.w	r2, #16
 80028cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2200      	movs	r2, #0
 80028d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2220      	movs	r2, #32
 80028d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e030      	b.n	800295a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028f8:	f7fe fd46 	bl	8001388 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	68ba      	ldr	r2, [r7, #8]
 8002904:	429a      	cmp	r2, r3
 8002906:	d302      	bcc.n	800290e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d11d      	bne.n	800294a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	695b      	ldr	r3, [r3, #20]
 8002914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002918:	2b40      	cmp	r3, #64	@ 0x40
 800291a:	d016      	beq.n	800294a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2200      	movs	r2, #0
 8002920:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2220      	movs	r2, #32
 8002926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002936:	f043 0220 	orr.w	r2, r3, #32
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2200      	movs	r2, #0
 8002942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e007      	b.n	800295a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	695b      	ldr	r3, [r3, #20]
 8002950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002954:	2b40      	cmp	r3, #64	@ 0x40
 8002956:	d1ae      	bne.n	80028b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	3710      	adds	r7, #16
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002962:	b480      	push	{r7}
 8002964:	b083      	sub	sp, #12
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002974:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002978:	d11b      	bne.n	80029b2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002982:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2220      	movs	r2, #32
 800298e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299e:	f043 0204 	orr.w	r2, r3, #4
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e000      	b.n	80029b4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80029b2:	2300      	movs	r3, #0
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d101      	bne.n	80029d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e0cc      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029d4:	4b68      	ldr	r3, [pc, #416]	@ (8002b78 <HAL_RCC_ClockConfig+0x1b8>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 030f 	and.w	r3, r3, #15
 80029dc:	683a      	ldr	r2, [r7, #0]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d90c      	bls.n	80029fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029e2:	4b65      	ldr	r3, [pc, #404]	@ (8002b78 <HAL_RCC_ClockConfig+0x1b8>)
 80029e4:	683a      	ldr	r2, [r7, #0]
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ea:	4b63      	ldr	r3, [pc, #396]	@ (8002b78 <HAL_RCC_ClockConfig+0x1b8>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 030f 	and.w	r3, r3, #15
 80029f2:	683a      	ldr	r2, [r7, #0]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d001      	beq.n	80029fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0b8      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d020      	beq.n	8002a4a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d005      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a14:	4b59      	ldr	r3, [pc, #356]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	4a58      	ldr	r2, [pc, #352]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a1a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a1e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0308 	and.w	r3, r3, #8
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d005      	beq.n	8002a38 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a2c:	4b53      	ldr	r3, [pc, #332]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	4a52      	ldr	r2, [pc, #328]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a32:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a36:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a38:	4b50      	ldr	r3, [pc, #320]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	494d      	ldr	r1, [pc, #308]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a46:	4313      	orrs	r3, r2
 8002a48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d044      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d107      	bne.n	8002a6e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a5e:	4b47      	ldr	r3, [pc, #284]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d119      	bne.n	8002a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e07f      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d003      	beq.n	8002a7e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a7a:	2b03      	cmp	r3, #3
 8002a7c:	d107      	bne.n	8002a8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a7e:	4b3f      	ldr	r3, [pc, #252]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d109      	bne.n	8002a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e06f      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a8e:	4b3b      	ldr	r3, [pc, #236]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d101      	bne.n	8002a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e067      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a9e:	4b37      	ldr	r3, [pc, #220]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f023 0203 	bic.w	r2, r3, #3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	4934      	ldr	r1, [pc, #208]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002aac:	4313      	orrs	r3, r2
 8002aae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ab0:	f7fe fc6a 	bl	8001388 <HAL_GetTick>
 8002ab4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ab6:	e00a      	b.n	8002ace <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ab8:	f7fe fc66 	bl	8001388 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e04f      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ace:	4b2b      	ldr	r3, [pc, #172]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f003 020c 	and.w	r2, r3, #12
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d1eb      	bne.n	8002ab8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ae0:	4b25      	ldr	r3, [pc, #148]	@ (8002b78 <HAL_RCC_ClockConfig+0x1b8>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 030f 	and.w	r3, r3, #15
 8002ae8:	683a      	ldr	r2, [r7, #0]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d20c      	bcs.n	8002b08 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aee:	4b22      	ldr	r3, [pc, #136]	@ (8002b78 <HAL_RCC_ClockConfig+0x1b8>)
 8002af0:	683a      	ldr	r2, [r7, #0]
 8002af2:	b2d2      	uxtb	r2, r2
 8002af4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002af6:	4b20      	ldr	r3, [pc, #128]	@ (8002b78 <HAL_RCC_ClockConfig+0x1b8>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 030f 	and.w	r3, r3, #15
 8002afe:	683a      	ldr	r2, [r7, #0]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d001      	beq.n	8002b08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e032      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0304 	and.w	r3, r3, #4
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d008      	beq.n	8002b26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b14:	4b19      	ldr	r3, [pc, #100]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	4916      	ldr	r1, [pc, #88]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0308 	and.w	r3, r3, #8
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d009      	beq.n	8002b46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b32:	4b12      	ldr	r3, [pc, #72]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	00db      	lsls	r3, r3, #3
 8002b40:	490e      	ldr	r1, [pc, #56]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002b42:	4313      	orrs	r3, r2
 8002b44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b46:	f000 f855 	bl	8002bf4 <HAL_RCC_GetSysClockFreq>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	091b      	lsrs	r3, r3, #4
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	490a      	ldr	r1, [pc, #40]	@ (8002b80 <HAL_RCC_ClockConfig+0x1c0>)
 8002b58:	5ccb      	ldrb	r3, [r1, r3]
 8002b5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b5e:	4a09      	ldr	r2, [pc, #36]	@ (8002b84 <HAL_RCC_ClockConfig+0x1c4>)
 8002b60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002b62:	4b09      	ldr	r3, [pc, #36]	@ (8002b88 <HAL_RCC_ClockConfig+0x1c8>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7fe fbca 	bl	8001300 <HAL_InitTick>

  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	40023c00 	.word	0x40023c00
 8002b7c:	40023800 	.word	0x40023800
 8002b80:	080043ec 	.word	0x080043ec
 8002b84:	20000000 	.word	0x20000000
 8002b88:	20000004 	.word	0x20000004

08002b8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b90:	4b03      	ldr	r3, [pc, #12]	@ (8002ba0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b92:	681b      	ldr	r3, [r3, #0]
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	20000000 	.word	0x20000000

08002ba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ba8:	f7ff fff0 	bl	8002b8c <HAL_RCC_GetHCLKFreq>
 8002bac:	4602      	mov	r2, r0
 8002bae:	4b05      	ldr	r3, [pc, #20]	@ (8002bc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	0a9b      	lsrs	r3, r3, #10
 8002bb4:	f003 0307 	and.w	r3, r3, #7
 8002bb8:	4903      	ldr	r1, [pc, #12]	@ (8002bc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bba:	5ccb      	ldrb	r3, [r1, r3]
 8002bbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	080043fc 	.word	0x080043fc

08002bcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002bd0:	f7ff ffdc 	bl	8002b8c <HAL_RCC_GetHCLKFreq>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	4b05      	ldr	r3, [pc, #20]	@ (8002bec <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	0b5b      	lsrs	r3, r3, #13
 8002bdc:	f003 0307 	and.w	r3, r3, #7
 8002be0:	4903      	ldr	r1, [pc, #12]	@ (8002bf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002be2:	5ccb      	ldrb	r3, [r1, r3]
 8002be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40023800 	.word	0x40023800
 8002bf0:	080043fc 	.word	0x080043fc

08002bf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bf8:	b0a6      	sub	sp, #152	@ 0x98
 8002bfa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8002c02:	2300      	movs	r3, #0
 8002c04:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8002c14:	2300      	movs	r3, #0
 8002c16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c1a:	4bc8      	ldr	r3, [pc, #800]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x348>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f003 030c 	and.w	r3, r3, #12
 8002c22:	2b0c      	cmp	r3, #12
 8002c24:	f200 817e 	bhi.w	8002f24 <HAL_RCC_GetSysClockFreq+0x330>
 8002c28:	a201      	add	r2, pc, #4	@ (adr r2, 8002c30 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c2e:	bf00      	nop
 8002c30:	08002c65 	.word	0x08002c65
 8002c34:	08002f25 	.word	0x08002f25
 8002c38:	08002f25 	.word	0x08002f25
 8002c3c:	08002f25 	.word	0x08002f25
 8002c40:	08002c6d 	.word	0x08002c6d
 8002c44:	08002f25 	.word	0x08002f25
 8002c48:	08002f25 	.word	0x08002f25
 8002c4c:	08002f25 	.word	0x08002f25
 8002c50:	08002c75 	.word	0x08002c75
 8002c54:	08002f25 	.word	0x08002f25
 8002c58:	08002f25 	.word	0x08002f25
 8002c5c:	08002f25 	.word	0x08002f25
 8002c60:	08002ddf 	.word	0x08002ddf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c64:	4bb6      	ldr	r3, [pc, #728]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002c66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002c6a:	e15f      	b.n	8002f2c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c6c:	4bb5      	ldr	r3, [pc, #724]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x350>)
 8002c6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002c72:	e15b      	b.n	8002f2c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c74:	4bb1      	ldr	r3, [pc, #708]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x348>)
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c7c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c80:	4bae      	ldr	r3, [pc, #696]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x348>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d031      	beq.n	8002cf0 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c8c:	4bab      	ldr	r3, [pc, #684]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x348>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	099b      	lsrs	r3, r3, #6
 8002c92:	2200      	movs	r2, #0
 8002c94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c96:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002c98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c9e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ca4:	4ba7      	ldr	r3, [pc, #668]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x350>)
 8002ca6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002caa:	462a      	mov	r2, r5
 8002cac:	fb03 f202 	mul.w	r2, r3, r2
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	4621      	mov	r1, r4
 8002cb4:	fb01 f303 	mul.w	r3, r1, r3
 8002cb8:	4413      	add	r3, r2
 8002cba:	4aa2      	ldr	r2, [pc, #648]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x350>)
 8002cbc:	4621      	mov	r1, r4
 8002cbe:	fba1 1202 	umull	r1, r2, r1, r2
 8002cc2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002cc4:	460a      	mov	r2, r1
 8002cc6:	67ba      	str	r2, [r7, #120]	@ 0x78
 8002cc8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002cca:	4413      	add	r3, r2
 8002ccc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002cce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002cd6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002cd8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002cdc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002ce0:	f7fd fae6 	bl	80002b0 <__aeabi_uldivmod>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	460b      	mov	r3, r1
 8002ce8:	4613      	mov	r3, r2
 8002cea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002cee:	e064      	b.n	8002dba <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cf0:	4b92      	ldr	r3, [pc, #584]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x348>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	099b      	lsrs	r3, r3, #6
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	653b      	str	r3, [r7, #80]	@ 0x50
 8002cfa:	657a      	str	r2, [r7, #84]	@ 0x54
 8002cfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d04:	2300      	movs	r3, #0
 8002d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d08:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002d0c:	4622      	mov	r2, r4
 8002d0e:	462b      	mov	r3, r5
 8002d10:	f04f 0000 	mov.w	r0, #0
 8002d14:	f04f 0100 	mov.w	r1, #0
 8002d18:	0159      	lsls	r1, r3, #5
 8002d1a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d1e:	0150      	lsls	r0, r2, #5
 8002d20:	4602      	mov	r2, r0
 8002d22:	460b      	mov	r3, r1
 8002d24:	4621      	mov	r1, r4
 8002d26:	1a51      	subs	r1, r2, r1
 8002d28:	6139      	str	r1, [r7, #16]
 8002d2a:	4629      	mov	r1, r5
 8002d2c:	eb63 0301 	sbc.w	r3, r3, r1
 8002d30:	617b      	str	r3, [r7, #20]
 8002d32:	f04f 0200 	mov.w	r2, #0
 8002d36:	f04f 0300 	mov.w	r3, #0
 8002d3a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d3e:	4659      	mov	r1, fp
 8002d40:	018b      	lsls	r3, r1, #6
 8002d42:	4651      	mov	r1, sl
 8002d44:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d48:	4651      	mov	r1, sl
 8002d4a:	018a      	lsls	r2, r1, #6
 8002d4c:	4651      	mov	r1, sl
 8002d4e:	ebb2 0801 	subs.w	r8, r2, r1
 8002d52:	4659      	mov	r1, fp
 8002d54:	eb63 0901 	sbc.w	r9, r3, r1
 8002d58:	f04f 0200 	mov.w	r2, #0
 8002d5c:	f04f 0300 	mov.w	r3, #0
 8002d60:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d64:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d68:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d6c:	4690      	mov	r8, r2
 8002d6e:	4699      	mov	r9, r3
 8002d70:	4623      	mov	r3, r4
 8002d72:	eb18 0303 	adds.w	r3, r8, r3
 8002d76:	60bb      	str	r3, [r7, #8]
 8002d78:	462b      	mov	r3, r5
 8002d7a:	eb49 0303 	adc.w	r3, r9, r3
 8002d7e:	60fb      	str	r3, [r7, #12]
 8002d80:	f04f 0200 	mov.w	r2, #0
 8002d84:	f04f 0300 	mov.w	r3, #0
 8002d88:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002d8c:	4629      	mov	r1, r5
 8002d8e:	028b      	lsls	r3, r1, #10
 8002d90:	4621      	mov	r1, r4
 8002d92:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d96:	4621      	mov	r1, r4
 8002d98:	028a      	lsls	r2, r1, #10
 8002d9a:	4610      	mov	r0, r2
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002da2:	2200      	movs	r2, #0
 8002da4:	643b      	str	r3, [r7, #64]	@ 0x40
 8002da6:	647a      	str	r2, [r7, #68]	@ 0x44
 8002da8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002dac:	f7fd fa80 	bl	80002b0 <__aeabi_uldivmod>
 8002db0:	4602      	mov	r2, r0
 8002db2:	460b      	mov	r3, r1
 8002db4:	4613      	mov	r3, r2
 8002db6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002dba:	4b60      	ldr	r3, [pc, #384]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x348>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	0c1b      	lsrs	r3, r3, #16
 8002dc0:	f003 0303 	and.w	r3, r3, #3
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	005b      	lsls	r3, r3, #1
 8002dc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8002dcc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002dd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002ddc:	e0a6      	b.n	8002f2c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dde:	4b57      	ldr	r3, [pc, #348]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x348>)
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002de6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dea:	4b54      	ldr	r3, [pc, #336]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x348>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d02a      	beq.n	8002e4c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002df6:	4b51      	ldr	r3, [pc, #324]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x348>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	099b      	lsrs	r3, r3, #6
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e00:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e04:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002e08:	2100      	movs	r1, #0
 8002e0a:	4b4e      	ldr	r3, [pc, #312]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x350>)
 8002e0c:	fb03 f201 	mul.w	r2, r3, r1
 8002e10:	2300      	movs	r3, #0
 8002e12:	fb00 f303 	mul.w	r3, r0, r3
 8002e16:	4413      	add	r3, r2
 8002e18:	4a4a      	ldr	r2, [pc, #296]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x350>)
 8002e1a:	fba0 1202 	umull	r1, r2, r0, r2
 8002e1e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002e20:	460a      	mov	r2, r1
 8002e22:	673a      	str	r2, [r7, #112]	@ 0x70
 8002e24:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002e26:	4413      	add	r3, r2
 8002e28:	677b      	str	r3, [r7, #116]	@ 0x74
 8002e2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e2e:	2200      	movs	r2, #0
 8002e30:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e32:	637a      	str	r2, [r7, #52]	@ 0x34
 8002e34:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002e38:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002e3c:	f7fd fa38 	bl	80002b0 <__aeabi_uldivmod>
 8002e40:	4602      	mov	r2, r0
 8002e42:	460b      	mov	r3, r1
 8002e44:	4613      	mov	r3, r2
 8002e46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002e4a:	e05b      	b.n	8002f04 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e4c:	4b3b      	ldr	r3, [pc, #236]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x348>)
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	099b      	lsrs	r3, r3, #6
 8002e52:	2200      	movs	r2, #0
 8002e54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e5e:	623b      	str	r3, [r7, #32]
 8002e60:	2300      	movs	r3, #0
 8002e62:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e64:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002e68:	4642      	mov	r2, r8
 8002e6a:	464b      	mov	r3, r9
 8002e6c:	f04f 0000 	mov.w	r0, #0
 8002e70:	f04f 0100 	mov.w	r1, #0
 8002e74:	0159      	lsls	r1, r3, #5
 8002e76:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e7a:	0150      	lsls	r0, r2, #5
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	460b      	mov	r3, r1
 8002e80:	4641      	mov	r1, r8
 8002e82:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e86:	4649      	mov	r1, r9
 8002e88:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e8c:	f04f 0200 	mov.w	r2, #0
 8002e90:	f04f 0300 	mov.w	r3, #0
 8002e94:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e98:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e9c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002ea0:	ebb2 040a 	subs.w	r4, r2, sl
 8002ea4:	eb63 050b 	sbc.w	r5, r3, fp
 8002ea8:	f04f 0200 	mov.w	r2, #0
 8002eac:	f04f 0300 	mov.w	r3, #0
 8002eb0:	00eb      	lsls	r3, r5, #3
 8002eb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002eb6:	00e2      	lsls	r2, r4, #3
 8002eb8:	4614      	mov	r4, r2
 8002eba:	461d      	mov	r5, r3
 8002ebc:	4643      	mov	r3, r8
 8002ebe:	18e3      	adds	r3, r4, r3
 8002ec0:	603b      	str	r3, [r7, #0]
 8002ec2:	464b      	mov	r3, r9
 8002ec4:	eb45 0303 	adc.w	r3, r5, r3
 8002ec8:	607b      	str	r3, [r7, #4]
 8002eca:	f04f 0200 	mov.w	r2, #0
 8002ece:	f04f 0300 	mov.w	r3, #0
 8002ed2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ed6:	4629      	mov	r1, r5
 8002ed8:	028b      	lsls	r3, r1, #10
 8002eda:	4621      	mov	r1, r4
 8002edc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ee0:	4621      	mov	r1, r4
 8002ee2:	028a      	lsls	r2, r1, #10
 8002ee4:	4610      	mov	r0, r2
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002eec:	2200      	movs	r2, #0
 8002eee:	61bb      	str	r3, [r7, #24]
 8002ef0:	61fa      	str	r2, [r7, #28]
 8002ef2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ef6:	f7fd f9db 	bl	80002b0 <__aeabi_uldivmod>
 8002efa:	4602      	mov	r2, r0
 8002efc:	460b      	mov	r3, r1
 8002efe:	4613      	mov	r3, r2
 8002f00:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002f04:	4b0d      	ldr	r3, [pc, #52]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x348>)
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	0f1b      	lsrs	r3, r3, #28
 8002f0a:	f003 0307 	and.w	r3, r3, #7
 8002f0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002f12:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002f16:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002f22:	e003      	b.n	8002f2c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f24:	4b06      	ldr	r3, [pc, #24]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002f26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002f2a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3798      	adds	r7, #152	@ 0x98
 8002f34:	46bd      	mov	sp, r7
 8002f36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	00f42400 	.word	0x00f42400
 8002f44:	017d7840 	.word	0x017d7840

08002f48 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d101      	bne.n	8002f5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e28d      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	f000 8083 	beq.w	800306e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f68:	4b94      	ldr	r3, [pc, #592]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f003 030c 	and.w	r3, r3, #12
 8002f70:	2b04      	cmp	r3, #4
 8002f72:	d019      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f74:	4b91      	ldr	r3, [pc, #580]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f7c:	2b08      	cmp	r3, #8
 8002f7e:	d106      	bne.n	8002f8e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f80:	4b8e      	ldr	r3, [pc, #568]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f8c:	d00c      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f8e:	4b8b      	ldr	r3, [pc, #556]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f96:	2b0c      	cmp	r3, #12
 8002f98:	d112      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f9a:	4b88      	ldr	r3, [pc, #544]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fa2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fa6:	d10b      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fa8:	4b84      	ldr	r3, [pc, #528]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d05b      	beq.n	800306c <HAL_RCC_OscConfig+0x124>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d157      	bne.n	800306c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e25a      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fc8:	d106      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x90>
 8002fca:	4b7c      	ldr	r3, [pc, #496]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a7b      	ldr	r2, [pc, #492]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8002fd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fd4:	6013      	str	r3, [r2, #0]
 8002fd6:	e01d      	b.n	8003014 <HAL_RCC_OscConfig+0xcc>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fe0:	d10c      	bne.n	8002ffc <HAL_RCC_OscConfig+0xb4>
 8002fe2:	4b76      	ldr	r3, [pc, #472]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a75      	ldr	r2, [pc, #468]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8002fe8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fec:	6013      	str	r3, [r2, #0]
 8002fee:	4b73      	ldr	r3, [pc, #460]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a72      	ldr	r2, [pc, #456]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8002ff4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ff8:	6013      	str	r3, [r2, #0]
 8002ffa:	e00b      	b.n	8003014 <HAL_RCC_OscConfig+0xcc>
 8002ffc:	4b6f      	ldr	r3, [pc, #444]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a6e      	ldr	r2, [pc, #440]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8003002:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003006:	6013      	str	r3, [r2, #0]
 8003008:	4b6c      	ldr	r3, [pc, #432]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a6b      	ldr	r2, [pc, #428]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 800300e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003012:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d013      	beq.n	8003044 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800301c:	f7fe f9b4 	bl	8001388 <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003024:	f7fe f9b0 	bl	8001388 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b64      	cmp	r3, #100	@ 0x64
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e21f      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003036:	4b61      	ldr	r3, [pc, #388]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d0f0      	beq.n	8003024 <HAL_RCC_OscConfig+0xdc>
 8003042:	e014      	b.n	800306e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003044:	f7fe f9a0 	bl	8001388 <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800304c:	f7fe f99c 	bl	8001388 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b64      	cmp	r3, #100	@ 0x64
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e20b      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800305e:	4b57      	ldr	r3, [pc, #348]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d1f0      	bne.n	800304c <HAL_RCC_OscConfig+0x104>
 800306a:	e000      	b.n	800306e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800306c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d06f      	beq.n	800315a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800307a:	4b50      	ldr	r3, [pc, #320]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f003 030c 	and.w	r3, r3, #12
 8003082:	2b00      	cmp	r3, #0
 8003084:	d017      	beq.n	80030b6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003086:	4b4d      	ldr	r3, [pc, #308]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	f003 030c 	and.w	r3, r3, #12
        || \
 800308e:	2b08      	cmp	r3, #8
 8003090:	d105      	bne.n	800309e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003092:	4b4a      	ldr	r3, [pc, #296]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00b      	beq.n	80030b6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800309e:	4b47      	ldr	r3, [pc, #284]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80030a6:	2b0c      	cmp	r3, #12
 80030a8:	d11c      	bne.n	80030e4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030aa:	4b44      	ldr	r3, [pc, #272]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d116      	bne.n	80030e4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030b6:	4b41      	ldr	r3, [pc, #260]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d005      	beq.n	80030ce <HAL_RCC_OscConfig+0x186>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d001      	beq.n	80030ce <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e1d3      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ce:	4b3b      	ldr	r3, [pc, #236]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	4937      	ldr	r1, [pc, #220]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030e2:	e03a      	b.n	800315a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d020      	beq.n	800312e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030ec:	4b34      	ldr	r3, [pc, #208]	@ (80031c0 <HAL_RCC_OscConfig+0x278>)
 80030ee:	2201      	movs	r2, #1
 80030f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f2:	f7fe f949 	bl	8001388 <HAL_GetTick>
 80030f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f8:	e008      	b.n	800310c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030fa:	f7fe f945 	bl	8001388 <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	2b02      	cmp	r3, #2
 8003106:	d901      	bls.n	800310c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	e1b4      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800310c:	4b2b      	ldr	r3, [pc, #172]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d0f0      	beq.n	80030fa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003118:	4b28      	ldr	r3, [pc, #160]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	691b      	ldr	r3, [r3, #16]
 8003124:	00db      	lsls	r3, r3, #3
 8003126:	4925      	ldr	r1, [pc, #148]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8003128:	4313      	orrs	r3, r2
 800312a:	600b      	str	r3, [r1, #0]
 800312c:	e015      	b.n	800315a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800312e:	4b24      	ldr	r3, [pc, #144]	@ (80031c0 <HAL_RCC_OscConfig+0x278>)
 8003130:	2200      	movs	r2, #0
 8003132:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003134:	f7fe f928 	bl	8001388 <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800313c:	f7fe f924 	bl	8001388 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b02      	cmp	r3, #2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e193      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800314e:	4b1b      	ldr	r3, [pc, #108]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1f0      	bne.n	800313c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0308 	and.w	r3, r3, #8
 8003162:	2b00      	cmp	r3, #0
 8003164:	d036      	beq.n	80031d4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d016      	beq.n	800319c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800316e:	4b15      	ldr	r3, [pc, #84]	@ (80031c4 <HAL_RCC_OscConfig+0x27c>)
 8003170:	2201      	movs	r2, #1
 8003172:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003174:	f7fe f908 	bl	8001388 <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800317c:	f7fe f904 	bl	8001388 <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b02      	cmp	r3, #2
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e173      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800318e:	4b0b      	ldr	r3, [pc, #44]	@ (80031bc <HAL_RCC_OscConfig+0x274>)
 8003190:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d0f0      	beq.n	800317c <HAL_RCC_OscConfig+0x234>
 800319a:	e01b      	b.n	80031d4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800319c:	4b09      	ldr	r3, [pc, #36]	@ (80031c4 <HAL_RCC_OscConfig+0x27c>)
 800319e:	2200      	movs	r2, #0
 80031a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a2:	f7fe f8f1 	bl	8001388 <HAL_GetTick>
 80031a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031a8:	e00e      	b.n	80031c8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031aa:	f7fe f8ed 	bl	8001388 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d907      	bls.n	80031c8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	e15c      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
 80031bc:	40023800 	.word	0x40023800
 80031c0:	42470000 	.word	0x42470000
 80031c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031c8:	4b8a      	ldr	r3, [pc, #552]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 80031ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1ea      	bne.n	80031aa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 8097 	beq.w	8003310 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031e2:	2300      	movs	r3, #0
 80031e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031e6:	4b83      	ldr	r3, [pc, #524]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 80031e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d10f      	bne.n	8003212 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	60bb      	str	r3, [r7, #8]
 80031f6:	4b7f      	ldr	r3, [pc, #508]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 80031f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fa:	4a7e      	ldr	r2, [pc, #504]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 80031fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003200:	6413      	str	r3, [r2, #64]	@ 0x40
 8003202:	4b7c      	ldr	r3, [pc, #496]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 8003204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003206:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800320a:	60bb      	str	r3, [r7, #8]
 800320c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800320e:	2301      	movs	r3, #1
 8003210:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003212:	4b79      	ldr	r3, [pc, #484]	@ (80033f8 <HAL_RCC_OscConfig+0x4b0>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800321a:	2b00      	cmp	r3, #0
 800321c:	d118      	bne.n	8003250 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800321e:	4b76      	ldr	r3, [pc, #472]	@ (80033f8 <HAL_RCC_OscConfig+0x4b0>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a75      	ldr	r2, [pc, #468]	@ (80033f8 <HAL_RCC_OscConfig+0x4b0>)
 8003224:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003228:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800322a:	f7fe f8ad 	bl	8001388 <HAL_GetTick>
 800322e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003230:	e008      	b.n	8003244 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003232:	f7fe f8a9 	bl	8001388 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	2b02      	cmp	r3, #2
 800323e:	d901      	bls.n	8003244 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e118      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003244:	4b6c      	ldr	r3, [pc, #432]	@ (80033f8 <HAL_RCC_OscConfig+0x4b0>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800324c:	2b00      	cmp	r3, #0
 800324e:	d0f0      	beq.n	8003232 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	2b01      	cmp	r3, #1
 8003256:	d106      	bne.n	8003266 <HAL_RCC_OscConfig+0x31e>
 8003258:	4b66      	ldr	r3, [pc, #408]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 800325a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800325c:	4a65      	ldr	r2, [pc, #404]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 800325e:	f043 0301 	orr.w	r3, r3, #1
 8003262:	6713      	str	r3, [r2, #112]	@ 0x70
 8003264:	e01c      	b.n	80032a0 <HAL_RCC_OscConfig+0x358>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	2b05      	cmp	r3, #5
 800326c:	d10c      	bne.n	8003288 <HAL_RCC_OscConfig+0x340>
 800326e:	4b61      	ldr	r3, [pc, #388]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 8003270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003272:	4a60      	ldr	r2, [pc, #384]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 8003274:	f043 0304 	orr.w	r3, r3, #4
 8003278:	6713      	str	r3, [r2, #112]	@ 0x70
 800327a:	4b5e      	ldr	r3, [pc, #376]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 800327c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327e:	4a5d      	ldr	r2, [pc, #372]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 8003280:	f043 0301 	orr.w	r3, r3, #1
 8003284:	6713      	str	r3, [r2, #112]	@ 0x70
 8003286:	e00b      	b.n	80032a0 <HAL_RCC_OscConfig+0x358>
 8003288:	4b5a      	ldr	r3, [pc, #360]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 800328a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800328c:	4a59      	ldr	r2, [pc, #356]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 800328e:	f023 0301 	bic.w	r3, r3, #1
 8003292:	6713      	str	r3, [r2, #112]	@ 0x70
 8003294:	4b57      	ldr	r3, [pc, #348]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 8003296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003298:	4a56      	ldr	r2, [pc, #344]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 800329a:	f023 0304 	bic.w	r3, r3, #4
 800329e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d015      	beq.n	80032d4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032a8:	f7fe f86e 	bl	8001388 <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ae:	e00a      	b.n	80032c6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032b0:	f7fe f86a 	bl	8001388 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032be:	4293      	cmp	r3, r2
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e0d7      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032c6:	4b4b      	ldr	r3, [pc, #300]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 80032c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ca:	f003 0302 	and.w	r3, r3, #2
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d0ee      	beq.n	80032b0 <HAL_RCC_OscConfig+0x368>
 80032d2:	e014      	b.n	80032fe <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032d4:	f7fe f858 	bl	8001388 <HAL_GetTick>
 80032d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032da:	e00a      	b.n	80032f2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032dc:	f7fe f854 	bl	8001388 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e0c1      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032f2:	4b40      	ldr	r3, [pc, #256]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 80032f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d1ee      	bne.n	80032dc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80032fe:	7dfb      	ldrb	r3, [r7, #23]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d105      	bne.n	8003310 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003304:	4b3b      	ldr	r3, [pc, #236]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 8003306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003308:	4a3a      	ldr	r2, [pc, #232]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 800330a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800330e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	2b00      	cmp	r3, #0
 8003316:	f000 80ad 	beq.w	8003474 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800331a:	4b36      	ldr	r3, [pc, #216]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f003 030c 	and.w	r3, r3, #12
 8003322:	2b08      	cmp	r3, #8
 8003324:	d060      	beq.n	80033e8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	699b      	ldr	r3, [r3, #24]
 800332a:	2b02      	cmp	r3, #2
 800332c:	d145      	bne.n	80033ba <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800332e:	4b33      	ldr	r3, [pc, #204]	@ (80033fc <HAL_RCC_OscConfig+0x4b4>)
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003334:	f7fe f828 	bl	8001388 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800333c:	f7fe f824 	bl	8001388 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e093      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800334e:	4b29      	ldr	r3, [pc, #164]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1f0      	bne.n	800333c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	69da      	ldr	r2, [r3, #28]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a1b      	ldr	r3, [r3, #32]
 8003362:	431a      	orrs	r2, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003368:	019b      	lsls	r3, r3, #6
 800336a:	431a      	orrs	r2, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003370:	085b      	lsrs	r3, r3, #1
 8003372:	3b01      	subs	r3, #1
 8003374:	041b      	lsls	r3, r3, #16
 8003376:	431a      	orrs	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800337c:	061b      	lsls	r3, r3, #24
 800337e:	431a      	orrs	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003384:	071b      	lsls	r3, r3, #28
 8003386:	491b      	ldr	r1, [pc, #108]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 8003388:	4313      	orrs	r3, r2
 800338a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800338c:	4b1b      	ldr	r3, [pc, #108]	@ (80033fc <HAL_RCC_OscConfig+0x4b4>)
 800338e:	2201      	movs	r2, #1
 8003390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003392:	f7fd fff9 	bl	8001388 <HAL_GetTick>
 8003396:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003398:	e008      	b.n	80033ac <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800339a:	f7fd fff5 	bl	8001388 <HAL_GetTick>
 800339e:	4602      	mov	r2, r0
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	d901      	bls.n	80033ac <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e064      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ac:	4b11      	ldr	r3, [pc, #68]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d0f0      	beq.n	800339a <HAL_RCC_OscConfig+0x452>
 80033b8:	e05c      	b.n	8003474 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033ba:	4b10      	ldr	r3, [pc, #64]	@ (80033fc <HAL_RCC_OscConfig+0x4b4>)
 80033bc:	2200      	movs	r2, #0
 80033be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c0:	f7fd ffe2 	bl	8001388 <HAL_GetTick>
 80033c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033c6:	e008      	b.n	80033da <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033c8:	f7fd ffde 	bl	8001388 <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d901      	bls.n	80033da <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e04d      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033da:	4b06      	ldr	r3, [pc, #24]	@ (80033f4 <HAL_RCC_OscConfig+0x4ac>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1f0      	bne.n	80033c8 <HAL_RCC_OscConfig+0x480>
 80033e6:	e045      	b.n	8003474 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d107      	bne.n	8003400 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e040      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
 80033f4:	40023800 	.word	0x40023800
 80033f8:	40007000 	.word	0x40007000
 80033fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003400:	4b1f      	ldr	r3, [pc, #124]	@ (8003480 <HAL_RCC_OscConfig+0x538>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	699b      	ldr	r3, [r3, #24]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d030      	beq.n	8003470 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003418:	429a      	cmp	r2, r3
 800341a:	d129      	bne.n	8003470 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003426:	429a      	cmp	r2, r3
 8003428:	d122      	bne.n	8003470 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003430:	4013      	ands	r3, r2
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003436:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003438:	4293      	cmp	r3, r2
 800343a:	d119      	bne.n	8003470 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003446:	085b      	lsrs	r3, r3, #1
 8003448:	3b01      	subs	r3, #1
 800344a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800344c:	429a      	cmp	r2, r3
 800344e:	d10f      	bne.n	8003470 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800345a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800345c:	429a      	cmp	r2, r3
 800345e:	d107      	bne.n	8003470 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800346c:	429a      	cmp	r2, r3
 800346e:	d001      	beq.n	8003474 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e000      	b.n	8003476 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3718      	adds	r7, #24
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	40023800 	.word	0x40023800

08003484 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e042      	b.n	800351c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800349c:	b2db      	uxtb	r3, r3
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d106      	bne.n	80034b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f7fd f9b8 	bl	8000820 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2224      	movs	r2, #36	@ 0x24
 80034b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68da      	ldr	r2, [r3, #12]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80034c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f000 f82b 	bl	8003524 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	691a      	ldr	r2, [r3, #16]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80034dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	695a      	ldr	r2, [r3, #20]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80034ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	68da      	ldr	r2, [r3, #12]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80034fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2220      	movs	r2, #32
 8003508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2220      	movs	r2, #32
 8003510:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800351a:	2300      	movs	r3, #0
}
 800351c:	4618      	mov	r0, r3
 800351e:	3708      	adds	r7, #8
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}

08003524 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003524:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003528:	b0c0      	sub	sp, #256	@ 0x100
 800352a:	af00      	add	r7, sp, #0
 800352c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	691b      	ldr	r3, [r3, #16]
 8003538:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800353c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003540:	68d9      	ldr	r1, [r3, #12]
 8003542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	ea40 0301 	orr.w	r3, r0, r1
 800354c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800354e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003552:	689a      	ldr	r2, [r3, #8]
 8003554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	431a      	orrs	r2, r3
 800355c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	431a      	orrs	r2, r3
 8003564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003568:	69db      	ldr	r3, [r3, #28]
 800356a:	4313      	orrs	r3, r2
 800356c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800357c:	f021 010c 	bic.w	r1, r1, #12
 8003580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800358a:	430b      	orrs	r3, r1
 800358c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800358e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	695b      	ldr	r3, [r3, #20]
 8003596:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800359a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800359e:	6999      	ldr	r1, [r3, #24]
 80035a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	ea40 0301 	orr.w	r3, r0, r1
 80035aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80035ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	4b8f      	ldr	r3, [pc, #572]	@ (80037f0 <UART_SetConfig+0x2cc>)
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d005      	beq.n	80035c4 <UART_SetConfig+0xa0>
 80035b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	4b8d      	ldr	r3, [pc, #564]	@ (80037f4 <UART_SetConfig+0x2d0>)
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d104      	bne.n	80035ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80035c4:	f7ff fb02 	bl	8002bcc <HAL_RCC_GetPCLK2Freq>
 80035c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80035cc:	e003      	b.n	80035d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80035ce:	f7ff fae9 	bl	8002ba4 <HAL_RCC_GetPCLK1Freq>
 80035d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035da:	69db      	ldr	r3, [r3, #28]
 80035dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035e0:	f040 810c 	bne.w	80037fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80035e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035e8:	2200      	movs	r2, #0
 80035ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80035ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80035f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80035f6:	4622      	mov	r2, r4
 80035f8:	462b      	mov	r3, r5
 80035fa:	1891      	adds	r1, r2, r2
 80035fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80035fe:	415b      	adcs	r3, r3
 8003600:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003602:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003606:	4621      	mov	r1, r4
 8003608:	eb12 0801 	adds.w	r8, r2, r1
 800360c:	4629      	mov	r1, r5
 800360e:	eb43 0901 	adc.w	r9, r3, r1
 8003612:	f04f 0200 	mov.w	r2, #0
 8003616:	f04f 0300 	mov.w	r3, #0
 800361a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800361e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003622:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003626:	4690      	mov	r8, r2
 8003628:	4699      	mov	r9, r3
 800362a:	4623      	mov	r3, r4
 800362c:	eb18 0303 	adds.w	r3, r8, r3
 8003630:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003634:	462b      	mov	r3, r5
 8003636:	eb49 0303 	adc.w	r3, r9, r3
 800363a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800363e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800364a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800364e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003652:	460b      	mov	r3, r1
 8003654:	18db      	adds	r3, r3, r3
 8003656:	653b      	str	r3, [r7, #80]	@ 0x50
 8003658:	4613      	mov	r3, r2
 800365a:	eb42 0303 	adc.w	r3, r2, r3
 800365e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003660:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003664:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003668:	f7fc fe22 	bl	80002b0 <__aeabi_uldivmod>
 800366c:	4602      	mov	r2, r0
 800366e:	460b      	mov	r3, r1
 8003670:	4b61      	ldr	r3, [pc, #388]	@ (80037f8 <UART_SetConfig+0x2d4>)
 8003672:	fba3 2302 	umull	r2, r3, r3, r2
 8003676:	095b      	lsrs	r3, r3, #5
 8003678:	011c      	lsls	r4, r3, #4
 800367a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800367e:	2200      	movs	r2, #0
 8003680:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003684:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003688:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800368c:	4642      	mov	r2, r8
 800368e:	464b      	mov	r3, r9
 8003690:	1891      	adds	r1, r2, r2
 8003692:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003694:	415b      	adcs	r3, r3
 8003696:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003698:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800369c:	4641      	mov	r1, r8
 800369e:	eb12 0a01 	adds.w	sl, r2, r1
 80036a2:	4649      	mov	r1, r9
 80036a4:	eb43 0b01 	adc.w	fp, r3, r1
 80036a8:	f04f 0200 	mov.w	r2, #0
 80036ac:	f04f 0300 	mov.w	r3, #0
 80036b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80036b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80036b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80036bc:	4692      	mov	sl, r2
 80036be:	469b      	mov	fp, r3
 80036c0:	4643      	mov	r3, r8
 80036c2:	eb1a 0303 	adds.w	r3, sl, r3
 80036c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80036ca:	464b      	mov	r3, r9
 80036cc:	eb4b 0303 	adc.w	r3, fp, r3
 80036d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80036d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80036e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80036e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80036e8:	460b      	mov	r3, r1
 80036ea:	18db      	adds	r3, r3, r3
 80036ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80036ee:	4613      	mov	r3, r2
 80036f0:	eb42 0303 	adc.w	r3, r2, r3
 80036f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80036f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80036fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80036fe:	f7fc fdd7 	bl	80002b0 <__aeabi_uldivmod>
 8003702:	4602      	mov	r2, r0
 8003704:	460b      	mov	r3, r1
 8003706:	4611      	mov	r1, r2
 8003708:	4b3b      	ldr	r3, [pc, #236]	@ (80037f8 <UART_SetConfig+0x2d4>)
 800370a:	fba3 2301 	umull	r2, r3, r3, r1
 800370e:	095b      	lsrs	r3, r3, #5
 8003710:	2264      	movs	r2, #100	@ 0x64
 8003712:	fb02 f303 	mul.w	r3, r2, r3
 8003716:	1acb      	subs	r3, r1, r3
 8003718:	00db      	lsls	r3, r3, #3
 800371a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800371e:	4b36      	ldr	r3, [pc, #216]	@ (80037f8 <UART_SetConfig+0x2d4>)
 8003720:	fba3 2302 	umull	r2, r3, r3, r2
 8003724:	095b      	lsrs	r3, r3, #5
 8003726:	005b      	lsls	r3, r3, #1
 8003728:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800372c:	441c      	add	r4, r3
 800372e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003732:	2200      	movs	r2, #0
 8003734:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003738:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800373c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003740:	4642      	mov	r2, r8
 8003742:	464b      	mov	r3, r9
 8003744:	1891      	adds	r1, r2, r2
 8003746:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003748:	415b      	adcs	r3, r3
 800374a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800374c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003750:	4641      	mov	r1, r8
 8003752:	1851      	adds	r1, r2, r1
 8003754:	6339      	str	r1, [r7, #48]	@ 0x30
 8003756:	4649      	mov	r1, r9
 8003758:	414b      	adcs	r3, r1
 800375a:	637b      	str	r3, [r7, #52]	@ 0x34
 800375c:	f04f 0200 	mov.w	r2, #0
 8003760:	f04f 0300 	mov.w	r3, #0
 8003764:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003768:	4659      	mov	r1, fp
 800376a:	00cb      	lsls	r3, r1, #3
 800376c:	4651      	mov	r1, sl
 800376e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003772:	4651      	mov	r1, sl
 8003774:	00ca      	lsls	r2, r1, #3
 8003776:	4610      	mov	r0, r2
 8003778:	4619      	mov	r1, r3
 800377a:	4603      	mov	r3, r0
 800377c:	4642      	mov	r2, r8
 800377e:	189b      	adds	r3, r3, r2
 8003780:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003784:	464b      	mov	r3, r9
 8003786:	460a      	mov	r2, r1
 8003788:	eb42 0303 	adc.w	r3, r2, r3
 800378c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800379c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80037a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80037a4:	460b      	mov	r3, r1
 80037a6:	18db      	adds	r3, r3, r3
 80037a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037aa:	4613      	mov	r3, r2
 80037ac:	eb42 0303 	adc.w	r3, r2, r3
 80037b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80037b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80037ba:	f7fc fd79 	bl	80002b0 <__aeabi_uldivmod>
 80037be:	4602      	mov	r2, r0
 80037c0:	460b      	mov	r3, r1
 80037c2:	4b0d      	ldr	r3, [pc, #52]	@ (80037f8 <UART_SetConfig+0x2d4>)
 80037c4:	fba3 1302 	umull	r1, r3, r3, r2
 80037c8:	095b      	lsrs	r3, r3, #5
 80037ca:	2164      	movs	r1, #100	@ 0x64
 80037cc:	fb01 f303 	mul.w	r3, r1, r3
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	00db      	lsls	r3, r3, #3
 80037d4:	3332      	adds	r3, #50	@ 0x32
 80037d6:	4a08      	ldr	r2, [pc, #32]	@ (80037f8 <UART_SetConfig+0x2d4>)
 80037d8:	fba2 2303 	umull	r2, r3, r2, r3
 80037dc:	095b      	lsrs	r3, r3, #5
 80037de:	f003 0207 	and.w	r2, r3, #7
 80037e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4422      	add	r2, r4
 80037ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80037ec:	e106      	b.n	80039fc <UART_SetConfig+0x4d8>
 80037ee:	bf00      	nop
 80037f0:	40011000 	.word	0x40011000
 80037f4:	40011400 	.word	0x40011400
 80037f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003800:	2200      	movs	r2, #0
 8003802:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003806:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800380a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800380e:	4642      	mov	r2, r8
 8003810:	464b      	mov	r3, r9
 8003812:	1891      	adds	r1, r2, r2
 8003814:	6239      	str	r1, [r7, #32]
 8003816:	415b      	adcs	r3, r3
 8003818:	627b      	str	r3, [r7, #36]	@ 0x24
 800381a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800381e:	4641      	mov	r1, r8
 8003820:	1854      	adds	r4, r2, r1
 8003822:	4649      	mov	r1, r9
 8003824:	eb43 0501 	adc.w	r5, r3, r1
 8003828:	f04f 0200 	mov.w	r2, #0
 800382c:	f04f 0300 	mov.w	r3, #0
 8003830:	00eb      	lsls	r3, r5, #3
 8003832:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003836:	00e2      	lsls	r2, r4, #3
 8003838:	4614      	mov	r4, r2
 800383a:	461d      	mov	r5, r3
 800383c:	4643      	mov	r3, r8
 800383e:	18e3      	adds	r3, r4, r3
 8003840:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003844:	464b      	mov	r3, r9
 8003846:	eb45 0303 	adc.w	r3, r5, r3
 800384a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800384e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800385a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800385e:	f04f 0200 	mov.w	r2, #0
 8003862:	f04f 0300 	mov.w	r3, #0
 8003866:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800386a:	4629      	mov	r1, r5
 800386c:	008b      	lsls	r3, r1, #2
 800386e:	4621      	mov	r1, r4
 8003870:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003874:	4621      	mov	r1, r4
 8003876:	008a      	lsls	r2, r1, #2
 8003878:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800387c:	f7fc fd18 	bl	80002b0 <__aeabi_uldivmod>
 8003880:	4602      	mov	r2, r0
 8003882:	460b      	mov	r3, r1
 8003884:	4b60      	ldr	r3, [pc, #384]	@ (8003a08 <UART_SetConfig+0x4e4>)
 8003886:	fba3 2302 	umull	r2, r3, r3, r2
 800388a:	095b      	lsrs	r3, r3, #5
 800388c:	011c      	lsls	r4, r3, #4
 800388e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003892:	2200      	movs	r2, #0
 8003894:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003898:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800389c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80038a0:	4642      	mov	r2, r8
 80038a2:	464b      	mov	r3, r9
 80038a4:	1891      	adds	r1, r2, r2
 80038a6:	61b9      	str	r1, [r7, #24]
 80038a8:	415b      	adcs	r3, r3
 80038aa:	61fb      	str	r3, [r7, #28]
 80038ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038b0:	4641      	mov	r1, r8
 80038b2:	1851      	adds	r1, r2, r1
 80038b4:	6139      	str	r1, [r7, #16]
 80038b6:	4649      	mov	r1, r9
 80038b8:	414b      	adcs	r3, r1
 80038ba:	617b      	str	r3, [r7, #20]
 80038bc:	f04f 0200 	mov.w	r2, #0
 80038c0:	f04f 0300 	mov.w	r3, #0
 80038c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038c8:	4659      	mov	r1, fp
 80038ca:	00cb      	lsls	r3, r1, #3
 80038cc:	4651      	mov	r1, sl
 80038ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038d2:	4651      	mov	r1, sl
 80038d4:	00ca      	lsls	r2, r1, #3
 80038d6:	4610      	mov	r0, r2
 80038d8:	4619      	mov	r1, r3
 80038da:	4603      	mov	r3, r0
 80038dc:	4642      	mov	r2, r8
 80038de:	189b      	adds	r3, r3, r2
 80038e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038e4:	464b      	mov	r3, r9
 80038e6:	460a      	mov	r2, r1
 80038e8:	eb42 0303 	adc.w	r3, r2, r3
 80038ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80038f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80038fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80038fc:	f04f 0200 	mov.w	r2, #0
 8003900:	f04f 0300 	mov.w	r3, #0
 8003904:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003908:	4649      	mov	r1, r9
 800390a:	008b      	lsls	r3, r1, #2
 800390c:	4641      	mov	r1, r8
 800390e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003912:	4641      	mov	r1, r8
 8003914:	008a      	lsls	r2, r1, #2
 8003916:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800391a:	f7fc fcc9 	bl	80002b0 <__aeabi_uldivmod>
 800391e:	4602      	mov	r2, r0
 8003920:	460b      	mov	r3, r1
 8003922:	4611      	mov	r1, r2
 8003924:	4b38      	ldr	r3, [pc, #224]	@ (8003a08 <UART_SetConfig+0x4e4>)
 8003926:	fba3 2301 	umull	r2, r3, r3, r1
 800392a:	095b      	lsrs	r3, r3, #5
 800392c:	2264      	movs	r2, #100	@ 0x64
 800392e:	fb02 f303 	mul.w	r3, r2, r3
 8003932:	1acb      	subs	r3, r1, r3
 8003934:	011b      	lsls	r3, r3, #4
 8003936:	3332      	adds	r3, #50	@ 0x32
 8003938:	4a33      	ldr	r2, [pc, #204]	@ (8003a08 <UART_SetConfig+0x4e4>)
 800393a:	fba2 2303 	umull	r2, r3, r2, r3
 800393e:	095b      	lsrs	r3, r3, #5
 8003940:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003944:	441c      	add	r4, r3
 8003946:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800394a:	2200      	movs	r2, #0
 800394c:	673b      	str	r3, [r7, #112]	@ 0x70
 800394e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003950:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003954:	4642      	mov	r2, r8
 8003956:	464b      	mov	r3, r9
 8003958:	1891      	adds	r1, r2, r2
 800395a:	60b9      	str	r1, [r7, #8]
 800395c:	415b      	adcs	r3, r3
 800395e:	60fb      	str	r3, [r7, #12]
 8003960:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003964:	4641      	mov	r1, r8
 8003966:	1851      	adds	r1, r2, r1
 8003968:	6039      	str	r1, [r7, #0]
 800396a:	4649      	mov	r1, r9
 800396c:	414b      	adcs	r3, r1
 800396e:	607b      	str	r3, [r7, #4]
 8003970:	f04f 0200 	mov.w	r2, #0
 8003974:	f04f 0300 	mov.w	r3, #0
 8003978:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800397c:	4659      	mov	r1, fp
 800397e:	00cb      	lsls	r3, r1, #3
 8003980:	4651      	mov	r1, sl
 8003982:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003986:	4651      	mov	r1, sl
 8003988:	00ca      	lsls	r2, r1, #3
 800398a:	4610      	mov	r0, r2
 800398c:	4619      	mov	r1, r3
 800398e:	4603      	mov	r3, r0
 8003990:	4642      	mov	r2, r8
 8003992:	189b      	adds	r3, r3, r2
 8003994:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003996:	464b      	mov	r3, r9
 8003998:	460a      	mov	r2, r1
 800399a:	eb42 0303 	adc.w	r3, r2, r3
 800399e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80039a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80039aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80039ac:	f04f 0200 	mov.w	r2, #0
 80039b0:	f04f 0300 	mov.w	r3, #0
 80039b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80039b8:	4649      	mov	r1, r9
 80039ba:	008b      	lsls	r3, r1, #2
 80039bc:	4641      	mov	r1, r8
 80039be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039c2:	4641      	mov	r1, r8
 80039c4:	008a      	lsls	r2, r1, #2
 80039c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80039ca:	f7fc fc71 	bl	80002b0 <__aeabi_uldivmod>
 80039ce:	4602      	mov	r2, r0
 80039d0:	460b      	mov	r3, r1
 80039d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003a08 <UART_SetConfig+0x4e4>)
 80039d4:	fba3 1302 	umull	r1, r3, r3, r2
 80039d8:	095b      	lsrs	r3, r3, #5
 80039da:	2164      	movs	r1, #100	@ 0x64
 80039dc:	fb01 f303 	mul.w	r3, r1, r3
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	011b      	lsls	r3, r3, #4
 80039e4:	3332      	adds	r3, #50	@ 0x32
 80039e6:	4a08      	ldr	r2, [pc, #32]	@ (8003a08 <UART_SetConfig+0x4e4>)
 80039e8:	fba2 2303 	umull	r2, r3, r2, r3
 80039ec:	095b      	lsrs	r3, r3, #5
 80039ee:	f003 020f 	and.w	r2, r3, #15
 80039f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4422      	add	r2, r4
 80039fa:	609a      	str	r2, [r3, #8]
}
 80039fc:	bf00      	nop
 80039fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003a02:	46bd      	mov	sp, r7
 8003a04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a08:	51eb851f 	.word	0x51eb851f

08003a0c <siprintf>:
 8003a0c:	b40e      	push	{r1, r2, r3}
 8003a0e:	b510      	push	{r4, lr}
 8003a10:	b09d      	sub	sp, #116	@ 0x74
 8003a12:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003a14:	9002      	str	r0, [sp, #8]
 8003a16:	9006      	str	r0, [sp, #24]
 8003a18:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003a1c:	480a      	ldr	r0, [pc, #40]	@ (8003a48 <siprintf+0x3c>)
 8003a1e:	9107      	str	r1, [sp, #28]
 8003a20:	9104      	str	r1, [sp, #16]
 8003a22:	490a      	ldr	r1, [pc, #40]	@ (8003a4c <siprintf+0x40>)
 8003a24:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a28:	9105      	str	r1, [sp, #20]
 8003a2a:	2400      	movs	r4, #0
 8003a2c:	a902      	add	r1, sp, #8
 8003a2e:	6800      	ldr	r0, [r0, #0]
 8003a30:	9301      	str	r3, [sp, #4]
 8003a32:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003a34:	f000 f994 	bl	8003d60 <_svfiprintf_r>
 8003a38:	9b02      	ldr	r3, [sp, #8]
 8003a3a:	701c      	strb	r4, [r3, #0]
 8003a3c:	b01d      	add	sp, #116	@ 0x74
 8003a3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a42:	b003      	add	sp, #12
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	2000000c 	.word	0x2000000c
 8003a4c:	ffff0208 	.word	0xffff0208

08003a50 <memset>:
 8003a50:	4402      	add	r2, r0
 8003a52:	4603      	mov	r3, r0
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d100      	bne.n	8003a5a <memset+0xa>
 8003a58:	4770      	bx	lr
 8003a5a:	f803 1b01 	strb.w	r1, [r3], #1
 8003a5e:	e7f9      	b.n	8003a54 <memset+0x4>

08003a60 <__errno>:
 8003a60:	4b01      	ldr	r3, [pc, #4]	@ (8003a68 <__errno+0x8>)
 8003a62:	6818      	ldr	r0, [r3, #0]
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	2000000c 	.word	0x2000000c

08003a6c <__libc_init_array>:
 8003a6c:	b570      	push	{r4, r5, r6, lr}
 8003a6e:	4d0d      	ldr	r5, [pc, #52]	@ (8003aa4 <__libc_init_array+0x38>)
 8003a70:	4c0d      	ldr	r4, [pc, #52]	@ (8003aa8 <__libc_init_array+0x3c>)
 8003a72:	1b64      	subs	r4, r4, r5
 8003a74:	10a4      	asrs	r4, r4, #2
 8003a76:	2600      	movs	r6, #0
 8003a78:	42a6      	cmp	r6, r4
 8003a7a:	d109      	bne.n	8003a90 <__libc_init_array+0x24>
 8003a7c:	4d0b      	ldr	r5, [pc, #44]	@ (8003aac <__libc_init_array+0x40>)
 8003a7e:	4c0c      	ldr	r4, [pc, #48]	@ (8003ab0 <__libc_init_array+0x44>)
 8003a80:	f000 fc64 	bl	800434c <_init>
 8003a84:	1b64      	subs	r4, r4, r5
 8003a86:	10a4      	asrs	r4, r4, #2
 8003a88:	2600      	movs	r6, #0
 8003a8a:	42a6      	cmp	r6, r4
 8003a8c:	d105      	bne.n	8003a9a <__libc_init_array+0x2e>
 8003a8e:	bd70      	pop	{r4, r5, r6, pc}
 8003a90:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a94:	4798      	blx	r3
 8003a96:	3601      	adds	r6, #1
 8003a98:	e7ee      	b.n	8003a78 <__libc_init_array+0xc>
 8003a9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a9e:	4798      	blx	r3
 8003aa0:	3601      	adds	r6, #1
 8003aa2:	e7f2      	b.n	8003a8a <__libc_init_array+0x1e>
 8003aa4:	08004440 	.word	0x08004440
 8003aa8:	08004440 	.word	0x08004440
 8003aac:	08004440 	.word	0x08004440
 8003ab0:	08004444 	.word	0x08004444

08003ab4 <__retarget_lock_acquire_recursive>:
 8003ab4:	4770      	bx	lr

08003ab6 <__retarget_lock_release_recursive>:
 8003ab6:	4770      	bx	lr

08003ab8 <_free_r>:
 8003ab8:	b538      	push	{r3, r4, r5, lr}
 8003aba:	4605      	mov	r5, r0
 8003abc:	2900      	cmp	r1, #0
 8003abe:	d041      	beq.n	8003b44 <_free_r+0x8c>
 8003ac0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ac4:	1f0c      	subs	r4, r1, #4
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	bfb8      	it	lt
 8003aca:	18e4      	addlt	r4, r4, r3
 8003acc:	f000 f8e0 	bl	8003c90 <__malloc_lock>
 8003ad0:	4a1d      	ldr	r2, [pc, #116]	@ (8003b48 <_free_r+0x90>)
 8003ad2:	6813      	ldr	r3, [r2, #0]
 8003ad4:	b933      	cbnz	r3, 8003ae4 <_free_r+0x2c>
 8003ad6:	6063      	str	r3, [r4, #4]
 8003ad8:	6014      	str	r4, [r2, #0]
 8003ada:	4628      	mov	r0, r5
 8003adc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ae0:	f000 b8dc 	b.w	8003c9c <__malloc_unlock>
 8003ae4:	42a3      	cmp	r3, r4
 8003ae6:	d908      	bls.n	8003afa <_free_r+0x42>
 8003ae8:	6820      	ldr	r0, [r4, #0]
 8003aea:	1821      	adds	r1, r4, r0
 8003aec:	428b      	cmp	r3, r1
 8003aee:	bf01      	itttt	eq
 8003af0:	6819      	ldreq	r1, [r3, #0]
 8003af2:	685b      	ldreq	r3, [r3, #4]
 8003af4:	1809      	addeq	r1, r1, r0
 8003af6:	6021      	streq	r1, [r4, #0]
 8003af8:	e7ed      	b.n	8003ad6 <_free_r+0x1e>
 8003afa:	461a      	mov	r2, r3
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	b10b      	cbz	r3, 8003b04 <_free_r+0x4c>
 8003b00:	42a3      	cmp	r3, r4
 8003b02:	d9fa      	bls.n	8003afa <_free_r+0x42>
 8003b04:	6811      	ldr	r1, [r2, #0]
 8003b06:	1850      	adds	r0, r2, r1
 8003b08:	42a0      	cmp	r0, r4
 8003b0a:	d10b      	bne.n	8003b24 <_free_r+0x6c>
 8003b0c:	6820      	ldr	r0, [r4, #0]
 8003b0e:	4401      	add	r1, r0
 8003b10:	1850      	adds	r0, r2, r1
 8003b12:	4283      	cmp	r3, r0
 8003b14:	6011      	str	r1, [r2, #0]
 8003b16:	d1e0      	bne.n	8003ada <_free_r+0x22>
 8003b18:	6818      	ldr	r0, [r3, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	6053      	str	r3, [r2, #4]
 8003b1e:	4408      	add	r0, r1
 8003b20:	6010      	str	r0, [r2, #0]
 8003b22:	e7da      	b.n	8003ada <_free_r+0x22>
 8003b24:	d902      	bls.n	8003b2c <_free_r+0x74>
 8003b26:	230c      	movs	r3, #12
 8003b28:	602b      	str	r3, [r5, #0]
 8003b2a:	e7d6      	b.n	8003ada <_free_r+0x22>
 8003b2c:	6820      	ldr	r0, [r4, #0]
 8003b2e:	1821      	adds	r1, r4, r0
 8003b30:	428b      	cmp	r3, r1
 8003b32:	bf04      	itt	eq
 8003b34:	6819      	ldreq	r1, [r3, #0]
 8003b36:	685b      	ldreq	r3, [r3, #4]
 8003b38:	6063      	str	r3, [r4, #4]
 8003b3a:	bf04      	itt	eq
 8003b3c:	1809      	addeq	r1, r1, r0
 8003b3e:	6021      	streq	r1, [r4, #0]
 8003b40:	6054      	str	r4, [r2, #4]
 8003b42:	e7ca      	b.n	8003ada <_free_r+0x22>
 8003b44:	bd38      	pop	{r3, r4, r5, pc}
 8003b46:	bf00      	nop
 8003b48:	200002ec 	.word	0x200002ec

08003b4c <sbrk_aligned>:
 8003b4c:	b570      	push	{r4, r5, r6, lr}
 8003b4e:	4e0f      	ldr	r6, [pc, #60]	@ (8003b8c <sbrk_aligned+0x40>)
 8003b50:	460c      	mov	r4, r1
 8003b52:	6831      	ldr	r1, [r6, #0]
 8003b54:	4605      	mov	r5, r0
 8003b56:	b911      	cbnz	r1, 8003b5e <sbrk_aligned+0x12>
 8003b58:	f000 fba4 	bl	80042a4 <_sbrk_r>
 8003b5c:	6030      	str	r0, [r6, #0]
 8003b5e:	4621      	mov	r1, r4
 8003b60:	4628      	mov	r0, r5
 8003b62:	f000 fb9f 	bl	80042a4 <_sbrk_r>
 8003b66:	1c43      	adds	r3, r0, #1
 8003b68:	d103      	bne.n	8003b72 <sbrk_aligned+0x26>
 8003b6a:	f04f 34ff 	mov.w	r4, #4294967295
 8003b6e:	4620      	mov	r0, r4
 8003b70:	bd70      	pop	{r4, r5, r6, pc}
 8003b72:	1cc4      	adds	r4, r0, #3
 8003b74:	f024 0403 	bic.w	r4, r4, #3
 8003b78:	42a0      	cmp	r0, r4
 8003b7a:	d0f8      	beq.n	8003b6e <sbrk_aligned+0x22>
 8003b7c:	1a21      	subs	r1, r4, r0
 8003b7e:	4628      	mov	r0, r5
 8003b80:	f000 fb90 	bl	80042a4 <_sbrk_r>
 8003b84:	3001      	adds	r0, #1
 8003b86:	d1f2      	bne.n	8003b6e <sbrk_aligned+0x22>
 8003b88:	e7ef      	b.n	8003b6a <sbrk_aligned+0x1e>
 8003b8a:	bf00      	nop
 8003b8c:	200002e8 	.word	0x200002e8

08003b90 <_malloc_r>:
 8003b90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b94:	1ccd      	adds	r5, r1, #3
 8003b96:	f025 0503 	bic.w	r5, r5, #3
 8003b9a:	3508      	adds	r5, #8
 8003b9c:	2d0c      	cmp	r5, #12
 8003b9e:	bf38      	it	cc
 8003ba0:	250c      	movcc	r5, #12
 8003ba2:	2d00      	cmp	r5, #0
 8003ba4:	4606      	mov	r6, r0
 8003ba6:	db01      	blt.n	8003bac <_malloc_r+0x1c>
 8003ba8:	42a9      	cmp	r1, r5
 8003baa:	d904      	bls.n	8003bb6 <_malloc_r+0x26>
 8003bac:	230c      	movs	r3, #12
 8003bae:	6033      	str	r3, [r6, #0]
 8003bb0:	2000      	movs	r0, #0
 8003bb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003bb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003c8c <_malloc_r+0xfc>
 8003bba:	f000 f869 	bl	8003c90 <__malloc_lock>
 8003bbe:	f8d8 3000 	ldr.w	r3, [r8]
 8003bc2:	461c      	mov	r4, r3
 8003bc4:	bb44      	cbnz	r4, 8003c18 <_malloc_r+0x88>
 8003bc6:	4629      	mov	r1, r5
 8003bc8:	4630      	mov	r0, r6
 8003bca:	f7ff ffbf 	bl	8003b4c <sbrk_aligned>
 8003bce:	1c43      	adds	r3, r0, #1
 8003bd0:	4604      	mov	r4, r0
 8003bd2:	d158      	bne.n	8003c86 <_malloc_r+0xf6>
 8003bd4:	f8d8 4000 	ldr.w	r4, [r8]
 8003bd8:	4627      	mov	r7, r4
 8003bda:	2f00      	cmp	r7, #0
 8003bdc:	d143      	bne.n	8003c66 <_malloc_r+0xd6>
 8003bde:	2c00      	cmp	r4, #0
 8003be0:	d04b      	beq.n	8003c7a <_malloc_r+0xea>
 8003be2:	6823      	ldr	r3, [r4, #0]
 8003be4:	4639      	mov	r1, r7
 8003be6:	4630      	mov	r0, r6
 8003be8:	eb04 0903 	add.w	r9, r4, r3
 8003bec:	f000 fb5a 	bl	80042a4 <_sbrk_r>
 8003bf0:	4581      	cmp	r9, r0
 8003bf2:	d142      	bne.n	8003c7a <_malloc_r+0xea>
 8003bf4:	6821      	ldr	r1, [r4, #0]
 8003bf6:	1a6d      	subs	r5, r5, r1
 8003bf8:	4629      	mov	r1, r5
 8003bfa:	4630      	mov	r0, r6
 8003bfc:	f7ff ffa6 	bl	8003b4c <sbrk_aligned>
 8003c00:	3001      	adds	r0, #1
 8003c02:	d03a      	beq.n	8003c7a <_malloc_r+0xea>
 8003c04:	6823      	ldr	r3, [r4, #0]
 8003c06:	442b      	add	r3, r5
 8003c08:	6023      	str	r3, [r4, #0]
 8003c0a:	f8d8 3000 	ldr.w	r3, [r8]
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	bb62      	cbnz	r2, 8003c6c <_malloc_r+0xdc>
 8003c12:	f8c8 7000 	str.w	r7, [r8]
 8003c16:	e00f      	b.n	8003c38 <_malloc_r+0xa8>
 8003c18:	6822      	ldr	r2, [r4, #0]
 8003c1a:	1b52      	subs	r2, r2, r5
 8003c1c:	d420      	bmi.n	8003c60 <_malloc_r+0xd0>
 8003c1e:	2a0b      	cmp	r2, #11
 8003c20:	d917      	bls.n	8003c52 <_malloc_r+0xc2>
 8003c22:	1961      	adds	r1, r4, r5
 8003c24:	42a3      	cmp	r3, r4
 8003c26:	6025      	str	r5, [r4, #0]
 8003c28:	bf18      	it	ne
 8003c2a:	6059      	strne	r1, [r3, #4]
 8003c2c:	6863      	ldr	r3, [r4, #4]
 8003c2e:	bf08      	it	eq
 8003c30:	f8c8 1000 	streq.w	r1, [r8]
 8003c34:	5162      	str	r2, [r4, r5]
 8003c36:	604b      	str	r3, [r1, #4]
 8003c38:	4630      	mov	r0, r6
 8003c3a:	f000 f82f 	bl	8003c9c <__malloc_unlock>
 8003c3e:	f104 000b 	add.w	r0, r4, #11
 8003c42:	1d23      	adds	r3, r4, #4
 8003c44:	f020 0007 	bic.w	r0, r0, #7
 8003c48:	1ac2      	subs	r2, r0, r3
 8003c4a:	bf1c      	itt	ne
 8003c4c:	1a1b      	subne	r3, r3, r0
 8003c4e:	50a3      	strne	r3, [r4, r2]
 8003c50:	e7af      	b.n	8003bb2 <_malloc_r+0x22>
 8003c52:	6862      	ldr	r2, [r4, #4]
 8003c54:	42a3      	cmp	r3, r4
 8003c56:	bf0c      	ite	eq
 8003c58:	f8c8 2000 	streq.w	r2, [r8]
 8003c5c:	605a      	strne	r2, [r3, #4]
 8003c5e:	e7eb      	b.n	8003c38 <_malloc_r+0xa8>
 8003c60:	4623      	mov	r3, r4
 8003c62:	6864      	ldr	r4, [r4, #4]
 8003c64:	e7ae      	b.n	8003bc4 <_malloc_r+0x34>
 8003c66:	463c      	mov	r4, r7
 8003c68:	687f      	ldr	r7, [r7, #4]
 8003c6a:	e7b6      	b.n	8003bda <_malloc_r+0x4a>
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	42a3      	cmp	r3, r4
 8003c72:	d1fb      	bne.n	8003c6c <_malloc_r+0xdc>
 8003c74:	2300      	movs	r3, #0
 8003c76:	6053      	str	r3, [r2, #4]
 8003c78:	e7de      	b.n	8003c38 <_malloc_r+0xa8>
 8003c7a:	230c      	movs	r3, #12
 8003c7c:	6033      	str	r3, [r6, #0]
 8003c7e:	4630      	mov	r0, r6
 8003c80:	f000 f80c 	bl	8003c9c <__malloc_unlock>
 8003c84:	e794      	b.n	8003bb0 <_malloc_r+0x20>
 8003c86:	6005      	str	r5, [r0, #0]
 8003c88:	e7d6      	b.n	8003c38 <_malloc_r+0xa8>
 8003c8a:	bf00      	nop
 8003c8c:	200002ec 	.word	0x200002ec

08003c90 <__malloc_lock>:
 8003c90:	4801      	ldr	r0, [pc, #4]	@ (8003c98 <__malloc_lock+0x8>)
 8003c92:	f7ff bf0f 	b.w	8003ab4 <__retarget_lock_acquire_recursive>
 8003c96:	bf00      	nop
 8003c98:	200002e4 	.word	0x200002e4

08003c9c <__malloc_unlock>:
 8003c9c:	4801      	ldr	r0, [pc, #4]	@ (8003ca4 <__malloc_unlock+0x8>)
 8003c9e:	f7ff bf0a 	b.w	8003ab6 <__retarget_lock_release_recursive>
 8003ca2:	bf00      	nop
 8003ca4:	200002e4 	.word	0x200002e4

08003ca8 <__ssputs_r>:
 8003ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cac:	688e      	ldr	r6, [r1, #8]
 8003cae:	461f      	mov	r7, r3
 8003cb0:	42be      	cmp	r6, r7
 8003cb2:	680b      	ldr	r3, [r1, #0]
 8003cb4:	4682      	mov	sl, r0
 8003cb6:	460c      	mov	r4, r1
 8003cb8:	4690      	mov	r8, r2
 8003cba:	d82d      	bhi.n	8003d18 <__ssputs_r+0x70>
 8003cbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003cc0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003cc4:	d026      	beq.n	8003d14 <__ssputs_r+0x6c>
 8003cc6:	6965      	ldr	r5, [r4, #20]
 8003cc8:	6909      	ldr	r1, [r1, #16]
 8003cca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003cce:	eba3 0901 	sub.w	r9, r3, r1
 8003cd2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003cd6:	1c7b      	adds	r3, r7, #1
 8003cd8:	444b      	add	r3, r9
 8003cda:	106d      	asrs	r5, r5, #1
 8003cdc:	429d      	cmp	r5, r3
 8003cde:	bf38      	it	cc
 8003ce0:	461d      	movcc	r5, r3
 8003ce2:	0553      	lsls	r3, r2, #21
 8003ce4:	d527      	bpl.n	8003d36 <__ssputs_r+0x8e>
 8003ce6:	4629      	mov	r1, r5
 8003ce8:	f7ff ff52 	bl	8003b90 <_malloc_r>
 8003cec:	4606      	mov	r6, r0
 8003cee:	b360      	cbz	r0, 8003d4a <__ssputs_r+0xa2>
 8003cf0:	6921      	ldr	r1, [r4, #16]
 8003cf2:	464a      	mov	r2, r9
 8003cf4:	f000 fae6 	bl	80042c4 <memcpy>
 8003cf8:	89a3      	ldrh	r3, [r4, #12]
 8003cfa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003cfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d02:	81a3      	strh	r3, [r4, #12]
 8003d04:	6126      	str	r6, [r4, #16]
 8003d06:	6165      	str	r5, [r4, #20]
 8003d08:	444e      	add	r6, r9
 8003d0a:	eba5 0509 	sub.w	r5, r5, r9
 8003d0e:	6026      	str	r6, [r4, #0]
 8003d10:	60a5      	str	r5, [r4, #8]
 8003d12:	463e      	mov	r6, r7
 8003d14:	42be      	cmp	r6, r7
 8003d16:	d900      	bls.n	8003d1a <__ssputs_r+0x72>
 8003d18:	463e      	mov	r6, r7
 8003d1a:	6820      	ldr	r0, [r4, #0]
 8003d1c:	4632      	mov	r2, r6
 8003d1e:	4641      	mov	r1, r8
 8003d20:	f000 faa6 	bl	8004270 <memmove>
 8003d24:	68a3      	ldr	r3, [r4, #8]
 8003d26:	1b9b      	subs	r3, r3, r6
 8003d28:	60a3      	str	r3, [r4, #8]
 8003d2a:	6823      	ldr	r3, [r4, #0]
 8003d2c:	4433      	add	r3, r6
 8003d2e:	6023      	str	r3, [r4, #0]
 8003d30:	2000      	movs	r0, #0
 8003d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d36:	462a      	mov	r2, r5
 8003d38:	f000 fad2 	bl	80042e0 <_realloc_r>
 8003d3c:	4606      	mov	r6, r0
 8003d3e:	2800      	cmp	r0, #0
 8003d40:	d1e0      	bne.n	8003d04 <__ssputs_r+0x5c>
 8003d42:	6921      	ldr	r1, [r4, #16]
 8003d44:	4650      	mov	r0, sl
 8003d46:	f7ff feb7 	bl	8003ab8 <_free_r>
 8003d4a:	230c      	movs	r3, #12
 8003d4c:	f8ca 3000 	str.w	r3, [sl]
 8003d50:	89a3      	ldrh	r3, [r4, #12]
 8003d52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d56:	81a3      	strh	r3, [r4, #12]
 8003d58:	f04f 30ff 	mov.w	r0, #4294967295
 8003d5c:	e7e9      	b.n	8003d32 <__ssputs_r+0x8a>
	...

08003d60 <_svfiprintf_r>:
 8003d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d64:	4698      	mov	r8, r3
 8003d66:	898b      	ldrh	r3, [r1, #12]
 8003d68:	061b      	lsls	r3, r3, #24
 8003d6a:	b09d      	sub	sp, #116	@ 0x74
 8003d6c:	4607      	mov	r7, r0
 8003d6e:	460d      	mov	r5, r1
 8003d70:	4614      	mov	r4, r2
 8003d72:	d510      	bpl.n	8003d96 <_svfiprintf_r+0x36>
 8003d74:	690b      	ldr	r3, [r1, #16]
 8003d76:	b973      	cbnz	r3, 8003d96 <_svfiprintf_r+0x36>
 8003d78:	2140      	movs	r1, #64	@ 0x40
 8003d7a:	f7ff ff09 	bl	8003b90 <_malloc_r>
 8003d7e:	6028      	str	r0, [r5, #0]
 8003d80:	6128      	str	r0, [r5, #16]
 8003d82:	b930      	cbnz	r0, 8003d92 <_svfiprintf_r+0x32>
 8003d84:	230c      	movs	r3, #12
 8003d86:	603b      	str	r3, [r7, #0]
 8003d88:	f04f 30ff 	mov.w	r0, #4294967295
 8003d8c:	b01d      	add	sp, #116	@ 0x74
 8003d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d92:	2340      	movs	r3, #64	@ 0x40
 8003d94:	616b      	str	r3, [r5, #20]
 8003d96:	2300      	movs	r3, #0
 8003d98:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d9a:	2320      	movs	r3, #32
 8003d9c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003da0:	f8cd 800c 	str.w	r8, [sp, #12]
 8003da4:	2330      	movs	r3, #48	@ 0x30
 8003da6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003f44 <_svfiprintf_r+0x1e4>
 8003daa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003dae:	f04f 0901 	mov.w	r9, #1
 8003db2:	4623      	mov	r3, r4
 8003db4:	469a      	mov	sl, r3
 8003db6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003dba:	b10a      	cbz	r2, 8003dc0 <_svfiprintf_r+0x60>
 8003dbc:	2a25      	cmp	r2, #37	@ 0x25
 8003dbe:	d1f9      	bne.n	8003db4 <_svfiprintf_r+0x54>
 8003dc0:	ebba 0b04 	subs.w	fp, sl, r4
 8003dc4:	d00b      	beq.n	8003dde <_svfiprintf_r+0x7e>
 8003dc6:	465b      	mov	r3, fp
 8003dc8:	4622      	mov	r2, r4
 8003dca:	4629      	mov	r1, r5
 8003dcc:	4638      	mov	r0, r7
 8003dce:	f7ff ff6b 	bl	8003ca8 <__ssputs_r>
 8003dd2:	3001      	adds	r0, #1
 8003dd4:	f000 80a7 	beq.w	8003f26 <_svfiprintf_r+0x1c6>
 8003dd8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003dda:	445a      	add	r2, fp
 8003ddc:	9209      	str	r2, [sp, #36]	@ 0x24
 8003dde:	f89a 3000 	ldrb.w	r3, [sl]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f000 809f 	beq.w	8003f26 <_svfiprintf_r+0x1c6>
 8003de8:	2300      	movs	r3, #0
 8003dea:	f04f 32ff 	mov.w	r2, #4294967295
 8003dee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003df2:	f10a 0a01 	add.w	sl, sl, #1
 8003df6:	9304      	str	r3, [sp, #16]
 8003df8:	9307      	str	r3, [sp, #28]
 8003dfa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003dfe:	931a      	str	r3, [sp, #104]	@ 0x68
 8003e00:	4654      	mov	r4, sl
 8003e02:	2205      	movs	r2, #5
 8003e04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e08:	484e      	ldr	r0, [pc, #312]	@ (8003f44 <_svfiprintf_r+0x1e4>)
 8003e0a:	f7fc fa01 	bl	8000210 <memchr>
 8003e0e:	9a04      	ldr	r2, [sp, #16]
 8003e10:	b9d8      	cbnz	r0, 8003e4a <_svfiprintf_r+0xea>
 8003e12:	06d0      	lsls	r0, r2, #27
 8003e14:	bf44      	itt	mi
 8003e16:	2320      	movmi	r3, #32
 8003e18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e1c:	0711      	lsls	r1, r2, #28
 8003e1e:	bf44      	itt	mi
 8003e20:	232b      	movmi	r3, #43	@ 0x2b
 8003e22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e26:	f89a 3000 	ldrb.w	r3, [sl]
 8003e2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e2c:	d015      	beq.n	8003e5a <_svfiprintf_r+0xfa>
 8003e2e:	9a07      	ldr	r2, [sp, #28]
 8003e30:	4654      	mov	r4, sl
 8003e32:	2000      	movs	r0, #0
 8003e34:	f04f 0c0a 	mov.w	ip, #10
 8003e38:	4621      	mov	r1, r4
 8003e3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e3e:	3b30      	subs	r3, #48	@ 0x30
 8003e40:	2b09      	cmp	r3, #9
 8003e42:	d94b      	bls.n	8003edc <_svfiprintf_r+0x17c>
 8003e44:	b1b0      	cbz	r0, 8003e74 <_svfiprintf_r+0x114>
 8003e46:	9207      	str	r2, [sp, #28]
 8003e48:	e014      	b.n	8003e74 <_svfiprintf_r+0x114>
 8003e4a:	eba0 0308 	sub.w	r3, r0, r8
 8003e4e:	fa09 f303 	lsl.w	r3, r9, r3
 8003e52:	4313      	orrs	r3, r2
 8003e54:	9304      	str	r3, [sp, #16]
 8003e56:	46a2      	mov	sl, r4
 8003e58:	e7d2      	b.n	8003e00 <_svfiprintf_r+0xa0>
 8003e5a:	9b03      	ldr	r3, [sp, #12]
 8003e5c:	1d19      	adds	r1, r3, #4
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	9103      	str	r1, [sp, #12]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	bfbb      	ittet	lt
 8003e66:	425b      	neglt	r3, r3
 8003e68:	f042 0202 	orrlt.w	r2, r2, #2
 8003e6c:	9307      	strge	r3, [sp, #28]
 8003e6e:	9307      	strlt	r3, [sp, #28]
 8003e70:	bfb8      	it	lt
 8003e72:	9204      	strlt	r2, [sp, #16]
 8003e74:	7823      	ldrb	r3, [r4, #0]
 8003e76:	2b2e      	cmp	r3, #46	@ 0x2e
 8003e78:	d10a      	bne.n	8003e90 <_svfiprintf_r+0x130>
 8003e7a:	7863      	ldrb	r3, [r4, #1]
 8003e7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e7e:	d132      	bne.n	8003ee6 <_svfiprintf_r+0x186>
 8003e80:	9b03      	ldr	r3, [sp, #12]
 8003e82:	1d1a      	adds	r2, r3, #4
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	9203      	str	r2, [sp, #12]
 8003e88:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003e8c:	3402      	adds	r4, #2
 8003e8e:	9305      	str	r3, [sp, #20]
 8003e90:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003f54 <_svfiprintf_r+0x1f4>
 8003e94:	7821      	ldrb	r1, [r4, #0]
 8003e96:	2203      	movs	r2, #3
 8003e98:	4650      	mov	r0, sl
 8003e9a:	f7fc f9b9 	bl	8000210 <memchr>
 8003e9e:	b138      	cbz	r0, 8003eb0 <_svfiprintf_r+0x150>
 8003ea0:	9b04      	ldr	r3, [sp, #16]
 8003ea2:	eba0 000a 	sub.w	r0, r0, sl
 8003ea6:	2240      	movs	r2, #64	@ 0x40
 8003ea8:	4082      	lsls	r2, r0
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	3401      	adds	r4, #1
 8003eae:	9304      	str	r3, [sp, #16]
 8003eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003eb4:	4824      	ldr	r0, [pc, #144]	@ (8003f48 <_svfiprintf_r+0x1e8>)
 8003eb6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003eba:	2206      	movs	r2, #6
 8003ebc:	f7fc f9a8 	bl	8000210 <memchr>
 8003ec0:	2800      	cmp	r0, #0
 8003ec2:	d036      	beq.n	8003f32 <_svfiprintf_r+0x1d2>
 8003ec4:	4b21      	ldr	r3, [pc, #132]	@ (8003f4c <_svfiprintf_r+0x1ec>)
 8003ec6:	bb1b      	cbnz	r3, 8003f10 <_svfiprintf_r+0x1b0>
 8003ec8:	9b03      	ldr	r3, [sp, #12]
 8003eca:	3307      	adds	r3, #7
 8003ecc:	f023 0307 	bic.w	r3, r3, #7
 8003ed0:	3308      	adds	r3, #8
 8003ed2:	9303      	str	r3, [sp, #12]
 8003ed4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ed6:	4433      	add	r3, r6
 8003ed8:	9309      	str	r3, [sp, #36]	@ 0x24
 8003eda:	e76a      	b.n	8003db2 <_svfiprintf_r+0x52>
 8003edc:	fb0c 3202 	mla	r2, ip, r2, r3
 8003ee0:	460c      	mov	r4, r1
 8003ee2:	2001      	movs	r0, #1
 8003ee4:	e7a8      	b.n	8003e38 <_svfiprintf_r+0xd8>
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	3401      	adds	r4, #1
 8003eea:	9305      	str	r3, [sp, #20]
 8003eec:	4619      	mov	r1, r3
 8003eee:	f04f 0c0a 	mov.w	ip, #10
 8003ef2:	4620      	mov	r0, r4
 8003ef4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ef8:	3a30      	subs	r2, #48	@ 0x30
 8003efa:	2a09      	cmp	r2, #9
 8003efc:	d903      	bls.n	8003f06 <_svfiprintf_r+0x1a6>
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d0c6      	beq.n	8003e90 <_svfiprintf_r+0x130>
 8003f02:	9105      	str	r1, [sp, #20]
 8003f04:	e7c4      	b.n	8003e90 <_svfiprintf_r+0x130>
 8003f06:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f0a:	4604      	mov	r4, r0
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e7f0      	b.n	8003ef2 <_svfiprintf_r+0x192>
 8003f10:	ab03      	add	r3, sp, #12
 8003f12:	9300      	str	r3, [sp, #0]
 8003f14:	462a      	mov	r2, r5
 8003f16:	4b0e      	ldr	r3, [pc, #56]	@ (8003f50 <_svfiprintf_r+0x1f0>)
 8003f18:	a904      	add	r1, sp, #16
 8003f1a:	4638      	mov	r0, r7
 8003f1c:	f3af 8000 	nop.w
 8003f20:	1c42      	adds	r2, r0, #1
 8003f22:	4606      	mov	r6, r0
 8003f24:	d1d6      	bne.n	8003ed4 <_svfiprintf_r+0x174>
 8003f26:	89ab      	ldrh	r3, [r5, #12]
 8003f28:	065b      	lsls	r3, r3, #25
 8003f2a:	f53f af2d 	bmi.w	8003d88 <_svfiprintf_r+0x28>
 8003f2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003f30:	e72c      	b.n	8003d8c <_svfiprintf_r+0x2c>
 8003f32:	ab03      	add	r3, sp, #12
 8003f34:	9300      	str	r3, [sp, #0]
 8003f36:	462a      	mov	r2, r5
 8003f38:	4b05      	ldr	r3, [pc, #20]	@ (8003f50 <_svfiprintf_r+0x1f0>)
 8003f3a:	a904      	add	r1, sp, #16
 8003f3c:	4638      	mov	r0, r7
 8003f3e:	f000 f879 	bl	8004034 <_printf_i>
 8003f42:	e7ed      	b.n	8003f20 <_svfiprintf_r+0x1c0>
 8003f44:	08004404 	.word	0x08004404
 8003f48:	0800440e 	.word	0x0800440e
 8003f4c:	00000000 	.word	0x00000000
 8003f50:	08003ca9 	.word	0x08003ca9
 8003f54:	0800440a 	.word	0x0800440a

08003f58 <_printf_common>:
 8003f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f5c:	4616      	mov	r6, r2
 8003f5e:	4698      	mov	r8, r3
 8003f60:	688a      	ldr	r2, [r1, #8]
 8003f62:	690b      	ldr	r3, [r1, #16]
 8003f64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	bfb8      	it	lt
 8003f6c:	4613      	movlt	r3, r2
 8003f6e:	6033      	str	r3, [r6, #0]
 8003f70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003f74:	4607      	mov	r7, r0
 8003f76:	460c      	mov	r4, r1
 8003f78:	b10a      	cbz	r2, 8003f7e <_printf_common+0x26>
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	6033      	str	r3, [r6, #0]
 8003f7e:	6823      	ldr	r3, [r4, #0]
 8003f80:	0699      	lsls	r1, r3, #26
 8003f82:	bf42      	ittt	mi
 8003f84:	6833      	ldrmi	r3, [r6, #0]
 8003f86:	3302      	addmi	r3, #2
 8003f88:	6033      	strmi	r3, [r6, #0]
 8003f8a:	6825      	ldr	r5, [r4, #0]
 8003f8c:	f015 0506 	ands.w	r5, r5, #6
 8003f90:	d106      	bne.n	8003fa0 <_printf_common+0x48>
 8003f92:	f104 0a19 	add.w	sl, r4, #25
 8003f96:	68e3      	ldr	r3, [r4, #12]
 8003f98:	6832      	ldr	r2, [r6, #0]
 8003f9a:	1a9b      	subs	r3, r3, r2
 8003f9c:	42ab      	cmp	r3, r5
 8003f9e:	dc26      	bgt.n	8003fee <_printf_common+0x96>
 8003fa0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003fa4:	6822      	ldr	r2, [r4, #0]
 8003fa6:	3b00      	subs	r3, #0
 8003fa8:	bf18      	it	ne
 8003faa:	2301      	movne	r3, #1
 8003fac:	0692      	lsls	r2, r2, #26
 8003fae:	d42b      	bmi.n	8004008 <_printf_common+0xb0>
 8003fb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003fb4:	4641      	mov	r1, r8
 8003fb6:	4638      	mov	r0, r7
 8003fb8:	47c8      	blx	r9
 8003fba:	3001      	adds	r0, #1
 8003fbc:	d01e      	beq.n	8003ffc <_printf_common+0xa4>
 8003fbe:	6823      	ldr	r3, [r4, #0]
 8003fc0:	6922      	ldr	r2, [r4, #16]
 8003fc2:	f003 0306 	and.w	r3, r3, #6
 8003fc6:	2b04      	cmp	r3, #4
 8003fc8:	bf02      	ittt	eq
 8003fca:	68e5      	ldreq	r5, [r4, #12]
 8003fcc:	6833      	ldreq	r3, [r6, #0]
 8003fce:	1aed      	subeq	r5, r5, r3
 8003fd0:	68a3      	ldr	r3, [r4, #8]
 8003fd2:	bf0c      	ite	eq
 8003fd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fd8:	2500      	movne	r5, #0
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	bfc4      	itt	gt
 8003fde:	1a9b      	subgt	r3, r3, r2
 8003fe0:	18ed      	addgt	r5, r5, r3
 8003fe2:	2600      	movs	r6, #0
 8003fe4:	341a      	adds	r4, #26
 8003fe6:	42b5      	cmp	r5, r6
 8003fe8:	d11a      	bne.n	8004020 <_printf_common+0xc8>
 8003fea:	2000      	movs	r0, #0
 8003fec:	e008      	b.n	8004000 <_printf_common+0xa8>
 8003fee:	2301      	movs	r3, #1
 8003ff0:	4652      	mov	r2, sl
 8003ff2:	4641      	mov	r1, r8
 8003ff4:	4638      	mov	r0, r7
 8003ff6:	47c8      	blx	r9
 8003ff8:	3001      	adds	r0, #1
 8003ffa:	d103      	bne.n	8004004 <_printf_common+0xac>
 8003ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8004000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004004:	3501      	adds	r5, #1
 8004006:	e7c6      	b.n	8003f96 <_printf_common+0x3e>
 8004008:	18e1      	adds	r1, r4, r3
 800400a:	1c5a      	adds	r2, r3, #1
 800400c:	2030      	movs	r0, #48	@ 0x30
 800400e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004012:	4422      	add	r2, r4
 8004014:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004018:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800401c:	3302      	adds	r3, #2
 800401e:	e7c7      	b.n	8003fb0 <_printf_common+0x58>
 8004020:	2301      	movs	r3, #1
 8004022:	4622      	mov	r2, r4
 8004024:	4641      	mov	r1, r8
 8004026:	4638      	mov	r0, r7
 8004028:	47c8      	blx	r9
 800402a:	3001      	adds	r0, #1
 800402c:	d0e6      	beq.n	8003ffc <_printf_common+0xa4>
 800402e:	3601      	adds	r6, #1
 8004030:	e7d9      	b.n	8003fe6 <_printf_common+0x8e>
	...

08004034 <_printf_i>:
 8004034:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004038:	7e0f      	ldrb	r7, [r1, #24]
 800403a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800403c:	2f78      	cmp	r7, #120	@ 0x78
 800403e:	4691      	mov	r9, r2
 8004040:	4680      	mov	r8, r0
 8004042:	460c      	mov	r4, r1
 8004044:	469a      	mov	sl, r3
 8004046:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800404a:	d807      	bhi.n	800405c <_printf_i+0x28>
 800404c:	2f62      	cmp	r7, #98	@ 0x62
 800404e:	d80a      	bhi.n	8004066 <_printf_i+0x32>
 8004050:	2f00      	cmp	r7, #0
 8004052:	f000 80d1 	beq.w	80041f8 <_printf_i+0x1c4>
 8004056:	2f58      	cmp	r7, #88	@ 0x58
 8004058:	f000 80b8 	beq.w	80041cc <_printf_i+0x198>
 800405c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004060:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004064:	e03a      	b.n	80040dc <_printf_i+0xa8>
 8004066:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800406a:	2b15      	cmp	r3, #21
 800406c:	d8f6      	bhi.n	800405c <_printf_i+0x28>
 800406e:	a101      	add	r1, pc, #4	@ (adr r1, 8004074 <_printf_i+0x40>)
 8004070:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004074:	080040cd 	.word	0x080040cd
 8004078:	080040e1 	.word	0x080040e1
 800407c:	0800405d 	.word	0x0800405d
 8004080:	0800405d 	.word	0x0800405d
 8004084:	0800405d 	.word	0x0800405d
 8004088:	0800405d 	.word	0x0800405d
 800408c:	080040e1 	.word	0x080040e1
 8004090:	0800405d 	.word	0x0800405d
 8004094:	0800405d 	.word	0x0800405d
 8004098:	0800405d 	.word	0x0800405d
 800409c:	0800405d 	.word	0x0800405d
 80040a0:	080041df 	.word	0x080041df
 80040a4:	0800410b 	.word	0x0800410b
 80040a8:	08004199 	.word	0x08004199
 80040ac:	0800405d 	.word	0x0800405d
 80040b0:	0800405d 	.word	0x0800405d
 80040b4:	08004201 	.word	0x08004201
 80040b8:	0800405d 	.word	0x0800405d
 80040bc:	0800410b 	.word	0x0800410b
 80040c0:	0800405d 	.word	0x0800405d
 80040c4:	0800405d 	.word	0x0800405d
 80040c8:	080041a1 	.word	0x080041a1
 80040cc:	6833      	ldr	r3, [r6, #0]
 80040ce:	1d1a      	adds	r2, r3, #4
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6032      	str	r2, [r6, #0]
 80040d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80040d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80040dc:	2301      	movs	r3, #1
 80040de:	e09c      	b.n	800421a <_printf_i+0x1e6>
 80040e0:	6833      	ldr	r3, [r6, #0]
 80040e2:	6820      	ldr	r0, [r4, #0]
 80040e4:	1d19      	adds	r1, r3, #4
 80040e6:	6031      	str	r1, [r6, #0]
 80040e8:	0606      	lsls	r6, r0, #24
 80040ea:	d501      	bpl.n	80040f0 <_printf_i+0xbc>
 80040ec:	681d      	ldr	r5, [r3, #0]
 80040ee:	e003      	b.n	80040f8 <_printf_i+0xc4>
 80040f0:	0645      	lsls	r5, r0, #25
 80040f2:	d5fb      	bpl.n	80040ec <_printf_i+0xb8>
 80040f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80040f8:	2d00      	cmp	r5, #0
 80040fa:	da03      	bge.n	8004104 <_printf_i+0xd0>
 80040fc:	232d      	movs	r3, #45	@ 0x2d
 80040fe:	426d      	negs	r5, r5
 8004100:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004104:	4858      	ldr	r0, [pc, #352]	@ (8004268 <_printf_i+0x234>)
 8004106:	230a      	movs	r3, #10
 8004108:	e011      	b.n	800412e <_printf_i+0xfa>
 800410a:	6821      	ldr	r1, [r4, #0]
 800410c:	6833      	ldr	r3, [r6, #0]
 800410e:	0608      	lsls	r0, r1, #24
 8004110:	f853 5b04 	ldr.w	r5, [r3], #4
 8004114:	d402      	bmi.n	800411c <_printf_i+0xe8>
 8004116:	0649      	lsls	r1, r1, #25
 8004118:	bf48      	it	mi
 800411a:	b2ad      	uxthmi	r5, r5
 800411c:	2f6f      	cmp	r7, #111	@ 0x6f
 800411e:	4852      	ldr	r0, [pc, #328]	@ (8004268 <_printf_i+0x234>)
 8004120:	6033      	str	r3, [r6, #0]
 8004122:	bf14      	ite	ne
 8004124:	230a      	movne	r3, #10
 8004126:	2308      	moveq	r3, #8
 8004128:	2100      	movs	r1, #0
 800412a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800412e:	6866      	ldr	r6, [r4, #4]
 8004130:	60a6      	str	r6, [r4, #8]
 8004132:	2e00      	cmp	r6, #0
 8004134:	db05      	blt.n	8004142 <_printf_i+0x10e>
 8004136:	6821      	ldr	r1, [r4, #0]
 8004138:	432e      	orrs	r6, r5
 800413a:	f021 0104 	bic.w	r1, r1, #4
 800413e:	6021      	str	r1, [r4, #0]
 8004140:	d04b      	beq.n	80041da <_printf_i+0x1a6>
 8004142:	4616      	mov	r6, r2
 8004144:	fbb5 f1f3 	udiv	r1, r5, r3
 8004148:	fb03 5711 	mls	r7, r3, r1, r5
 800414c:	5dc7      	ldrb	r7, [r0, r7]
 800414e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004152:	462f      	mov	r7, r5
 8004154:	42bb      	cmp	r3, r7
 8004156:	460d      	mov	r5, r1
 8004158:	d9f4      	bls.n	8004144 <_printf_i+0x110>
 800415a:	2b08      	cmp	r3, #8
 800415c:	d10b      	bne.n	8004176 <_printf_i+0x142>
 800415e:	6823      	ldr	r3, [r4, #0]
 8004160:	07df      	lsls	r7, r3, #31
 8004162:	d508      	bpl.n	8004176 <_printf_i+0x142>
 8004164:	6923      	ldr	r3, [r4, #16]
 8004166:	6861      	ldr	r1, [r4, #4]
 8004168:	4299      	cmp	r1, r3
 800416a:	bfde      	ittt	le
 800416c:	2330      	movle	r3, #48	@ 0x30
 800416e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004172:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004176:	1b92      	subs	r2, r2, r6
 8004178:	6122      	str	r2, [r4, #16]
 800417a:	f8cd a000 	str.w	sl, [sp]
 800417e:	464b      	mov	r3, r9
 8004180:	aa03      	add	r2, sp, #12
 8004182:	4621      	mov	r1, r4
 8004184:	4640      	mov	r0, r8
 8004186:	f7ff fee7 	bl	8003f58 <_printf_common>
 800418a:	3001      	adds	r0, #1
 800418c:	d14a      	bne.n	8004224 <_printf_i+0x1f0>
 800418e:	f04f 30ff 	mov.w	r0, #4294967295
 8004192:	b004      	add	sp, #16
 8004194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004198:	6823      	ldr	r3, [r4, #0]
 800419a:	f043 0320 	orr.w	r3, r3, #32
 800419e:	6023      	str	r3, [r4, #0]
 80041a0:	4832      	ldr	r0, [pc, #200]	@ (800426c <_printf_i+0x238>)
 80041a2:	2778      	movs	r7, #120	@ 0x78
 80041a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80041a8:	6823      	ldr	r3, [r4, #0]
 80041aa:	6831      	ldr	r1, [r6, #0]
 80041ac:	061f      	lsls	r7, r3, #24
 80041ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80041b2:	d402      	bmi.n	80041ba <_printf_i+0x186>
 80041b4:	065f      	lsls	r7, r3, #25
 80041b6:	bf48      	it	mi
 80041b8:	b2ad      	uxthmi	r5, r5
 80041ba:	6031      	str	r1, [r6, #0]
 80041bc:	07d9      	lsls	r1, r3, #31
 80041be:	bf44      	itt	mi
 80041c0:	f043 0320 	orrmi.w	r3, r3, #32
 80041c4:	6023      	strmi	r3, [r4, #0]
 80041c6:	b11d      	cbz	r5, 80041d0 <_printf_i+0x19c>
 80041c8:	2310      	movs	r3, #16
 80041ca:	e7ad      	b.n	8004128 <_printf_i+0xf4>
 80041cc:	4826      	ldr	r0, [pc, #152]	@ (8004268 <_printf_i+0x234>)
 80041ce:	e7e9      	b.n	80041a4 <_printf_i+0x170>
 80041d0:	6823      	ldr	r3, [r4, #0]
 80041d2:	f023 0320 	bic.w	r3, r3, #32
 80041d6:	6023      	str	r3, [r4, #0]
 80041d8:	e7f6      	b.n	80041c8 <_printf_i+0x194>
 80041da:	4616      	mov	r6, r2
 80041dc:	e7bd      	b.n	800415a <_printf_i+0x126>
 80041de:	6833      	ldr	r3, [r6, #0]
 80041e0:	6825      	ldr	r5, [r4, #0]
 80041e2:	6961      	ldr	r1, [r4, #20]
 80041e4:	1d18      	adds	r0, r3, #4
 80041e6:	6030      	str	r0, [r6, #0]
 80041e8:	062e      	lsls	r6, r5, #24
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	d501      	bpl.n	80041f2 <_printf_i+0x1be>
 80041ee:	6019      	str	r1, [r3, #0]
 80041f0:	e002      	b.n	80041f8 <_printf_i+0x1c4>
 80041f2:	0668      	lsls	r0, r5, #25
 80041f4:	d5fb      	bpl.n	80041ee <_printf_i+0x1ba>
 80041f6:	8019      	strh	r1, [r3, #0]
 80041f8:	2300      	movs	r3, #0
 80041fa:	6123      	str	r3, [r4, #16]
 80041fc:	4616      	mov	r6, r2
 80041fe:	e7bc      	b.n	800417a <_printf_i+0x146>
 8004200:	6833      	ldr	r3, [r6, #0]
 8004202:	1d1a      	adds	r2, r3, #4
 8004204:	6032      	str	r2, [r6, #0]
 8004206:	681e      	ldr	r6, [r3, #0]
 8004208:	6862      	ldr	r2, [r4, #4]
 800420a:	2100      	movs	r1, #0
 800420c:	4630      	mov	r0, r6
 800420e:	f7fb ffff 	bl	8000210 <memchr>
 8004212:	b108      	cbz	r0, 8004218 <_printf_i+0x1e4>
 8004214:	1b80      	subs	r0, r0, r6
 8004216:	6060      	str	r0, [r4, #4]
 8004218:	6863      	ldr	r3, [r4, #4]
 800421a:	6123      	str	r3, [r4, #16]
 800421c:	2300      	movs	r3, #0
 800421e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004222:	e7aa      	b.n	800417a <_printf_i+0x146>
 8004224:	6923      	ldr	r3, [r4, #16]
 8004226:	4632      	mov	r2, r6
 8004228:	4649      	mov	r1, r9
 800422a:	4640      	mov	r0, r8
 800422c:	47d0      	blx	sl
 800422e:	3001      	adds	r0, #1
 8004230:	d0ad      	beq.n	800418e <_printf_i+0x15a>
 8004232:	6823      	ldr	r3, [r4, #0]
 8004234:	079b      	lsls	r3, r3, #30
 8004236:	d413      	bmi.n	8004260 <_printf_i+0x22c>
 8004238:	68e0      	ldr	r0, [r4, #12]
 800423a:	9b03      	ldr	r3, [sp, #12]
 800423c:	4298      	cmp	r0, r3
 800423e:	bfb8      	it	lt
 8004240:	4618      	movlt	r0, r3
 8004242:	e7a6      	b.n	8004192 <_printf_i+0x15e>
 8004244:	2301      	movs	r3, #1
 8004246:	4632      	mov	r2, r6
 8004248:	4649      	mov	r1, r9
 800424a:	4640      	mov	r0, r8
 800424c:	47d0      	blx	sl
 800424e:	3001      	adds	r0, #1
 8004250:	d09d      	beq.n	800418e <_printf_i+0x15a>
 8004252:	3501      	adds	r5, #1
 8004254:	68e3      	ldr	r3, [r4, #12]
 8004256:	9903      	ldr	r1, [sp, #12]
 8004258:	1a5b      	subs	r3, r3, r1
 800425a:	42ab      	cmp	r3, r5
 800425c:	dcf2      	bgt.n	8004244 <_printf_i+0x210>
 800425e:	e7eb      	b.n	8004238 <_printf_i+0x204>
 8004260:	2500      	movs	r5, #0
 8004262:	f104 0619 	add.w	r6, r4, #25
 8004266:	e7f5      	b.n	8004254 <_printf_i+0x220>
 8004268:	08004415 	.word	0x08004415
 800426c:	08004426 	.word	0x08004426

08004270 <memmove>:
 8004270:	4288      	cmp	r0, r1
 8004272:	b510      	push	{r4, lr}
 8004274:	eb01 0402 	add.w	r4, r1, r2
 8004278:	d902      	bls.n	8004280 <memmove+0x10>
 800427a:	4284      	cmp	r4, r0
 800427c:	4623      	mov	r3, r4
 800427e:	d807      	bhi.n	8004290 <memmove+0x20>
 8004280:	1e43      	subs	r3, r0, #1
 8004282:	42a1      	cmp	r1, r4
 8004284:	d008      	beq.n	8004298 <memmove+0x28>
 8004286:	f811 2b01 	ldrb.w	r2, [r1], #1
 800428a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800428e:	e7f8      	b.n	8004282 <memmove+0x12>
 8004290:	4402      	add	r2, r0
 8004292:	4601      	mov	r1, r0
 8004294:	428a      	cmp	r2, r1
 8004296:	d100      	bne.n	800429a <memmove+0x2a>
 8004298:	bd10      	pop	{r4, pc}
 800429a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800429e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80042a2:	e7f7      	b.n	8004294 <memmove+0x24>

080042a4 <_sbrk_r>:
 80042a4:	b538      	push	{r3, r4, r5, lr}
 80042a6:	4d06      	ldr	r5, [pc, #24]	@ (80042c0 <_sbrk_r+0x1c>)
 80042a8:	2300      	movs	r3, #0
 80042aa:	4604      	mov	r4, r0
 80042ac:	4608      	mov	r0, r1
 80042ae:	602b      	str	r3, [r5, #0]
 80042b0:	f7fc fb40 	bl	8000934 <_sbrk>
 80042b4:	1c43      	adds	r3, r0, #1
 80042b6:	d102      	bne.n	80042be <_sbrk_r+0x1a>
 80042b8:	682b      	ldr	r3, [r5, #0]
 80042ba:	b103      	cbz	r3, 80042be <_sbrk_r+0x1a>
 80042bc:	6023      	str	r3, [r4, #0]
 80042be:	bd38      	pop	{r3, r4, r5, pc}
 80042c0:	200002e0 	.word	0x200002e0

080042c4 <memcpy>:
 80042c4:	440a      	add	r2, r1
 80042c6:	4291      	cmp	r1, r2
 80042c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80042cc:	d100      	bne.n	80042d0 <memcpy+0xc>
 80042ce:	4770      	bx	lr
 80042d0:	b510      	push	{r4, lr}
 80042d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80042d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80042da:	4291      	cmp	r1, r2
 80042dc:	d1f9      	bne.n	80042d2 <memcpy+0xe>
 80042de:	bd10      	pop	{r4, pc}

080042e0 <_realloc_r>:
 80042e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042e4:	4607      	mov	r7, r0
 80042e6:	4614      	mov	r4, r2
 80042e8:	460d      	mov	r5, r1
 80042ea:	b921      	cbnz	r1, 80042f6 <_realloc_r+0x16>
 80042ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80042f0:	4611      	mov	r1, r2
 80042f2:	f7ff bc4d 	b.w	8003b90 <_malloc_r>
 80042f6:	b92a      	cbnz	r2, 8004304 <_realloc_r+0x24>
 80042f8:	f7ff fbde 	bl	8003ab8 <_free_r>
 80042fc:	4625      	mov	r5, r4
 80042fe:	4628      	mov	r0, r5
 8004300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004304:	f000 f81a 	bl	800433c <_malloc_usable_size_r>
 8004308:	4284      	cmp	r4, r0
 800430a:	4606      	mov	r6, r0
 800430c:	d802      	bhi.n	8004314 <_realloc_r+0x34>
 800430e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004312:	d8f4      	bhi.n	80042fe <_realloc_r+0x1e>
 8004314:	4621      	mov	r1, r4
 8004316:	4638      	mov	r0, r7
 8004318:	f7ff fc3a 	bl	8003b90 <_malloc_r>
 800431c:	4680      	mov	r8, r0
 800431e:	b908      	cbnz	r0, 8004324 <_realloc_r+0x44>
 8004320:	4645      	mov	r5, r8
 8004322:	e7ec      	b.n	80042fe <_realloc_r+0x1e>
 8004324:	42b4      	cmp	r4, r6
 8004326:	4622      	mov	r2, r4
 8004328:	4629      	mov	r1, r5
 800432a:	bf28      	it	cs
 800432c:	4632      	movcs	r2, r6
 800432e:	f7ff ffc9 	bl	80042c4 <memcpy>
 8004332:	4629      	mov	r1, r5
 8004334:	4638      	mov	r0, r7
 8004336:	f7ff fbbf 	bl	8003ab8 <_free_r>
 800433a:	e7f1      	b.n	8004320 <_realloc_r+0x40>

0800433c <_malloc_usable_size_r>:
 800433c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004340:	1f18      	subs	r0, r3, #4
 8004342:	2b00      	cmp	r3, #0
 8004344:	bfbc      	itt	lt
 8004346:	580b      	ldrlt	r3, [r1, r0]
 8004348:	18c0      	addlt	r0, r0, r3
 800434a:	4770      	bx	lr

0800434c <_init>:
 800434c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800434e:	bf00      	nop
 8004350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004352:	bc08      	pop	{r3}
 8004354:	469e      	mov	lr, r3
 8004356:	4770      	bx	lr

08004358 <_fini>:
 8004358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800435a:	bf00      	nop
 800435c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800435e:	bc08      	pop	{r3}
 8004360:	469e      	mov	lr, r3
 8004362:	4770      	bx	lr
