# Microsemi Physical design constraints file

# Version: 2022.2 2022.2.0.10

# Design Name:  

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S005 , Package: 144 TQ , Speed grade: STD 

<<<<<<< Updated upstream
# Date generated: Wed Dec 21 11:00:08 2022 
=======
# Date generated: Tue Dec 20 12:52:35 2022 
>>>>>>> Stashed changes


#
# IO banks setting
#


#
# Local clock constraints
#


#
# Region constraints
#


#
# I/O constraints
#


#
# Core cell constraints
#

