// Seed: 1109997269
module module_0 (
    input  tri1 id_0,
    output tri0 id_1
);
  wire id_3;
  assign module_1.id_18 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd58,
    parameter id_9  = 32'd12
) (
    output wire id_0,
    output tri0 id_1[id_9  .  id_14 : -1],
    input supply0 id_2,
    output wire id_3,
    input wire id_4,
    input wor id_5,
    output tri id_6,
    input tri0 id_7,
    output tri id_8,
    input wor _id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri id_12,
    input wand id_13,
    input tri _id_14
    , id_20,
    output tri id_15,
    input wor id_16
    , id_21,
    input supply0 id_17,
    input supply0 id_18
);
  logic [7:0][1 'b0 : -1] id_22;
  module_0 modCall_1 (
      id_16,
      id_1
  );
  assign id_20[1] = id_22 / 1'b0;
  localparam id_23 = 1;
  assign id_22[-1] = -1;
endmodule
