Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Wed Oct 19 15:13:20 2022
| Host              : oppy running 64-bit Ubuntu 22.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -file zcu106_int_meas_plat_wrapper_timing_summary_routed.rpt -pb zcu106_int_meas_plat_wrapper_timing_summary_routed.pb -rpx zcu106_int_meas_plat_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : zcu106_int_meas_plat_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.455        0.000                      0                  137        0.046        0.000                      0                  137        1.000        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_1            8.455        0.000                      0                  137        0.046        0.000                      0                  137        1.000        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        8.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.773ns (58.783%)  route 0.542ns (41.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 11.903 - 10.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.584ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.532ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.934     2.142    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    PS8_X0Y0             PS8                                          r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_PLPSTRACECLK_PSPLTRACEDATA[6])
                                                      0.773     2.915 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PSPLTRACEDATA[6]
                         net (fo=1, routed)           0.542     3.457    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_i[6]
    SLICE_X50Y121        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    10.143    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.735    11.903    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X50Y121        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][6]/C
                         clock pessimism              0.114    12.017    
                         clock uncertainty           -0.130    11.887    
    SLICE_X50Y121        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.912    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][6]
  -------------------------------------------------------------------
                         required time                         11.912    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  8.455    

Slack (MET) :             8.461ns  (required time - arrival time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.819ns (62.329%)  route 0.495ns (37.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 11.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.584ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.532ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.934     2.142    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    PS8_X0Y0             PS8                                          r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_PLPSTRACECLK_PSPLTRACEDATA[9])
                                                      0.819     2.961 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PSPLTRACEDATA[9]
                         net (fo=1, routed)           0.495     3.456    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_i[9]
    SLICE_X50Y125        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    10.143    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.740    11.908    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X50Y125        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][9]/C
                         clock pessimism              0.114    12.022    
                         clock uncertainty           -0.130    11.892    
    SLICE_X50Y125        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.917    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][9]
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  8.461    

Slack (MET) :             8.476ns  (required time - arrival time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.800ns (61.538%)  route 0.500ns (38.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 11.909 - 10.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.584ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.532ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.934     2.142    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    PS8_X0Y0             PS8                                          r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_PLPSTRACECLK_PSPLTRACEDATA[15])
                                                      0.800     2.942 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PSPLTRACEDATA[15]
                         net (fo=1, routed)           0.500     3.442    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_i[15]
    SLICE_X49Y123        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    10.143    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.741    11.909    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X49Y123        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][15]/C
                         clock pessimism              0.114    12.023    
                         clock uncertainty           -0.130    11.893    
    SLICE_X49Y123        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.918    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][15]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  8.476    

Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.748ns (58.944%)  route 0.521ns (41.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 11.907 - 10.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.584ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.532ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.934     2.142    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    PS8_X0Y0             PS8                                          r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_PLPSTRACECLK_PSPLTRACEDATA[8])
                                                      0.748     2.890 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PSPLTRACEDATA[8]
                         net (fo=1, routed)           0.521     3.411    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_i[8]
    SLICE_X50Y125        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    10.143    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.739    11.907    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X50Y125        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][8]/C
                         clock pessimism              0.114    12.021    
                         clock uncertainty           -0.130    11.891    
    SLICE_X50Y125        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.916    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][8]
  -------------------------------------------------------------------
                         required time                         11.916    
                         arrival time                          -3.411    
  -------------------------------------------------------------------
                         slack                                  8.505    

Slack (MET) :             8.519ns  (required time - arrival time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.808ns (64.229%)  route 0.450ns (35.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.584ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.532ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.934     2.142    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    PS8_X0Y0             PS8                                          r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_PLPSTRACECLK_PSPLTRACEDATA[12])
                                                      0.808     2.950 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PSPLTRACEDATA[12]
                         net (fo=1, routed)           0.450     3.400    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_i[12]
    SLICE_X49Y123        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    10.143    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.742    11.910    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X49Y123        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][12]/C
                         clock pessimism              0.114    12.024    
                         clock uncertainty           -0.130    11.894    
    SLICE_X49Y123        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.919    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][12]
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                  8.519    

Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.793ns (64.055%)  route 0.445ns (35.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 11.909 - 10.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.584ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.532ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.934     2.142    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    PS8_X0Y0             PS8                                          r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_PLPSTRACECLK_PSPLTRACEDATA[14])
                                                      0.793     2.935 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PSPLTRACEDATA[14]
                         net (fo=1, routed)           0.445     3.380    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_i[14]
    SLICE_X49Y123        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    10.143    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.741    11.909    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X49Y123        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][14]/C
                         clock pessimism              0.114    12.023    
                         clock uncertainty           -0.130    11.893    
    SLICE_X49Y123        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.918    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][14]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  8.538    

Slack (MET) :             8.548ns  (required time - arrival time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.810ns (62.742%)  route 0.481ns (37.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 11.915 - 10.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.584ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.532ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.934     2.142    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    PS8_X0Y0             PS8                                          r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_PLPSTRACECLK_PSPLTRACEDATA[5])
                                                      0.810     2.952 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PSPLTRACEDATA[5]
                         net (fo=1, routed)           0.481     3.433    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_i[5]
    SLICE_X49Y119        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    10.143    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.747    11.915    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X49Y119        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][5]/C
                         clock pessimism              0.171    12.086    
                         clock uncertainty           -0.130    11.956    
    SLICE_X49Y119        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.981    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][5]
  -------------------------------------------------------------------
                         required time                         11.981    
                         arrival time                          -3.433    
  -------------------------------------------------------------------
                         slack                                  8.548    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.814ns (68.060%)  route 0.382ns (31.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.584ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.532ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.934     2.142    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    PS8_X0Y0             PS8                                          r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_PLPSTRACECLK_PSPLTRACEDATA[11])
                                                      0.814     2.956 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PSPLTRACEDATA[11]
                         net (fo=1, routed)           0.382     3.338    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_i[11]
    SLICE_X49Y123        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    10.143    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.742    11.910    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X49Y123        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][11]/C
                         clock pessimism              0.114    12.024    
                         clock uncertainty           -0.130    11.894    
    SLICE_X49Y123        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.919    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][11]
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                          -3.338    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.648ns  (required time - arrival time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.717ns (59.900%)  route 0.480ns (40.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 11.921 - 10.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.584ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.532ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.934     2.142    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    PS8_X0Y0             PS8                                          r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_PLPSTRACECLK_PSPLTRACEDATA[1])
                                                      0.717     2.859 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PSPLTRACEDATA[1]
                         net (fo=1, routed)           0.480     3.339    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_i[1]
    SLICE_X49Y118        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    10.143    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.753    11.921    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X49Y118        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][1]/C
                         clock pessimism              0.171    12.092    
                         clock uncertainty           -0.130    11.962    
    SLICE_X49Y118        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.987    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][1]
  -------------------------------------------------------------------
                         required time                         11.987    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  8.648    

Slack (MET) :             8.651ns  (required time - arrival time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.814ns (68.576%)  route 0.373ns (31.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 11.914 - 10.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.584ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.532ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.934     2.142    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    PS8_X0Y0             PS8                                          r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_PLPSTRACECLK_PSPLTRACEDATA[10])
                                                      0.814     2.956 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PSPLTRACEDATA[10]
                         net (fo=1, routed)           0.373     3.329    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_i[10]
    SLICE_X50Y118        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    10.143    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.746    11.914    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X50Y118        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][10]/C
                         clock pessimism              0.171    12.085    
                         clock uncertainty           -0.130    11.955    
    SLICE_X50Y118        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.980    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][10]
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                  8.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.069ns (routing 0.313ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.348ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.069     1.208    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X50Y132        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y132        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.246 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][10]/Q
                         net (fo=1, routed)           0.061     1.307    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[4][10]
    SLICE_X50Y132        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.205     1.377    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X50Y132        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][10]/C
                         clock pessimism             -0.163     1.214    
    SLICE_X50Y132        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.261    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.068ns (routing 0.313ns, distribution 0.755ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.348ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.068     1.207    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X50Y135        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.245 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][12]/Q
                         net (fo=1, routed)           0.061     1.306    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[4][12]
    SLICE_X50Y135        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.204     1.376    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X50Y135        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][12]/C
                         clock pessimism             -0.163     1.213    
    SLICE_X50Y135        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.260    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.375ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.067ns (routing 0.313ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.348ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.067     1.206    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X49Y137        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.244 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][15]/Q
                         net (fo=1, routed)           0.061     1.305    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[4][15]
    SLICE_X49Y137        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.203     1.375    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X49Y137        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][15]/C
                         clock pessimism             -0.163     1.212    
    SLICE_X49Y137        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.259    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.083ns (routing 0.313ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.348ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.083     1.222    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X49Y118        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.260 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][1]/Q
                         net (fo=1, routed)           0.061     1.321    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[4][1]
    SLICE_X49Y118        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.223     1.395    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X49Y118        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][1]/C
                         clock pessimism             -0.167     1.228    
    SLICE_X49Y118        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.275    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.071ns (routing 0.313ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.348ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.071     1.210    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X50Y125        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y125        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.248 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][9]/Q
                         net (fo=1, routed)           0.061     1.309    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[4][9]
    SLICE_X50Y125        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.206     1.378    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X50Y125        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][9]/C
                         clock pessimism             -0.162     1.216    
    SLICE_X50Y125        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.263    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.036%)  route 0.071ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.080ns (routing 0.313ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.348ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.080     1.219    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X48Y117        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.259 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[5][3]/Q
                         net (fo=1, routed)           0.071     1.330    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[5][3]
    SLICE_X48Y117        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.218     1.390    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X48Y117        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][3]/C
                         clock pessimism             -0.165     1.225    
    SLICE_X48Y117        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.271    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.036%)  route 0.071ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.080ns (routing 0.313ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.348ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.080     1.219    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X48Y118        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.259 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[5][4]/Q
                         net (fo=1, routed)           0.071     1.330    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[5][4]
    SLICE_X48Y118        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.218     1.390    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X48Y118        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][4]/C
                         clock pessimism             -0.165     1.225    
    SLICE_X48Y118        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.271    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.040ns (35.714%)  route 0.072ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.076ns (routing 0.313ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.348ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.076     1.215    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X48Y119        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.255 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[5][7]/Q
                         net (fo=1, routed)           0.072     1.327    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[5][7]
    SLICE_X48Y119        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.214     1.386    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X48Y119        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][7]/C
                         clock pessimism             -0.165     1.221    
    SLICE_X48Y119        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.267    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.080ns (routing 0.313ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.348ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.080     1.219    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X48Y118        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.258 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[4][4]/Q
                         net (fo=1, routed)           0.079     1.337    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[4][4]
    SLICE_X48Y118        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.218     1.390    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X48Y118        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][4]/C
                         clock pessimism             -0.165     1.225    
    SLICE_X48Y118        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.272    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[6][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.071ns (routing 0.313ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.348ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.071     1.210    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X49Y123        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.249 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][13]/Q
                         net (fo=1, routed)           0.079     1.328    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[7][13]
    SLICE_X49Y123        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[6][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=138, routed)         1.207     1.379    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X49Y123        FDRE                                         r  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[6][13]/C
                         clock pessimism             -0.163     1.216    
    SLICE_X49Y123        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.262    zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[6][13]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/PLPSTRACECLK  n/a            8.000         10.000      2.000      PS8_X0Y0       zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X99Y316  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_clk_out_reg/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[0]/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[1]/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[2]/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[3]/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[4]/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[5]/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[6]/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[7]/C
Low Pulse Width   Slow    PS8/PLPSTRACECLK  n/a            4.000         5.000       1.000      PS8_X0Y0       zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
Low Pulse Width   Fast    PS8/PLPSTRACECLK  n/a            4.000         5.000       1.000      PS8_X0Y0       zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
Low Pulse Width   Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X99Y316  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_clk_out_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X99Y316  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_clk_out_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[2]/C
High Pulse Width  Slow    PS8/PLPSTRACECLK  n/a            4.000         5.000       1.000      PS8_X0Y0       zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
High Pulse Width  Fast    PS8/PLPSTRACECLK  n/a            4.000         5.000       1.000      PS8_X0Y0       zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
High Pulse Width  Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X99Y316  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_clk_out_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X99Y316  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_clk_out_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X48Y118  zcu106_int_meas_plat_i/zynq_ultra_ps_e_0/U0/trace_ctl_pipe_reg[2]/C



