<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: AxiDualPortRam.rtl Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classAxiDualPortRam_1_1rtl.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Subtypes">Subtypes</a> &#124;
<a href="#Types">Types</a>  </div>
  <div class="headertitle"><div class="title">AxiDualPortRam.rtl Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="classAxiDualPortRam_1_1rtl.html">AxiDualPortRam::rtl</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a8f04482467ef4bbc24ea2ce426429260" id="r_a8f04482467ef4bbc24ea2ce426429260"><td class="memItemLeft" align="right" valign="top"><a id="a8f04482467ef4bbc24ea2ce426429260" name="a8f04482467ef4bbc24ea2ce426429260"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a8f04482467ef4bbc24ea2ce426429260">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiDout</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiReadMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiWriteMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5faf618545ab42cd76725076b6f5220b" id="r_a5faf618545ab42cd76725076b6f5220b"><td class="memItemLeft" align="right" valign="top"><a id="a5faf618545ab42cd76725076b6f5220b" name="a5faf618545ab42cd76725076b6f5220b"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a5faf618545ab42cd76725076b6f5220b">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiClk</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a249a87933428f0b869533d57ec9fe541" id="r_a249a87933428f0b869533d57ec9fe541"><td class="memItemLeft" align="right" valign="top"><a id="a249a87933428f0b869533d57ec9fe541" name="a249a87933428f0b869533d57ec9fe541"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a249a87933428f0b869533d57ec9fe541">REG</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rst</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a8f04482467ef4bbc24ea2ce426429260" id="r_a8f04482467ef4bbc24ea2ce426429260"><td class="memItemLeft" align="right" valign="top"><a id="a8f04482467ef4bbc24ea2ce426429260" name="a8f04482467ef4bbc24ea2ce426429260"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a8f04482467ef4bbc24ea2ce426429260">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiDout</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiReadMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiWriteMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5faf618545ab42cd76725076b6f5220b" id="r_a5faf618545ab42cd76725076b6f5220b"><td class="memItemLeft" align="right" valign="top"><a id="a5faf618545ab42cd76725076b6f5220b" name="a5faf618545ab42cd76725076b6f5220b"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a5faf618545ab42cd76725076b6f5220b">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiClk</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a249a87933428f0b869533d57ec9fe541" id="r_a249a87933428f0b869533d57ec9fe541"><td class="memItemLeft" align="right" valign="top"><a id="a249a87933428f0b869533d57ec9fe541" name="a249a87933428f0b869533d57ec9fe541"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a249a87933428f0b869533d57ec9fe541">REG</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rst</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Constants" name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a598790efa4c9f8569098ebf855db787d" id="r_a598790efa4c9f8569098ebf855db787d"><td class="memItemLeft" align="right" valign="top"><a id="a598790efa4c9f8569098ebf855db787d" name="a598790efa4c9f8569098ebf855db787d"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a598790efa4c9f8569098ebf855db787d">AXI_DEC_BITS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH_G</span><span class="vhdlchar">&lt;</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0c0976e3088591826d789232f853d134" id="r_a0c0976e3088591826d789232f853d134"><td class="memItemLeft" align="right" valign="top"><a id="a0c0976e3088591826d789232f853d134" name="a0c0976e3088591826d789232f853d134"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a0c0976e3088591826d789232f853d134">AXI_DEC_ADDR_HIGH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_DEC_BITS_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac0d74861ae89b2adf4ccd36bace84c2a" id="r_ac0d74861ae89b2adf4ccd36bace84c2a"><td class="memItemLeft" align="right" valign="top"><a id="ac0d74861ae89b2adf4ccd36bace84c2a" name="ac0d74861ae89b2adf4ccd36bace84c2a"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#ac0d74861ae89b2adf4ccd36bace84c2a">AXI_DEC_ADDR_LOW_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9574a20452ac40754bcf73029c02c6f3" id="r_a9574a20452ac40754bcf73029c02c6f3"><td class="memItemLeft" align="right" valign="top"><a id="a9574a20452ac40754bcf73029c02c6f3" name="a9574a20452ac40754bcf73029c02c6f3"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a9574a20452ac40754bcf73029c02c6f3">AXI_RAM_ADDR_HIGH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH_G</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_DEC_ADDR_RANGE_C</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">high</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0618a4eaf50a2ad2b58d5ec5e7395981" id="r_a0618a4eaf50a2ad2b58d5ec5e7395981"><td class="memItemLeft" align="right" valign="top"><a id="a0618a4eaf50a2ad2b58d5ec5e7395981" name="a0618a4eaf50a2ad2b58d5ec5e7395981"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a0618a4eaf50a2ad2b58d5ec5e7395981">AXI_RAM_ADDR_LOW_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_DEC_ADDR_RANGE_C</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">high</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad96f9c8e76e95cda47a058b64fe8f9cc" id="r_ad96f9c8e76e95cda47a058b64fe8f9cc"><td class="memItemLeft" align="right" valign="top"><a id="ad96f9c8e76e95cda47a058b64fe8f9cc" name="ad96f9c8e76e95cda47a058b64fe8f9cc"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#ad96f9c8e76e95cda47a058b64fe8f9cc">ADDR_AXI_WORDS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wordCount</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aacaa945d0f0b7926d8c605aaffb7787f" id="r_aacaa945d0f0b7926d8c605aaffb7787f"><td class="memItemLeft" align="right" valign="top"><a id="aacaa945d0f0b7926d8c605aaffb7787f" name="aacaa945d0f0b7926d8c605aaffb7787f"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#aacaa945d0f0b7926d8c605aaffb7787f">ADDR_AXI_BYTES_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wordCount</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1c9cd0ed43da7f45898c24c97943598e" id="r_a1c9cd0ed43da7f45898c24c97943598e"><td class="memItemLeft" align="right" valign="top"><a id="a1c9cd0ed43da7f45898c24c97943598e" name="a1c9cd0ed43da7f45898c24c97943598e"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a1c9cd0ed43da7f45898c24c97943598e">RAM_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_AXI_WORDS_C</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9d051c3d36d41d32fd2db6adf0416d6b" id="r_a9d051c3d36d41d32fd2db6adf0416d6b"><td class="memItemLeft" align="right" valign="top"><a id="a9d051c3d36d41d32fd2db6adf0416d6b" name="a9d051c3d36d41d32fd2db6adf0416d6b"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a9d051c3d36d41d32fd2db6adf0416d6b">STRB_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">minimum</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_AXI_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acc5d158994be6567765b4db1f360a6c1" id="r_acc5d158994be6567765b4db1f360a6c1"><td class="memItemLeft" align="right" valign="top"><a id="acc5d158994be6567765b4db1f360a6c1" name="acc5d158994be6567765b4db1f360a6c1"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#acc5d158994be6567765b4db1f360a6c1">REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiWriteSlave</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_WRITE_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiReadSlave</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_READ_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiWrStrobe</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rdLatecy</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">state</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Types" name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:acdc1c22bc87e5358173a7e48648be112" id="r_acdc1c22bc87e5358173a7e48648be112"><td class="memItemLeft" align="right" valign="top"><a id="acdc1c22bc87e5358173a7e48648be112" name="acdc1c22bc87e5358173a7e48648be112"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#acdc1c22bc87e5358173a7e48648be112">StateType</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">RD_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Subtypes" name="Subtypes"></a>
Subtypes</h2></td></tr>
 <tr class="memitem:a476e13ca57f025e92b3dbe497e192f22" id="r_a476e13ca57f025e92b3dbe497e192f22"><td class="memItemLeft" align="right" valign="top"><a id="a476e13ca57f025e92b3dbe497e192f22" name="a476e13ca57f025e92b3dbe497e192f22"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a476e13ca57f025e92b3dbe497e192f22">AXI_DEC_ADDR_RANGE_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_DEC_ADDR_HIGH_C</span><span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_DEC_ADDR_LOW_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad36895698ea16ff9cae163c67bc0a778" id="r_ad36895698ea16ff9cae163c67bc0a778"><td class="memItemLeft" align="right" valign="top"><a id="ad36895698ea16ff9cae163c67bc0a778" name="ad36895698ea16ff9cae163c67bc0a778"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#ad36895698ea16ff9cae163c67bc0a778">AXI_RAM_ADDR_RANGE_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_RAM_ADDR_HIGH_C</span><span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_RAM_ADDR_LOW_C</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a002ccf41e57c40fb0b07dcc8b2ce85a9" id="r_a002ccf41e57c40fb0b07dcc8b2ce85a9"><td class="memItemLeft" align="right" valign="top"><a id="a002ccf41e57c40fb0b07dcc8b2ce85a9" name="a002ccf41e57c40fb0b07dcc8b2ce85a9"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a002ccf41e57c40fb0b07dcc8b2ce85a9">r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ade4de2a008a5f96235206eb18081481c" id="r_ade4de2a008a5f96235206eb18081481c"><td class="memItemLeft" align="right" valign="top"><a id="ade4de2a008a5f96235206eb18081481c" name="ade4de2a008a5f96235206eb18081481c"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#ade4de2a008a5f96235206eb18081481c">rin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af388d42c463e987da9eaf53a5a928f9d" id="r_af388d42c463e987da9eaf53a5a928f9d"><td class="memItemLeft" align="right" valign="top"><a id="af388d42c463e987da9eaf53a5a928f9d" name="af388d42c463e987da9eaf53a5a928f9d"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#af388d42c463e987da9eaf53a5a928f9d">axiWrDataFanout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa83cdf3972a3e4031876e8a99e75e881" id="r_aa83cdf3972a3e4031876e8a99e75e881"><td class="memItemLeft" align="right" valign="top"><a id="aa83cdf3972a3e4031876e8a99e75e881" name="aa83cdf3972a3e4031876e8a99e75e881"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#aa83cdf3972a3e4031876e8a99e75e881">axiDout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a356ec40c97ff181e6bb92985e255752c" id="r_a356ec40c97ff181e6bb92985e255752c"><td class="memItemLeft" align="right" valign="top"><a id="a356ec40c97ff181e6bb92985e255752c" name="a356ec40c97ff181e6bb92985e255752c"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a356ec40c97ff181e6bb92985e255752c">axiSyncWrEn</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aff4cd06ab97992012a07c513754d017d" id="r_aff4cd06ab97992012a07c513754d017d"><td class="memItemLeft" align="right" valign="top"><a id="aff4cd06ab97992012a07c513754d017d" name="aff4cd06ab97992012a07c513754d017d"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#aff4cd06ab97992012a07c513754d017d">axiSyncIn</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH_G</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH_G</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_AXI_BYTES_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a469d25cf63f48e307b58c181e1110d0c" id="r_a469d25cf63f48e307b58c181e1110d0c"><td class="memItemLeft" align="right" valign="top"><a id="a469d25cf63f48e307b58c181e1110d0c" name="a469d25cf63f48e307b58c181e1110d0c"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a469d25cf63f48e307b58c181e1110d0c">axiSyncOut</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH_G</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH_G</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_AXI_BYTES_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a302eadd4540da3792b88e4e61cc786ec" id="r_a302eadd4540da3792b88e4e61cc786ec"><td class="memItemLeft" align="right" valign="top"><a id="a302eadd4540da3792b88e4e61cc786ec" name="a302eadd4540da3792b88e4e61cc786ec"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a302eadd4540da3792b88e4e61cc786ec">weByteMask</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wordCount</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afdae6e31c2c168e7bf9594198b5a3361" id="r_afdae6e31c2c168e7bf9594198b5a3361"><td class="memItemLeft" align="right" valign="top"><a id="afdae6e31c2c168e7bf9594198b5a3361" name="afdae6e31c2c168e7bf9594198b5a3361"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#afdae6e31c2c168e7bf9594198b5a3361">doutInt</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Records" name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a35f0a6888bd1c2e56754f97c77a534b9" id="r_a35f0a6888bd1c2e56754f97c77a534b9"><td class="memItemLeft" align="right" valign="top"><a id="a35f0a6888bd1c2e56754f97c77a534b9" name="a35f0a6888bd1c2e56754f97c77a534b9"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a><b>&#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:af775eb600febaabef2e5c67257c103b2" id="r_af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2" name="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>TrueDualPortRamXpm</b>  <em><a class="el" href="classTrueDualPortRamXpm.html">&lt;Entity TrueDualPortRamXpm&gt;</a></em></td></tr>
<tr class="memitem:af775eb600febaabef2e5c67257c103b2" id="r_af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2" name="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>TrueDualPortRamAlteraMf</b>  <em><a class="el" href="classTrueDualPortRamAlteraMf.html">&lt;Entity TrueDualPortRamAlteraMf&gt;</a></em></td></tr>
<tr class="memitem:a77e670f3010a3ee7b6ce88c9fc57bd2c" id="r_a77e670f3010a3ee7b6ce88c9fc57bd2c"><td class="memItemLeft" align="right" valign="top"><a id="a77e670f3010a3ee7b6ce88c9fc57bd2c" name="a77e670f3010a3ee7b6ce88c9fc57bd2c"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a77e670f3010a3ee7b6ce88c9fc57bd2c">dualportram_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>DualPortRam</b>  <em><a class="el" href="classDualPortRam.html">&lt;Entity DualPortRam&gt;</a></em></td></tr>
<tr class="memitem:a77e670f3010a3ee7b6ce88c9fc57bd2c" id="r_a77e670f3010a3ee7b6ce88c9fc57bd2c"><td class="memItemLeft" align="right" valign="top"><a id="a77e670f3010a3ee7b6ce88c9fc57bd2c" name="a77e670f3010a3ee7b6ce88c9fc57bd2c"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a77e670f3010a3ee7b6ce88c9fc57bd2c">dualportram_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>DualPortRam</b>  <em><a class="el" href="classDualPortRam.html">&lt;Entity DualPortRam&gt;</a></em></td></tr>
<tr class="memitem:a620ec28a78fafd8f0d535bf281c16f93" id="r_a620ec28a78fafd8f0d535bf281c16f93"><td class="memItemLeft" align="right" valign="top"><a id="a620ec28a78fafd8f0d535bf281c16f93" name="a620ec28a78fafd8f0d535bf281c16f93"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a620ec28a78fafd8f0d535bf281c16f93">u_truedualportram_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>TrueDualPortRam</b>  <em><a class="el" href="classTrueDualPortRam.html">&lt;Entity TrueDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:a037e27052080c2c6b9635d6a1023ccae" id="r_a037e27052080c2c6b9635d6a1023ccae"><td class="memItemLeft" align="right" valign="top"><a id="a037e27052080c2c6b9635d6a1023ccae" name="a037e27052080c2c6b9635d6a1023ccae"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a037e27052080c2c6b9635d6a1023ccae">u_synchronizerfifo_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerFifo</b>  <em><a class="el" href="classSynchronizerFifo.html">&lt;Entity SynchronizerFifo&gt;</a></em></td></tr>
<tr class="memitem:af775eb600febaabef2e5c67257c103b2" id="r_af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2" name="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>TrueDualPortRamXpm</b>  <em><a class="el" href="classTrueDualPortRamXpm.html">&lt;Entity TrueDualPortRamXpm&gt;</a></em></td></tr>
<tr class="memitem:af775eb600febaabef2e5c67257c103b2" id="r_af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2" name="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>TrueDualPortRamAlteraMf</b>  <em><a class="el" href="classTrueDualPortRamAlteraMf.html">&lt;Entity TrueDualPortRamAlteraMf&gt;</a></em></td></tr>
<tr class="memitem:a77e670f3010a3ee7b6ce88c9fc57bd2c" id="r_a77e670f3010a3ee7b6ce88c9fc57bd2c"><td class="memItemLeft" align="right" valign="top"><a id="a77e670f3010a3ee7b6ce88c9fc57bd2c" name="a77e670f3010a3ee7b6ce88c9fc57bd2c"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a77e670f3010a3ee7b6ce88c9fc57bd2c">dualportram_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>DualPortRam</b>  <em><a class="el" href="classDualPortRam.html">&lt;Entity DualPortRam&gt;</a></em></td></tr>
<tr class="memitem:a77e670f3010a3ee7b6ce88c9fc57bd2c" id="r_a77e670f3010a3ee7b6ce88c9fc57bd2c"><td class="memItemLeft" align="right" valign="top"><a id="a77e670f3010a3ee7b6ce88c9fc57bd2c" name="a77e670f3010a3ee7b6ce88c9fc57bd2c"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a77e670f3010a3ee7b6ce88c9fc57bd2c">dualportram_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>DualPortRam</b>  <em><a class="el" href="classDualPortRam.html">&lt;Entity DualPortRam&gt;</a></em></td></tr>
<tr class="memitem:a620ec28a78fafd8f0d535bf281c16f93" id="r_a620ec28a78fafd8f0d535bf281c16f93"><td class="memItemLeft" align="right" valign="top"><a id="a620ec28a78fafd8f0d535bf281c16f93" name="a620ec28a78fafd8f0d535bf281c16f93"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a620ec28a78fafd8f0d535bf281c16f93">u_truedualportram_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>TrueDualPortRam</b>  <em><a class="el" href="classTrueDualPortRam.html">&lt;Entity TrueDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:a037e27052080c2c6b9635d6a1023ccae" id="r_a037e27052080c2c6b9635d6a1023ccae"><td class="memItemLeft" align="right" valign="top"><a id="a037e27052080c2c6b9635d6a1023ccae" name="a037e27052080c2c6b9635d6a1023ccae"></a>
<a class="el" href="classAxiDualPortRam_1_1rtl.html#a037e27052080c2c6b9635d6a1023ccae">u_synchronizerfifo_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerFifo</b>  <em><a class="el" href="classSynchronizerFifo.html">&lt;Entity SynchronizerFifo&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this design unit was generated from the following files:<ul>
<li>axi/axi-lite/rtl/<b>AxiDualPortRam.vhd</b></li>
<li>build/SRC_VHDL/surf/<b>AxiDualPortRam.vhd</b></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAxiDualPortRam.html">AxiDualPortRam</a></li><li class="navelem"><a class="el" href="classAxiDualPortRam_1_1rtl.html">rtl</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
