
767_SPI_ILI9341_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073d4  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000062c  080075d8  080075d8  000085d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c04  08007c04  000091f0  2**0
                  CONTENTS
  4 .ARM          00000008  08007c04  08007c04  00008c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c0c  08007c0c  000091f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c0c  08007c0c  00008c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007c10  08007c10  00008c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08007c14  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  200001f0  08007e04  000091f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004ac  08007e04  000094ac  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000091f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013fb3  00000000  00000000  0000921e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003113  00000000  00000000  0001d1d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001200  00000000  00000000  000202e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000de7  00000000  00000000  000214e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a7e6  00000000  00000000  000222cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017e08  00000000  00000000  0004cab5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00100d86  00000000  00000000  000648bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00165643  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057c4  00000000  00000000  00165688  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0016ae4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f0 	.word	0x200001f0
 800021c:	00000000 	.word	0x00000000
 8000220:	080075bc 	.word	0x080075bc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f4 	.word	0x200001f4
 800023c:	080075bc 	.word	0x080075bc

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b08e      	sub	sp, #56	@ 0x38
 8000620:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000622:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000626:	2200      	movs	r2, #0
 8000628:	601a      	str	r2, [r3, #0]
 800062a:	605a      	str	r2, [r3, #4]
 800062c:	609a      	str	r2, [r3, #8]
 800062e:	60da      	str	r2, [r3, #12]
 8000630:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000632:	4bb1      	ldr	r3, [pc, #708]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000636:	4ab0      	ldr	r2, [pc, #704]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000638:	f043 0310 	orr.w	r3, r3, #16
 800063c:	6313      	str	r3, [r2, #48]	@ 0x30
 800063e:	4bae      	ldr	r3, [pc, #696]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000642:	f003 0310 	and.w	r3, r3, #16
 8000646:	623b      	str	r3, [r7, #32]
 8000648:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800064a:	4bab      	ldr	r3, [pc, #684]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064e:	4aaa      	ldr	r2, [pc, #680]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000650:	f043 0304 	orr.w	r3, r3, #4
 8000654:	6313      	str	r3, [r2, #48]	@ 0x30
 8000656:	4ba8      	ldr	r3, [pc, #672]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065a:	f003 0304 	and.w	r3, r3, #4
 800065e:	61fb      	str	r3, [r7, #28]
 8000660:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000662:	4ba5      	ldr	r3, [pc, #660]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000666:	4aa4      	ldr	r2, [pc, #656]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000668:	f043 0320 	orr.w	r3, r3, #32
 800066c:	6313      	str	r3, [r2, #48]	@ 0x30
 800066e:	4ba2      	ldr	r3, [pc, #648]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000672:	f003 0320 	and.w	r3, r3, #32
 8000676:	61bb      	str	r3, [r7, #24]
 8000678:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800067a:	4b9f      	ldr	r3, [pc, #636]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067e:	4a9e      	ldr	r2, [pc, #632]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000680:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000684:	6313      	str	r3, [r2, #48]	@ 0x30
 8000686:	4b9c      	ldr	r3, [pc, #624]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800068e:	617b      	str	r3, [r7, #20]
 8000690:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000692:	4b99      	ldr	r3, [pc, #612]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	4a98      	ldr	r2, [pc, #608]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	6313      	str	r3, [r2, #48]	@ 0x30
 800069e:	4b96      	ldr	r3, [pc, #600]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	613b      	str	r3, [r7, #16]
 80006a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006aa:	4b93      	ldr	r3, [pc, #588]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ae:	4a92      	ldr	r2, [pc, #584]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006b0:	f043 0302 	orr.w	r3, r3, #2
 80006b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006b6:	4b90      	ldr	r3, [pc, #576]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ba:	f003 0302 	and.w	r3, r3, #2
 80006be:	60fb      	str	r3, [r7, #12]
 80006c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006c2:	4b8d      	ldr	r3, [pc, #564]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	4a8c      	ldr	r2, [pc, #560]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006c8:	f043 0308 	orr.w	r3, r3, #8
 80006cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ce:	4b8a      	ldr	r3, [pc, #552]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	f003 0308 	and.w	r3, r3, #8
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006da:	4b87      	ldr	r3, [pc, #540]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	4a86      	ldr	r2, [pc, #536]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e6:	4b84      	ldr	r3, [pc, #528]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_CLK_Pin|T_MOSI_Pin|T_CS_Pin, GPIO_PIN_RESET);
 80006f2:	2200      	movs	r2, #0
 80006f4:	2168      	movs	r1, #104	@ 0x68
 80006f6:	4881      	ldr	r0, [pc, #516]	@ (80008fc <MX_GPIO_Init+0x2e0>)
 80006f8:	f001 fe46 	bl	8002388 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006fc:	2200      	movs	r2, #0
 80006fe:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000702:	487f      	ldr	r0, [pc, #508]	@ (8000900 <MX_GPIO_Init+0x2e4>)
 8000704:	f001 fe40 	bl	8002388 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	2140      	movs	r1, #64	@ 0x40
 800070c:	487d      	ldr	r0, [pc, #500]	@ (8000904 <MX_GPIO_Init+0x2e8>)
 800070e:	f001 fe3b 	bl	8002388 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 8000712:	2200      	movs	r2, #0
 8000714:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000718:	487b      	ldr	r0, [pc, #492]	@ (8000908 <MX_GPIO_Init+0x2ec>)
 800071a:	f001 fe35 	bl	8002388 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : T_IRQ_Pin T_MISO_Pin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|T_MISO_Pin;
 800071e:	2314      	movs	r3, #20
 8000720:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000722:	2300      	movs	r3, #0
 8000724:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000726:	2300      	movs	r3, #0
 8000728:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800072a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800072e:	4619      	mov	r1, r3
 8000730:	4872      	ldr	r0, [pc, #456]	@ (80008fc <MX_GPIO_Init+0x2e0>)
 8000732:	f001 fc7d 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : T_CLK_Pin T_MOSI_Pin T_CS_Pin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin|T_CS_Pin;
 8000736:	2368      	movs	r3, #104	@ 0x68
 8000738:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073a:	2301      	movs	r3, #1
 800073c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073e:	2300      	movs	r3, #0
 8000740:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000742:	2303      	movs	r3, #3
 8000744:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000746:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800074a:	4619      	mov	r1, r3
 800074c:	486b      	ldr	r0, [pc, #428]	@ (80008fc <MX_GPIO_Init+0x2e0>)
 800074e:	f001 fc6f 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : User_Blue_Button_Pin */
  GPIO_InitStruct.Pin = User_Blue_Button_Pin;
 8000752:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000756:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000758:	2300      	movs	r3, #0
 800075a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075c:	2300      	movs	r3, #0
 800075e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(User_Blue_Button_GPIO_Port, &GPIO_InitStruct);
 8000760:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000764:	4619      	mov	r1, r3
 8000766:	4868      	ldr	r0, [pc, #416]	@ (8000908 <MX_GPIO_Init+0x2ec>)
 8000768:	f001 fc62 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF5 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 800076c:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8000770:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000772:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000776:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000778:	2300      	movs	r3, #0
 800077a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800077c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000780:	4619      	mov	r1, r3
 8000782:	4862      	ldr	r0, [pc, #392]	@ (800090c <MX_GPIO_Init+0x2f0>)
 8000784:	f001 fc54 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000788:	2301      	movs	r3, #1
 800078a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800078c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000790:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000792:	2300      	movs	r3, #0
 8000794:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000796:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800079a:	4619      	mov	r1, r3
 800079c:	485a      	ldr	r0, [pc, #360]	@ (8000908 <MX_GPIO_Init+0x2ec>)
 800079e:	f001 fc47 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80007a2:	2332      	movs	r3, #50	@ 0x32
 80007a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a6:	2302      	movs	r3, #2
 80007a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007aa:	2300      	movs	r3, #0
 80007ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007ae:	2303      	movs	r3, #3
 80007b0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007b2:	230b      	movs	r3, #11
 80007b4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007ba:	4619      	mov	r1, r3
 80007bc:	4852      	ldr	r0, [pc, #328]	@ (8000908 <MX_GPIO_Init+0x2ec>)
 80007be:	f001 fc37 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80007c2:	2386      	movs	r3, #134	@ 0x86
 80007c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c6:	2302      	movs	r3, #2
 80007c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	2300      	movs	r3, #0
 80007cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007ce:	2303      	movs	r3, #3
 80007d0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007d2:	230b      	movs	r3, #11
 80007d4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007da:	4619      	mov	r1, r3
 80007dc:	484c      	ldr	r0, [pc, #304]	@ (8000910 <MX_GPIO_Init+0x2f4>)
 80007de:	f001 fc27 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80007e2:	2308      	movs	r3, #8
 80007e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007e6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80007ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ec:	2300      	movs	r3, #0
 80007ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007f4:	4619      	mov	r1, r3
 80007f6:	4846      	ldr	r0, [pc, #280]	@ (8000910 <MX_GPIO_Init+0x2f4>)
 80007f8:	f001 fc1a 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80007fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000800:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000802:	2302      	movs	r3, #2
 8000804:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000806:	2300      	movs	r3, #0
 8000808:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800080a:	2303      	movs	r3, #3
 800080c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800080e:	230b      	movs	r3, #11
 8000810:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000812:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000816:	4619      	mov	r1, r3
 8000818:	4839      	ldr	r0, [pc, #228]	@ (8000900 <MX_GPIO_Init+0x2e4>)
 800081a:	f001 fc09 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800081e:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000822:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000824:	2301      	movs	r3, #1
 8000826:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082c:	2300      	movs	r3, #0
 800082e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000830:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000834:	4619      	mov	r1, r3
 8000836:	4832      	ldr	r0, [pc, #200]	@ (8000900 <MX_GPIO_Init+0x2e4>)
 8000838:	f001 fbfa 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800083c:	2340      	movs	r3, #64	@ 0x40
 800083e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000840:	2301      	movs	r3, #1
 8000842:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000844:	2300      	movs	r3, #0
 8000846:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000848:	2300      	movs	r3, #0
 800084a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800084c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000850:	4619      	mov	r1, r3
 8000852:	482c      	ldr	r0, [pc, #176]	@ (8000904 <MX_GPIO_Init+0x2e8>)
 8000854:	f001 fbec 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000858:	2380      	movs	r3, #128	@ 0x80
 800085a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800085c:	2300      	movs	r3, #0
 800085e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000860:	2300      	movs	r3, #0
 8000862:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000864:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000868:	4619      	mov	r1, r3
 800086a:	4826      	ldr	r0, [pc, #152]	@ (8000904 <MX_GPIO_Init+0x2e8>)
 800086c:	f001 fbe0 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin DC_Pin RST_Pin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 8000870:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000874:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000876:	2301      	movs	r3, #1
 8000878:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	2300      	movs	r3, #0
 800087c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800087e:	2303      	movs	r3, #3
 8000880:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000882:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000886:	4619      	mov	r1, r3
 8000888:	481f      	ldr	r0, [pc, #124]	@ (8000908 <MX_GPIO_Init+0x2ec>)
 800088a:	f001 fbd1 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800088e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000892:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000894:	2302      	movs	r3, #2
 8000896:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	2300      	movs	r3, #0
 800089a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800089c:	2303      	movs	r3, #3
 800089e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008a0:	230b      	movs	r3, #11
 80008a2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008a8:	4619      	mov	r1, r3
 80008aa:	4816      	ldr	r0, [pc, #88]	@ (8000904 <MX_GPIO_Init+0x2e8>)
 80008ac:	f001 fbc0 	bl	8002030 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 80008b0:	2200      	movs	r2, #0
 80008b2:	2101      	movs	r1, #1
 80008b4:	2006      	movs	r0, #6
 80008b6:	f001 fb84 	bl	8001fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80008ba:	2006      	movs	r0, #6
 80008bc:	f001 fb9d 	bl	8001ffa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 80008c0:	2200      	movs	r2, #0
 80008c2:	2102      	movs	r1, #2
 80008c4:	2009      	movs	r0, #9
 80008c6:	f001 fb7c 	bl	8001fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80008ca:	2009      	movs	r0, #9
 80008cc:	f001 fb95 	bl	8001ffa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 80008d0:	2200      	movs	r2, #0
 80008d2:	2103      	movs	r1, #3
 80008d4:	2017      	movs	r0, #23
 80008d6:	f001 fb74 	bl	8001fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80008da:	2017      	movs	r0, #23
 80008dc:	f001 fb8d 	bl	8001ffa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 80008e0:	2200      	movs	r2, #0
 80008e2:	2104      	movs	r1, #4
 80008e4:	2028      	movs	r0, #40	@ 0x28
 80008e6:	f001 fb6c 	bl	8001fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008ea:	2028      	movs	r0, #40	@ 0x28
 80008ec:	f001 fb85 	bl	8001ffa <HAL_NVIC_EnableIRQ>

}
 80008f0:	bf00      	nop
 80008f2:	3738      	adds	r7, #56	@ 0x38
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	40023800 	.word	0x40023800
 80008fc:	40021000 	.word	0x40021000
 8000900:	40020400 	.word	0x40020400
 8000904:	40021800 	.word	0x40021800
 8000908:	40020800 	.word	0x40020800
 800090c:	40021400 	.word	0x40021400
 8000910:	40020000 	.word	0x40020000

08000914 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000918:	f3bf 8f4f 	dsb	sy
}
 800091c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800091e:	f3bf 8f6f 	isb	sy
}
 8000922:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000924:	4b0d      	ldr	r3, [pc, #52]	@ (800095c <SCB_EnableICache+0x48>)
 8000926:	2200      	movs	r2, #0
 8000928:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800092c:	f3bf 8f4f 	dsb	sy
}
 8000930:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000932:	f3bf 8f6f 	isb	sy
}
 8000936:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000938:	4b08      	ldr	r3, [pc, #32]	@ (800095c <SCB_EnableICache+0x48>)
 800093a:	695b      	ldr	r3, [r3, #20]
 800093c:	4a07      	ldr	r2, [pc, #28]	@ (800095c <SCB_EnableICache+0x48>)
 800093e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000942:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000944:	f3bf 8f4f 	dsb	sy
}
 8000948:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800094a:	f3bf 8f6f 	isb	sy
}
 800094e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000950:	bf00      	nop
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	e000ed00 	.word	0xe000ed00

08000960 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000960:	b480      	push	{r7}
 8000962:	b085      	sub	sp, #20
 8000964:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000966:	4b1f      	ldr	r3, [pc, #124]	@ (80009e4 <SCB_EnableDCache+0x84>)
 8000968:	2200      	movs	r2, #0
 800096a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800096e:	f3bf 8f4f 	dsb	sy
}
 8000972:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000974:	4b1b      	ldr	r3, [pc, #108]	@ (80009e4 <SCB_EnableDCache+0x84>)
 8000976:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800097a:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	0b5b      	lsrs	r3, r3, #13
 8000980:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000984:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	08db      	lsrs	r3, r3, #3
 800098a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800098e:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	015a      	lsls	r2, r3, #5
 8000994:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000998:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800099a:	68ba      	ldr	r2, [r7, #8]
 800099c:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800099e:	4911      	ldr	r1, [pc, #68]	@ (80009e4 <SCB_EnableDCache+0x84>)
 80009a0:	4313      	orrs	r3, r2
 80009a2:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80009a6:	68bb      	ldr	r3, [r7, #8]
 80009a8:	1e5a      	subs	r2, r3, #1
 80009aa:	60ba      	str	r2, [r7, #8]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d1ef      	bne.n	8000990 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	1e5a      	subs	r2, r3, #1
 80009b4:	60fa      	str	r2, [r7, #12]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d1e5      	bne.n	8000986 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80009ba:	f3bf 8f4f 	dsb	sy
}
 80009be:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80009c0:	4b08      	ldr	r3, [pc, #32]	@ (80009e4 <SCB_EnableDCache+0x84>)
 80009c2:	695b      	ldr	r3, [r3, #20]
 80009c4:	4a07      	ldr	r2, [pc, #28]	@ (80009e4 <SCB_EnableDCache+0x84>)
 80009c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80009ca:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80009cc:	f3bf 8f4f 	dsb	sy
}
 80009d0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009d2:	f3bf 8f6f 	isb	sy
}
 80009d6:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80009d8:	bf00      	nop
 80009da:	3714      	adds	r7, #20
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr
 80009e4:	e000ed00 	.word	0xe000ed00

080009e8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 80009ec:	f7ff ff92 	bl	8000914 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 80009f0:	f7ff ffb6 	bl	8000960 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009f4:	f001 f980 	bl	8001cf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009f8:	f000 f81e 	bl	8000a38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009fc:	f7ff fe0e 	bl	800061c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000a00:	f000 fbc0 	bl	8001184 <MX_USART3_UART_Init>
  MX_SPI5_Init();
 8000a04:	f000 f922 	bl	8000c4c <MX_SPI5_Init>
  MX_TIM1_Init();
 8000a08:	f000 fb48 	bl	800109c <MX_TIM1_Init>
  MX_RNG_Init();
 8000a0c:	f000 f8d6 	bl	8000bbc <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init(); // initial driver setup to drive ili9341
 8000a10:	f000 fe6a 	bl	80016e8 <ILI9341_Init>
  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8000a14:	2001      	movs	r0, #1
 8000a16:	f000 fe09 	bl	800162c <ILI9341_Set_Rotation>
  Display_Screen();
 8000a1a:	f000 f87d 	bl	8000b18 <Display_Screen>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
    if (shouldClearScreen)
 8000a1e:	4b05      	ldr	r3, [pc, #20]	@ (8000a34 <main+0x4c>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d0fb      	beq.n	8000a1e <main+0x36>
    {
      shouldClearScreen = false;
 8000a26:	4b03      	ldr	r3, [pc, #12]	@ (8000a34 <main+0x4c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	701a      	strb	r2, [r3, #0]
      Display_Screen();
 8000a2c:	f000 f874 	bl	8000b18 <Display_Screen>
    if (shouldClearScreen)
 8000a30:	e7f5      	b.n	8000a1e <main+0x36>
 8000a32:	bf00      	nop
 8000a34:	2000020d 	.word	0x2000020d

08000a38 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b094      	sub	sp, #80	@ 0x50
 8000a3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a3e:	f107 031c 	add.w	r3, r7, #28
 8000a42:	2234      	movs	r2, #52	@ 0x34
 8000a44:	2100      	movs	r1, #0
 8000a46:	4618      	mov	r0, r3
 8000a48:	f004 ff05 	bl	8005856 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a4c:	f107 0308 	add.w	r3, r7, #8
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
 8000a56:	609a      	str	r2, [r3, #8]
 8000a58:	60da      	str	r2, [r3, #12]
 8000a5a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
   */
  HAL_PWR_EnableBkUpAccess();
 8000a5c:	f001 fcd2 	bl	8002404 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a60:	4b2b      	ldr	r3, [pc, #172]	@ (8000b10 <SystemClock_Config+0xd8>)
 8000a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a64:	4a2a      	ldr	r2, [pc, #168]	@ (8000b10 <SystemClock_Config+0xd8>)
 8000a66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a6c:	4b28      	ldr	r3, [pc, #160]	@ (8000b10 <SystemClock_Config+0xd8>)
 8000a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a74:	607b      	str	r3, [r7, #4]
 8000a76:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a78:	4b26      	ldr	r3, [pc, #152]	@ (8000b14 <SystemClock_Config+0xdc>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a25      	ldr	r2, [pc, #148]	@ (8000b14 <SystemClock_Config+0xdc>)
 8000a7e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000a82:	6013      	str	r3, [r2, #0]
 8000a84:	4b23      	ldr	r3, [pc, #140]	@ (8000b14 <SystemClock_Config+0xdc>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a8c:	603b      	str	r3, [r7, #0]
 8000a8e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a90:	2301      	movs	r3, #1
 8000a92:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a94:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000a98:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a9e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000aa2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000aa4:	2304      	movs	r3, #4
 8000aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000aa8:	23d8      	movs	r3, #216	@ 0xd8
 8000aaa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000aac:	2302      	movs	r3, #2
 8000aae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000ab0:	2309      	movs	r3, #9
 8000ab2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab8:	f107 031c 	add.w	r3, r7, #28
 8000abc:	4618      	mov	r0, r3
 8000abe:	f001 fd01 	bl	80024c4 <HAL_RCC_OscConfig>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ac8:	f000 f874 	bl	8000bb4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
   */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000acc:	f001 fcaa 	bl	8002424 <HAL_PWREx_EnableOverDrive>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000ad6:	f000 f86d 	bl	8000bb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000ada:	230f      	movs	r3, #15
 8000adc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ae6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000aea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000aec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000af0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000af2:	f107 0308 	add.w	r3, r7, #8
 8000af6:	2107      	movs	r1, #7
 8000af8:	4618      	mov	r0, r3
 8000afa:	f001 ff91 	bl	8002a20 <HAL_RCC_ClockConfig>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000b04:	f000 f856 	bl	8000bb4 <Error_Handler>
  }
}
 8000b08:	bf00      	nop
 8000b0a:	3750      	adds	r7, #80	@ 0x50
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	40023800 	.word	0x40023800
 8000b14:	40007000 	.word	0x40007000

08000b18 <Display_Screen>:

/* USER CODE BEGIN 4 */
void Display_Screen(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af02      	add	r7, sp, #8
      ILI9341_Fill_Screen(GREEN);
 8000b1e:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8000b22:	f000 ff8d 	bl	8001a40 <ILI9341_Fill_Screen>
      if (currentState < STATE_COUNT)
 8000b26:	4b1e      	ldr	r3, [pc, #120]	@ (8000ba0 <Display_Screen+0x88>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b05      	cmp	r3, #5
 8000b2c:	d835      	bhi.n	8000b9a <Display_Screen+0x82>
      {
        ILI9341_Draw_Text("Current State: ", 5, 10, WHITE, 2, 2);
 8000b2e:	2302      	movs	r3, #2
 8000b30:	9301      	str	r3, [sp, #4]
 8000b32:	2302      	movs	r3, #2
 8000b34:	9300      	str	r3, [sp, #0]
 8000b36:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b3a:	220a      	movs	r2, #10
 8000b3c:	2105      	movs	r1, #5
 8000b3e:	4819      	ldr	r0, [pc, #100]	@ (8000ba4 <Display_Screen+0x8c>)
 8000b40:	f000 fc74 	bl	800142c <ILI9341_Draw_Text>
        ILI9341_Draw_Text(stateNames[currentState],5, 50, WHITE, 2, 2);
 8000b44:	4b16      	ldr	r3, [pc, #88]	@ (8000ba0 <Display_Screen+0x88>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	461a      	mov	r2, r3
 8000b4a:	4b17      	ldr	r3, [pc, #92]	@ (8000ba8 <Display_Screen+0x90>)
 8000b4c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000b50:	2302      	movs	r3, #2
 8000b52:	9301      	str	r3, [sp, #4]
 8000b54:	2302      	movs	r3, #2
 8000b56:	9300      	str	r3, [sp, #0]
 8000b58:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b5c:	2232      	movs	r2, #50	@ 0x32
 8000b5e:	2105      	movs	r1, #5
 8000b60:	f000 fc64 	bl	800142c <ILI9341_Draw_Text>
        ILI9341_Draw_Text("Next State: ", 5, 100, WHITE, 2, 2);
 8000b64:	2302      	movs	r3, #2
 8000b66:	9301      	str	r3, [sp, #4]
 8000b68:	2302      	movs	r3, #2
 8000b6a:	9300      	str	r3, [sp, #0]
 8000b6c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b70:	2264      	movs	r2, #100	@ 0x64
 8000b72:	2105      	movs	r1, #5
 8000b74:	480d      	ldr	r0, [pc, #52]	@ (8000bac <Display_Screen+0x94>)
 8000b76:	f000 fc59 	bl	800142c <ILI9341_Draw_Text>
        ILI9341_Draw_Text(stateNames[selectNextState], 5, 200, WHITE, 2, 2);
 8000b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb0 <Display_Screen+0x98>)
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	461a      	mov	r2, r3
 8000b80:	4b09      	ldr	r3, [pc, #36]	@ (8000ba8 <Display_Screen+0x90>)
 8000b82:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000b86:	2302      	movs	r3, #2
 8000b88:	9301      	str	r3, [sp, #4]
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	9300      	str	r3, [sp, #0]
 8000b8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b92:	22c8      	movs	r2, #200	@ 0xc8
 8000b94:	2105      	movs	r1, #5
 8000b96:	f000 fc49 	bl	800142c <ILI9341_Draw_Text>
      }
}
 8000b9a:	bf00      	nop
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	2000020c 	.word	0x2000020c
 8000ba4:	08007614 	.word	0x08007614
 8000ba8:	20000000 	.word	0x20000000
 8000bac:	08007624 	.word	0x08007624
 8000bb0:	2000020e 	.word	0x2000020e

08000bb4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 8000bb8:	bf00      	nop
 8000bba:	e7fd      	b.n	8000bb8 <Error_Handler+0x4>

08000bbc <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8000bc0:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <MX_RNG_Init+0x20>)
 8000bc2:	4a07      	ldr	r2, [pc, #28]	@ (8000be0 <MX_RNG_Init+0x24>)
 8000bc4:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000bc6:	4805      	ldr	r0, [pc, #20]	@ (8000bdc <MX_RNG_Init+0x20>)
 8000bc8:	f002 fd78 	bl	80036bc <HAL_RNG_Init>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8000bd2:	f7ff ffef 	bl	8000bb4 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	20000210 	.word	0x20000210
 8000be0:	50060800 	.word	0x50060800

08000be4 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b0a8      	sub	sp, #160	@ 0xa0
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bec:	f107 0310 	add.w	r3, r7, #16
 8000bf0:	2290      	movs	r2, #144	@ 0x90
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f004 fe2e 	bl	8005856 <memset>
  if(rngHandle->Instance==RNG)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a11      	ldr	r2, [pc, #68]	@ (8000c44 <HAL_RNG_MspInit+0x60>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d11b      	bne.n	8000c3c <HAL_RNG_MspInit+0x58>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000c04:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000c08:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c10:	f107 0310 	add.w	r3, r7, #16
 8000c14:	4618      	mov	r0, r3
 8000c16:	f002 f929 	bl	8002e6c <HAL_RCCEx_PeriphCLKConfig>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 8000c20:	f7ff ffc8 	bl	8000bb4 <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000c24:	4b08      	ldr	r3, [pc, #32]	@ (8000c48 <HAL_RNG_MspInit+0x64>)
 8000c26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c28:	4a07      	ldr	r2, [pc, #28]	@ (8000c48 <HAL_RNG_MspInit+0x64>)
 8000c2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c2e:	6353      	str	r3, [r2, #52]	@ 0x34
 8000c30:	4b05      	ldr	r3, [pc, #20]	@ (8000c48 <HAL_RNG_MspInit+0x64>)
 8000c32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c38:	60fb      	str	r3, [r7, #12]
 8000c3a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8000c3c:	bf00      	nop
 8000c3e:	37a0      	adds	r7, #160	@ 0xa0
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	50060800 	.word	0x50060800
 8000c48:	40023800 	.word	0x40023800

08000c4c <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8000c50:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000c52:	4a1c      	ldr	r2, [pc, #112]	@ (8000cc4 <MX_SPI5_Init+0x78>)
 8000c54:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000c56:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000c58:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c5c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000c5e:	4b18      	ldr	r3, [pc, #96]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c64:	4b16      	ldr	r3, [pc, #88]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000c66:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000c6a:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c6c:	4b14      	ldr	r3, [pc, #80]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c72:	4b13      	ldr	r3, [pc, #76]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000c78:	4b11      	ldr	r3, [pc, #68]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000c7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c7e:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c80:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c86:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c92:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 7;
 8000c98:	4b09      	ldr	r3, [pc, #36]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000c9a:	2207      	movs	r2, #7
 8000c9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c9e:	4b08      	ldr	r3, [pc, #32]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000ca4:	4b06      	ldr	r3, [pc, #24]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000caa:	4805      	ldr	r0, [pc, #20]	@ (8000cc0 <MX_SPI5_Init+0x74>)
 8000cac:	f002 fd30 	bl	8003710 <HAL_SPI_Init>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 8000cb6:	f7ff ff7d 	bl	8000bb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000cba:	bf00      	nop
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	20000220 	.word	0x20000220
 8000cc4:	40015000 	.word	0x40015000

08000cc8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	@ 0x28
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd0:	f107 0314 	add.w	r3, r7, #20
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	605a      	str	r2, [r3, #4]
 8000cda:	609a      	str	r2, [r3, #8]
 8000cdc:	60da      	str	r2, [r3, #12]
 8000cde:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a17      	ldr	r2, [pc, #92]	@ (8000d44 <HAL_SPI_MspInit+0x7c>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d128      	bne.n	8000d3c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8000cea:	4b17      	ldr	r3, [pc, #92]	@ (8000d48 <HAL_SPI_MspInit+0x80>)
 8000cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cee:	4a16      	ldr	r2, [pc, #88]	@ (8000d48 <HAL_SPI_MspInit+0x80>)
 8000cf0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000cf4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cf6:	4b14      	ldr	r3, [pc, #80]	@ (8000d48 <HAL_SPI_MspInit+0x80>)
 8000cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cfa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000cfe:	613b      	str	r3, [r7, #16]
 8000d00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d02:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <HAL_SPI_MspInit+0x80>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d06:	4a10      	ldr	r2, [pc, #64]	@ (8000d48 <HAL_SPI_MspInit+0x80>)
 8000d08:	f043 0320 	orr.w	r3, r3, #32
 8000d0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d48 <HAL_SPI_MspInit+0x80>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d12:	f003 0320 	and.w	r3, r3, #32
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000d1a:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000d1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d20:	2302      	movs	r3, #2
 8000d22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
 8000d26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d28:	2303      	movs	r3, #3
 8000d2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000d2c:	2305      	movs	r3, #5
 8000d2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d30:	f107 0314 	add.w	r3, r7, #20
 8000d34:	4619      	mov	r1, r3
 8000d36:	4805      	ldr	r0, [pc, #20]	@ (8000d4c <HAL_SPI_MspInit+0x84>)
 8000d38:	f001 f97a 	bl	8002030 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8000d3c:	bf00      	nop
 8000d3e:	3728      	adds	r7, #40	@ 0x28
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	40015000 	.word	0x40015000
 8000d48:	40023800 	.word	0x40023800
 8000d4c:	40021400 	.word	0x40021400

08000d50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d56:	4b0f      	ldr	r3, [pc, #60]	@ (8000d94 <HAL_MspInit+0x44>)
 8000d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5a:	4a0e      	ldr	r2, [pc, #56]	@ (8000d94 <HAL_MspInit+0x44>)
 8000d5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d60:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d62:	4b0c      	ldr	r3, [pc, #48]	@ (8000d94 <HAL_MspInit+0x44>)
 8000d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d6a:	607b      	str	r3, [r7, #4]
 8000d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d6e:	4b09      	ldr	r3, [pc, #36]	@ (8000d94 <HAL_MspInit+0x44>)
 8000d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d72:	4a08      	ldr	r2, [pc, #32]	@ (8000d94 <HAL_MspInit+0x44>)
 8000d74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d78:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d7a:	4b06      	ldr	r3, [pc, #24]	@ (8000d94 <HAL_MspInit+0x44>)
 8000d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d82:	603b      	str	r3, [r7, #0]
 8000d84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d86:	bf00      	nop
 8000d88:	370c      	adds	r7, #12
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	40023800 	.word	0x40023800

08000d98 <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d9c:	f000 fff2 	bl	8001d84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000da0:	bf00      	nop
 8000da2:	bd80      	pop	{r7, pc}

08000da4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000da8:	2001      	movs	r0, #1
 8000daa:	f001 fb07 	bl	80023bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  switch(currentState) {
 8000dae:	4b15      	ldr	r3, [pc, #84]	@ (8000e04 <EXTI0_IRQHandler+0x60>)
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	2b05      	cmp	r3, #5
 8000db4:	d81f      	bhi.n	8000df6 <EXTI0_IRQHandler+0x52>
 8000db6:	a201      	add	r2, pc, #4	@ (adr r2, 8000dbc <EXTI0_IRQHandler+0x18>)
 8000db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dbc:	08000dd5 	.word	0x08000dd5
 8000dc0:	08000df7 	.word	0x08000df7
 8000dc4:	08000df7 	.word	0x08000df7
 8000dc8:	08000df7 	.word	0x08000df7
 8000dcc:	08000df7 	.word	0x08000df7
 8000dd0:	08000df7 	.word	0x08000df7
    case STATE_IDLE_STATUS:
        selectNextState = (selectNextState + 1) % STATE_COUNT;  
 8000dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e08 <EXTI0_IRQHandler+0x64>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	1c5a      	adds	r2, r3, #1
 8000dda:	4b0c      	ldr	r3, [pc, #48]	@ (8000e0c <EXTI0_IRQHandler+0x68>)
 8000ddc:	fb83 3102 	smull	r3, r1, r3, r2
 8000de0:	17d3      	asrs	r3, r2, #31
 8000de2:	1ac9      	subs	r1, r1, r3
 8000de4:	460b      	mov	r3, r1
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	440b      	add	r3, r1
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	1ad1      	subs	r1, r2, r3
 8000dee:	b2ca      	uxtb	r2, r1
 8000df0:	4b05      	ldr	r3, [pc, #20]	@ (8000e08 <EXTI0_IRQHandler+0x64>)
 8000df2:	701a      	strb	r2, [r3, #0]
        break;
 8000df4:	e000      	b.n	8000df8 <EXTI0_IRQHandler+0x54>
    case STATE_CLEANUP:
        break;
    case STATE_MEDICINE:
        break;
    default:
        break;
 8000df6:	bf00      	nop
      }
      shouldClearScreen = true;
 8000df8:	4b05      	ldr	r3, [pc, #20]	@ (8000e10 <EXTI0_IRQHandler+0x6c>)
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI0_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	2000020c 	.word	0x2000020c
 8000e08:	2000020e 	.word	0x2000020e
 8000e0c:	2aaaaaab 	.word	0x2aaaaaab
 8000e10:	2000020d 	.word	0x2000020d

08000e14 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8000e18:	2008      	movs	r0, #8
 8000e1a:	f001 facf 	bl	80023bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  currentState = STATE_IDLE_STATUS;
 8000e1e:	4b04      	ldr	r3, [pc, #16]	@ (8000e30 <EXTI3_IRQHandler+0x1c>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]
  shouldClearScreen = true;
 8000e24:	4b03      	ldr	r3, [pc, #12]	@ (8000e34 <EXTI3_IRQHandler+0x20>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI3_IRQn 1 */
}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	2000020c 	.word	0x2000020c
 8000e34:	2000020d 	.word	0x2000020d

08000e38 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000e3c:	2020      	movs	r0, #32
 8000e3e:	f001 fabd 	bl	80023bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  switch(currentState) {
 8000e42:	4b11      	ldr	r3, [pc, #68]	@ (8000e88 <EXTI9_5_IRQHandler+0x50>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	2b05      	cmp	r3, #5
 8000e48:	d813      	bhi.n	8000e72 <EXTI9_5_IRQHandler+0x3a>
 8000e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8000e50 <EXTI9_5_IRQHandler+0x18>)
 8000e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e50:	08000e69 	.word	0x08000e69
 8000e54:	08000e7b 	.word	0x08000e7b
 8000e58:	08000e7b 	.word	0x08000e7b
 8000e5c:	08000e7b 	.word	0x08000e7b
 8000e60:	08000e7b 	.word	0x08000e7b
 8000e64:	08000e7b 	.word	0x08000e7b
    case STATE_IDLE_STATUS:
        currentState = selectNextState;
 8000e68:	4b08      	ldr	r3, [pc, #32]	@ (8000e8c <EXTI9_5_IRQHandler+0x54>)
 8000e6a:	781a      	ldrb	r2, [r3, #0]
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <EXTI9_5_IRQHandler+0x50>)
 8000e6e:	701a      	strb	r2, [r3, #0]
        break;
 8000e70:	e004      	b.n	8000e7c <EXTI9_5_IRQHandler+0x44>
    case STATE_CLEANUP:
        break;
    case STATE_MEDICINE:
        break;
    default:
        currentState = STATE_IDLE_STATUS;
 8000e72:	4b05      	ldr	r3, [pc, #20]	@ (8000e88 <EXTI9_5_IRQHandler+0x50>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	701a      	strb	r2, [r3, #0]
        break;
 8000e78:	e000      	b.n	8000e7c <EXTI9_5_IRQHandler+0x44>
        break;
 8000e7a:	bf00      	nop
      }
      shouldClearScreen = true;
 8000e7c:	4b04      	ldr	r3, [pc, #16]	@ (8000e90 <EXTI9_5_IRQHandler+0x58>)
 8000e7e:	2201      	movs	r2, #1
 8000e80:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	2000020c 	.word	0x2000020c
 8000e8c:	2000020e 	.word	0x2000020e
 8000e90:	2000020d 	.word	0x2000020d

08000e94 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8000e98:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000e9c:	f001 fa8e 	bl	80023bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ea0:	bf00      	nop
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
	return 1;
 8000ea8:	2301      	movs	r3, #1
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <_kill>:

int _kill(int pid, int sig)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000ebe:	f004 fd1d 	bl	80058fc <__errno>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2216      	movs	r2, #22
 8000ec6:	601a      	str	r2, [r3, #0]
	return -1;
 8000ec8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	3708      	adds	r7, #8
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <_exit>:

void _exit (int status)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000edc:	f04f 31ff 	mov.w	r1, #4294967295
 8000ee0:	6878      	ldr	r0, [r7, #4]
 8000ee2:	f7ff ffe7 	bl	8000eb4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000ee6:	bf00      	nop
 8000ee8:	e7fd      	b.n	8000ee6 <_exit+0x12>

08000eea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000eea:	b580      	push	{r7, lr}
 8000eec:	b086      	sub	sp, #24
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	60f8      	str	r0, [r7, #12]
 8000ef2:	60b9      	str	r1, [r7, #8]
 8000ef4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	617b      	str	r3, [r7, #20]
 8000efa:	e00a      	b.n	8000f12 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000efc:	f3af 8000 	nop.w
 8000f00:	4601      	mov	r1, r0
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	1c5a      	adds	r2, r3, #1
 8000f06:	60ba      	str	r2, [r7, #8]
 8000f08:	b2ca      	uxtb	r2, r1
 8000f0a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	617b      	str	r3, [r7, #20]
 8000f12:	697a      	ldr	r2, [r7, #20]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	429a      	cmp	r2, r3
 8000f18:	dbf0      	blt.n	8000efc <_read+0x12>
	}

return len;
 8000f1a:	687b      	ldr	r3, [r7, #4]
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3718      	adds	r7, #24
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	e009      	b.n	8000f4a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f36:	68bb      	ldr	r3, [r7, #8]
 8000f38:	1c5a      	adds	r2, r3, #1
 8000f3a:	60ba      	str	r2, [r7, #8]
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	3301      	adds	r3, #1
 8000f48:	617b      	str	r3, [r7, #20]
 8000f4a:	697a      	ldr	r2, [r7, #20]
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	429a      	cmp	r2, r3
 8000f50:	dbf1      	blt.n	8000f36 <_write+0x12>
	}
	return len;
 8000f52:	687b      	ldr	r3, [r7, #4]
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3718      	adds	r7, #24
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <_close>:

int _close(int file)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
	return -1;
 8000f64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f84:	605a      	str	r2, [r3, #4]
	return 0;
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	370c      	adds	r7, #12
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <_isatty>:

int _isatty(int file)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	return 1;
 8000f9c:	2301      	movs	r3, #1
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000faa:	b480      	push	{r7}
 8000fac:	b085      	sub	sp, #20
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	60f8      	str	r0, [r7, #12]
 8000fb2:	60b9      	str	r1, [r7, #8]
 8000fb4:	607a      	str	r2, [r7, #4]
	return 0;
 8000fb6:	2300      	movs	r3, #0
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3714      	adds	r7, #20
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr

08000fc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b086      	sub	sp, #24
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fcc:	4a14      	ldr	r2, [pc, #80]	@ (8001020 <_sbrk+0x5c>)
 8000fce:	4b15      	ldr	r3, [pc, #84]	@ (8001024 <_sbrk+0x60>)
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fd8:	4b13      	ldr	r3, [pc, #76]	@ (8001028 <_sbrk+0x64>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d102      	bne.n	8000fe6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fe0:	4b11      	ldr	r3, [pc, #68]	@ (8001028 <_sbrk+0x64>)
 8000fe2:	4a12      	ldr	r2, [pc, #72]	@ (800102c <_sbrk+0x68>)
 8000fe4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fe6:	4b10      	ldr	r3, [pc, #64]	@ (8001028 <_sbrk+0x64>)
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4413      	add	r3, r2
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d207      	bcs.n	8001004 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ff4:	f004 fc82 	bl	80058fc <__errno>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	220c      	movs	r2, #12
 8000ffc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8001002:	e009      	b.n	8001018 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001004:	4b08      	ldr	r3, [pc, #32]	@ (8001028 <_sbrk+0x64>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800100a:	4b07      	ldr	r3, [pc, #28]	@ (8001028 <_sbrk+0x64>)
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4413      	add	r3, r2
 8001012:	4a05      	ldr	r2, [pc, #20]	@ (8001028 <_sbrk+0x64>)
 8001014:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001016:	68fb      	ldr	r3, [r7, #12]
}
 8001018:	4618      	mov	r0, r3
 800101a:	3718      	adds	r7, #24
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	20080000 	.word	0x20080000
 8001024:	00000400 	.word	0x00000400
 8001028:	20000284 	.word	0x20000284
 800102c:	200004b0 	.word	0x200004b0

08001030 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001034:	4b15      	ldr	r3, [pc, #84]	@ (800108c <SystemInit+0x5c>)
 8001036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800103a:	4a14      	ldr	r2, [pc, #80]	@ (800108c <SystemInit+0x5c>)
 800103c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001040:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001044:	4b12      	ldr	r3, [pc, #72]	@ (8001090 <SystemInit+0x60>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a11      	ldr	r2, [pc, #68]	@ (8001090 <SystemInit+0x60>)
 800104a:	f043 0301 	orr.w	r3, r3, #1
 800104e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001050:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <SystemInit+0x60>)
 8001052:	2200      	movs	r2, #0
 8001054:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001056:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <SystemInit+0x60>)
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	490d      	ldr	r1, [pc, #52]	@ (8001090 <SystemInit+0x60>)
 800105c:	4b0d      	ldr	r3, [pc, #52]	@ (8001094 <SystemInit+0x64>)
 800105e:	4013      	ands	r3, r2
 8001060:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001062:	4b0b      	ldr	r3, [pc, #44]	@ (8001090 <SystemInit+0x60>)
 8001064:	4a0c      	ldr	r2, [pc, #48]	@ (8001098 <SystemInit+0x68>)
 8001066:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001068:	4b09      	ldr	r3, [pc, #36]	@ (8001090 <SystemInit+0x60>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a08      	ldr	r2, [pc, #32]	@ (8001090 <SystemInit+0x60>)
 800106e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001072:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001074:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <SystemInit+0x60>)
 8001076:	2200      	movs	r2, #0
 8001078:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800107a:	4b04      	ldr	r3, [pc, #16]	@ (800108c <SystemInit+0x5c>)
 800107c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001080:	609a      	str	r2, [r3, #8]
#endif
}
 8001082:	bf00      	nop
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	e000ed00 	.word	0xe000ed00
 8001090:	40023800 	.word	0x40023800
 8001094:	fef6ffff 	.word	0xfef6ffff
 8001098:	24003010 	.word	0x24003010

0800109c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b088      	sub	sp, #32
 80010a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010a2:	f107 0310 	add.w	r3, r7, #16
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	605a      	str	r2, [r3, #4]
 80010ac:	609a      	str	r2, [r3, #8]
 80010ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010b0:	1d3b      	adds	r3, r7, #4
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	605a      	str	r2, [r3, #4]
 80010b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010ba:	4b20      	ldr	r3, [pc, #128]	@ (800113c <MX_TIM1_Init+0xa0>)
 80010bc:	4a20      	ldr	r2, [pc, #128]	@ (8001140 <MX_TIM1_Init+0xa4>)
 80010be:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20000-1;
 80010c0:	4b1e      	ldr	r3, [pc, #120]	@ (800113c <MX_TIM1_Init+0xa0>)
 80010c2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80010c6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010c8:	4b1c      	ldr	r3, [pc, #112]	@ (800113c <MX_TIM1_Init+0xa0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65536-1;
 80010ce:	4b1b      	ldr	r3, [pc, #108]	@ (800113c <MX_TIM1_Init+0xa0>)
 80010d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010d4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010d6:	4b19      	ldr	r3, [pc, #100]	@ (800113c <MX_TIM1_Init+0xa0>)
 80010d8:	2200      	movs	r2, #0
 80010da:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010dc:	4b17      	ldr	r3, [pc, #92]	@ (800113c <MX_TIM1_Init+0xa0>)
 80010de:	2200      	movs	r2, #0
 80010e0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010e2:	4b16      	ldr	r3, [pc, #88]	@ (800113c <MX_TIM1_Init+0xa0>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010e8:	4814      	ldr	r0, [pc, #80]	@ (800113c <MX_TIM1_Init+0xa0>)
 80010ea:	f002 febb 	bl	8003e64 <HAL_TIM_Base_Init>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 80010f4:	f7ff fd5e 	bl	8000bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010fc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010fe:	f107 0310 	add.w	r3, r7, #16
 8001102:	4619      	mov	r1, r3
 8001104:	480d      	ldr	r0, [pc, #52]	@ (800113c <MX_TIM1_Init+0xa0>)
 8001106:	f002 ff05 	bl	8003f14 <HAL_TIM_ConfigClockSource>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001110:	f7ff fd50 	bl	8000bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001114:	2300      	movs	r3, #0
 8001116:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001118:	2300      	movs	r3, #0
 800111a:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800111c:	2300      	movs	r3, #0
 800111e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001120:	1d3b      	adds	r3, r7, #4
 8001122:	4619      	mov	r1, r3
 8001124:	4805      	ldr	r0, [pc, #20]	@ (800113c <MX_TIM1_Init+0xa0>)
 8001126:	f003 f8ff 	bl	8004328 <HAL_TIMEx_MasterConfigSynchronization>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001130:	f7ff fd40 	bl	8000bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001134:	bf00      	nop
 8001136:	3720      	adds	r7, #32
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20000288 	.word	0x20000288
 8001140:	40010000 	.word	0x40010000

08001144 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a0a      	ldr	r2, [pc, #40]	@ (800117c <HAL_TIM_Base_MspInit+0x38>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d10b      	bne.n	800116e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001156:	4b0a      	ldr	r3, [pc, #40]	@ (8001180 <HAL_TIM_Base_MspInit+0x3c>)
 8001158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800115a:	4a09      	ldr	r2, [pc, #36]	@ (8001180 <HAL_TIM_Base_MspInit+0x3c>)
 800115c:	f043 0301 	orr.w	r3, r3, #1
 8001160:	6453      	str	r3, [r2, #68]	@ 0x44
 8001162:	4b07      	ldr	r3, [pc, #28]	@ (8001180 <HAL_TIM_Base_MspInit+0x3c>)
 8001164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800116e:	bf00      	nop
 8001170:	3714      	adds	r7, #20
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	40010000 	.word	0x40010000
 8001180:	40023800 	.word	0x40023800

08001184 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001188:	4b14      	ldr	r3, [pc, #80]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 800118a:	4a15      	ldr	r2, [pc, #84]	@ (80011e0 <MX_USART3_UART_Init+0x5c>)
 800118c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800118e:	4b13      	ldr	r3, [pc, #76]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 8001190:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001194:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001196:	4b11      	ldr	r3, [pc, #68]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 8001198:	2200      	movs	r2, #0
 800119a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800119c:	4b0f      	ldr	r3, [pc, #60]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 800119e:	2200      	movs	r2, #0
 80011a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011a2:	4b0e      	ldr	r3, [pc, #56]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011a8:	4b0c      	ldr	r3, [pc, #48]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 80011aa:	220c      	movs	r2, #12
 80011ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ae:	4b0b      	ldr	r3, [pc, #44]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011b4:	4b09      	ldr	r3, [pc, #36]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011ba:	4b08      	ldr	r3, [pc, #32]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 80011bc:	2200      	movs	r2, #0
 80011be:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011c0:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011c6:	4805      	ldr	r0, [pc, #20]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 80011c8:	f003 f93c 	bl	8004444 <HAL_UART_Init>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80011d2:	f7ff fcef 	bl	8000bb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	200002d4 	.word	0x200002d4
 80011e0:	40004800 	.word	0x40004800

080011e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b0ae      	sub	sp, #184	@ 0xb8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ec:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011fc:	f107 0314 	add.w	r3, r7, #20
 8001200:	2290      	movs	r2, #144	@ 0x90
 8001202:	2100      	movs	r1, #0
 8001204:	4618      	mov	r0, r3
 8001206:	f004 fb26 	bl	8005856 <memset>
  if(uartHandle->Instance==USART3)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a22      	ldr	r2, [pc, #136]	@ (8001298 <HAL_UART_MspInit+0xb4>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d13c      	bne.n	800128e <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001214:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001218:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800121a:	2300      	movs	r3, #0
 800121c:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800121e:	f107 0314 	add.w	r3, r7, #20
 8001222:	4618      	mov	r0, r3
 8001224:	f001 fe22 	bl	8002e6c <HAL_RCCEx_PeriphCLKConfig>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800122e:	f7ff fcc1 	bl	8000bb4 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001232:	4b1a      	ldr	r3, [pc, #104]	@ (800129c <HAL_UART_MspInit+0xb8>)
 8001234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001236:	4a19      	ldr	r2, [pc, #100]	@ (800129c <HAL_UART_MspInit+0xb8>)
 8001238:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800123c:	6413      	str	r3, [r2, #64]	@ 0x40
 800123e:	4b17      	ldr	r3, [pc, #92]	@ (800129c <HAL_UART_MspInit+0xb8>)
 8001240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001242:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001246:	613b      	str	r3, [r7, #16]
 8001248:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800124a:	4b14      	ldr	r3, [pc, #80]	@ (800129c <HAL_UART_MspInit+0xb8>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	4a13      	ldr	r2, [pc, #76]	@ (800129c <HAL_UART_MspInit+0xb8>)
 8001250:	f043 0308 	orr.w	r3, r3, #8
 8001254:	6313      	str	r3, [r2, #48]	@ 0x30
 8001256:	4b11      	ldr	r3, [pc, #68]	@ (800129c <HAL_UART_MspInit+0xb8>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	f003 0308 	and.w	r3, r3, #8
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001262:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001266:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126a:	2302      	movs	r3, #2
 800126c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001276:	2303      	movs	r3, #3
 8001278:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800127c:	2307      	movs	r3, #7
 800127e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001282:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001286:	4619      	mov	r1, r3
 8001288:	4805      	ldr	r0, [pc, #20]	@ (80012a0 <HAL_UART_MspInit+0xbc>)
 800128a:	f000 fed1 	bl	8002030 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800128e:	bf00      	nop
 8001290:	37b8      	adds	r7, #184	@ 0xb8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	40004800 	.word	0x40004800
 800129c:	40023800 	.word	0x40023800
 80012a0:	40020c00 	.word	0x40020c00

080012a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80012a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80012a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80012aa:	e003      	b.n	80012b4 <LoopCopyDataInit>

080012ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80012ac:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80012ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80012b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80012b2:	3104      	adds	r1, #4

080012b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80012b4:	480b      	ldr	r0, [pc, #44]	@ (80012e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80012b6:	4b0c      	ldr	r3, [pc, #48]	@ (80012e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80012b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80012ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80012bc:	d3f6      	bcc.n	80012ac <CopyDataInit>
  ldr  r2, =_sbss
 80012be:	4a0b      	ldr	r2, [pc, #44]	@ (80012ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80012c0:	e002      	b.n	80012c8 <LoopFillZerobss>

080012c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80012c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80012c4:	f842 3b04 	str.w	r3, [r2], #4

080012c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80012c8:	4b09      	ldr	r3, [pc, #36]	@ (80012f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80012ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80012cc:	d3f9      	bcc.n	80012c2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012ce:	f7ff feaf 	bl	8001030 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012d2:	f004 fb19 	bl	8005908 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012d6:	f7ff fb87 	bl	80009e8 <main>
  bx  lr    
 80012da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012dc:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80012e0:	08007c14 	.word	0x08007c14
  ldr  r0, =_sdata
 80012e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80012e8:	200001f0 	.word	0x200001f0
  ldr  r2, =_sbss
 80012ec:	200001f0 	.word	0x200001f0
  ldr  r3, = _ebss
 80012f0:	200004ac 	.word	0x200004ac

080012f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012f4:	e7fe      	b.n	80012f4 <ADC_IRQHandler>
	...

080012f8 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 80012f8:	b590      	push	{r4, r7, lr}
 80012fa:	b089      	sub	sp, #36	@ 0x24
 80012fc:	af02      	add	r7, sp, #8
 80012fe:	4604      	mov	r4, r0
 8001300:	4608      	mov	r0, r1
 8001302:	4611      	mov	r1, r2
 8001304:	461a      	mov	r2, r3
 8001306:	4623      	mov	r3, r4
 8001308:	71fb      	strb	r3, [r7, #7]
 800130a:	4603      	mov	r3, r0
 800130c:	71bb      	strb	r3, [r7, #6]
 800130e:	460b      	mov	r3, r1
 8001310:	717b      	strb	r3, [r7, #5]
 8001312:	4613      	mov	r3, r2
 8001314:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 800131a:	7dfb      	ldrb	r3, [r7, #23]
 800131c:	2b1f      	cmp	r3, #31
 800131e:	d802      	bhi.n	8001326 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8001320:	2300      	movs	r3, #0
 8001322:	71fb      	strb	r3, [r7, #7]
 8001324:	e002      	b.n	800132c <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 8001326:	7dfb      	ldrb	r3, [r7, #23]
 8001328:	3b20      	subs	r3, #32
 800132a:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800132c:	2300      	movs	r3, #0
 800132e:	753b      	strb	r3, [r7, #20]
 8001330:	e012      	b.n	8001358 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 8001332:	7dfa      	ldrb	r2, [r7, #23]
 8001334:	7d38      	ldrb	r0, [r7, #20]
 8001336:	7d39      	ldrb	r1, [r7, #20]
 8001338:	4c3b      	ldr	r4, [pc, #236]	@ (8001428 <ILI9341_Draw_Char+0x130>)
 800133a:	4613      	mov	r3, r2
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	4413      	add	r3, r2
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	4423      	add	r3, r4
 8001344:	4403      	add	r3, r0
 8001346:	781a      	ldrb	r2, [r3, #0]
 8001348:	f101 0318 	add.w	r3, r1, #24
 800134c:	443b      	add	r3, r7
 800134e:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8001352:	7d3b      	ldrb	r3, [r7, #20]
 8001354:	3301      	adds	r3, #1
 8001356:	753b      	strb	r3, [r7, #20]
 8001358:	7d3b      	ldrb	r3, [r7, #20]
 800135a:	2b05      	cmp	r3, #5
 800135c:	d9e9      	bls.n	8001332 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 800135e:	79bb      	ldrb	r3, [r7, #6]
 8001360:	b298      	uxth	r0, r3
 8001362:	797b      	ldrb	r3, [r7, #5]
 8001364:	b299      	uxth	r1, r3
 8001366:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001368:	461a      	mov	r2, r3
 800136a:	0052      	lsls	r2, r2, #1
 800136c:	4413      	add	r3, r2
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	b29a      	uxth	r2, r3
 8001372:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001374:	00db      	lsls	r3, r3, #3
 8001376:	b29c      	uxth	r4, r3
 8001378:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	4623      	mov	r3, r4
 800137e:	f000 fc5f 	bl	8001c40 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 8001382:	2300      	movs	r3, #0
 8001384:	757b      	strb	r3, [r7, #21]
 8001386:	e047      	b.n	8001418 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001388:	2300      	movs	r3, #0
 800138a:	75bb      	strb	r3, [r7, #22]
 800138c:	e03e      	b.n	800140c <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 800138e:	7d7b      	ldrb	r3, [r7, #21]
 8001390:	3318      	adds	r3, #24
 8001392:	443b      	add	r3, r7
 8001394:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001398:	461a      	mov	r2, r3
 800139a:	7dbb      	ldrb	r3, [r7, #22]
 800139c:	fa42 f303 	asr.w	r3, r2, r3
 80013a0:	f003 0301 	and.w	r3, r3, #1
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d02e      	beq.n	8001406 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 80013a8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d110      	bne.n	80013d0 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 80013ae:	79bb      	ldrb	r3, [r7, #6]
 80013b0:	b29a      	uxth	r2, r3
 80013b2:	7d7b      	ldrb	r3, [r7, #21]
 80013b4:	b29b      	uxth	r3, r3
 80013b6:	4413      	add	r3, r2
 80013b8:	b298      	uxth	r0, r3
 80013ba:	797b      	ldrb	r3, [r7, #5]
 80013bc:	b29a      	uxth	r2, r3
 80013be:	7dbb      	ldrb	r3, [r7, #22]
 80013c0:	b29b      	uxth	r3, r3
 80013c2:	4413      	add	r3, r2
 80013c4:	b29b      	uxth	r3, r3
 80013c6:	887a      	ldrh	r2, [r7, #2]
 80013c8:	4619      	mov	r1, r3
 80013ca:	f000 fb5f 	bl	8001a8c <ILI9341_Draw_Pixel>
 80013ce:	e01a      	b.n	8001406 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80013d0:	79bb      	ldrb	r3, [r7, #6]
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	7d7b      	ldrb	r3, [r7, #21]
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80013da:	fb11 f303 	smulbb	r3, r1, r3
 80013de:	b29b      	uxth	r3, r3
 80013e0:	4413      	add	r3, r2
 80013e2:	b298      	uxth	r0, r3
 80013e4:	797b      	ldrb	r3, [r7, #5]
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	7dbb      	ldrb	r3, [r7, #22]
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80013ee:	fb11 f303 	smulbb	r3, r1, r3
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	4413      	add	r3, r2
 80013f6:	b299      	uxth	r1, r3
 80013f8:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 80013fa:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80013fc:	887b      	ldrh	r3, [r7, #2]
 80013fe:	9300      	str	r3, [sp, #0]
 8001400:	4623      	mov	r3, r4
 8001402:	f000 fc1d 	bl	8001c40 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001406:	7dbb      	ldrb	r3, [r7, #22]
 8001408:	3301      	adds	r3, #1
 800140a:	75bb      	strb	r3, [r7, #22]
 800140c:	7dbb      	ldrb	r3, [r7, #22]
 800140e:	2b07      	cmp	r3, #7
 8001410:	d9bd      	bls.n	800138e <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 8001412:	7d7b      	ldrb	r3, [r7, #21]
 8001414:	3301      	adds	r3, #1
 8001416:	757b      	strb	r3, [r7, #21]
 8001418:	7d7b      	ldrb	r3, [r7, #21]
 800141a:	2b05      	cmp	r3, #5
 800141c:	d9b4      	bls.n	8001388 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 800141e:	bf00      	nop
 8001420:	bf00      	nop
 8001422:	371c      	adds	r7, #28
 8001424:	46bd      	mov	sp, r7
 8001426:	bd90      	pop	{r4, r7, pc}
 8001428:	0800764c 	.word	0x0800764c

0800142c <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 800142c:	b590      	push	{r4, r7, lr}
 800142e:	b085      	sub	sp, #20
 8001430:	af02      	add	r7, sp, #8
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	4608      	mov	r0, r1
 8001436:	4611      	mov	r1, r2
 8001438:	461a      	mov	r2, r3
 800143a:	4603      	mov	r3, r0
 800143c:	70fb      	strb	r3, [r7, #3]
 800143e:	460b      	mov	r3, r1
 8001440:	70bb      	strb	r3, [r7, #2]
 8001442:	4613      	mov	r3, r2
 8001444:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 8001446:	e017      	b.n	8001478 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	1c5a      	adds	r2, r3, #1
 800144c:	607a      	str	r2, [r7, #4]
 800144e:	7818      	ldrb	r0, [r3, #0]
 8001450:	883c      	ldrh	r4, [r7, #0]
 8001452:	78ba      	ldrb	r2, [r7, #2]
 8001454:	78f9      	ldrb	r1, [r7, #3]
 8001456:	8bbb      	ldrh	r3, [r7, #28]
 8001458:	9301      	str	r3, [sp, #4]
 800145a:	8b3b      	ldrh	r3, [r7, #24]
 800145c:	9300      	str	r3, [sp, #0]
 800145e:	4623      	mov	r3, r4
 8001460:	f7ff ff4a 	bl	80012f8 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8001464:	8b3b      	ldrh	r3, [r7, #24]
 8001466:	b2db      	uxtb	r3, r3
 8001468:	461a      	mov	r2, r3
 800146a:	0052      	lsls	r2, r2, #1
 800146c:	4413      	add	r3, r2
 800146e:	005b      	lsls	r3, r3, #1
 8001470:	b2da      	uxtb	r2, r3
 8001472:	78fb      	ldrb	r3, [r7, #3]
 8001474:	4413      	add	r3, r2
 8001476:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d1e3      	bne.n	8001448 <ILI9341_Draw_Text+0x1c>
    }
}
 8001480:	bf00      	nop
 8001482:	bf00      	nop
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	bd90      	pop	{r4, r7, pc}
	...

0800148c <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
MX_SPI5_Init();																							//SPI INIT
 8001490:	f7ff fbdc 	bl	8000c4c <MX_SPI5_Init>
MX_GPIO_Init();																							//GPIO INIT
 8001494:	f7ff f8c2 	bl	800061c <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8001498:	2200      	movs	r2, #0
 800149a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800149e:	4802      	ldr	r0, [pc, #8]	@ (80014a8 <ILI9341_SPI_Init+0x1c>)
 80014a0:	f000 ff72 	bl	8002388 <HAL_GPIO_WritePin>
}
 80014a4:	bf00      	nop
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40020800 	.word	0x40020800

080014ac <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80014b6:	1df9      	adds	r1, r7, #7
 80014b8:	2301      	movs	r3, #1
 80014ba:	2201      	movs	r2, #1
 80014bc:	4803      	ldr	r0, [pc, #12]	@ (80014cc <ILI9341_SPI_Send+0x20>)
 80014be:	f002 f9d2 	bl	8003866 <HAL_SPI_Transmit>
}
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20000220 	.word	0x20000220

080014d0 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80014da:	2200      	movs	r2, #0
 80014dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014e0:	480b      	ldr	r0, [pc, #44]	@ (8001510 <ILI9341_Write_Command+0x40>)
 80014e2:	f000 ff51 	bl	8002388 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80014e6:	2200      	movs	r2, #0
 80014e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014ec:	4808      	ldr	r0, [pc, #32]	@ (8001510 <ILI9341_Write_Command+0x40>)
 80014ee:	f000 ff4b 	bl	8002388 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff ffd9 	bl	80014ac <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80014fa:	2201      	movs	r2, #1
 80014fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001500:	4803      	ldr	r0, [pc, #12]	@ (8001510 <ILI9341_Write_Command+0x40>)
 8001502:	f000 ff41 	bl	8002388 <HAL_GPIO_WritePin>
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	40020800 	.word	0x40020800

08001514 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800151e:	2201      	movs	r2, #1
 8001520:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001524:	480b      	ldr	r0, [pc, #44]	@ (8001554 <ILI9341_Write_Data+0x40>)
 8001526:	f000 ff2f 	bl	8002388 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800152a:	2200      	movs	r2, #0
 800152c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001530:	4808      	ldr	r0, [pc, #32]	@ (8001554 <ILI9341_Write_Data+0x40>)
 8001532:	f000 ff29 	bl	8002388 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8001536:	79fb      	ldrb	r3, [r7, #7]
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff ffb7 	bl	80014ac <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800153e:	2201      	movs	r2, #1
 8001540:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001544:	4803      	ldr	r0, [pc, #12]	@ (8001554 <ILI9341_Write_Data+0x40>)
 8001546:	f000 ff1f 	bl	8002388 <HAL_GPIO_WritePin>
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40020800 	.word	0x40020800

08001558 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8001558:	b590      	push	{r4, r7, lr}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	4604      	mov	r4, r0
 8001560:	4608      	mov	r0, r1
 8001562:	4611      	mov	r1, r2
 8001564:	461a      	mov	r2, r3
 8001566:	4623      	mov	r3, r4
 8001568:	80fb      	strh	r3, [r7, #6]
 800156a:	4603      	mov	r3, r0
 800156c:	80bb      	strh	r3, [r7, #4]
 800156e:	460b      	mov	r3, r1
 8001570:	807b      	strh	r3, [r7, #2]
 8001572:	4613      	mov	r3, r2
 8001574:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8001576:	202a      	movs	r0, #42	@ 0x2a
 8001578:	f7ff ffaa 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 800157c:	88fb      	ldrh	r3, [r7, #6]
 800157e:	0a1b      	lsrs	r3, r3, #8
 8001580:	b29b      	uxth	r3, r3
 8001582:	b2db      	uxtb	r3, r3
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff ffc5 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 800158a:	88fb      	ldrh	r3, [r7, #6]
 800158c:	b2db      	uxtb	r3, r3
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff ffc0 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8001594:	887b      	ldrh	r3, [r7, #2]
 8001596:	0a1b      	lsrs	r3, r3, #8
 8001598:	b29b      	uxth	r3, r3
 800159a:	b2db      	uxtb	r3, r3
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff ffb9 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80015a2:	887b      	ldrh	r3, [r7, #2]
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff ffb4 	bl	8001514 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80015ac:	202b      	movs	r0, #43	@ 0x2b
 80015ae:	f7ff ff8f 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80015b2:	88bb      	ldrh	r3, [r7, #4]
 80015b4:	0a1b      	lsrs	r3, r3, #8
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff ffaa 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80015c0:	88bb      	ldrh	r3, [r7, #4]
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ffa5 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 80015ca:	883b      	ldrh	r3, [r7, #0]
 80015cc:	0a1b      	lsrs	r3, r3, #8
 80015ce:	b29b      	uxth	r3, r3
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff ff9e 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80015d8:	883b      	ldrh	r3, [r7, #0]
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff ff99 	bl	8001514 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 80015e2:	202c      	movs	r0, #44	@ 0x2c
 80015e4:	f7ff ff74 	bl	80014d0 <ILI9341_Write_Command>
}
 80015e8:	bf00      	nop
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd90      	pop	{r4, r7, pc}

080015f0 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 80015f4:	2200      	movs	r2, #0
 80015f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015fa:	480b      	ldr	r0, [pc, #44]	@ (8001628 <ILI9341_Reset+0x38>)
 80015fc:	f000 fec4 	bl	8002388 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8001600:	20c8      	movs	r0, #200	@ 0xc8
 8001602:	f000 fbdf 	bl	8001dc4 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001606:	2200      	movs	r2, #0
 8001608:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800160c:	4806      	ldr	r0, [pc, #24]	@ (8001628 <ILI9341_Reset+0x38>)
 800160e:	f000 febb 	bl	8002388 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8001612:	20c8      	movs	r0, #200	@ 0xc8
 8001614:	f000 fbd6 	bl	8001dc4 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8001618:	2201      	movs	r2, #1
 800161a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800161e:	4802      	ldr	r0, [pc, #8]	@ (8001628 <ILI9341_Reset+0x38>)
 8001620:	f000 feb2 	bl	8002388 <HAL_GPIO_WritePin>
}
 8001624:	bf00      	nop
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40020800 	.word	0x40020800

0800162c <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 800163a:	2036      	movs	r0, #54	@ 0x36
 800163c:	f7ff ff48 	bl	80014d0 <ILI9341_Write_Command>
HAL_Delay(1);
 8001640:	2001      	movs	r0, #1
 8001642:	f000 fbbf 	bl	8001dc4 <HAL_Delay>
	
switch(screen_rotation) 
 8001646:	7bfb      	ldrb	r3, [r7, #15]
 8001648:	2b03      	cmp	r3, #3
 800164a:	d837      	bhi.n	80016bc <ILI9341_Set_Rotation+0x90>
 800164c:	a201      	add	r2, pc, #4	@ (adr r2, 8001654 <ILI9341_Set_Rotation+0x28>)
 800164e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001652:	bf00      	nop
 8001654:	08001665 	.word	0x08001665
 8001658:	0800167b 	.word	0x0800167b
 800165c:	08001691 	.word	0x08001691
 8001660:	080016a7 	.word	0x080016a7
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8001664:	2048      	movs	r0, #72	@ 0x48
 8001666:	f7ff ff55 	bl	8001514 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 800166a:	4b17      	ldr	r3, [pc, #92]	@ (80016c8 <ILI9341_Set_Rotation+0x9c>)
 800166c:	22f0      	movs	r2, #240	@ 0xf0
 800166e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8001670:	4b16      	ldr	r3, [pc, #88]	@ (80016cc <ILI9341_Set_Rotation+0xa0>)
 8001672:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001676:	801a      	strh	r2, [r3, #0]
			break;
 8001678:	e021      	b.n	80016be <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 800167a:	2028      	movs	r0, #40	@ 0x28
 800167c:	f7ff ff4a 	bl	8001514 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8001680:	4b11      	ldr	r3, [pc, #68]	@ (80016c8 <ILI9341_Set_Rotation+0x9c>)
 8001682:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001686:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001688:	4b10      	ldr	r3, [pc, #64]	@ (80016cc <ILI9341_Set_Rotation+0xa0>)
 800168a:	22f0      	movs	r2, #240	@ 0xf0
 800168c:	801a      	strh	r2, [r3, #0]
			break;
 800168e:	e016      	b.n	80016be <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8001690:	2088      	movs	r0, #136	@ 0x88
 8001692:	f7ff ff3f 	bl	8001514 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8001696:	4b0c      	ldr	r3, [pc, #48]	@ (80016c8 <ILI9341_Set_Rotation+0x9c>)
 8001698:	22f0      	movs	r2, #240	@ 0xf0
 800169a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800169c:	4b0b      	ldr	r3, [pc, #44]	@ (80016cc <ILI9341_Set_Rotation+0xa0>)
 800169e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80016a2:	801a      	strh	r2, [r3, #0]
			break;
 80016a4:	e00b      	b.n	80016be <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80016a6:	20e8      	movs	r0, #232	@ 0xe8
 80016a8:	f7ff ff34 	bl	8001514 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80016ac:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <ILI9341_Set_Rotation+0x9c>)
 80016ae:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80016b2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80016b4:	4b05      	ldr	r3, [pc, #20]	@ (80016cc <ILI9341_Set_Rotation+0xa0>)
 80016b6:	22f0      	movs	r2, #240	@ 0xf0
 80016b8:	801a      	strh	r2, [r3, #0]
			break;
 80016ba:	e000      	b.n	80016be <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80016bc:	bf00      	nop
	}
}
 80016be:	bf00      	nop
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	2000001e 	.word	0x2000001e
 80016cc:	2000001c 	.word	0x2000001c

080016d0 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80016d4:	2201      	movs	r2, #1
 80016d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016da:	4802      	ldr	r0, [pc, #8]	@ (80016e4 <ILI9341_Enable+0x14>)
 80016dc:	f000 fe54 	bl	8002388 <HAL_GPIO_WritePin>
}
 80016e0:	bf00      	nop
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40020800 	.word	0x40020800

080016e8 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0

ILI9341_Enable();
 80016ec:	f7ff fff0 	bl	80016d0 <ILI9341_Enable>
ILI9341_SPI_Init();
 80016f0:	f7ff fecc 	bl	800148c <ILI9341_SPI_Init>
ILI9341_Reset();
 80016f4:	f7ff ff7c 	bl	80015f0 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 80016f8:	2001      	movs	r0, #1
 80016fa:	f7ff fee9 	bl	80014d0 <ILI9341_Write_Command>
HAL_Delay(1000);
 80016fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001702:	f000 fb5f 	bl	8001dc4 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8001706:	20cb      	movs	r0, #203	@ 0xcb
 8001708:	f7ff fee2 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 800170c:	2039      	movs	r0, #57	@ 0x39
 800170e:	f7ff ff01 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8001712:	202c      	movs	r0, #44	@ 0x2c
 8001714:	f7ff fefe 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001718:	2000      	movs	r0, #0
 800171a:	f7ff fefb 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 800171e:	2034      	movs	r0, #52	@ 0x34
 8001720:	f7ff fef8 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8001724:	2002      	movs	r0, #2
 8001726:	f7ff fef5 	bl	8001514 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 800172a:	20cf      	movs	r0, #207	@ 0xcf
 800172c:	f7ff fed0 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001730:	2000      	movs	r0, #0
 8001732:	f7ff feef 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001736:	20c1      	movs	r0, #193	@ 0xc1
 8001738:	f7ff feec 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 800173c:	2030      	movs	r0, #48	@ 0x30
 800173e:	f7ff fee9 	bl	8001514 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8001742:	20e8      	movs	r0, #232	@ 0xe8
 8001744:	f7ff fec4 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8001748:	2085      	movs	r0, #133	@ 0x85
 800174a:	f7ff fee3 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800174e:	2000      	movs	r0, #0
 8001750:	f7ff fee0 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8001754:	2078      	movs	r0, #120	@ 0x78
 8001756:	f7ff fedd 	bl	8001514 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 800175a:	20ea      	movs	r0, #234	@ 0xea
 800175c:	f7ff feb8 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001760:	2000      	movs	r0, #0
 8001762:	f7ff fed7 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001766:	2000      	movs	r0, #0
 8001768:	f7ff fed4 	bl	8001514 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 800176c:	20ed      	movs	r0, #237	@ 0xed
 800176e:	f7ff feaf 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8001772:	2064      	movs	r0, #100	@ 0x64
 8001774:	f7ff fece 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001778:	2003      	movs	r0, #3
 800177a:	f7ff fecb 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 800177e:	2012      	movs	r0, #18
 8001780:	f7ff fec8 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8001784:	2081      	movs	r0, #129	@ 0x81
 8001786:	f7ff fec5 	bl	8001514 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 800178a:	20f7      	movs	r0, #247	@ 0xf7
 800178c:	f7ff fea0 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8001790:	2020      	movs	r0, #32
 8001792:	f7ff febf 	bl	8001514 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8001796:	20c0      	movs	r0, #192	@ 0xc0
 8001798:	f7ff fe9a 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 800179c:	2023      	movs	r0, #35	@ 0x23
 800179e:	f7ff feb9 	bl	8001514 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 80017a2:	20c1      	movs	r0, #193	@ 0xc1
 80017a4:	f7ff fe94 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 80017a8:	2010      	movs	r0, #16
 80017aa:	f7ff feb3 	bl	8001514 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 80017ae:	20c5      	movs	r0, #197	@ 0xc5
 80017b0:	f7ff fe8e 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 80017b4:	203e      	movs	r0, #62	@ 0x3e
 80017b6:	f7ff fead 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 80017ba:	2028      	movs	r0, #40	@ 0x28
 80017bc:	f7ff feaa 	bl	8001514 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 80017c0:	20c7      	movs	r0, #199	@ 0xc7
 80017c2:	f7ff fe85 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 80017c6:	2086      	movs	r0, #134	@ 0x86
 80017c8:	f7ff fea4 	bl	8001514 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 80017cc:	2036      	movs	r0, #54	@ 0x36
 80017ce:	f7ff fe7f 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 80017d2:	2048      	movs	r0, #72	@ 0x48
 80017d4:	f7ff fe9e 	bl	8001514 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 80017d8:	203a      	movs	r0, #58	@ 0x3a
 80017da:	f7ff fe79 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 80017de:	2055      	movs	r0, #85	@ 0x55
 80017e0:	f7ff fe98 	bl	8001514 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 80017e4:	20b1      	movs	r0, #177	@ 0xb1
 80017e6:	f7ff fe73 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80017ea:	2000      	movs	r0, #0
 80017ec:	f7ff fe92 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 80017f0:	2018      	movs	r0, #24
 80017f2:	f7ff fe8f 	bl	8001514 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 80017f6:	20b6      	movs	r0, #182	@ 0xb6
 80017f8:	f7ff fe6a 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 80017fc:	2008      	movs	r0, #8
 80017fe:	f7ff fe89 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8001802:	2082      	movs	r0, #130	@ 0x82
 8001804:	f7ff fe86 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8001808:	2027      	movs	r0, #39	@ 0x27
 800180a:	f7ff fe83 	bl	8001514 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 800180e:	20f2      	movs	r0, #242	@ 0xf2
 8001810:	f7ff fe5e 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001814:	2000      	movs	r0, #0
 8001816:	f7ff fe7d 	bl	8001514 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 800181a:	2026      	movs	r0, #38	@ 0x26
 800181c:	f7ff fe58 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8001820:	2001      	movs	r0, #1
 8001822:	f7ff fe77 	bl	8001514 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8001826:	20e0      	movs	r0, #224	@ 0xe0
 8001828:	f7ff fe52 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 800182c:	200f      	movs	r0, #15
 800182e:	f7ff fe71 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001832:	2031      	movs	r0, #49	@ 0x31
 8001834:	f7ff fe6e 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8001838:	202b      	movs	r0, #43	@ 0x2b
 800183a:	f7ff fe6b 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 800183e:	200c      	movs	r0, #12
 8001840:	f7ff fe68 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001844:	200e      	movs	r0, #14
 8001846:	f7ff fe65 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 800184a:	2008      	movs	r0, #8
 800184c:	f7ff fe62 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8001850:	204e      	movs	r0, #78	@ 0x4e
 8001852:	f7ff fe5f 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8001856:	20f1      	movs	r0, #241	@ 0xf1
 8001858:	f7ff fe5c 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 800185c:	2037      	movs	r0, #55	@ 0x37
 800185e:	f7ff fe59 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001862:	2007      	movs	r0, #7
 8001864:	f7ff fe56 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8001868:	2010      	movs	r0, #16
 800186a:	f7ff fe53 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 800186e:	2003      	movs	r0, #3
 8001870:	f7ff fe50 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001874:	200e      	movs	r0, #14
 8001876:	f7ff fe4d 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 800187a:	2009      	movs	r0, #9
 800187c:	f7ff fe4a 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001880:	2000      	movs	r0, #0
 8001882:	f7ff fe47 	bl	8001514 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8001886:	20e1      	movs	r0, #225	@ 0xe1
 8001888:	f7ff fe22 	bl	80014d0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800188c:	2000      	movs	r0, #0
 800188e:	f7ff fe41 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001892:	200e      	movs	r0, #14
 8001894:	f7ff fe3e 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8001898:	2014      	movs	r0, #20
 800189a:	f7ff fe3b 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 800189e:	2003      	movs	r0, #3
 80018a0:	f7ff fe38 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 80018a4:	2011      	movs	r0, #17
 80018a6:	f7ff fe35 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 80018aa:	2007      	movs	r0, #7
 80018ac:	f7ff fe32 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80018b0:	2031      	movs	r0, #49	@ 0x31
 80018b2:	f7ff fe2f 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80018b6:	20c1      	movs	r0, #193	@ 0xc1
 80018b8:	f7ff fe2c 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 80018bc:	2048      	movs	r0, #72	@ 0x48
 80018be:	f7ff fe29 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 80018c2:	2008      	movs	r0, #8
 80018c4:	f7ff fe26 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80018c8:	200f      	movs	r0, #15
 80018ca:	f7ff fe23 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 80018ce:	200c      	movs	r0, #12
 80018d0:	f7ff fe20 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80018d4:	2031      	movs	r0, #49	@ 0x31
 80018d6:	f7ff fe1d 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 80018da:	2036      	movs	r0, #54	@ 0x36
 80018dc:	f7ff fe1a 	bl	8001514 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80018e0:	200f      	movs	r0, #15
 80018e2:	f7ff fe17 	bl	8001514 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 80018e6:	2011      	movs	r0, #17
 80018e8:	f7ff fdf2 	bl	80014d0 <ILI9341_Write_Command>
HAL_Delay(120);
 80018ec:	2078      	movs	r0, #120	@ 0x78
 80018ee:	f000 fa69 	bl	8001dc4 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 80018f2:	2029      	movs	r0, #41	@ 0x29
 80018f4:	f7ff fdec 	bl	80014d0 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 80018f8:	2000      	movs	r0, #0
 80018fa:	f7ff fe97 	bl	800162c <ILI9341_Set_Rotation>
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001904:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001908:	b08d      	sub	sp, #52	@ 0x34
 800190a:	af00      	add	r7, sp, #0
 800190c:	4603      	mov	r3, r0
 800190e:	6039      	str	r1, [r7, #0]
 8001910:	80fb      	strh	r3, [r7, #6]
 8001912:	466b      	mov	r3, sp
 8001914:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001916:	2300      	movs	r3, #0
 8001918:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001922:	d202      	bcs.n	800192a <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001928:	e002      	b.n	8001930 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 800192a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800192e:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001930:	2201      	movs	r2, #1
 8001932:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001936:	4840      	ldr	r0, [pc, #256]	@ (8001a38 <ILI9341_Draw_Colour_Burst+0x134>)
 8001938:	f000 fd26 	bl	8002388 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800193c:	2200      	movs	r2, #0
 800193e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001942:	483d      	ldr	r0, [pc, #244]	@ (8001a38 <ILI9341_Draw_Colour_Burst+0x134>)
 8001944:	f000 fd20 	bl	8002388 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8001948:	88fb      	ldrh	r3, [r7, #6]
 800194a:	0a1b      	lsrs	r3, r3, #8
 800194c:	b29b      	uxth	r3, r3
 800194e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 8001952:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001954:	460b      	mov	r3, r1
 8001956:	3b01      	subs	r3, #1
 8001958:	61fb      	str	r3, [r7, #28]
 800195a:	2300      	movs	r3, #0
 800195c:	4688      	mov	r8, r1
 800195e:	4699      	mov	r9, r3
 8001960:	f04f 0200 	mov.w	r2, #0
 8001964:	f04f 0300 	mov.w	r3, #0
 8001968:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800196c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001970:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001974:	2300      	movs	r3, #0
 8001976:	460c      	mov	r4, r1
 8001978:	461d      	mov	r5, r3
 800197a:	f04f 0200 	mov.w	r2, #0
 800197e:	f04f 0300 	mov.w	r3, #0
 8001982:	00eb      	lsls	r3, r5, #3
 8001984:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001988:	00e2      	lsls	r2, r4, #3
 800198a:	1dcb      	adds	r3, r1, #7
 800198c:	08db      	lsrs	r3, r3, #3
 800198e:	00db      	lsls	r3, r3, #3
 8001990:	ebad 0d03 	sub.w	sp, sp, r3
 8001994:	466b      	mov	r3, sp
 8001996:	3300      	adds	r3, #0
 8001998:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 800199a:	2300      	movs	r3, #0
 800199c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800199e:	e00e      	b.n	80019be <ILI9341_Draw_Colour_Burst+0xba>
	{
		burst_buffer[j] = 	chifted;
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019a4:	4413      	add	r3, r2
 80019a6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80019aa:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 80019ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ae:	3301      	adds	r3, #1
 80019b0:	88fa      	ldrh	r2, [r7, #6]
 80019b2:	b2d1      	uxtb	r1, r2
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 80019b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ba:	3302      	adds	r3, #2
 80019bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d3ec      	bcc.n	80019a0 <ILI9341_Draw_Colour_Burst+0x9c>
	}

uint32_t Sending_Size = Size*2;
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	005b      	lsls	r3, r3, #1
 80019ca:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 80019cc:	697a      	ldr	r2, [r7, #20]
 80019ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d4:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019da:	fbb3 f2f2 	udiv	r2, r3, r2
 80019de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80019e0:	fb01 f202 	mul.w	r2, r1, r2
 80019e4:	1a9b      	subs	r3, r3, r2
 80019e6:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d010      	beq.n	8001a10 <ILI9341_Draw_Colour_Burst+0x10c>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80019ee:	2300      	movs	r3, #0
 80019f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80019f2:	e009      	b.n	8001a08 <ILI9341_Draw_Colour_Burst+0x104>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 80019f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019f6:	b29a      	uxth	r2, r3
 80019f8:	230a      	movs	r3, #10
 80019fa:	69b9      	ldr	r1, [r7, #24]
 80019fc:	480f      	ldr	r0, [pc, #60]	@ (8001a3c <ILI9341_Draw_Colour_Burst+0x138>)
 80019fe:	f001 ff32 	bl	8003866 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a04:	3301      	adds	r3, #1
 8001a06:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d3f1      	bcc.n	80019f4 <ILI9341_Draw_Colour_Burst+0xf0>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	230a      	movs	r3, #10
 8001a16:	69b9      	ldr	r1, [r7, #24]
 8001a18:	4808      	ldr	r0, [pc, #32]	@ (8001a3c <ILI9341_Draw_Colour_Burst+0x138>)
 8001a1a:	f001 ff24 	bl	8003866 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001a1e:	2201      	movs	r2, #1
 8001a20:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a24:	4804      	ldr	r0, [pc, #16]	@ (8001a38 <ILI9341_Draw_Colour_Burst+0x134>)
 8001a26:	f000 fcaf 	bl	8002388 <HAL_GPIO_WritePin>
 8001a2a:	46b5      	mov	sp, r6
}
 8001a2c:	bf00      	nop
 8001a2e:	3734      	adds	r7, #52	@ 0x34
 8001a30:	46bd      	mov	sp, r7
 8001a32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a36:	bf00      	nop
 8001a38:	40020800 	.word	0x40020800
 8001a3c:	20000220 	.word	0x20000220

08001a40 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8001a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a84 <ILI9341_Fill_Screen+0x44>)
 8001a4c:	881b      	ldrh	r3, [r3, #0]
 8001a4e:	b29a      	uxth	r2, r3
 8001a50:	4b0d      	ldr	r3, [pc, #52]	@ (8001a88 <ILI9341_Fill_Screen+0x48>)
 8001a52:	881b      	ldrh	r3, [r3, #0]
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	2100      	movs	r1, #0
 8001a58:	2000      	movs	r0, #0
 8001a5a:	f7ff fd7d 	bl	8001558 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8001a5e:	4b09      	ldr	r3, [pc, #36]	@ (8001a84 <ILI9341_Fill_Screen+0x44>)
 8001a60:	881b      	ldrh	r3, [r3, #0]
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	461a      	mov	r2, r3
 8001a66:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <ILI9341_Fill_Screen+0x48>)
 8001a68:	881b      	ldrh	r3, [r3, #0]
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	fb02 f303 	mul.w	r3, r2, r3
 8001a70:	461a      	mov	r2, r3
 8001a72:	88fb      	ldrh	r3, [r7, #6]
 8001a74:	4611      	mov	r1, r2
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff ff44 	bl	8001904 <ILI9341_Draw_Colour_Burst>
}
 8001a7c:	bf00      	nop
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	2000001e 	.word	0x2000001e
 8001a88:	2000001c 	.word	0x2000001c

08001a8c <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b086      	sub	sp, #24
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	80fb      	strh	r3, [r7, #6]
 8001a96:	460b      	mov	r3, r1
 8001a98:	80bb      	strh	r3, [r7, #4]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8001a9e:	4b64      	ldr	r3, [pc, #400]	@ (8001c30 <ILI9341_Draw_Pixel+0x1a4>)
 8001aa0:	881b      	ldrh	r3, [r3, #0]
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	88fa      	ldrh	r2, [r7, #6]
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	f080 80be 	bcs.w	8001c28 <ILI9341_Draw_Pixel+0x19c>
 8001aac:	4b61      	ldr	r3, [pc, #388]	@ (8001c34 <ILI9341_Draw_Pixel+0x1a8>)
 8001aae:	881b      	ldrh	r3, [r3, #0]
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	88ba      	ldrh	r2, [r7, #4]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	f080 80b7 	bcs.w	8001c28 <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001aba:	2200      	movs	r2, #0
 8001abc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ac0:	485d      	ldr	r0, [pc, #372]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001ac2:	f000 fc61 	bl	8002388 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001acc:	485a      	ldr	r0, [pc, #360]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001ace:	f000 fc5b 	bl	8002388 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8001ad2:	202a      	movs	r0, #42	@ 0x2a
 8001ad4:	f7ff fcea 	bl	80014ac <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ade:	4856      	ldr	r0, [pc, #344]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001ae0:	f000 fc52 	bl	8002388 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001aea:	4853      	ldr	r0, [pc, #332]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001aec:	f000 fc4c 	bl	8002388 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001af0:	2200      	movs	r2, #0
 8001af2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001af6:	4850      	ldr	r0, [pc, #320]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001af8:	f000 fc46 	bl	8002388 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8001afc:	88fb      	ldrh	r3, [r7, #6]
 8001afe:	0a1b      	lsrs	r3, r3, #8
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	753b      	strb	r3, [r7, #20]
 8001b06:	88fb      	ldrh	r3, [r7, #6]
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	757b      	strb	r3, [r7, #21]
 8001b0c:	88fb      	ldrh	r3, [r7, #6]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	121b      	asrs	r3, r3, #8
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	75bb      	strb	r3, [r7, #22]
 8001b16:	88fb      	ldrh	r3, [r7, #6]
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8001b20:	f107 0114 	add.w	r1, r7, #20
 8001b24:	2301      	movs	r3, #1
 8001b26:	2204      	movs	r2, #4
 8001b28:	4844      	ldr	r0, [pc, #272]	@ (8001c3c <ILI9341_Draw_Pixel+0x1b0>)
 8001b2a:	f001 fe9c 	bl	8003866 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b34:	4840      	ldr	r0, [pc, #256]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001b36:	f000 fc27 	bl	8002388 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b40:	483d      	ldr	r0, [pc, #244]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001b42:	f000 fc21 	bl	8002388 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001b46:	2200      	movs	r2, #0
 8001b48:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b4c:	483a      	ldr	r0, [pc, #232]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001b4e:	f000 fc1b 	bl	8002388 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8001b52:	202b      	movs	r0, #43	@ 0x2b
 8001b54:	f7ff fcaa 	bl	80014ac <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8001b58:	2201      	movs	r2, #1
 8001b5a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b5e:	4836      	ldr	r0, [pc, #216]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001b60:	f000 fc12 	bl	8002388 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8001b64:	2201      	movs	r2, #1
 8001b66:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b6a:	4833      	ldr	r0, [pc, #204]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001b6c:	f000 fc0c 	bl	8002388 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001b70:	2200      	movs	r2, #0
 8001b72:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b76:	4830      	ldr	r0, [pc, #192]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001b78:	f000 fc06 	bl	8002388 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8001b7c:	88bb      	ldrh	r3, [r7, #4]
 8001b7e:	0a1b      	lsrs	r3, r3, #8
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	743b      	strb	r3, [r7, #16]
 8001b86:	88bb      	ldrh	r3, [r7, #4]
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	747b      	strb	r3, [r7, #17]
 8001b8c:	88bb      	ldrh	r3, [r7, #4]
 8001b8e:	3301      	adds	r3, #1
 8001b90:	121b      	asrs	r3, r3, #8
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	74bb      	strb	r3, [r7, #18]
 8001b96:	88bb      	ldrh	r3, [r7, #4]
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8001ba0:	f107 0110 	add.w	r1, r7, #16
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	2204      	movs	r2, #4
 8001ba8:	4824      	ldr	r0, [pc, #144]	@ (8001c3c <ILI9341_Draw_Pixel+0x1b0>)
 8001baa:	f001 fe5c 	bl	8003866 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bb4:	4820      	ldr	r0, [pc, #128]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001bb6:	f000 fbe7 	bl	8002388 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001bba:	2200      	movs	r2, #0
 8001bbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bc0:	481d      	ldr	r0, [pc, #116]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001bc2:	f000 fbe1 	bl	8002388 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bcc:	481a      	ldr	r0, [pc, #104]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001bce:	f000 fbdb 	bl	8002388 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8001bd2:	202c      	movs	r0, #44	@ 0x2c
 8001bd4:	f7ff fc6a 	bl	80014ac <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8001bd8:	2201      	movs	r2, #1
 8001bda:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bde:	4816      	ldr	r0, [pc, #88]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001be0:	f000 fbd2 	bl	8002388 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8001be4:	2201      	movs	r2, #1
 8001be6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bea:	4813      	ldr	r0, [pc, #76]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001bec:	f000 fbcc 	bl	8002388 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bf6:	4810      	ldr	r0, [pc, #64]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001bf8:	f000 fbc6 	bl	8002388 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8001bfc:	887b      	ldrh	r3, [r7, #2]
 8001bfe:	0a1b      	lsrs	r3, r3, #8
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	733b      	strb	r3, [r7, #12]
 8001c06:	887b      	ldrh	r3, [r7, #2]
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8001c0c:	f107 010c 	add.w	r1, r7, #12
 8001c10:	2301      	movs	r3, #1
 8001c12:	2202      	movs	r2, #2
 8001c14:	4809      	ldr	r0, [pc, #36]	@ (8001c3c <ILI9341_Draw_Pixel+0x1b0>)
 8001c16:	f001 fe26 	bl	8003866 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c20:	4805      	ldr	r0, [pc, #20]	@ (8001c38 <ILI9341_Draw_Pixel+0x1ac>)
 8001c22:	f000 fbb1 	bl	8002388 <HAL_GPIO_WritePin>
 8001c26:	e000      	b.n	8001c2a <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8001c28:	bf00      	nop
	
}
 8001c2a:	3718      	adds	r7, #24
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	2000001e 	.word	0x2000001e
 8001c34:	2000001c 	.word	0x2000001c
 8001c38:	40020800 	.word	0x40020800
 8001c3c:	20000220 	.word	0x20000220

08001c40 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8001c40:	b590      	push	{r4, r7, lr}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4604      	mov	r4, r0
 8001c48:	4608      	mov	r0, r1
 8001c4a:	4611      	mov	r1, r2
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4623      	mov	r3, r4
 8001c50:	80fb      	strh	r3, [r7, #6]
 8001c52:	4603      	mov	r3, r0
 8001c54:	80bb      	strh	r3, [r7, #4]
 8001c56:	460b      	mov	r3, r1
 8001c58:	807b      	strh	r3, [r7, #2]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001c5e:	4b24      	ldr	r3, [pc, #144]	@ (8001cf0 <ILI9341_Draw_Rectangle+0xb0>)
 8001c60:	881b      	ldrh	r3, [r3, #0]
 8001c62:	b29b      	uxth	r3, r3
 8001c64:	88fa      	ldrh	r2, [r7, #6]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d23d      	bcs.n	8001ce6 <ILI9341_Draw_Rectangle+0xa6>
 8001c6a:	4b22      	ldr	r3, [pc, #136]	@ (8001cf4 <ILI9341_Draw_Rectangle+0xb4>)
 8001c6c:	881b      	ldrh	r3, [r3, #0]
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	88ba      	ldrh	r2, [r7, #4]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d237      	bcs.n	8001ce6 <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8001c76:	88fa      	ldrh	r2, [r7, #6]
 8001c78:	887b      	ldrh	r3, [r7, #2]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	4a1c      	ldr	r2, [pc, #112]	@ (8001cf0 <ILI9341_Draw_Rectangle+0xb0>)
 8001c7e:	8812      	ldrh	r2, [r2, #0]
 8001c80:	b292      	uxth	r2, r2
 8001c82:	4293      	cmp	r3, r2
 8001c84:	dd05      	ble.n	8001c92 <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8001c86:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf0 <ILI9341_Draw_Rectangle+0xb0>)
 8001c88:	881b      	ldrh	r3, [r3, #0]
 8001c8a:	b29a      	uxth	r2, r3
 8001c8c:	88fb      	ldrh	r3, [r7, #6]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8001c92:	88ba      	ldrh	r2, [r7, #4]
 8001c94:	883b      	ldrh	r3, [r7, #0]
 8001c96:	4413      	add	r3, r2
 8001c98:	4a16      	ldr	r2, [pc, #88]	@ (8001cf4 <ILI9341_Draw_Rectangle+0xb4>)
 8001c9a:	8812      	ldrh	r2, [r2, #0]
 8001c9c:	b292      	uxth	r2, r2
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	dd05      	ble.n	8001cae <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8001ca2:	4b14      	ldr	r3, [pc, #80]	@ (8001cf4 <ILI9341_Draw_Rectangle+0xb4>)
 8001ca4:	881b      	ldrh	r3, [r3, #0]
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	88bb      	ldrh	r3, [r7, #4]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8001cae:	88fa      	ldrh	r2, [r7, #6]
 8001cb0:	887b      	ldrh	r3, [r7, #2]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	3b01      	subs	r3, #1
 8001cb8:	b29c      	uxth	r4, r3
 8001cba:	88ba      	ldrh	r2, [r7, #4]
 8001cbc:	883b      	ldrh	r3, [r7, #0]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	88b9      	ldrh	r1, [r7, #4]
 8001cc8:	88f8      	ldrh	r0, [r7, #6]
 8001cca:	4622      	mov	r2, r4
 8001ccc:	f7ff fc44 	bl	8001558 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8001cd0:	883b      	ldrh	r3, [r7, #0]
 8001cd2:	887a      	ldrh	r2, [r7, #2]
 8001cd4:	fb02 f303 	mul.w	r3, r2, r3
 8001cd8:	461a      	mov	r2, r3
 8001cda:	8b3b      	ldrh	r3, [r7, #24]
 8001cdc:	4611      	mov	r1, r2
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fe10 	bl	8001904 <ILI9341_Draw_Colour_Burst>
 8001ce4:	e000      	b.n	8001ce8 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001ce6:	bf00      	nop
}
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd90      	pop	{r4, r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	2000001e 	.word	0x2000001e
 8001cf4:	2000001c 	.word	0x2000001c

08001cf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cfc:	4b08      	ldr	r3, [pc, #32]	@ (8001d20 <HAL_Init+0x28>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a07      	ldr	r2, [pc, #28]	@ (8001d20 <HAL_Init+0x28>)
 8001d02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d08:	2003      	movs	r0, #3
 8001d0a:	f000 f94f 	bl	8001fac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d0e:	2000      	movs	r0, #0
 8001d10:	f000 f808 	bl	8001d24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d14:	f7ff f81c 	bl	8000d50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40023c00 	.word	0x40023c00

08001d24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d2c:	4b12      	ldr	r3, [pc, #72]	@ (8001d78 <HAL_InitTick+0x54>)
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	4b12      	ldr	r3, [pc, #72]	@ (8001d7c <HAL_InitTick+0x58>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	4619      	mov	r1, r3
 8001d36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d42:	4618      	mov	r0, r3
 8001d44:	f000 f967 	bl	8002016 <HAL_SYSTICK_Config>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e00e      	b.n	8001d70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2b0f      	cmp	r3, #15
 8001d56:	d80a      	bhi.n	8001d6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	6879      	ldr	r1, [r7, #4]
 8001d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d60:	f000 f92f 	bl	8001fc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d64:	4a06      	ldr	r2, [pc, #24]	@ (8001d80 <HAL_InitTick+0x5c>)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	e000      	b.n	8001d70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3708      	adds	r7, #8
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	20000018 	.word	0x20000018
 8001d7c:	20000024 	.word	0x20000024
 8001d80:	20000020 	.word	0x20000020

08001d84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d88:	4b06      	ldr	r3, [pc, #24]	@ (8001da4 <HAL_IncTick+0x20>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4b06      	ldr	r3, [pc, #24]	@ (8001da8 <HAL_IncTick+0x24>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4413      	add	r3, r2
 8001d94:	4a04      	ldr	r2, [pc, #16]	@ (8001da8 <HAL_IncTick+0x24>)
 8001d96:	6013      	str	r3, [r2, #0]
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	20000024 	.word	0x20000024
 8001da8:	2000035c 	.word	0x2000035c

08001dac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  return uwTick;
 8001db0:	4b03      	ldr	r3, [pc, #12]	@ (8001dc0 <HAL_GetTick+0x14>)
 8001db2:	681b      	ldr	r3, [r3, #0]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	2000035c 	.word	0x2000035c

08001dc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dcc:	f7ff ffee 	bl	8001dac <HAL_GetTick>
 8001dd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ddc:	d005      	beq.n	8001dea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dde:	4b0a      	ldr	r3, [pc, #40]	@ (8001e08 <HAL_Delay+0x44>)
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	461a      	mov	r2, r3
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	4413      	add	r3, r2
 8001de8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001dea:	bf00      	nop
 8001dec:	f7ff ffde 	bl	8001dac <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d8f7      	bhi.n	8001dec <HAL_Delay+0x28>
  {
  }
}
 8001dfc:	bf00      	nop
 8001dfe:	bf00      	nop
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000024 	.word	0x20000024

08001e0c <__NVIC_SetPriorityGrouping>:
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e4c <__NVIC_SetPriorityGrouping+0x40>)
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e22:	68ba      	ldr	r2, [r7, #8]
 8001e24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e28:	4013      	ands	r3, r2
 8001e2a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001e34:	4b06      	ldr	r3, [pc, #24]	@ (8001e50 <__NVIC_SetPriorityGrouping+0x44>)
 8001e36:	4313      	orrs	r3, r2
 8001e38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e3a:	4a04      	ldr	r2, [pc, #16]	@ (8001e4c <__NVIC_SetPriorityGrouping+0x40>)
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	60d3      	str	r3, [r2, #12]
}
 8001e40:	bf00      	nop
 8001e42:	3714      	adds	r7, #20
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	e000ed00 	.word	0xe000ed00
 8001e50:	05fa0000 	.word	0x05fa0000

08001e54 <__NVIC_GetPriorityGrouping>:
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e58:	4b04      	ldr	r3, [pc, #16]	@ (8001e6c <__NVIC_GetPriorityGrouping+0x18>)
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	0a1b      	lsrs	r3, r3, #8
 8001e5e:	f003 0307 	and.w	r3, r3, #7
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	e000ed00 	.word	0xe000ed00

08001e70 <__NVIC_EnableIRQ>:
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	db0b      	blt.n	8001e9a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e82:	79fb      	ldrb	r3, [r7, #7]
 8001e84:	f003 021f 	and.w	r2, r3, #31
 8001e88:	4907      	ldr	r1, [pc, #28]	@ (8001ea8 <__NVIC_EnableIRQ+0x38>)
 8001e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8e:	095b      	lsrs	r3, r3, #5
 8001e90:	2001      	movs	r0, #1
 8001e92:	fa00 f202 	lsl.w	r2, r0, r2
 8001e96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001e9a:	bf00      	nop
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	e000e100 	.word	0xe000e100

08001eac <__NVIC_SetPriority>:
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	6039      	str	r1, [r7, #0]
 8001eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	db0a      	blt.n	8001ed6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	b2da      	uxtb	r2, r3
 8001ec4:	490c      	ldr	r1, [pc, #48]	@ (8001ef8 <__NVIC_SetPriority+0x4c>)
 8001ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eca:	0112      	lsls	r2, r2, #4
 8001ecc:	b2d2      	uxtb	r2, r2
 8001ece:	440b      	add	r3, r1
 8001ed0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001ed4:	e00a      	b.n	8001eec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	b2da      	uxtb	r2, r3
 8001eda:	4908      	ldr	r1, [pc, #32]	@ (8001efc <__NVIC_SetPriority+0x50>)
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	f003 030f 	and.w	r3, r3, #15
 8001ee2:	3b04      	subs	r3, #4
 8001ee4:	0112      	lsls	r2, r2, #4
 8001ee6:	b2d2      	uxtb	r2, r2
 8001ee8:	440b      	add	r3, r1
 8001eea:	761a      	strb	r2, [r3, #24]
}
 8001eec:	bf00      	nop
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	e000e100 	.word	0xe000e100
 8001efc:	e000ed00 	.word	0xe000ed00

08001f00 <NVIC_EncodePriority>:
{
 8001f00:	b480      	push	{r7}
 8001f02:	b089      	sub	sp, #36	@ 0x24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f003 0307 	and.w	r3, r3, #7
 8001f12:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	f1c3 0307 	rsb	r3, r3, #7
 8001f1a:	2b04      	cmp	r3, #4
 8001f1c:	bf28      	it	cs
 8001f1e:	2304      	movcs	r3, #4
 8001f20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	3304      	adds	r3, #4
 8001f26:	2b06      	cmp	r3, #6
 8001f28:	d902      	bls.n	8001f30 <NVIC_EncodePriority+0x30>
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	3b03      	subs	r3, #3
 8001f2e:	e000      	b.n	8001f32 <NVIC_EncodePriority+0x32>
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f34:	f04f 32ff 	mov.w	r2, #4294967295
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43da      	mvns	r2, r3
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	401a      	ands	r2, r3
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f48:	f04f 31ff 	mov.w	r1, #4294967295
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f52:	43d9      	mvns	r1, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f58:	4313      	orrs	r3, r2
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3724      	adds	r7, #36	@ 0x24
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
	...

08001f68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3b01      	subs	r3, #1
 8001f74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f78:	d301      	bcc.n	8001f7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e00f      	b.n	8001f9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa8 <SysTick_Config+0x40>)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3b01      	subs	r3, #1
 8001f84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f86:	210f      	movs	r1, #15
 8001f88:	f04f 30ff 	mov.w	r0, #4294967295
 8001f8c:	f7ff ff8e 	bl	8001eac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f90:	4b05      	ldr	r3, [pc, #20]	@ (8001fa8 <SysTick_Config+0x40>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f96:	4b04      	ldr	r3, [pc, #16]	@ (8001fa8 <SysTick_Config+0x40>)
 8001f98:	2207      	movs	r2, #7
 8001f9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3708      	adds	r7, #8
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	e000e010 	.word	0xe000e010

08001fac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f7ff ff29 	bl	8001e0c <__NVIC_SetPriorityGrouping>
}
 8001fba:	bf00      	nop
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b086      	sub	sp, #24
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	4603      	mov	r3, r0
 8001fca:	60b9      	str	r1, [r7, #8]
 8001fcc:	607a      	str	r2, [r7, #4]
 8001fce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fd4:	f7ff ff3e 	bl	8001e54 <__NVIC_GetPriorityGrouping>
 8001fd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	68b9      	ldr	r1, [r7, #8]
 8001fde:	6978      	ldr	r0, [r7, #20]
 8001fe0:	f7ff ff8e 	bl	8001f00 <NVIC_EncodePriority>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fea:	4611      	mov	r1, r2
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7ff ff5d 	bl	8001eac <__NVIC_SetPriority>
}
 8001ff2:	bf00      	nop
 8001ff4:	3718      	adds	r7, #24
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	4603      	mov	r3, r0
 8002002:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff ff31 	bl	8001e70 <__NVIC_EnableIRQ>
}
 800200e:	bf00      	nop
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}

08002016 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002016:	b580      	push	{r7, lr}
 8002018:	b082      	sub	sp, #8
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7ff ffa2 	bl	8001f68 <SysTick_Config>
 8002024:	4603      	mov	r3, r0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
	...

08002030 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002030:	b480      	push	{r7}
 8002032:	b089      	sub	sp, #36	@ 0x24
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800203a:	2300      	movs	r3, #0
 800203c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800203e:	2300      	movs	r3, #0
 8002040:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002042:	2300      	movs	r3, #0
 8002044:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002046:	2300      	movs	r3, #0
 8002048:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800204a:	2300      	movs	r3, #0
 800204c:	61fb      	str	r3, [r7, #28]
 800204e:	e175      	b.n	800233c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002050:	2201      	movs	r2, #1
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	fa02 f303 	lsl.w	r3, r2, r3
 8002058:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	4013      	ands	r3, r2
 8002062:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002064:	693a      	ldr	r2, [r7, #16]
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	429a      	cmp	r2, r3
 800206a:	f040 8164 	bne.w	8002336 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f003 0303 	and.w	r3, r3, #3
 8002076:	2b01      	cmp	r3, #1
 8002078:	d005      	beq.n	8002086 <HAL_GPIO_Init+0x56>
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f003 0303 	and.w	r3, r3, #3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d130      	bne.n	80020e8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	2203      	movs	r2, #3
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	43db      	mvns	r3, r3
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	4013      	ands	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	68da      	ldr	r2, [r3, #12]
 80020a2:	69fb      	ldr	r3, [r7, #28]
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	69ba      	ldr	r2, [r7, #24]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	69ba      	ldr	r2, [r7, #24]
 80020b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020bc:	2201      	movs	r2, #1
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	fa02 f303 	lsl.w	r3, r2, r3
 80020c4:	43db      	mvns	r3, r3
 80020c6:	69ba      	ldr	r2, [r7, #24]
 80020c8:	4013      	ands	r3, r2
 80020ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	091b      	lsrs	r3, r3, #4
 80020d2:	f003 0201 	and.w	r2, r3, #1
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	69ba      	ldr	r2, [r7, #24]
 80020de:	4313      	orrs	r3, r2
 80020e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f003 0303 	and.w	r3, r3, #3
 80020f0:	2b03      	cmp	r3, #3
 80020f2:	d017      	beq.n	8002124 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	2203      	movs	r2, #3
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	43db      	mvns	r3, r3
 8002106:	69ba      	ldr	r2, [r7, #24]
 8002108:	4013      	ands	r3, r2
 800210a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	fa02 f303 	lsl.w	r3, r2, r3
 8002118:	69ba      	ldr	r2, [r7, #24]
 800211a:	4313      	orrs	r3, r2
 800211c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	69ba      	ldr	r2, [r7, #24]
 8002122:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f003 0303 	and.w	r3, r3, #3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d123      	bne.n	8002178 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	08da      	lsrs	r2, r3, #3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3208      	adds	r2, #8
 8002138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800213c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	f003 0307 	and.w	r3, r3, #7
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	220f      	movs	r2, #15
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	43db      	mvns	r3, r3
 800214e:	69ba      	ldr	r2, [r7, #24]
 8002150:	4013      	ands	r3, r2
 8002152:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	691a      	ldr	r2, [r3, #16]
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	f003 0307 	and.w	r3, r3, #7
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	4313      	orrs	r3, r2
 8002168:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	08da      	lsrs	r2, r3, #3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	3208      	adds	r2, #8
 8002172:	69b9      	ldr	r1, [r7, #24]
 8002174:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	2203      	movs	r2, #3
 8002184:	fa02 f303 	lsl.w	r3, r2, r3
 8002188:	43db      	mvns	r3, r3
 800218a:	69ba      	ldr	r2, [r7, #24]
 800218c:	4013      	ands	r3, r2
 800218e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f003 0203 	and.w	r2, r3, #3
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	f000 80be 	beq.w	8002336 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ba:	4b66      	ldr	r3, [pc, #408]	@ (8002354 <HAL_GPIO_Init+0x324>)
 80021bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021be:	4a65      	ldr	r2, [pc, #404]	@ (8002354 <HAL_GPIO_Init+0x324>)
 80021c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80021c6:	4b63      	ldr	r3, [pc, #396]	@ (8002354 <HAL_GPIO_Init+0x324>)
 80021c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80021d2:	4a61      	ldr	r2, [pc, #388]	@ (8002358 <HAL_GPIO_Init+0x328>)
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	089b      	lsrs	r3, r3, #2
 80021d8:	3302      	adds	r3, #2
 80021da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021de:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	f003 0303 	and.w	r3, r3, #3
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	220f      	movs	r2, #15
 80021ea:	fa02 f303 	lsl.w	r3, r2, r3
 80021ee:	43db      	mvns	r3, r3
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	4013      	ands	r3, r2
 80021f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a58      	ldr	r2, [pc, #352]	@ (800235c <HAL_GPIO_Init+0x32c>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d037      	beq.n	800226e <HAL_GPIO_Init+0x23e>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a57      	ldr	r2, [pc, #348]	@ (8002360 <HAL_GPIO_Init+0x330>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d031      	beq.n	800226a <HAL_GPIO_Init+0x23a>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a56      	ldr	r2, [pc, #344]	@ (8002364 <HAL_GPIO_Init+0x334>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d02b      	beq.n	8002266 <HAL_GPIO_Init+0x236>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a55      	ldr	r2, [pc, #340]	@ (8002368 <HAL_GPIO_Init+0x338>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d025      	beq.n	8002262 <HAL_GPIO_Init+0x232>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a54      	ldr	r2, [pc, #336]	@ (800236c <HAL_GPIO_Init+0x33c>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d01f      	beq.n	800225e <HAL_GPIO_Init+0x22e>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a53      	ldr	r2, [pc, #332]	@ (8002370 <HAL_GPIO_Init+0x340>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d019      	beq.n	800225a <HAL_GPIO_Init+0x22a>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a52      	ldr	r2, [pc, #328]	@ (8002374 <HAL_GPIO_Init+0x344>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d013      	beq.n	8002256 <HAL_GPIO_Init+0x226>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a51      	ldr	r2, [pc, #324]	@ (8002378 <HAL_GPIO_Init+0x348>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d00d      	beq.n	8002252 <HAL_GPIO_Init+0x222>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a50      	ldr	r2, [pc, #320]	@ (800237c <HAL_GPIO_Init+0x34c>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d007      	beq.n	800224e <HAL_GPIO_Init+0x21e>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a4f      	ldr	r2, [pc, #316]	@ (8002380 <HAL_GPIO_Init+0x350>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d101      	bne.n	800224a <HAL_GPIO_Init+0x21a>
 8002246:	2309      	movs	r3, #9
 8002248:	e012      	b.n	8002270 <HAL_GPIO_Init+0x240>
 800224a:	230a      	movs	r3, #10
 800224c:	e010      	b.n	8002270 <HAL_GPIO_Init+0x240>
 800224e:	2308      	movs	r3, #8
 8002250:	e00e      	b.n	8002270 <HAL_GPIO_Init+0x240>
 8002252:	2307      	movs	r3, #7
 8002254:	e00c      	b.n	8002270 <HAL_GPIO_Init+0x240>
 8002256:	2306      	movs	r3, #6
 8002258:	e00a      	b.n	8002270 <HAL_GPIO_Init+0x240>
 800225a:	2305      	movs	r3, #5
 800225c:	e008      	b.n	8002270 <HAL_GPIO_Init+0x240>
 800225e:	2304      	movs	r3, #4
 8002260:	e006      	b.n	8002270 <HAL_GPIO_Init+0x240>
 8002262:	2303      	movs	r3, #3
 8002264:	e004      	b.n	8002270 <HAL_GPIO_Init+0x240>
 8002266:	2302      	movs	r3, #2
 8002268:	e002      	b.n	8002270 <HAL_GPIO_Init+0x240>
 800226a:	2301      	movs	r3, #1
 800226c:	e000      	b.n	8002270 <HAL_GPIO_Init+0x240>
 800226e:	2300      	movs	r3, #0
 8002270:	69fa      	ldr	r2, [r7, #28]
 8002272:	f002 0203 	and.w	r2, r2, #3
 8002276:	0092      	lsls	r2, r2, #2
 8002278:	4093      	lsls	r3, r2
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	4313      	orrs	r3, r2
 800227e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002280:	4935      	ldr	r1, [pc, #212]	@ (8002358 <HAL_GPIO_Init+0x328>)
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	089b      	lsrs	r3, r3, #2
 8002286:	3302      	adds	r3, #2
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800228e:	4b3d      	ldr	r3, [pc, #244]	@ (8002384 <HAL_GPIO_Init+0x354>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	43db      	mvns	r3, r3
 8002298:	69ba      	ldr	r2, [r7, #24]
 800229a:	4013      	ands	r3, r2
 800229c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d003      	beq.n	80022b2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022b2:	4a34      	ldr	r2, [pc, #208]	@ (8002384 <HAL_GPIO_Init+0x354>)
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022b8:	4b32      	ldr	r3, [pc, #200]	@ (8002384 <HAL_GPIO_Init+0x354>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	43db      	mvns	r3, r3
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	4013      	ands	r3, r2
 80022c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d003      	beq.n	80022dc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80022d4:	69ba      	ldr	r2, [r7, #24]
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	4313      	orrs	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022dc:	4a29      	ldr	r2, [pc, #164]	@ (8002384 <HAL_GPIO_Init+0x354>)
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022e2:	4b28      	ldr	r3, [pc, #160]	@ (8002384 <HAL_GPIO_Init+0x354>)
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	43db      	mvns	r3, r3
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	4013      	ands	r3, r2
 80022f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d003      	beq.n	8002306 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	4313      	orrs	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002306:	4a1f      	ldr	r2, [pc, #124]	@ (8002384 <HAL_GPIO_Init+0x354>)
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800230c:	4b1d      	ldr	r3, [pc, #116]	@ (8002384 <HAL_GPIO_Init+0x354>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	43db      	mvns	r3, r3
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	4013      	ands	r3, r2
 800231a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d003      	beq.n	8002330 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	4313      	orrs	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002330:	4a14      	ldr	r2, [pc, #80]	@ (8002384 <HAL_GPIO_Init+0x354>)
 8002332:	69bb      	ldr	r3, [r7, #24]
 8002334:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	3301      	adds	r3, #1
 800233a:	61fb      	str	r3, [r7, #28]
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	2b0f      	cmp	r3, #15
 8002340:	f67f ae86 	bls.w	8002050 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002344:	bf00      	nop
 8002346:	bf00      	nop
 8002348:	3724      	adds	r7, #36	@ 0x24
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	40023800 	.word	0x40023800
 8002358:	40013800 	.word	0x40013800
 800235c:	40020000 	.word	0x40020000
 8002360:	40020400 	.word	0x40020400
 8002364:	40020800 	.word	0x40020800
 8002368:	40020c00 	.word	0x40020c00
 800236c:	40021000 	.word	0x40021000
 8002370:	40021400 	.word	0x40021400
 8002374:	40021800 	.word	0x40021800
 8002378:	40021c00 	.word	0x40021c00
 800237c:	40022000 	.word	0x40022000
 8002380:	40022400 	.word	0x40022400
 8002384:	40013c00 	.word	0x40013c00

08002388 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	460b      	mov	r3, r1
 8002392:	807b      	strh	r3, [r7, #2]
 8002394:	4613      	mov	r3, r2
 8002396:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002398:	787b      	ldrb	r3, [r7, #1]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d003      	beq.n	80023a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800239e:	887a      	ldrh	r2, [r7, #2]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80023a4:	e003      	b.n	80023ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80023a6:	887b      	ldrh	r3, [r7, #2]
 80023a8:	041a      	lsls	r2, r3, #16
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	619a      	str	r2, [r3, #24]
}
 80023ae:	bf00      	nop
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
	...

080023bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	4603      	mov	r3, r0
 80023c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80023c6:	4b08      	ldr	r3, [pc, #32]	@ (80023e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023c8:	695a      	ldr	r2, [r3, #20]
 80023ca:	88fb      	ldrh	r3, [r7, #6]
 80023cc:	4013      	ands	r3, r2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d006      	beq.n	80023e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023d2:	4a05      	ldr	r2, [pc, #20]	@ (80023e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023d4:	88fb      	ldrh	r3, [r7, #6]
 80023d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023d8:	88fb      	ldrh	r3, [r7, #6]
 80023da:	4618      	mov	r0, r3
 80023dc:	f000 f806 	bl	80023ec <HAL_GPIO_EXTI_Callback>
  }
}
 80023e0:	bf00      	nop
 80023e2:	3708      	adds	r7, #8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40013c00 	.word	0x40013c00

080023ec <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80023f6:	bf00      	nop
 80023f8:	370c      	adds	r7, #12
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
	...

08002404 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002408:	4b05      	ldr	r3, [pc, #20]	@ (8002420 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a04      	ldr	r2, [pc, #16]	@ (8002420 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800240e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002412:	6013      	str	r3, [r2, #0]
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	40007000 	.word	0x40007000

08002424 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800242a:	2300      	movs	r3, #0
 800242c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800242e:	4b23      	ldr	r3, [pc, #140]	@ (80024bc <HAL_PWREx_EnableOverDrive+0x98>)
 8002430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002432:	4a22      	ldr	r2, [pc, #136]	@ (80024bc <HAL_PWREx_EnableOverDrive+0x98>)
 8002434:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002438:	6413      	str	r3, [r2, #64]	@ 0x40
 800243a:	4b20      	ldr	r3, [pc, #128]	@ (80024bc <HAL_PWREx_EnableOverDrive+0x98>)
 800243c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002442:	603b      	str	r3, [r7, #0]
 8002444:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002446:	4b1e      	ldr	r3, [pc, #120]	@ (80024c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a1d      	ldr	r2, [pc, #116]	@ (80024c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800244c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002450:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002452:	f7ff fcab 	bl	8001dac <HAL_GetTick>
 8002456:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002458:	e009      	b.n	800246e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800245a:	f7ff fca7 	bl	8001dac <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002468:	d901      	bls.n	800246e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e022      	b.n	80024b4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800246e:	4b14      	ldr	r3, [pc, #80]	@ (80024c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002476:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800247a:	d1ee      	bne.n	800245a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800247c:	4b10      	ldr	r3, [pc, #64]	@ (80024c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a0f      	ldr	r2, [pc, #60]	@ (80024c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002482:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002486:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002488:	f7ff fc90 	bl	8001dac <HAL_GetTick>
 800248c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800248e:	e009      	b.n	80024a4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002490:	f7ff fc8c 	bl	8001dac <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800249e:	d901      	bls.n	80024a4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e007      	b.n	80024b4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80024a4:	4b06      	ldr	r3, [pc, #24]	@ (80024c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80024b0:	d1ee      	bne.n	8002490 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80024b2:	2300      	movs	r3, #0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	40023800 	.word	0x40023800
 80024c0:	40007000 	.word	0x40007000

080024c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80024cc:	2300      	movs	r3, #0
 80024ce:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e29b      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0301 	and.w	r3, r3, #1
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	f000 8087 	beq.w	80025f6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024e8:	4b96      	ldr	r3, [pc, #600]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f003 030c 	and.w	r3, r3, #12
 80024f0:	2b04      	cmp	r3, #4
 80024f2:	d00c      	beq.n	800250e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024f4:	4b93      	ldr	r3, [pc, #588]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 030c 	and.w	r3, r3, #12
 80024fc:	2b08      	cmp	r3, #8
 80024fe:	d112      	bne.n	8002526 <HAL_RCC_OscConfig+0x62>
 8002500:	4b90      	ldr	r3, [pc, #576]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002508:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800250c:	d10b      	bne.n	8002526 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800250e:	4b8d      	ldr	r3, [pc, #564]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d06c      	beq.n	80025f4 <HAL_RCC_OscConfig+0x130>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d168      	bne.n	80025f4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e275      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800252e:	d106      	bne.n	800253e <HAL_RCC_OscConfig+0x7a>
 8002530:	4b84      	ldr	r3, [pc, #528]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a83      	ldr	r2, [pc, #524]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002536:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800253a:	6013      	str	r3, [r2, #0]
 800253c:	e02e      	b.n	800259c <HAL_RCC_OscConfig+0xd8>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d10c      	bne.n	8002560 <HAL_RCC_OscConfig+0x9c>
 8002546:	4b7f      	ldr	r3, [pc, #508]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a7e      	ldr	r2, [pc, #504]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800254c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002550:	6013      	str	r3, [r2, #0]
 8002552:	4b7c      	ldr	r3, [pc, #496]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a7b      	ldr	r2, [pc, #492]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002558:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800255c:	6013      	str	r3, [r2, #0]
 800255e:	e01d      	b.n	800259c <HAL_RCC_OscConfig+0xd8>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002568:	d10c      	bne.n	8002584 <HAL_RCC_OscConfig+0xc0>
 800256a:	4b76      	ldr	r3, [pc, #472]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a75      	ldr	r2, [pc, #468]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002570:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002574:	6013      	str	r3, [r2, #0]
 8002576:	4b73      	ldr	r3, [pc, #460]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a72      	ldr	r2, [pc, #456]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800257c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002580:	6013      	str	r3, [r2, #0]
 8002582:	e00b      	b.n	800259c <HAL_RCC_OscConfig+0xd8>
 8002584:	4b6f      	ldr	r3, [pc, #444]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a6e      	ldr	r2, [pc, #440]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800258a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800258e:	6013      	str	r3, [r2, #0]
 8002590:	4b6c      	ldr	r3, [pc, #432]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a6b      	ldr	r2, [pc, #428]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002596:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800259a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d013      	beq.n	80025cc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a4:	f7ff fc02 	bl	8001dac <HAL_GetTick>
 80025a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025aa:	e008      	b.n	80025be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025ac:	f7ff fbfe 	bl	8001dac <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	2b64      	cmp	r3, #100	@ 0x64
 80025b8:	d901      	bls.n	80025be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e229      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025be:	4b61      	ldr	r3, [pc, #388]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d0f0      	beq.n	80025ac <HAL_RCC_OscConfig+0xe8>
 80025ca:	e014      	b.n	80025f6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025cc:	f7ff fbee 	bl	8001dac <HAL_GetTick>
 80025d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025d2:	e008      	b.n	80025e6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025d4:	f7ff fbea 	bl	8001dac <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b64      	cmp	r3, #100	@ 0x64
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e215      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025e6:	4b57      	ldr	r3, [pc, #348]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d1f0      	bne.n	80025d4 <HAL_RCC_OscConfig+0x110>
 80025f2:	e000      	b.n	80025f6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0302 	and.w	r3, r3, #2
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d069      	beq.n	80026d6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002602:	4b50      	ldr	r3, [pc, #320]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f003 030c 	and.w	r3, r3, #12
 800260a:	2b00      	cmp	r3, #0
 800260c:	d00b      	beq.n	8002626 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800260e:	4b4d      	ldr	r3, [pc, #308]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 030c 	and.w	r3, r3, #12
 8002616:	2b08      	cmp	r3, #8
 8002618:	d11c      	bne.n	8002654 <HAL_RCC_OscConfig+0x190>
 800261a:	4b4a      	ldr	r3, [pc, #296]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d116      	bne.n	8002654 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002626:	4b47      	ldr	r3, [pc, #284]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0302 	and.w	r3, r3, #2
 800262e:	2b00      	cmp	r3, #0
 8002630:	d005      	beq.n	800263e <HAL_RCC_OscConfig+0x17a>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d001      	beq.n	800263e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e1e9      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800263e:	4b41      	ldr	r3, [pc, #260]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	00db      	lsls	r3, r3, #3
 800264c:	493d      	ldr	r1, [pc, #244]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800264e:	4313      	orrs	r3, r2
 8002650:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002652:	e040      	b.n	80026d6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d023      	beq.n	80026a4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800265c:	4b39      	ldr	r3, [pc, #228]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a38      	ldr	r2, [pc, #224]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002662:	f043 0301 	orr.w	r3, r3, #1
 8002666:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002668:	f7ff fba0 	bl	8001dac <HAL_GetTick>
 800266c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002670:	f7ff fb9c 	bl	8001dac <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e1c7      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002682:	4b30      	ldr	r3, [pc, #192]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0f0      	beq.n	8002670 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800268e:	4b2d      	ldr	r3, [pc, #180]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	00db      	lsls	r3, r3, #3
 800269c:	4929      	ldr	r1, [pc, #164]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800269e:	4313      	orrs	r3, r2
 80026a0:	600b      	str	r3, [r1, #0]
 80026a2:	e018      	b.n	80026d6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026a4:	4b27      	ldr	r3, [pc, #156]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a26      	ldr	r2, [pc, #152]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80026aa:	f023 0301 	bic.w	r3, r3, #1
 80026ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b0:	f7ff fb7c 	bl	8001dac <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026b8:	f7ff fb78 	bl	8001dac <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e1a3      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d1f0      	bne.n	80026b8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0308 	and.w	r3, r3, #8
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d038      	beq.n	8002754 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	695b      	ldr	r3, [r3, #20]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d019      	beq.n	800271e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026ea:	4b16      	ldr	r3, [pc, #88]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80026ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026ee:	4a15      	ldr	r2, [pc, #84]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80026f0:	f043 0301 	orr.w	r3, r3, #1
 80026f4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f6:	f7ff fb59 	bl	8001dac <HAL_GetTick>
 80026fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026fc:	e008      	b.n	8002710 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026fe:	f7ff fb55 	bl	8001dac <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b02      	cmp	r3, #2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e180      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002710:	4b0c      	ldr	r3, [pc, #48]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002712:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002714:	f003 0302 	and.w	r3, r3, #2
 8002718:	2b00      	cmp	r3, #0
 800271a:	d0f0      	beq.n	80026fe <HAL_RCC_OscConfig+0x23a>
 800271c:	e01a      	b.n	8002754 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800271e:	4b09      	ldr	r3, [pc, #36]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002720:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002722:	4a08      	ldr	r2, [pc, #32]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002724:	f023 0301 	bic.w	r3, r3, #1
 8002728:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800272a:	f7ff fb3f 	bl	8001dac <HAL_GetTick>
 800272e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002730:	e00a      	b.n	8002748 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002732:	f7ff fb3b 	bl	8001dac <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	2b02      	cmp	r3, #2
 800273e:	d903      	bls.n	8002748 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e166      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
 8002744:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002748:	4b92      	ldr	r3, [pc, #584]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 800274a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800274c:	f003 0302 	and.w	r3, r3, #2
 8002750:	2b00      	cmp	r3, #0
 8002752:	d1ee      	bne.n	8002732 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b00      	cmp	r3, #0
 800275e:	f000 80a4 	beq.w	80028aa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002762:	4b8c      	ldr	r3, [pc, #560]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800276a:	2b00      	cmp	r3, #0
 800276c:	d10d      	bne.n	800278a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800276e:	4b89      	ldr	r3, [pc, #548]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002772:	4a88      	ldr	r2, [pc, #544]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002774:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002778:	6413      	str	r3, [r2, #64]	@ 0x40
 800277a:	4b86      	ldr	r3, [pc, #536]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 800277c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002782:	60bb      	str	r3, [r7, #8]
 8002784:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002786:	2301      	movs	r3, #1
 8002788:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800278a:	4b83      	ldr	r3, [pc, #524]	@ (8002998 <HAL_RCC_OscConfig+0x4d4>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002792:	2b00      	cmp	r3, #0
 8002794:	d118      	bne.n	80027c8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002796:	4b80      	ldr	r3, [pc, #512]	@ (8002998 <HAL_RCC_OscConfig+0x4d4>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a7f      	ldr	r2, [pc, #508]	@ (8002998 <HAL_RCC_OscConfig+0x4d4>)
 800279c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027a2:	f7ff fb03 	bl	8001dac <HAL_GetTick>
 80027a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027a8:	e008      	b.n	80027bc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027aa:	f7ff faff 	bl	8001dac <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	2b64      	cmp	r3, #100	@ 0x64
 80027b6:	d901      	bls.n	80027bc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	e12a      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027bc:	4b76      	ldr	r3, [pc, #472]	@ (8002998 <HAL_RCC_OscConfig+0x4d4>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d0f0      	beq.n	80027aa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d106      	bne.n	80027de <HAL_RCC_OscConfig+0x31a>
 80027d0:	4b70      	ldr	r3, [pc, #448]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80027d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027d4:	4a6f      	ldr	r2, [pc, #444]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80027d6:	f043 0301 	orr.w	r3, r3, #1
 80027da:	6713      	str	r3, [r2, #112]	@ 0x70
 80027dc:	e02d      	b.n	800283a <HAL_RCC_OscConfig+0x376>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d10c      	bne.n	8002800 <HAL_RCC_OscConfig+0x33c>
 80027e6:	4b6b      	ldr	r3, [pc, #428]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80027e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ea:	4a6a      	ldr	r2, [pc, #424]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80027ec:	f023 0301 	bic.w	r3, r3, #1
 80027f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80027f2:	4b68      	ldr	r3, [pc, #416]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80027f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027f6:	4a67      	ldr	r2, [pc, #412]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80027f8:	f023 0304 	bic.w	r3, r3, #4
 80027fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80027fe:	e01c      	b.n	800283a <HAL_RCC_OscConfig+0x376>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	2b05      	cmp	r3, #5
 8002806:	d10c      	bne.n	8002822 <HAL_RCC_OscConfig+0x35e>
 8002808:	4b62      	ldr	r3, [pc, #392]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 800280a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800280c:	4a61      	ldr	r2, [pc, #388]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 800280e:	f043 0304 	orr.w	r3, r3, #4
 8002812:	6713      	str	r3, [r2, #112]	@ 0x70
 8002814:	4b5f      	ldr	r3, [pc, #380]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002818:	4a5e      	ldr	r2, [pc, #376]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 800281a:	f043 0301 	orr.w	r3, r3, #1
 800281e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002820:	e00b      	b.n	800283a <HAL_RCC_OscConfig+0x376>
 8002822:	4b5c      	ldr	r3, [pc, #368]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002824:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002826:	4a5b      	ldr	r2, [pc, #364]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002828:	f023 0301 	bic.w	r3, r3, #1
 800282c:	6713      	str	r3, [r2, #112]	@ 0x70
 800282e:	4b59      	ldr	r3, [pc, #356]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002832:	4a58      	ldr	r2, [pc, #352]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002834:	f023 0304 	bic.w	r3, r3, #4
 8002838:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d015      	beq.n	800286e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002842:	f7ff fab3 	bl	8001dac <HAL_GetTick>
 8002846:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002848:	e00a      	b.n	8002860 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800284a:	f7ff faaf 	bl	8001dac <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002858:	4293      	cmp	r3, r2
 800285a:	d901      	bls.n	8002860 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e0d8      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002860:	4b4c      	ldr	r3, [pc, #304]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002864:	f003 0302 	and.w	r3, r3, #2
 8002868:	2b00      	cmp	r3, #0
 800286a:	d0ee      	beq.n	800284a <HAL_RCC_OscConfig+0x386>
 800286c:	e014      	b.n	8002898 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800286e:	f7ff fa9d 	bl	8001dac <HAL_GetTick>
 8002872:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002874:	e00a      	b.n	800288c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002876:	f7ff fa99 	bl	8001dac <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002884:	4293      	cmp	r3, r2
 8002886:	d901      	bls.n	800288c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e0c2      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800288c:	4b41      	ldr	r3, [pc, #260]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 800288e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d1ee      	bne.n	8002876 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002898:	7dfb      	ldrb	r3, [r7, #23]
 800289a:	2b01      	cmp	r3, #1
 800289c:	d105      	bne.n	80028aa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800289e:	4b3d      	ldr	r3, [pc, #244]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a2:	4a3c      	ldr	r2, [pc, #240]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80028a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028a8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	f000 80ae 	beq.w	8002a10 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028b4:	4b37      	ldr	r3, [pc, #220]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f003 030c 	and.w	r3, r3, #12
 80028bc:	2b08      	cmp	r3, #8
 80028be:	d06d      	beq.n	800299c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d14b      	bne.n	8002960 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028c8:	4b32      	ldr	r3, [pc, #200]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a31      	ldr	r2, [pc, #196]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80028ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d4:	f7ff fa6a 	bl	8001dac <HAL_GetTick>
 80028d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028da:	e008      	b.n	80028ee <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028dc:	f7ff fa66 	bl	8001dac <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e091      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028ee:	4b29      	ldr	r3, [pc, #164]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f0      	bne.n	80028dc <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	69da      	ldr	r2, [r3, #28]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002908:	019b      	lsls	r3, r3, #6
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002910:	085b      	lsrs	r3, r3, #1
 8002912:	3b01      	subs	r3, #1
 8002914:	041b      	lsls	r3, r3, #16
 8002916:	431a      	orrs	r2, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800291c:	061b      	lsls	r3, r3, #24
 800291e:	431a      	orrs	r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002924:	071b      	lsls	r3, r3, #28
 8002926:	491b      	ldr	r1, [pc, #108]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002928:	4313      	orrs	r3, r2
 800292a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800292c:	4b19      	ldr	r3, [pc, #100]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a18      	ldr	r2, [pc, #96]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002932:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002936:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002938:	f7ff fa38 	bl	8001dac <HAL_GetTick>
 800293c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800293e:	e008      	b.n	8002952 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002940:	f7ff fa34 	bl	8001dac <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	2b02      	cmp	r3, #2
 800294c:	d901      	bls.n	8002952 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e05f      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002952:	4b10      	ldr	r3, [pc, #64]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d0f0      	beq.n	8002940 <HAL_RCC_OscConfig+0x47c>
 800295e:	e057      	b.n	8002a10 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002960:	4b0c      	ldr	r3, [pc, #48]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a0b      	ldr	r2, [pc, #44]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002966:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800296a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800296c:	f7ff fa1e 	bl	8001dac <HAL_GetTick>
 8002970:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002972:	e008      	b.n	8002986 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002974:	f7ff fa1a 	bl	8001dac <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	2b02      	cmp	r3, #2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e045      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002986:	4b03      	ldr	r3, [pc, #12]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1f0      	bne.n	8002974 <HAL_RCC_OscConfig+0x4b0>
 8002992:	e03d      	b.n	8002a10 <HAL_RCC_OscConfig+0x54c>
 8002994:	40023800 	.word	0x40023800
 8002998:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800299c:	4b1f      	ldr	r3, [pc, #124]	@ (8002a1c <HAL_RCC_OscConfig+0x558>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d030      	beq.n	8002a0c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d129      	bne.n	8002a0c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d122      	bne.n	8002a0c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80029cc:	4013      	ands	r3, r2
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80029d2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d119      	bne.n	8002a0c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e2:	085b      	lsrs	r3, r3, #1
 80029e4:	3b01      	subs	r3, #1
 80029e6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d10f      	bne.n	8002a0c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d107      	bne.n	8002a0c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a06:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d001      	beq.n	8002a10 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e000      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3718      	adds	r7, #24
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	40023800 	.word	0x40023800

08002a20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d101      	bne.n	8002a38 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e0d0      	b.n	8002bda <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a38:	4b6a      	ldr	r3, [pc, #424]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 030f 	and.w	r3, r3, #15
 8002a40:	683a      	ldr	r2, [r7, #0]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d910      	bls.n	8002a68 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a46:	4b67      	ldr	r3, [pc, #412]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f023 020f 	bic.w	r2, r3, #15
 8002a4e:	4965      	ldr	r1, [pc, #404]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a56:	4b63      	ldr	r3, [pc, #396]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 030f 	and.w	r3, r3, #15
 8002a5e:	683a      	ldr	r2, [r7, #0]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d001      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e0b8      	b.n	8002bda <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0302 	and.w	r3, r3, #2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d020      	beq.n	8002ab6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0304 	and.w	r3, r3, #4
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d005      	beq.n	8002a8c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a80:	4b59      	ldr	r3, [pc, #356]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	4a58      	ldr	r2, [pc, #352]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002a86:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a8a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0308 	and.w	r3, r3, #8
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d005      	beq.n	8002aa4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a98:	4b53      	ldr	r3, [pc, #332]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	4a52      	ldr	r2, [pc, #328]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002a9e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002aa2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002aa4:	4b50      	ldr	r3, [pc, #320]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	494d      	ldr	r1, [pc, #308]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0301 	and.w	r3, r3, #1
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d040      	beq.n	8002b44 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d107      	bne.n	8002ada <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aca:	4b47      	ldr	r3, [pc, #284]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d115      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e07f      	b.n	8002bda <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d107      	bne.n	8002af2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ae2:	4b41      	ldr	r3, [pc, #260]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d109      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e073      	b.n	8002bda <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af2:	4b3d      	ldr	r3, [pc, #244]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e06b      	b.n	8002bda <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b02:	4b39      	ldr	r3, [pc, #228]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f023 0203 	bic.w	r2, r3, #3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	4936      	ldr	r1, [pc, #216]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002b10:	4313      	orrs	r3, r2
 8002b12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b14:	f7ff f94a 	bl	8001dac <HAL_GetTick>
 8002b18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b1a:	e00a      	b.n	8002b32 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b1c:	f7ff f946 	bl	8001dac <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e053      	b.n	8002bda <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b32:	4b2d      	ldr	r3, [pc, #180]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f003 020c 	and.w	r2, r3, #12
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d1eb      	bne.n	8002b1c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b44:	4b27      	ldr	r3, [pc, #156]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 030f 	and.w	r3, r3, #15
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d210      	bcs.n	8002b74 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b52:	4b24      	ldr	r3, [pc, #144]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f023 020f 	bic.w	r2, r3, #15
 8002b5a:	4922      	ldr	r1, [pc, #136]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b62:	4b20      	ldr	r3, [pc, #128]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 030f 	and.w	r3, r3, #15
 8002b6a:	683a      	ldr	r2, [r7, #0]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d001      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e032      	b.n	8002bda <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0304 	and.w	r3, r3, #4
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d008      	beq.n	8002b92 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b80:	4b19      	ldr	r3, [pc, #100]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	4916      	ldr	r1, [pc, #88]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0308 	and.w	r3, r3, #8
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d009      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b9e:	4b12      	ldr	r3, [pc, #72]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	490e      	ldr	r1, [pc, #56]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bb2:	f000 f821 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	091b      	lsrs	r3, r3, #4
 8002bbe:	f003 030f 	and.w	r3, r3, #15
 8002bc2:	490a      	ldr	r1, [pc, #40]	@ (8002bec <HAL_RCC_ClockConfig+0x1cc>)
 8002bc4:	5ccb      	ldrb	r3, [r1, r3]
 8002bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bca:	4a09      	ldr	r2, [pc, #36]	@ (8002bf0 <HAL_RCC_ClockConfig+0x1d0>)
 8002bcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002bce:	4b09      	ldr	r3, [pc, #36]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1d4>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7ff f8a6 	bl	8001d24 <HAL_InitTick>

  return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3710      	adds	r7, #16
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	40023c00 	.word	0x40023c00
 8002be8:	40023800 	.word	0x40023800
 8002bec:	08007634 	.word	0x08007634
 8002bf0:	20000018 	.word	0x20000018
 8002bf4:	20000020 	.word	0x20000020

08002bf8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bfc:	b094      	sub	sp, #80	@ 0x50
 8002bfe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002c00:	2300      	movs	r3, #0
 8002c02:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c04:	2300      	movs	r3, #0
 8002c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c08:	2300      	movs	r3, #0
 8002c0a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c10:	4b79      	ldr	r3, [pc, #484]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f003 030c 	and.w	r3, r3, #12
 8002c18:	2b08      	cmp	r3, #8
 8002c1a:	d00d      	beq.n	8002c38 <HAL_RCC_GetSysClockFreq+0x40>
 8002c1c:	2b08      	cmp	r3, #8
 8002c1e:	f200 80e1 	bhi.w	8002de4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d002      	beq.n	8002c2c <HAL_RCC_GetSysClockFreq+0x34>
 8002c26:	2b04      	cmp	r3, #4
 8002c28:	d003      	beq.n	8002c32 <HAL_RCC_GetSysClockFreq+0x3a>
 8002c2a:	e0db      	b.n	8002de4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c2c:	4b73      	ldr	r3, [pc, #460]	@ (8002dfc <HAL_RCC_GetSysClockFreq+0x204>)
 8002c2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c30:	e0db      	b.n	8002dea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c32:	4b73      	ldr	r3, [pc, #460]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x208>)
 8002c34:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c36:	e0d8      	b.n	8002dea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c38:	4b6f      	ldr	r3, [pc, #444]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c40:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002c42:	4b6d      	ldr	r3, [pc, #436]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d063      	beq.n	8002d16 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c4e:	4b6a      	ldr	r3, [pc, #424]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	099b      	lsrs	r3, r3, #6
 8002c54:	2200      	movs	r2, #0
 8002c56:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c58:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c60:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c62:	2300      	movs	r3, #0
 8002c64:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c66:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002c6a:	4622      	mov	r2, r4
 8002c6c:	462b      	mov	r3, r5
 8002c6e:	f04f 0000 	mov.w	r0, #0
 8002c72:	f04f 0100 	mov.w	r1, #0
 8002c76:	0159      	lsls	r1, r3, #5
 8002c78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c7c:	0150      	lsls	r0, r2, #5
 8002c7e:	4602      	mov	r2, r0
 8002c80:	460b      	mov	r3, r1
 8002c82:	4621      	mov	r1, r4
 8002c84:	1a51      	subs	r1, r2, r1
 8002c86:	6139      	str	r1, [r7, #16]
 8002c88:	4629      	mov	r1, r5
 8002c8a:	eb63 0301 	sbc.w	r3, r3, r1
 8002c8e:	617b      	str	r3, [r7, #20]
 8002c90:	f04f 0200 	mov.w	r2, #0
 8002c94:	f04f 0300 	mov.w	r3, #0
 8002c98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c9c:	4659      	mov	r1, fp
 8002c9e:	018b      	lsls	r3, r1, #6
 8002ca0:	4651      	mov	r1, sl
 8002ca2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ca6:	4651      	mov	r1, sl
 8002ca8:	018a      	lsls	r2, r1, #6
 8002caa:	4651      	mov	r1, sl
 8002cac:	ebb2 0801 	subs.w	r8, r2, r1
 8002cb0:	4659      	mov	r1, fp
 8002cb2:	eb63 0901 	sbc.w	r9, r3, r1
 8002cb6:	f04f 0200 	mov.w	r2, #0
 8002cba:	f04f 0300 	mov.w	r3, #0
 8002cbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cca:	4690      	mov	r8, r2
 8002ccc:	4699      	mov	r9, r3
 8002cce:	4623      	mov	r3, r4
 8002cd0:	eb18 0303 	adds.w	r3, r8, r3
 8002cd4:	60bb      	str	r3, [r7, #8]
 8002cd6:	462b      	mov	r3, r5
 8002cd8:	eb49 0303 	adc.w	r3, r9, r3
 8002cdc:	60fb      	str	r3, [r7, #12]
 8002cde:	f04f 0200 	mov.w	r2, #0
 8002ce2:	f04f 0300 	mov.w	r3, #0
 8002ce6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002cea:	4629      	mov	r1, r5
 8002cec:	024b      	lsls	r3, r1, #9
 8002cee:	4621      	mov	r1, r4
 8002cf0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002cf4:	4621      	mov	r1, r4
 8002cf6:	024a      	lsls	r2, r1, #9
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002cfe:	2200      	movs	r2, #0
 8002d00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d04:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002d08:	f7fd faf2 	bl	80002f0 <__aeabi_uldivmod>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	460b      	mov	r3, r1
 8002d10:	4613      	mov	r3, r2
 8002d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d14:	e058      	b.n	8002dc8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d16:	4b38      	ldr	r3, [pc, #224]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	099b      	lsrs	r3, r3, #6
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	4618      	mov	r0, r3
 8002d20:	4611      	mov	r1, r2
 8002d22:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d26:	623b      	str	r3, [r7, #32]
 8002d28:	2300      	movs	r3, #0
 8002d2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d2c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002d30:	4642      	mov	r2, r8
 8002d32:	464b      	mov	r3, r9
 8002d34:	f04f 0000 	mov.w	r0, #0
 8002d38:	f04f 0100 	mov.w	r1, #0
 8002d3c:	0159      	lsls	r1, r3, #5
 8002d3e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d42:	0150      	lsls	r0, r2, #5
 8002d44:	4602      	mov	r2, r0
 8002d46:	460b      	mov	r3, r1
 8002d48:	4641      	mov	r1, r8
 8002d4a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d4e:	4649      	mov	r1, r9
 8002d50:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d54:	f04f 0200 	mov.w	r2, #0
 8002d58:	f04f 0300 	mov.w	r3, #0
 8002d5c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d60:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d64:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d68:	ebb2 040a 	subs.w	r4, r2, sl
 8002d6c:	eb63 050b 	sbc.w	r5, r3, fp
 8002d70:	f04f 0200 	mov.w	r2, #0
 8002d74:	f04f 0300 	mov.w	r3, #0
 8002d78:	00eb      	lsls	r3, r5, #3
 8002d7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d7e:	00e2      	lsls	r2, r4, #3
 8002d80:	4614      	mov	r4, r2
 8002d82:	461d      	mov	r5, r3
 8002d84:	4643      	mov	r3, r8
 8002d86:	18e3      	adds	r3, r4, r3
 8002d88:	603b      	str	r3, [r7, #0]
 8002d8a:	464b      	mov	r3, r9
 8002d8c:	eb45 0303 	adc.w	r3, r5, r3
 8002d90:	607b      	str	r3, [r7, #4]
 8002d92:	f04f 0200 	mov.w	r2, #0
 8002d96:	f04f 0300 	mov.w	r3, #0
 8002d9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d9e:	4629      	mov	r1, r5
 8002da0:	028b      	lsls	r3, r1, #10
 8002da2:	4621      	mov	r1, r4
 8002da4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002da8:	4621      	mov	r1, r4
 8002daa:	028a      	lsls	r2, r1, #10
 8002dac:	4610      	mov	r0, r2
 8002dae:	4619      	mov	r1, r3
 8002db0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002db2:	2200      	movs	r2, #0
 8002db4:	61bb      	str	r3, [r7, #24]
 8002db6:	61fa      	str	r2, [r7, #28]
 8002db8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dbc:	f7fd fa98 	bl	80002f0 <__aeabi_uldivmod>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	0c1b      	lsrs	r3, r3, #16
 8002dce:	f003 0303 	and.w	r3, r3, #3
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002dd8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002dda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002de2:	e002      	b.n	8002dea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002de4:	4b05      	ldr	r3, [pc, #20]	@ (8002dfc <HAL_RCC_GetSysClockFreq+0x204>)
 8002de6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002de8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3750      	adds	r7, #80	@ 0x50
 8002df0:	46bd      	mov	sp, r7
 8002df2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002df6:	bf00      	nop
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	00f42400 	.word	0x00f42400
 8002e00:	007a1200 	.word	0x007a1200

08002e04 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e08:	4b03      	ldr	r3, [pc, #12]	@ (8002e18 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	20000018 	.word	0x20000018

08002e1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e20:	f7ff fff0 	bl	8002e04 <HAL_RCC_GetHCLKFreq>
 8002e24:	4602      	mov	r2, r0
 8002e26:	4b05      	ldr	r3, [pc, #20]	@ (8002e3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	0a9b      	lsrs	r3, r3, #10
 8002e2c:	f003 0307 	and.w	r3, r3, #7
 8002e30:	4903      	ldr	r1, [pc, #12]	@ (8002e40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e32:	5ccb      	ldrb	r3, [r1, r3]
 8002e34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	40023800 	.word	0x40023800
 8002e40:	08007644 	.word	0x08007644

08002e44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e48:	f7ff ffdc 	bl	8002e04 <HAL_RCC_GetHCLKFreq>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	4b05      	ldr	r3, [pc, #20]	@ (8002e64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	0b5b      	lsrs	r3, r3, #13
 8002e54:	f003 0307 	and.w	r3, r3, #7
 8002e58:	4903      	ldr	r1, [pc, #12]	@ (8002e68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e5a:	5ccb      	ldrb	r3, [r1, r3]
 8002e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	40023800 	.word	0x40023800
 8002e68:	08007644 	.word	0x08007644

08002e6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b088      	sub	sp, #32
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002e74:	2300      	movs	r3, #0
 8002e76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002e80:	2300      	movs	r3, #0
 8002e82:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002e84:	2300      	movs	r3, #0
 8002e86:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0301 	and.w	r3, r3, #1
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d012      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002e94:	4b69      	ldr	r3, [pc, #420]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	4a68      	ldr	r2, [pc, #416]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e9a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002e9e:	6093      	str	r3, [r2, #8]
 8002ea0:	4b66      	ldr	r3, [pc, #408]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ea2:	689a      	ldr	r2, [r3, #8]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ea8:	4964      	ldr	r1, [pc, #400]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d017      	beq.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ec6:	4b5d      	ldr	r3, [pc, #372]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ec8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ecc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed4:	4959      	ldr	r1, [pc, #356]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ee0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ee4:	d101      	bne.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d017      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f02:	4b4e      	ldr	r3, [pc, #312]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f08:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f10:	494a      	ldr	r1, [pc, #296]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f12:	4313      	orrs	r3, r2
 8002f14:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f20:	d101      	bne.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002f22:	2301      	movs	r3, #1
 8002f24:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0320 	and.w	r3, r3, #32
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f000 808b 	beq.w	8003066 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f50:	4b3a      	ldr	r3, [pc, #232]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f54:	4a39      	ldr	r2, [pc, #228]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f5c:	4b37      	ldr	r3, [pc, #220]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f64:	60bb      	str	r3, [r7, #8]
 8002f66:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002f68:	4b35      	ldr	r3, [pc, #212]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a34      	ldr	r2, [pc, #208]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f74:	f7fe ff1a 	bl	8001dac <HAL_GetTick>
 8002f78:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002f7a:	e008      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f7c:	f7fe ff16 	bl	8001dac <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b64      	cmp	r3, #100	@ 0x64
 8002f88:	d901      	bls.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e38f      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002f8e:	4b2c      	ldr	r3, [pc, #176]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d0f0      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f9a:	4b28      	ldr	r3, [pc, #160]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fa2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d035      	beq.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fb2:	693a      	ldr	r2, [r7, #16]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d02e      	beq.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002fb8:	4b20      	ldr	r3, [pc, #128]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fc0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002fc2:	4b1e      	ldr	r3, [pc, #120]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fc6:	4a1d      	ldr	r2, [pc, #116]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fcc:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002fce:	4b1b      	ldr	r3, [pc, #108]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd2:	4a1a      	ldr	r2, [pc, #104]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fd8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002fda:	4a18      	ldr	r2, [pc, #96]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002fe0:	4b16      	ldr	r3, [pc, #88]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d114      	bne.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fec:	f7fe fede 	bl	8001dac <HAL_GetTick>
 8002ff0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ff2:	e00a      	b.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ff4:	f7fe feda 	bl	8001dac <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003002:	4293      	cmp	r3, r2
 8003004:	d901      	bls.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e351      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800300a:	4b0c      	ldr	r3, [pc, #48]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800300c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d0ee      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800301e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003022:	d111      	bne.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003024:	4b05      	ldr	r3, [pc, #20]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003030:	4b04      	ldr	r3, [pc, #16]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003032:	400b      	ands	r3, r1
 8003034:	4901      	ldr	r1, [pc, #4]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003036:	4313      	orrs	r3, r2
 8003038:	608b      	str	r3, [r1, #8]
 800303a:	e00b      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800303c:	40023800 	.word	0x40023800
 8003040:	40007000 	.word	0x40007000
 8003044:	0ffffcff 	.word	0x0ffffcff
 8003048:	4bac      	ldr	r3, [pc, #688]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	4aab      	ldr	r2, [pc, #684]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800304e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003052:	6093      	str	r3, [r2, #8]
 8003054:	4ba9      	ldr	r3, [pc, #676]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003056:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003060:	49a6      	ldr	r1, [pc, #664]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003062:	4313      	orrs	r3, r2
 8003064:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0310 	and.w	r3, r3, #16
 800306e:	2b00      	cmp	r3, #0
 8003070:	d010      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003072:	4ba2      	ldr	r3, [pc, #648]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003074:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003078:	4aa0      	ldr	r2, [pc, #640]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800307a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800307e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003082:	4b9e      	ldr	r3, [pc, #632]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003084:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800308c:	499b      	ldr	r1, [pc, #620]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800308e:	4313      	orrs	r3, r2
 8003090:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d00a      	beq.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030a0:	4b96      	ldr	r3, [pc, #600]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030a6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80030ae:	4993      	ldr	r1, [pc, #588]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d00a      	beq.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80030c2:	4b8e      	ldr	r3, [pc, #568]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030c8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80030d0:	498a      	ldr	r1, [pc, #552]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d00a      	beq.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030e4:	4b85      	ldr	r3, [pc, #532]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030f2:	4982      	ldr	r1, [pc, #520]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d00a      	beq.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003106:	4b7d      	ldr	r3, [pc, #500]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800310c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003114:	4979      	ldr	r1, [pc, #484]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003116:	4313      	orrs	r3, r2
 8003118:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00a      	beq.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003128:	4b74      	ldr	r3, [pc, #464]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800312a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800312e:	f023 0203 	bic.w	r2, r3, #3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003136:	4971      	ldr	r1, [pc, #452]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003138:	4313      	orrs	r3, r2
 800313a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003146:	2b00      	cmp	r3, #0
 8003148:	d00a      	beq.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800314a:	4b6c      	ldr	r3, [pc, #432]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800314c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003150:	f023 020c 	bic.w	r2, r3, #12
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003158:	4968      	ldr	r1, [pc, #416]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800315a:	4313      	orrs	r3, r2
 800315c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003168:	2b00      	cmp	r3, #0
 800316a:	d00a      	beq.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800316c:	4b63      	ldr	r3, [pc, #396]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800316e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003172:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800317a:	4960      	ldr	r1, [pc, #384]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800317c:	4313      	orrs	r3, r2
 800317e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00a      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800318e:	4b5b      	ldr	r3, [pc, #364]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003194:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800319c:	4957      	ldr	r1, [pc, #348]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800319e:	4313      	orrs	r3, r2
 80031a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d00a      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80031b0:	4b52      	ldr	r3, [pc, #328]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031be:	494f      	ldr	r1, [pc, #316]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031c0:	4313      	orrs	r3, r2
 80031c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00a      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80031d2:	4b4a      	ldr	r3, [pc, #296]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031d8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031e0:	4946      	ldr	r1, [pc, #280]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d00a      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80031f4:	4b41      	ldr	r3, [pc, #260]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031fa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003202:	493e      	ldr	r1, [pc, #248]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003204:	4313      	orrs	r3, r2
 8003206:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00a      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003216:	4b39      	ldr	r3, [pc, #228]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800321c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003224:	4935      	ldr	r1, [pc, #212]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003226:	4313      	orrs	r3, r2
 8003228:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00a      	beq.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003238:	4b30      	ldr	r3, [pc, #192]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800323a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800323e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003246:	492d      	ldr	r1, [pc, #180]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003248:	4313      	orrs	r3, r2
 800324a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d011      	beq.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800325a:	4b28      	ldr	r3, [pc, #160]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800325c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003260:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003268:	4924      	ldr	r1, [pc, #144]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800326a:	4313      	orrs	r3, r2
 800326c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003274:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003278:	d101      	bne.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800327a:	2301      	movs	r3, #1
 800327c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0308 	and.w	r3, r3, #8
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800328a:	2301      	movs	r3, #1
 800328c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00a      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800329a:	4b18      	ldr	r3, [pc, #96]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800329c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032a0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032a8:	4914      	ldr	r1, [pc, #80]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d00b      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80032bc:	4b0f      	ldr	r3, [pc, #60]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032c2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032cc:	490b      	ldr	r1, [pc, #44]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d00f      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80032e0:	4b06      	ldr	r3, [pc, #24]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032e6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80032f0:	4902      	ldr	r1, [pc, #8]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80032f8:	e002      	b.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80032fa:	bf00      	nop
 80032fc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d00b      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800330c:	4b8a      	ldr	r3, [pc, #552]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800330e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003312:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800331c:	4986      	ldr	r1, [pc, #536]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800331e:	4313      	orrs	r3, r2
 8003320:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00b      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003330:	4b81      	ldr	r3, [pc, #516]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003332:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003336:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003340:	497d      	ldr	r1, [pc, #500]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003342:	4313      	orrs	r3, r2
 8003344:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	2b01      	cmp	r3, #1
 800334c:	d006      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003356:	2b00      	cmp	r3, #0
 8003358:	f000 80d6 	beq.w	8003508 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800335c:	4b76      	ldr	r3, [pc, #472]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a75      	ldr	r2, [pc, #468]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003362:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003366:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003368:	f7fe fd20 	bl	8001dac <HAL_GetTick>
 800336c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800336e:	e008      	b.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003370:	f7fe fd1c 	bl	8001dac <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b64      	cmp	r3, #100	@ 0x64
 800337c:	d901      	bls.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e195      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003382:	4b6d      	ldr	r3, [pc, #436]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1f0      	bne.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b00      	cmp	r3, #0
 8003398:	d021      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x572>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d11d      	bne.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80033a2:	4b65      	ldr	r3, [pc, #404]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033a8:	0c1b      	lsrs	r3, r3, #16
 80033aa:	f003 0303 	and.w	r3, r3, #3
 80033ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80033b0:	4b61      	ldr	r3, [pc, #388]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033b6:	0e1b      	lsrs	r3, r3, #24
 80033b8:	f003 030f 	and.w	r3, r3, #15
 80033bc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	019a      	lsls	r2, r3, #6
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	041b      	lsls	r3, r3, #16
 80033c8:	431a      	orrs	r2, r3
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	061b      	lsls	r3, r3, #24
 80033ce:	431a      	orrs	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	071b      	lsls	r3, r3, #28
 80033d6:	4958      	ldr	r1, [pc, #352]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033d8:	4313      	orrs	r3, r2
 80033da:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d004      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033f2:	d00a      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d02e      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003404:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003408:	d129      	bne.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800340a:	4b4b      	ldr	r3, [pc, #300]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800340c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003410:	0c1b      	lsrs	r3, r3, #16
 8003412:	f003 0303 	and.w	r3, r3, #3
 8003416:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003418:	4b47      	ldr	r3, [pc, #284]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800341a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800341e:	0f1b      	lsrs	r3, r3, #28
 8003420:	f003 0307 	and.w	r3, r3, #7
 8003424:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	019a      	lsls	r2, r3, #6
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	041b      	lsls	r3, r3, #16
 8003430:	431a      	orrs	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	061b      	lsls	r3, r3, #24
 8003438:	431a      	orrs	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	071b      	lsls	r3, r3, #28
 800343e:	493e      	ldr	r1, [pc, #248]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003440:	4313      	orrs	r3, r2
 8003442:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003446:	4b3c      	ldr	r3, [pc, #240]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003448:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800344c:	f023 021f 	bic.w	r2, r3, #31
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003454:	3b01      	subs	r3, #1
 8003456:	4938      	ldr	r1, [pc, #224]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003458:	4313      	orrs	r3, r2
 800345a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d01d      	beq.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800346a:	4b33      	ldr	r3, [pc, #204]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800346c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003470:	0e1b      	lsrs	r3, r3, #24
 8003472:	f003 030f 	and.w	r3, r3, #15
 8003476:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003478:	4b2f      	ldr	r3, [pc, #188]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800347a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800347e:	0f1b      	lsrs	r3, r3, #28
 8003480:	f003 0307 	and.w	r3, r3, #7
 8003484:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	019a      	lsls	r2, r3, #6
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	041b      	lsls	r3, r3, #16
 8003492:	431a      	orrs	r2, r3
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	061b      	lsls	r3, r3, #24
 8003498:	431a      	orrs	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	071b      	lsls	r3, r3, #28
 800349e:	4926      	ldr	r1, [pc, #152]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d011      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	019a      	lsls	r2, r3, #6
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	041b      	lsls	r3, r3, #16
 80034be:	431a      	orrs	r2, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	061b      	lsls	r3, r3, #24
 80034c6:	431a      	orrs	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	071b      	lsls	r3, r3, #28
 80034ce:	491a      	ldr	r1, [pc, #104]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034d0:	4313      	orrs	r3, r2
 80034d2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80034d6:	4b18      	ldr	r3, [pc, #96]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a17      	ldr	r2, [pc, #92]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034dc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80034e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034e2:	f7fe fc63 	bl	8001dac <HAL_GetTick>
 80034e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034e8:	e008      	b.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80034ea:	f7fe fc5f 	bl	8001dac <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	2b64      	cmp	r3, #100	@ 0x64
 80034f6:	d901      	bls.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034f8:	2303      	movs	r3, #3
 80034fa:	e0d8      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d0f0      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	2b01      	cmp	r3, #1
 800350c:	f040 80ce 	bne.w	80036ac <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003510:	4b09      	ldr	r3, [pc, #36]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a08      	ldr	r2, [pc, #32]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003516:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800351a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800351c:	f7fe fc46 	bl	8001dac <HAL_GetTick>
 8003520:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003522:	e00b      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003524:	f7fe fc42 	bl	8001dac <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b64      	cmp	r3, #100	@ 0x64
 8003530:	d904      	bls.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e0bb      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003536:	bf00      	nop
 8003538:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800353c:	4b5e      	ldr	r3, [pc, #376]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003544:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003548:	d0ec      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800355a:	2b00      	cmp	r3, #0
 800355c:	d009      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003566:	2b00      	cmp	r3, #0
 8003568:	d02e      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356e:	2b00      	cmp	r3, #0
 8003570:	d12a      	bne.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003572:	4b51      	ldr	r3, [pc, #324]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003574:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003578:	0c1b      	lsrs	r3, r3, #16
 800357a:	f003 0303 	and.w	r3, r3, #3
 800357e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003580:	4b4d      	ldr	r3, [pc, #308]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003586:	0f1b      	lsrs	r3, r3, #28
 8003588:	f003 0307 	and.w	r3, r3, #7
 800358c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	695b      	ldr	r3, [r3, #20]
 8003592:	019a      	lsls	r2, r3, #6
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	041b      	lsls	r3, r3, #16
 8003598:	431a      	orrs	r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	699b      	ldr	r3, [r3, #24]
 800359e:	061b      	lsls	r3, r3, #24
 80035a0:	431a      	orrs	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	071b      	lsls	r3, r3, #28
 80035a6:	4944      	ldr	r1, [pc, #272]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80035ae:	4b42      	ldr	r3, [pc, #264]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035b4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035bc:	3b01      	subs	r3, #1
 80035be:	021b      	lsls	r3, r3, #8
 80035c0:	493d      	ldr	r1, [pc, #244]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d022      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035dc:	d11d      	bne.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80035de:	4b36      	ldr	r3, [pc, #216]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035e4:	0e1b      	lsrs	r3, r3, #24
 80035e6:	f003 030f 	and.w	r3, r3, #15
 80035ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80035ec:	4b32      	ldr	r3, [pc, #200]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035f2:	0f1b      	lsrs	r3, r3, #28
 80035f4:	f003 0307 	and.w	r3, r3, #7
 80035f8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	019a      	lsls	r2, r3, #6
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	041b      	lsls	r3, r3, #16
 8003606:	431a      	orrs	r2, r3
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	061b      	lsls	r3, r3, #24
 800360c:	431a      	orrs	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	071b      	lsls	r3, r3, #28
 8003612:	4929      	ldr	r1, [pc, #164]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003614:	4313      	orrs	r3, r2
 8003616:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0308 	and.w	r3, r3, #8
 8003622:	2b00      	cmp	r3, #0
 8003624:	d028      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003626:	4b24      	ldr	r3, [pc, #144]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800362c:	0e1b      	lsrs	r3, r3, #24
 800362e:	f003 030f 	and.w	r3, r3, #15
 8003632:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003634:	4b20      	ldr	r3, [pc, #128]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800363a:	0c1b      	lsrs	r3, r3, #16
 800363c:	f003 0303 	and.w	r3, r3, #3
 8003640:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	019a      	lsls	r2, r3, #6
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	041b      	lsls	r3, r3, #16
 800364c:	431a      	orrs	r2, r3
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	061b      	lsls	r3, r3, #24
 8003652:	431a      	orrs	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	69db      	ldr	r3, [r3, #28]
 8003658:	071b      	lsls	r3, r3, #28
 800365a:	4917      	ldr	r1, [pc, #92]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003662:	4b15      	ldr	r3, [pc, #84]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003664:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003668:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003670:	4911      	ldr	r1, [pc, #68]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003672:	4313      	orrs	r3, r2
 8003674:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003678:	4b0f      	ldr	r3, [pc, #60]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a0e      	ldr	r2, [pc, #56]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800367e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003682:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003684:	f7fe fb92 	bl	8001dac <HAL_GetTick>
 8003688:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800368a:	e008      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800368c:	f7fe fb8e 	bl	8001dac <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b64      	cmp	r3, #100	@ 0x64
 8003698:	d901      	bls.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e007      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800369e:	4b06      	ldr	r3, [pc, #24]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80036a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036aa:	d1ef      	bne.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3720      	adds	r7, #32
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	40023800 	.word	0x40023800

080036bc <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e01c      	b.n	8003708 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	795b      	ldrb	r3, [r3, #5]
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d105      	bne.n	80036e4 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f7fd fa80 	bl	8000be4 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2202      	movs	r2, #2
 80036e8:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f042 0204 	orr.w	r2, r2, #4
 80036f8:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	3708      	adds	r7, #8
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d101      	bne.n	8003722 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e09d      	b.n	800385e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003726:	2b00      	cmp	r3, #0
 8003728:	d108      	bne.n	800373c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003732:	d009      	beq.n	8003748 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	61da      	str	r2, [r3, #28]
 800373a:	e005      	b.n	8003748 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d106      	bne.n	8003768 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f7fd fab0 	bl	8000cc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2202      	movs	r2, #2
 800376c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800377e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003788:	d902      	bls.n	8003790 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800378a:	2300      	movs	r3, #0
 800378c:	60fb      	str	r3, [r7, #12]
 800378e:	e002      	b.n	8003796 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003790:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003794:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800379e:	d007      	beq.n	80037b0 <HAL_SPI_Init+0xa0>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037a8:	d002      	beq.n	80037b0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80037c0:	431a      	orrs	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	691b      	ldr	r3, [r3, #16]
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	431a      	orrs	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	f003 0301 	and.w	r3, r3, #1
 80037d4:	431a      	orrs	r2, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037de:	431a      	orrs	r2, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	69db      	ldr	r3, [r3, #28]
 80037e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037e8:	431a      	orrs	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a1b      	ldr	r3, [r3, #32]
 80037ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037f2:	ea42 0103 	orr.w	r1, r2, r3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	0c1b      	lsrs	r3, r3, #16
 800380c:	f003 0204 	and.w	r2, r3, #4
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003814:	f003 0310 	and.w	r3, r3, #16
 8003818:	431a      	orrs	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800381e:	f003 0308 	and.w	r3, r3, #8
 8003822:	431a      	orrs	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800382c:	ea42 0103 	orr.w	r1, r2, r3
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	430a      	orrs	r2, r1
 800383c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	69da      	ldr	r2, [r3, #28]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800384c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b088      	sub	sp, #32
 800386a:	af00      	add	r7, sp, #0
 800386c:	60f8      	str	r0, [r7, #12]
 800386e:	60b9      	str	r1, [r7, #8]
 8003870:	603b      	str	r3, [r7, #0]
 8003872:	4613      	mov	r3, r2
 8003874:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003876:	f7fe fa99 	bl	8001dac <HAL_GetTick>
 800387a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800387c:	88fb      	ldrh	r3, [r7, #6]
 800387e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003886:	b2db      	uxtb	r3, r3
 8003888:	2b01      	cmp	r3, #1
 800388a:	d001      	beq.n	8003890 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800388c:	2302      	movs	r3, #2
 800388e:	e15c      	b.n	8003b4a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d002      	beq.n	800389c <HAL_SPI_Transmit+0x36>
 8003896:	88fb      	ldrh	r3, [r7, #6]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d101      	bne.n	80038a0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e154      	b.n	8003b4a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d101      	bne.n	80038ae <HAL_SPI_Transmit+0x48>
 80038aa:	2302      	movs	r3, #2
 80038ac:	e14d      	b.n	8003b4a <HAL_SPI_Transmit+0x2e4>
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2203      	movs	r2, #3
 80038ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2200      	movs	r2, #0
 80038c2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	68ba      	ldr	r2, [r7, #8]
 80038c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	88fa      	ldrh	r2, [r7, #6]
 80038ce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	88fa      	ldrh	r2, [r7, #6]
 80038d4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2200      	movs	r2, #0
 80038da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2200      	movs	r2, #0
 80038f0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2200      	movs	r2, #0
 80038f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003900:	d10f      	bne.n	8003922 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003910:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003920:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800392c:	2b40      	cmp	r3, #64	@ 0x40
 800392e:	d007      	beq.n	8003940 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800393e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003948:	d952      	bls.n	80039f0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d002      	beq.n	8003958 <HAL_SPI_Transmit+0xf2>
 8003952:	8b7b      	ldrh	r3, [r7, #26]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d145      	bne.n	80039e4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800395c:	881a      	ldrh	r2, [r3, #0]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003968:	1c9a      	adds	r2, r3, #2
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003972:	b29b      	uxth	r3, r3
 8003974:	3b01      	subs	r3, #1
 8003976:	b29a      	uxth	r2, r3
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800397c:	e032      	b.n	80039e4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	f003 0302 	and.w	r3, r3, #2
 8003988:	2b02      	cmp	r3, #2
 800398a:	d112      	bne.n	80039b2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003990:	881a      	ldrh	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800399c:	1c9a      	adds	r2, r3, #2
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80039b0:	e018      	b.n	80039e4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039b2:	f7fe f9fb 	bl	8001dac <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	683a      	ldr	r2, [r7, #0]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d803      	bhi.n	80039ca <HAL_SPI_Transmit+0x164>
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039c8:	d102      	bne.n	80039d0 <HAL_SPI_Transmit+0x16a>
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d109      	bne.n	80039e4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	e0b2      	b.n	8003b4a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d1c7      	bne.n	800397e <HAL_SPI_Transmit+0x118>
 80039ee:	e083      	b.n	8003af8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d002      	beq.n	80039fe <HAL_SPI_Transmit+0x198>
 80039f8:	8b7b      	ldrh	r3, [r7, #26]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d177      	bne.n	8003aee <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d912      	bls.n	8003a2e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a0c:	881a      	ldrh	r2, [r3, #0]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a18:	1c9a      	adds	r2, r3, #2
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	3b02      	subs	r3, #2
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a2c:	e05f      	b.n	8003aee <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	330c      	adds	r3, #12
 8003a38:	7812      	ldrb	r2, [r2, #0]
 8003a3a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a40:	1c5a      	adds	r2, r3, #1
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	3b01      	subs	r3, #1
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003a54:	e04b      	b.n	8003aee <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d12b      	bne.n	8003abc <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d912      	bls.n	8003a94 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a72:	881a      	ldrh	r2, [r3, #0]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a7e:	1c9a      	adds	r2, r3, #2
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	3b02      	subs	r3, #2
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a92:	e02c      	b.n	8003aee <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	330c      	adds	r3, #12
 8003a9e:	7812      	ldrb	r2, [r2, #0]
 8003aa0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa6:	1c5a      	adds	r2, r3, #1
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	b29a      	uxth	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003aba:	e018      	b.n	8003aee <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003abc:	f7fe f976 	bl	8001dac <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	683a      	ldr	r2, [r7, #0]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d803      	bhi.n	8003ad4 <HAL_SPI_Transmit+0x26e>
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad2:	d102      	bne.n	8003ada <HAL_SPI_Transmit+0x274>
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d109      	bne.n	8003aee <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2201      	movs	r2, #1
 8003ade:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003aea:	2303      	movs	r3, #3
 8003aec:	e02d      	b.n	8003b4a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1ae      	bne.n	8003a56 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003af8:	69fa      	ldr	r2, [r7, #28]
 8003afa:	6839      	ldr	r1, [r7, #0]
 8003afc:	68f8      	ldr	r0, [r7, #12]
 8003afe:	f000 f947 	bl	8003d90 <SPI_EndRxTxTransaction>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d002      	beq.n	8003b0e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2220      	movs	r2, #32
 8003b0c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d10a      	bne.n	8003b2c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b16:	2300      	movs	r3, #0
 8003b18:	617b      	str	r3, [r7, #20]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	617b      	str	r3, [r7, #20]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	617b      	str	r3, [r7, #20]
 8003b2a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e000      	b.n	8003b4a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003b48:	2300      	movs	r3, #0
  }
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3720      	adds	r7, #32
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
	...

08003b54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b088      	sub	sp, #32
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	603b      	str	r3, [r7, #0]
 8003b60:	4613      	mov	r3, r2
 8003b62:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003b64:	f7fe f922 	bl	8001dac <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b6c:	1a9b      	subs	r3, r3, r2
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	4413      	add	r3, r2
 8003b72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003b74:	f7fe f91a 	bl	8001dac <HAL_GetTick>
 8003b78:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003b7a:	4b39      	ldr	r3, [pc, #228]	@ (8003c60 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	015b      	lsls	r3, r3, #5
 8003b80:	0d1b      	lsrs	r3, r3, #20
 8003b82:	69fa      	ldr	r2, [r7, #28]
 8003b84:	fb02 f303 	mul.w	r3, r2, r3
 8003b88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b8a:	e055      	b.n	8003c38 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b92:	d051      	beq.n	8003c38 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b94:	f7fe f90a 	bl	8001dac <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	69fa      	ldr	r2, [r7, #28]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d902      	bls.n	8003baa <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d13d      	bne.n	8003c26 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003bb8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003bc2:	d111      	bne.n	8003be8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bcc:	d004      	beq.n	8003bd8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bd6:	d107      	bne.n	8003be8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003be6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bf0:	d10f      	bne.n	8003c12 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c00:	601a      	str	r2, [r3, #0]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c10:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2201      	movs	r2, #1
 8003c16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e018      	b.n	8003c58 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d102      	bne.n	8003c32 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	61fb      	str	r3, [r7, #28]
 8003c30:	e002      	b.n	8003c38 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	3b01      	subs	r3, #1
 8003c36:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689a      	ldr	r2, [r3, #8]
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	4013      	ands	r3, r2
 8003c42:	68ba      	ldr	r2, [r7, #8]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	bf0c      	ite	eq
 8003c48:	2301      	moveq	r3, #1
 8003c4a:	2300      	movne	r3, #0
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	461a      	mov	r2, r3
 8003c50:	79fb      	ldrb	r3, [r7, #7]
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d19a      	bne.n	8003b8c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3720      	adds	r7, #32
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	20000018 	.word	0x20000018

08003c64 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b08a      	sub	sp, #40	@ 0x28
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	60b9      	str	r1, [r7, #8]
 8003c6e:	607a      	str	r2, [r7, #4]
 8003c70:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003c72:	2300      	movs	r3, #0
 8003c74:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003c76:	f7fe f899 	bl	8001dac <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c7e:	1a9b      	subs	r3, r3, r2
 8003c80:	683a      	ldr	r2, [r7, #0]
 8003c82:	4413      	add	r3, r2
 8003c84:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003c86:	f7fe f891 	bl	8001dac <HAL_GetTick>
 8003c8a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	330c      	adds	r3, #12
 8003c92:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003c94:	4b3d      	ldr	r3, [pc, #244]	@ (8003d8c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	4413      	add	r3, r2
 8003c9e:	00da      	lsls	r2, r3, #3
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	0d1b      	lsrs	r3, r3, #20
 8003ca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ca6:	fb02 f303 	mul.w	r3, r2, r3
 8003caa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003cac:	e061      	b.n	8003d72 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003cb4:	d107      	bne.n	8003cc6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d104      	bne.n	8003cc6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003cc4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ccc:	d051      	beq.n	8003d72 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003cce:	f7fe f86d 	bl	8001dac <HAL_GetTick>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	6a3b      	ldr	r3, [r7, #32]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d902      	bls.n	8003ce4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d13d      	bne.n	8003d60 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	685a      	ldr	r2, [r3, #4]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003cf2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cfc:	d111      	bne.n	8003d22 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d06:	d004      	beq.n	8003d12 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d10:	d107      	bne.n	8003d22 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d20:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d2a:	d10f      	bne.n	8003d4c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d3a:	601a      	str	r2, [r3, #0]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d4a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	e011      	b.n	8003d84 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d102      	bne.n	8003d6c <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8003d66:	2300      	movs	r3, #0
 8003d68:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d6a:	e002      	b.n	8003d72 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8003d6c:	69bb      	ldr	r3, [r7, #24]
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	689a      	ldr	r2, [r3, #8]
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d195      	bne.n	8003cae <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3728      	adds	r7, #40	@ 0x28
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	20000018 	.word	0x20000018

08003d90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b088      	sub	sp, #32
 8003d94:	af02      	add	r7, sp, #8
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	9300      	str	r3, [sp, #0]
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f7ff ff5b 	bl	8003c64 <SPI_WaitFifoStateUntilTimeout>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d007      	beq.n	8003dc4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003db8:	f043 0220 	orr.w	r2, r3, #32
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	e046      	b.n	8003e52 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003dc4:	4b25      	ldr	r3, [pc, #148]	@ (8003e5c <SPI_EndRxTxTransaction+0xcc>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a25      	ldr	r2, [pc, #148]	@ (8003e60 <SPI_EndRxTxTransaction+0xd0>)
 8003dca:	fba2 2303 	umull	r2, r3, r2, r3
 8003dce:	0d5b      	lsrs	r3, r3, #21
 8003dd0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003dd4:	fb02 f303 	mul.w	r3, r2, r3
 8003dd8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003de2:	d112      	bne.n	8003e0a <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	9300      	str	r3, [sp, #0]
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	2200      	movs	r2, #0
 8003dec:	2180      	movs	r1, #128	@ 0x80
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f7ff feb0 	bl	8003b54 <SPI_WaitFlagStateUntilTimeout>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d016      	beq.n	8003e28 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dfe:	f043 0220 	orr.w	r2, r3, #32
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e023      	b.n	8003e52 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00a      	beq.n	8003e26 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	3b01      	subs	r3, #1
 8003e14:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e20:	2b80      	cmp	r3, #128	@ 0x80
 8003e22:	d0f2      	beq.n	8003e0a <SPI_EndRxTxTransaction+0x7a>
 8003e24:	e000      	b.n	8003e28 <SPI_EndRxTxTransaction+0x98>
        break;
 8003e26:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	9300      	str	r3, [sp, #0]
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003e34:	68f8      	ldr	r0, [r7, #12]
 8003e36:	f7ff ff15 	bl	8003c64 <SPI_WaitFifoStateUntilTimeout>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d007      	beq.n	8003e50 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e44:	f043 0220 	orr.w	r2, r3, #32
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e000      	b.n	8003e52 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3718      	adds	r7, #24
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	20000018 	.word	0x20000018
 8003e60:	165e9f81 	.word	0x165e9f81

08003e64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b082      	sub	sp, #8
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d101      	bne.n	8003e76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e049      	b.n	8003f0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d106      	bne.n	8003e90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7fd f95a 	bl	8001144 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2202      	movs	r2, #2
 8003e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	3304      	adds	r3, #4
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	4610      	mov	r0, r2
 8003ea4:	f000 f900 	bl	80040a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3708      	adds	r7, #8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
	...

08003f14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d101      	bne.n	8003f30 <HAL_TIM_ConfigClockSource+0x1c>
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	e0b4      	b.n	800409a <HAL_TIM_ConfigClockSource+0x186>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2202      	movs	r2, #2
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f48:	68ba      	ldr	r2, [r7, #8]
 8003f4a:	4b56      	ldr	r3, [pc, #344]	@ (80040a4 <HAL_TIM_ConfigClockSource+0x190>)
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	68ba      	ldr	r2, [r7, #8]
 8003f5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f68:	d03e      	beq.n	8003fe8 <HAL_TIM_ConfigClockSource+0xd4>
 8003f6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f6e:	f200 8087 	bhi.w	8004080 <HAL_TIM_ConfigClockSource+0x16c>
 8003f72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f76:	f000 8086 	beq.w	8004086 <HAL_TIM_ConfigClockSource+0x172>
 8003f7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f7e:	d87f      	bhi.n	8004080 <HAL_TIM_ConfigClockSource+0x16c>
 8003f80:	2b70      	cmp	r3, #112	@ 0x70
 8003f82:	d01a      	beq.n	8003fba <HAL_TIM_ConfigClockSource+0xa6>
 8003f84:	2b70      	cmp	r3, #112	@ 0x70
 8003f86:	d87b      	bhi.n	8004080 <HAL_TIM_ConfigClockSource+0x16c>
 8003f88:	2b60      	cmp	r3, #96	@ 0x60
 8003f8a:	d050      	beq.n	800402e <HAL_TIM_ConfigClockSource+0x11a>
 8003f8c:	2b60      	cmp	r3, #96	@ 0x60
 8003f8e:	d877      	bhi.n	8004080 <HAL_TIM_ConfigClockSource+0x16c>
 8003f90:	2b50      	cmp	r3, #80	@ 0x50
 8003f92:	d03c      	beq.n	800400e <HAL_TIM_ConfigClockSource+0xfa>
 8003f94:	2b50      	cmp	r3, #80	@ 0x50
 8003f96:	d873      	bhi.n	8004080 <HAL_TIM_ConfigClockSource+0x16c>
 8003f98:	2b40      	cmp	r3, #64	@ 0x40
 8003f9a:	d058      	beq.n	800404e <HAL_TIM_ConfigClockSource+0x13a>
 8003f9c:	2b40      	cmp	r3, #64	@ 0x40
 8003f9e:	d86f      	bhi.n	8004080 <HAL_TIM_ConfigClockSource+0x16c>
 8003fa0:	2b30      	cmp	r3, #48	@ 0x30
 8003fa2:	d064      	beq.n	800406e <HAL_TIM_ConfigClockSource+0x15a>
 8003fa4:	2b30      	cmp	r3, #48	@ 0x30
 8003fa6:	d86b      	bhi.n	8004080 <HAL_TIM_ConfigClockSource+0x16c>
 8003fa8:	2b20      	cmp	r3, #32
 8003faa:	d060      	beq.n	800406e <HAL_TIM_ConfigClockSource+0x15a>
 8003fac:	2b20      	cmp	r3, #32
 8003fae:	d867      	bhi.n	8004080 <HAL_TIM_ConfigClockSource+0x16c>
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d05c      	beq.n	800406e <HAL_TIM_ConfigClockSource+0x15a>
 8003fb4:	2b10      	cmp	r3, #16
 8003fb6:	d05a      	beq.n	800406e <HAL_TIM_ConfigClockSource+0x15a>
 8003fb8:	e062      	b.n	8004080 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003fca:	f000 f98d 	bl	80042e8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003fdc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68ba      	ldr	r2, [r7, #8]
 8003fe4:	609a      	str	r2, [r3, #8]
      break;
 8003fe6:	e04f      	b.n	8004088 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ff8:	f000 f976 	bl	80042e8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	689a      	ldr	r2, [r3, #8]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800400a:	609a      	str	r2, [r3, #8]
      break;
 800400c:	e03c      	b.n	8004088 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800401a:	461a      	mov	r2, r3
 800401c:	f000 f8ea 	bl	80041f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2150      	movs	r1, #80	@ 0x50
 8004026:	4618      	mov	r0, r3
 8004028:	f000 f943 	bl	80042b2 <TIM_ITRx_SetConfig>
      break;
 800402c:	e02c      	b.n	8004088 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800403a:	461a      	mov	r2, r3
 800403c:	f000 f909 	bl	8004252 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2160      	movs	r1, #96	@ 0x60
 8004046:	4618      	mov	r0, r3
 8004048:	f000 f933 	bl	80042b2 <TIM_ITRx_SetConfig>
      break;
 800404c:	e01c      	b.n	8004088 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800405a:	461a      	mov	r2, r3
 800405c:	f000 f8ca 	bl	80041f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2140      	movs	r1, #64	@ 0x40
 8004066:	4618      	mov	r0, r3
 8004068:	f000 f923 	bl	80042b2 <TIM_ITRx_SetConfig>
      break;
 800406c:	e00c      	b.n	8004088 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4619      	mov	r1, r3
 8004078:	4610      	mov	r0, r2
 800407a:	f000 f91a 	bl	80042b2 <TIM_ITRx_SetConfig>
      break;
 800407e:	e003      	b.n	8004088 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	73fb      	strb	r3, [r7, #15]
      break;
 8004084:	e000      	b.n	8004088 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004086:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004098:	7bfb      	ldrb	r3, [r7, #15]
}
 800409a:	4618      	mov	r0, r3
 800409c:	3710      	adds	r7, #16
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	fffeff88 	.word	0xfffeff88

080040a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b085      	sub	sp, #20
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a43      	ldr	r2, [pc, #268]	@ (80041c8 <TIM_Base_SetConfig+0x120>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d013      	beq.n	80040e8 <TIM_Base_SetConfig+0x40>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040c6:	d00f      	beq.n	80040e8 <TIM_Base_SetConfig+0x40>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	4a40      	ldr	r2, [pc, #256]	@ (80041cc <TIM_Base_SetConfig+0x124>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d00b      	beq.n	80040e8 <TIM_Base_SetConfig+0x40>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4a3f      	ldr	r2, [pc, #252]	@ (80041d0 <TIM_Base_SetConfig+0x128>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d007      	beq.n	80040e8 <TIM_Base_SetConfig+0x40>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	4a3e      	ldr	r2, [pc, #248]	@ (80041d4 <TIM_Base_SetConfig+0x12c>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d003      	beq.n	80040e8 <TIM_Base_SetConfig+0x40>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	4a3d      	ldr	r2, [pc, #244]	@ (80041d8 <TIM_Base_SetConfig+0x130>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d108      	bne.n	80040fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	68fa      	ldr	r2, [r7, #12]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a32      	ldr	r2, [pc, #200]	@ (80041c8 <TIM_Base_SetConfig+0x120>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d02b      	beq.n	800415a <TIM_Base_SetConfig+0xb2>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004108:	d027      	beq.n	800415a <TIM_Base_SetConfig+0xb2>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a2f      	ldr	r2, [pc, #188]	@ (80041cc <TIM_Base_SetConfig+0x124>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d023      	beq.n	800415a <TIM_Base_SetConfig+0xb2>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a2e      	ldr	r2, [pc, #184]	@ (80041d0 <TIM_Base_SetConfig+0x128>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d01f      	beq.n	800415a <TIM_Base_SetConfig+0xb2>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a2d      	ldr	r2, [pc, #180]	@ (80041d4 <TIM_Base_SetConfig+0x12c>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d01b      	beq.n	800415a <TIM_Base_SetConfig+0xb2>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4a2c      	ldr	r2, [pc, #176]	@ (80041d8 <TIM_Base_SetConfig+0x130>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d017      	beq.n	800415a <TIM_Base_SetConfig+0xb2>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a2b      	ldr	r2, [pc, #172]	@ (80041dc <TIM_Base_SetConfig+0x134>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d013      	beq.n	800415a <TIM_Base_SetConfig+0xb2>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a2a      	ldr	r2, [pc, #168]	@ (80041e0 <TIM_Base_SetConfig+0x138>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d00f      	beq.n	800415a <TIM_Base_SetConfig+0xb2>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a29      	ldr	r2, [pc, #164]	@ (80041e4 <TIM_Base_SetConfig+0x13c>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d00b      	beq.n	800415a <TIM_Base_SetConfig+0xb2>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a28      	ldr	r2, [pc, #160]	@ (80041e8 <TIM_Base_SetConfig+0x140>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d007      	beq.n	800415a <TIM_Base_SetConfig+0xb2>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a27      	ldr	r2, [pc, #156]	@ (80041ec <TIM_Base_SetConfig+0x144>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d003      	beq.n	800415a <TIM_Base_SetConfig+0xb2>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a26      	ldr	r2, [pc, #152]	@ (80041f0 <TIM_Base_SetConfig+0x148>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d108      	bne.n	800416c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004160:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	4313      	orrs	r3, r2
 800416a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	4313      	orrs	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	689a      	ldr	r2, [r3, #8]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a0e      	ldr	r2, [pc, #56]	@ (80041c8 <TIM_Base_SetConfig+0x120>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d003      	beq.n	800419a <TIM_Base_SetConfig+0xf2>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a10      	ldr	r2, [pc, #64]	@ (80041d8 <TIM_Base_SetConfig+0x130>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d103      	bne.n	80041a2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	691a      	ldr	r2, [r3, #16]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f043 0204 	orr.w	r2, r3, #4
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2201      	movs	r2, #1
 80041b2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	601a      	str	r2, [r3, #0]
}
 80041ba:	bf00      	nop
 80041bc:	3714      	adds	r7, #20
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	40010000 	.word	0x40010000
 80041cc:	40000400 	.word	0x40000400
 80041d0:	40000800 	.word	0x40000800
 80041d4:	40000c00 	.word	0x40000c00
 80041d8:	40010400 	.word	0x40010400
 80041dc:	40014000 	.word	0x40014000
 80041e0:	40014400 	.word	0x40014400
 80041e4:	40014800 	.word	0x40014800
 80041e8:	40001800 	.word	0x40001800
 80041ec:	40001c00 	.word	0x40001c00
 80041f0:	40002000 	.word	0x40002000

080041f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b087      	sub	sp, #28
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6a1b      	ldr	r3, [r3, #32]
 8004204:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6a1b      	ldr	r3, [r3, #32]
 800420a:	f023 0201 	bic.w	r2, r3, #1
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800421e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	011b      	lsls	r3, r3, #4
 8004224:	693a      	ldr	r2, [r7, #16]
 8004226:	4313      	orrs	r3, r2
 8004228:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	f023 030a 	bic.w	r3, r3, #10
 8004230:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	4313      	orrs	r3, r2
 8004238:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	693a      	ldr	r2, [r7, #16]
 800423e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	697a      	ldr	r2, [r7, #20]
 8004244:	621a      	str	r2, [r3, #32]
}
 8004246:	bf00      	nop
 8004248:	371c      	adds	r7, #28
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr

08004252 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004252:	b480      	push	{r7}
 8004254:	b087      	sub	sp, #28
 8004256:	af00      	add	r7, sp, #0
 8004258:	60f8      	str	r0, [r7, #12]
 800425a:	60b9      	str	r1, [r7, #8]
 800425c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6a1b      	ldr	r3, [r3, #32]
 8004262:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6a1b      	ldr	r3, [r3, #32]
 8004268:	f023 0210 	bic.w	r2, r3, #16
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	699b      	ldr	r3, [r3, #24]
 8004274:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800427c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	031b      	lsls	r3, r3, #12
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	4313      	orrs	r3, r2
 8004286:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800428e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	011b      	lsls	r3, r3, #4
 8004294:	697a      	ldr	r2, [r7, #20]
 8004296:	4313      	orrs	r3, r2
 8004298:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	693a      	ldr	r2, [r7, #16]
 800429e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	621a      	str	r2, [r3, #32]
}
 80042a6:	bf00      	nop
 80042a8:	371c      	adds	r7, #28
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr

080042b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042b2:	b480      	push	{r7}
 80042b4:	b085      	sub	sp, #20
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
 80042ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042ca:	683a      	ldr	r2, [r7, #0]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	f043 0307 	orr.w	r3, r3, #7
 80042d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	68fa      	ldr	r2, [r7, #12]
 80042da:	609a      	str	r2, [r3, #8]
}
 80042dc:	bf00      	nop
 80042de:	3714      	adds	r7, #20
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b087      	sub	sp, #28
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	607a      	str	r2, [r7, #4]
 80042f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004302:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	021a      	lsls	r2, r3, #8
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	431a      	orrs	r2, r3
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	4313      	orrs	r3, r2
 8004310:	697a      	ldr	r2, [r7, #20]
 8004312:	4313      	orrs	r3, r2
 8004314:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	697a      	ldr	r2, [r7, #20]
 800431a:	609a      	str	r2, [r3, #8]
}
 800431c:	bf00      	nop
 800431e:	371c      	adds	r7, #28
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr

08004328 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004328:	b480      	push	{r7}
 800432a:	b085      	sub	sp, #20
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004338:	2b01      	cmp	r3, #1
 800433a:	d101      	bne.n	8004340 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800433c:	2302      	movs	r3, #2
 800433e:	e06d      	b.n	800441c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2202      	movs	r2, #2
 800434c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a30      	ldr	r2, [pc, #192]	@ (8004428 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d004      	beq.n	8004374 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a2f      	ldr	r2, [pc, #188]	@ (800442c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d108      	bne.n	8004386 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800437a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	68fa      	ldr	r2, [r7, #12]
 8004382:	4313      	orrs	r3, r2
 8004384:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800438c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	4313      	orrs	r3, r2
 8004396:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68fa      	ldr	r2, [r7, #12]
 800439e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a20      	ldr	r2, [pc, #128]	@ (8004428 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d022      	beq.n	80043f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043b2:	d01d      	beq.n	80043f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a1d      	ldr	r2, [pc, #116]	@ (8004430 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d018      	beq.n	80043f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a1c      	ldr	r2, [pc, #112]	@ (8004434 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d013      	beq.n	80043f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a1a      	ldr	r2, [pc, #104]	@ (8004438 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d00e      	beq.n	80043f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a15      	ldr	r2, [pc, #84]	@ (800442c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d009      	beq.n	80043f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a16      	ldr	r2, [pc, #88]	@ (800443c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d004      	beq.n	80043f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a15      	ldr	r2, [pc, #84]	@ (8004440 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d10c      	bne.n	800440a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043f6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	68ba      	ldr	r2, [r7, #8]
 80043fe:	4313      	orrs	r3, r2
 8004400:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68ba      	ldr	r2, [r7, #8]
 8004408:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2201      	movs	r2, #1
 800440e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800441a:	2300      	movs	r3, #0
}
 800441c:	4618      	mov	r0, r3
 800441e:	3714      	adds	r7, #20
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr
 8004428:	40010000 	.word	0x40010000
 800442c:	40010400 	.word	0x40010400
 8004430:	40000400 	.word	0x40000400
 8004434:	40000800 	.word	0x40000800
 8004438:	40000c00 	.word	0x40000c00
 800443c:	40014000 	.word	0x40014000
 8004440:	40001800 	.word	0x40001800

08004444 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d101      	bne.n	8004456 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e040      	b.n	80044d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800445a:	2b00      	cmp	r3, #0
 800445c:	d106      	bne.n	800446c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f7fc febc 	bl	80011e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2224      	movs	r2, #36	@ 0x24
 8004470:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f022 0201 	bic.w	r2, r2, #1
 8004480:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004486:	2b00      	cmp	r3, #0
 8004488:	d002      	beq.n	8004490 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 fa8c 	bl	80049a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 f825 	bl	80044e0 <UART_SetConfig>
 8004496:	4603      	mov	r3, r0
 8004498:	2b01      	cmp	r3, #1
 800449a:	d101      	bne.n	80044a0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e01b      	b.n	80044d8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	685a      	ldr	r2, [r3, #4]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80044ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	689a      	ldr	r2, [r3, #8]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80044be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f042 0201 	orr.w	r2, r2, #1
 80044ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 fb0b 	bl	8004aec <UART_CheckIdleState>
 80044d6:	4603      	mov	r3, r0
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3708      	adds	r7, #8
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b088      	sub	sp, #32
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80044e8:	2300      	movs	r3, #0
 80044ea:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	689a      	ldr	r2, [r3, #8]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	431a      	orrs	r2, r3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	431a      	orrs	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	69db      	ldr	r3, [r3, #28]
 8004500:	4313      	orrs	r3, r2
 8004502:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	4ba6      	ldr	r3, [pc, #664]	@ (80047a4 <UART_SetConfig+0x2c4>)
 800450c:	4013      	ands	r3, r2
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	6812      	ldr	r2, [r2, #0]
 8004512:	6979      	ldr	r1, [r7, #20]
 8004514:	430b      	orrs	r3, r1
 8004516:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	68da      	ldr	r2, [r3, #12]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	430a      	orrs	r2, r1
 800452c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a1b      	ldr	r3, [r3, #32]
 8004538:	697a      	ldr	r2, [r7, #20]
 800453a:	4313      	orrs	r3, r2
 800453c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	430a      	orrs	r2, r1
 8004550:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a94      	ldr	r2, [pc, #592]	@ (80047a8 <UART_SetConfig+0x2c8>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d120      	bne.n	800459e <UART_SetConfig+0xbe>
 800455c:	4b93      	ldr	r3, [pc, #588]	@ (80047ac <UART_SetConfig+0x2cc>)
 800455e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004562:	f003 0303 	and.w	r3, r3, #3
 8004566:	2b03      	cmp	r3, #3
 8004568:	d816      	bhi.n	8004598 <UART_SetConfig+0xb8>
 800456a:	a201      	add	r2, pc, #4	@ (adr r2, 8004570 <UART_SetConfig+0x90>)
 800456c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004570:	08004581 	.word	0x08004581
 8004574:	0800458d 	.word	0x0800458d
 8004578:	08004587 	.word	0x08004587
 800457c:	08004593 	.word	0x08004593
 8004580:	2301      	movs	r3, #1
 8004582:	77fb      	strb	r3, [r7, #31]
 8004584:	e150      	b.n	8004828 <UART_SetConfig+0x348>
 8004586:	2302      	movs	r3, #2
 8004588:	77fb      	strb	r3, [r7, #31]
 800458a:	e14d      	b.n	8004828 <UART_SetConfig+0x348>
 800458c:	2304      	movs	r3, #4
 800458e:	77fb      	strb	r3, [r7, #31]
 8004590:	e14a      	b.n	8004828 <UART_SetConfig+0x348>
 8004592:	2308      	movs	r3, #8
 8004594:	77fb      	strb	r3, [r7, #31]
 8004596:	e147      	b.n	8004828 <UART_SetConfig+0x348>
 8004598:	2310      	movs	r3, #16
 800459a:	77fb      	strb	r3, [r7, #31]
 800459c:	e144      	b.n	8004828 <UART_SetConfig+0x348>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a83      	ldr	r2, [pc, #524]	@ (80047b0 <UART_SetConfig+0x2d0>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d132      	bne.n	800460e <UART_SetConfig+0x12e>
 80045a8:	4b80      	ldr	r3, [pc, #512]	@ (80047ac <UART_SetConfig+0x2cc>)
 80045aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ae:	f003 030c 	and.w	r3, r3, #12
 80045b2:	2b0c      	cmp	r3, #12
 80045b4:	d828      	bhi.n	8004608 <UART_SetConfig+0x128>
 80045b6:	a201      	add	r2, pc, #4	@ (adr r2, 80045bc <UART_SetConfig+0xdc>)
 80045b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045bc:	080045f1 	.word	0x080045f1
 80045c0:	08004609 	.word	0x08004609
 80045c4:	08004609 	.word	0x08004609
 80045c8:	08004609 	.word	0x08004609
 80045cc:	080045fd 	.word	0x080045fd
 80045d0:	08004609 	.word	0x08004609
 80045d4:	08004609 	.word	0x08004609
 80045d8:	08004609 	.word	0x08004609
 80045dc:	080045f7 	.word	0x080045f7
 80045e0:	08004609 	.word	0x08004609
 80045e4:	08004609 	.word	0x08004609
 80045e8:	08004609 	.word	0x08004609
 80045ec:	08004603 	.word	0x08004603
 80045f0:	2300      	movs	r3, #0
 80045f2:	77fb      	strb	r3, [r7, #31]
 80045f4:	e118      	b.n	8004828 <UART_SetConfig+0x348>
 80045f6:	2302      	movs	r3, #2
 80045f8:	77fb      	strb	r3, [r7, #31]
 80045fa:	e115      	b.n	8004828 <UART_SetConfig+0x348>
 80045fc:	2304      	movs	r3, #4
 80045fe:	77fb      	strb	r3, [r7, #31]
 8004600:	e112      	b.n	8004828 <UART_SetConfig+0x348>
 8004602:	2308      	movs	r3, #8
 8004604:	77fb      	strb	r3, [r7, #31]
 8004606:	e10f      	b.n	8004828 <UART_SetConfig+0x348>
 8004608:	2310      	movs	r3, #16
 800460a:	77fb      	strb	r3, [r7, #31]
 800460c:	e10c      	b.n	8004828 <UART_SetConfig+0x348>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a68      	ldr	r2, [pc, #416]	@ (80047b4 <UART_SetConfig+0x2d4>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d120      	bne.n	800465a <UART_SetConfig+0x17a>
 8004618:	4b64      	ldr	r3, [pc, #400]	@ (80047ac <UART_SetConfig+0x2cc>)
 800461a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800461e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004622:	2b30      	cmp	r3, #48	@ 0x30
 8004624:	d013      	beq.n	800464e <UART_SetConfig+0x16e>
 8004626:	2b30      	cmp	r3, #48	@ 0x30
 8004628:	d814      	bhi.n	8004654 <UART_SetConfig+0x174>
 800462a:	2b20      	cmp	r3, #32
 800462c:	d009      	beq.n	8004642 <UART_SetConfig+0x162>
 800462e:	2b20      	cmp	r3, #32
 8004630:	d810      	bhi.n	8004654 <UART_SetConfig+0x174>
 8004632:	2b00      	cmp	r3, #0
 8004634:	d002      	beq.n	800463c <UART_SetConfig+0x15c>
 8004636:	2b10      	cmp	r3, #16
 8004638:	d006      	beq.n	8004648 <UART_SetConfig+0x168>
 800463a:	e00b      	b.n	8004654 <UART_SetConfig+0x174>
 800463c:	2300      	movs	r3, #0
 800463e:	77fb      	strb	r3, [r7, #31]
 8004640:	e0f2      	b.n	8004828 <UART_SetConfig+0x348>
 8004642:	2302      	movs	r3, #2
 8004644:	77fb      	strb	r3, [r7, #31]
 8004646:	e0ef      	b.n	8004828 <UART_SetConfig+0x348>
 8004648:	2304      	movs	r3, #4
 800464a:	77fb      	strb	r3, [r7, #31]
 800464c:	e0ec      	b.n	8004828 <UART_SetConfig+0x348>
 800464e:	2308      	movs	r3, #8
 8004650:	77fb      	strb	r3, [r7, #31]
 8004652:	e0e9      	b.n	8004828 <UART_SetConfig+0x348>
 8004654:	2310      	movs	r3, #16
 8004656:	77fb      	strb	r3, [r7, #31]
 8004658:	e0e6      	b.n	8004828 <UART_SetConfig+0x348>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a56      	ldr	r2, [pc, #344]	@ (80047b8 <UART_SetConfig+0x2d8>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d120      	bne.n	80046a6 <UART_SetConfig+0x1c6>
 8004664:	4b51      	ldr	r3, [pc, #324]	@ (80047ac <UART_SetConfig+0x2cc>)
 8004666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800466a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800466e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004670:	d013      	beq.n	800469a <UART_SetConfig+0x1ba>
 8004672:	2bc0      	cmp	r3, #192	@ 0xc0
 8004674:	d814      	bhi.n	80046a0 <UART_SetConfig+0x1c0>
 8004676:	2b80      	cmp	r3, #128	@ 0x80
 8004678:	d009      	beq.n	800468e <UART_SetConfig+0x1ae>
 800467a:	2b80      	cmp	r3, #128	@ 0x80
 800467c:	d810      	bhi.n	80046a0 <UART_SetConfig+0x1c0>
 800467e:	2b00      	cmp	r3, #0
 8004680:	d002      	beq.n	8004688 <UART_SetConfig+0x1a8>
 8004682:	2b40      	cmp	r3, #64	@ 0x40
 8004684:	d006      	beq.n	8004694 <UART_SetConfig+0x1b4>
 8004686:	e00b      	b.n	80046a0 <UART_SetConfig+0x1c0>
 8004688:	2300      	movs	r3, #0
 800468a:	77fb      	strb	r3, [r7, #31]
 800468c:	e0cc      	b.n	8004828 <UART_SetConfig+0x348>
 800468e:	2302      	movs	r3, #2
 8004690:	77fb      	strb	r3, [r7, #31]
 8004692:	e0c9      	b.n	8004828 <UART_SetConfig+0x348>
 8004694:	2304      	movs	r3, #4
 8004696:	77fb      	strb	r3, [r7, #31]
 8004698:	e0c6      	b.n	8004828 <UART_SetConfig+0x348>
 800469a:	2308      	movs	r3, #8
 800469c:	77fb      	strb	r3, [r7, #31]
 800469e:	e0c3      	b.n	8004828 <UART_SetConfig+0x348>
 80046a0:	2310      	movs	r3, #16
 80046a2:	77fb      	strb	r3, [r7, #31]
 80046a4:	e0c0      	b.n	8004828 <UART_SetConfig+0x348>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a44      	ldr	r2, [pc, #272]	@ (80047bc <UART_SetConfig+0x2dc>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d125      	bne.n	80046fc <UART_SetConfig+0x21c>
 80046b0:	4b3e      	ldr	r3, [pc, #248]	@ (80047ac <UART_SetConfig+0x2cc>)
 80046b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046be:	d017      	beq.n	80046f0 <UART_SetConfig+0x210>
 80046c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046c4:	d817      	bhi.n	80046f6 <UART_SetConfig+0x216>
 80046c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046ca:	d00b      	beq.n	80046e4 <UART_SetConfig+0x204>
 80046cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046d0:	d811      	bhi.n	80046f6 <UART_SetConfig+0x216>
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d003      	beq.n	80046de <UART_SetConfig+0x1fe>
 80046d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046da:	d006      	beq.n	80046ea <UART_SetConfig+0x20a>
 80046dc:	e00b      	b.n	80046f6 <UART_SetConfig+0x216>
 80046de:	2300      	movs	r3, #0
 80046e0:	77fb      	strb	r3, [r7, #31]
 80046e2:	e0a1      	b.n	8004828 <UART_SetConfig+0x348>
 80046e4:	2302      	movs	r3, #2
 80046e6:	77fb      	strb	r3, [r7, #31]
 80046e8:	e09e      	b.n	8004828 <UART_SetConfig+0x348>
 80046ea:	2304      	movs	r3, #4
 80046ec:	77fb      	strb	r3, [r7, #31]
 80046ee:	e09b      	b.n	8004828 <UART_SetConfig+0x348>
 80046f0:	2308      	movs	r3, #8
 80046f2:	77fb      	strb	r3, [r7, #31]
 80046f4:	e098      	b.n	8004828 <UART_SetConfig+0x348>
 80046f6:	2310      	movs	r3, #16
 80046f8:	77fb      	strb	r3, [r7, #31]
 80046fa:	e095      	b.n	8004828 <UART_SetConfig+0x348>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a2f      	ldr	r2, [pc, #188]	@ (80047c0 <UART_SetConfig+0x2e0>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d125      	bne.n	8004752 <UART_SetConfig+0x272>
 8004706:	4b29      	ldr	r3, [pc, #164]	@ (80047ac <UART_SetConfig+0x2cc>)
 8004708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800470c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004710:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004714:	d017      	beq.n	8004746 <UART_SetConfig+0x266>
 8004716:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800471a:	d817      	bhi.n	800474c <UART_SetConfig+0x26c>
 800471c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004720:	d00b      	beq.n	800473a <UART_SetConfig+0x25a>
 8004722:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004726:	d811      	bhi.n	800474c <UART_SetConfig+0x26c>
 8004728:	2b00      	cmp	r3, #0
 800472a:	d003      	beq.n	8004734 <UART_SetConfig+0x254>
 800472c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004730:	d006      	beq.n	8004740 <UART_SetConfig+0x260>
 8004732:	e00b      	b.n	800474c <UART_SetConfig+0x26c>
 8004734:	2301      	movs	r3, #1
 8004736:	77fb      	strb	r3, [r7, #31]
 8004738:	e076      	b.n	8004828 <UART_SetConfig+0x348>
 800473a:	2302      	movs	r3, #2
 800473c:	77fb      	strb	r3, [r7, #31]
 800473e:	e073      	b.n	8004828 <UART_SetConfig+0x348>
 8004740:	2304      	movs	r3, #4
 8004742:	77fb      	strb	r3, [r7, #31]
 8004744:	e070      	b.n	8004828 <UART_SetConfig+0x348>
 8004746:	2308      	movs	r3, #8
 8004748:	77fb      	strb	r3, [r7, #31]
 800474a:	e06d      	b.n	8004828 <UART_SetConfig+0x348>
 800474c:	2310      	movs	r3, #16
 800474e:	77fb      	strb	r3, [r7, #31]
 8004750:	e06a      	b.n	8004828 <UART_SetConfig+0x348>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a1b      	ldr	r2, [pc, #108]	@ (80047c4 <UART_SetConfig+0x2e4>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d138      	bne.n	80047ce <UART_SetConfig+0x2ee>
 800475c:	4b13      	ldr	r3, [pc, #76]	@ (80047ac <UART_SetConfig+0x2cc>)
 800475e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004762:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004766:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800476a:	d017      	beq.n	800479c <UART_SetConfig+0x2bc>
 800476c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004770:	d82a      	bhi.n	80047c8 <UART_SetConfig+0x2e8>
 8004772:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004776:	d00b      	beq.n	8004790 <UART_SetConfig+0x2b0>
 8004778:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800477c:	d824      	bhi.n	80047c8 <UART_SetConfig+0x2e8>
 800477e:	2b00      	cmp	r3, #0
 8004780:	d003      	beq.n	800478a <UART_SetConfig+0x2aa>
 8004782:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004786:	d006      	beq.n	8004796 <UART_SetConfig+0x2b6>
 8004788:	e01e      	b.n	80047c8 <UART_SetConfig+0x2e8>
 800478a:	2300      	movs	r3, #0
 800478c:	77fb      	strb	r3, [r7, #31]
 800478e:	e04b      	b.n	8004828 <UART_SetConfig+0x348>
 8004790:	2302      	movs	r3, #2
 8004792:	77fb      	strb	r3, [r7, #31]
 8004794:	e048      	b.n	8004828 <UART_SetConfig+0x348>
 8004796:	2304      	movs	r3, #4
 8004798:	77fb      	strb	r3, [r7, #31]
 800479a:	e045      	b.n	8004828 <UART_SetConfig+0x348>
 800479c:	2308      	movs	r3, #8
 800479e:	77fb      	strb	r3, [r7, #31]
 80047a0:	e042      	b.n	8004828 <UART_SetConfig+0x348>
 80047a2:	bf00      	nop
 80047a4:	efff69f3 	.word	0xefff69f3
 80047a8:	40011000 	.word	0x40011000
 80047ac:	40023800 	.word	0x40023800
 80047b0:	40004400 	.word	0x40004400
 80047b4:	40004800 	.word	0x40004800
 80047b8:	40004c00 	.word	0x40004c00
 80047bc:	40005000 	.word	0x40005000
 80047c0:	40011400 	.word	0x40011400
 80047c4:	40007800 	.word	0x40007800
 80047c8:	2310      	movs	r3, #16
 80047ca:	77fb      	strb	r3, [r7, #31]
 80047cc:	e02c      	b.n	8004828 <UART_SetConfig+0x348>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a72      	ldr	r2, [pc, #456]	@ (800499c <UART_SetConfig+0x4bc>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d125      	bne.n	8004824 <UART_SetConfig+0x344>
 80047d8:	4b71      	ldr	r3, [pc, #452]	@ (80049a0 <UART_SetConfig+0x4c0>)
 80047da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047de:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80047e2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80047e6:	d017      	beq.n	8004818 <UART_SetConfig+0x338>
 80047e8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80047ec:	d817      	bhi.n	800481e <UART_SetConfig+0x33e>
 80047ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047f2:	d00b      	beq.n	800480c <UART_SetConfig+0x32c>
 80047f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047f8:	d811      	bhi.n	800481e <UART_SetConfig+0x33e>
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d003      	beq.n	8004806 <UART_SetConfig+0x326>
 80047fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004802:	d006      	beq.n	8004812 <UART_SetConfig+0x332>
 8004804:	e00b      	b.n	800481e <UART_SetConfig+0x33e>
 8004806:	2300      	movs	r3, #0
 8004808:	77fb      	strb	r3, [r7, #31]
 800480a:	e00d      	b.n	8004828 <UART_SetConfig+0x348>
 800480c:	2302      	movs	r3, #2
 800480e:	77fb      	strb	r3, [r7, #31]
 8004810:	e00a      	b.n	8004828 <UART_SetConfig+0x348>
 8004812:	2304      	movs	r3, #4
 8004814:	77fb      	strb	r3, [r7, #31]
 8004816:	e007      	b.n	8004828 <UART_SetConfig+0x348>
 8004818:	2308      	movs	r3, #8
 800481a:	77fb      	strb	r3, [r7, #31]
 800481c:	e004      	b.n	8004828 <UART_SetConfig+0x348>
 800481e:	2310      	movs	r3, #16
 8004820:	77fb      	strb	r3, [r7, #31]
 8004822:	e001      	b.n	8004828 <UART_SetConfig+0x348>
 8004824:	2310      	movs	r3, #16
 8004826:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	69db      	ldr	r3, [r3, #28]
 800482c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004830:	d15b      	bne.n	80048ea <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004832:	7ffb      	ldrb	r3, [r7, #31]
 8004834:	2b08      	cmp	r3, #8
 8004836:	d828      	bhi.n	800488a <UART_SetConfig+0x3aa>
 8004838:	a201      	add	r2, pc, #4	@ (adr r2, 8004840 <UART_SetConfig+0x360>)
 800483a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800483e:	bf00      	nop
 8004840:	08004865 	.word	0x08004865
 8004844:	0800486d 	.word	0x0800486d
 8004848:	08004875 	.word	0x08004875
 800484c:	0800488b 	.word	0x0800488b
 8004850:	0800487b 	.word	0x0800487b
 8004854:	0800488b 	.word	0x0800488b
 8004858:	0800488b 	.word	0x0800488b
 800485c:	0800488b 	.word	0x0800488b
 8004860:	08004883 	.word	0x08004883
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004864:	f7fe fada 	bl	8002e1c <HAL_RCC_GetPCLK1Freq>
 8004868:	61b8      	str	r0, [r7, #24]
        break;
 800486a:	e013      	b.n	8004894 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800486c:	f7fe faea 	bl	8002e44 <HAL_RCC_GetPCLK2Freq>
 8004870:	61b8      	str	r0, [r7, #24]
        break;
 8004872:	e00f      	b.n	8004894 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004874:	4b4b      	ldr	r3, [pc, #300]	@ (80049a4 <UART_SetConfig+0x4c4>)
 8004876:	61bb      	str	r3, [r7, #24]
        break;
 8004878:	e00c      	b.n	8004894 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800487a:	f7fe f9bd 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 800487e:	61b8      	str	r0, [r7, #24]
        break;
 8004880:	e008      	b.n	8004894 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004882:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004886:	61bb      	str	r3, [r7, #24]
        break;
 8004888:	e004      	b.n	8004894 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800488a:	2300      	movs	r3, #0
 800488c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	77bb      	strb	r3, [r7, #30]
        break;
 8004892:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d074      	beq.n	8004984 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	005a      	lsls	r2, r3, #1
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	085b      	lsrs	r3, r3, #1
 80048a4:	441a      	add	r2, r3
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80048ae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	2b0f      	cmp	r3, #15
 80048b4:	d916      	bls.n	80048e4 <UART_SetConfig+0x404>
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048bc:	d212      	bcs.n	80048e4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	f023 030f 	bic.w	r3, r3, #15
 80048c6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	085b      	lsrs	r3, r3, #1
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	f003 0307 	and.w	r3, r3, #7
 80048d2:	b29a      	uxth	r2, r3
 80048d4:	89fb      	ldrh	r3, [r7, #14]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	89fa      	ldrh	r2, [r7, #14]
 80048e0:	60da      	str	r2, [r3, #12]
 80048e2:	e04f      	b.n	8004984 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	77bb      	strb	r3, [r7, #30]
 80048e8:	e04c      	b.n	8004984 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80048ea:	7ffb      	ldrb	r3, [r7, #31]
 80048ec:	2b08      	cmp	r3, #8
 80048ee:	d828      	bhi.n	8004942 <UART_SetConfig+0x462>
 80048f0:	a201      	add	r2, pc, #4	@ (adr r2, 80048f8 <UART_SetConfig+0x418>)
 80048f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f6:	bf00      	nop
 80048f8:	0800491d 	.word	0x0800491d
 80048fc:	08004925 	.word	0x08004925
 8004900:	0800492d 	.word	0x0800492d
 8004904:	08004943 	.word	0x08004943
 8004908:	08004933 	.word	0x08004933
 800490c:	08004943 	.word	0x08004943
 8004910:	08004943 	.word	0x08004943
 8004914:	08004943 	.word	0x08004943
 8004918:	0800493b 	.word	0x0800493b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800491c:	f7fe fa7e 	bl	8002e1c <HAL_RCC_GetPCLK1Freq>
 8004920:	61b8      	str	r0, [r7, #24]
        break;
 8004922:	e013      	b.n	800494c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004924:	f7fe fa8e 	bl	8002e44 <HAL_RCC_GetPCLK2Freq>
 8004928:	61b8      	str	r0, [r7, #24]
        break;
 800492a:	e00f      	b.n	800494c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800492c:	4b1d      	ldr	r3, [pc, #116]	@ (80049a4 <UART_SetConfig+0x4c4>)
 800492e:	61bb      	str	r3, [r7, #24]
        break;
 8004930:	e00c      	b.n	800494c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004932:	f7fe f961 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8004936:	61b8      	str	r0, [r7, #24]
        break;
 8004938:	e008      	b.n	800494c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800493a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800493e:	61bb      	str	r3, [r7, #24]
        break;
 8004940:	e004      	b.n	800494c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004942:	2300      	movs	r3, #0
 8004944:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	77bb      	strb	r3, [r7, #30]
        break;
 800494a:	bf00      	nop
    }

    if (pclk != 0U)
 800494c:	69bb      	ldr	r3, [r7, #24]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d018      	beq.n	8004984 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	085a      	lsrs	r2, r3, #1
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	441a      	add	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	fbb2 f3f3 	udiv	r3, r2, r3
 8004964:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	2b0f      	cmp	r3, #15
 800496a:	d909      	bls.n	8004980 <UART_SetConfig+0x4a0>
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004972:	d205      	bcs.n	8004980 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	b29a      	uxth	r2, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	60da      	str	r2, [r3, #12]
 800497e:	e001      	b.n	8004984 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004990:	7fbb      	ldrb	r3, [r7, #30]
}
 8004992:	4618      	mov	r0, r3
 8004994:	3720      	adds	r7, #32
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	40007c00 	.word	0x40007c00
 80049a0:	40023800 	.word	0x40023800
 80049a4:	00f42400 	.word	0x00f42400

080049a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b4:	f003 0308 	and.w	r3, r3, #8
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d00a      	beq.n	80049d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	430a      	orrs	r2, r1
 80049d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00a      	beq.n	80049f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	430a      	orrs	r2, r1
 80049f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f8:	f003 0302 	and.w	r3, r3, #2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d00a      	beq.n	8004a16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	430a      	orrs	r2, r1
 8004a14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1a:	f003 0304 	and.w	r3, r3, #4
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d00a      	beq.n	8004a38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	430a      	orrs	r2, r1
 8004a36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a3c:	f003 0310 	and.w	r3, r3, #16
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d00a      	beq.n	8004a5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	430a      	orrs	r2, r1
 8004a58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a5e:	f003 0320 	and.w	r3, r3, #32
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d00a      	beq.n	8004a7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d01a      	beq.n	8004abe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	430a      	orrs	r2, r1
 8004a9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004aa6:	d10a      	bne.n	8004abe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	430a      	orrs	r2, r1
 8004abc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00a      	beq.n	8004ae0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	430a      	orrs	r2, r1
 8004ade:	605a      	str	r2, [r3, #4]
  }
}
 8004ae0:	bf00      	nop
 8004ae2:	370c      	adds	r7, #12
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b098      	sub	sp, #96	@ 0x60
 8004af0:	af02      	add	r7, sp, #8
 8004af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004afc:	f7fd f956 	bl	8001dac <HAL_GetTick>
 8004b00:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 0308 	and.w	r3, r3, #8
 8004b0c:	2b08      	cmp	r3, #8
 8004b0e:	d12e      	bne.n	8004b6e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004b14:	9300      	str	r3, [sp, #0]
 8004b16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 f88c 	bl	8004c3c <UART_WaitOnFlagUntilTimeout>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d021      	beq.n	8004b6e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b32:	e853 3f00 	ldrex	r3, [r3]
 8004b36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	461a      	mov	r2, r3
 8004b46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b48:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b4a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b50:	e841 2300 	strex	r3, r2, [r1]
 8004b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d1e6      	bne.n	8004b2a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b6a:	2303      	movs	r3, #3
 8004b6c:	e062      	b.n	8004c34 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0304 	and.w	r3, r3, #4
 8004b78:	2b04      	cmp	r3, #4
 8004b7a:	d149      	bne.n	8004c10 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b7c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004b80:	9300      	str	r3, [sp, #0]
 8004b82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b84:	2200      	movs	r2, #0
 8004b86:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f856 	bl	8004c3c <UART_WaitOnFlagUntilTimeout>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d03c      	beq.n	8004c10 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b9e:	e853 3f00 	ldrex	r3, [r3]
 8004ba2:	623b      	str	r3, [r7, #32]
   return(result);
 8004ba4:	6a3b      	ldr	r3, [r7, #32]
 8004ba6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004bba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bbc:	e841 2300 	strex	r3, r2, [r1]
 8004bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d1e6      	bne.n	8004b96 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	3308      	adds	r3, #8
 8004bce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	e853 3f00 	ldrex	r3, [r3]
 8004bd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0301 	bic.w	r3, r3, #1
 8004bde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	3308      	adds	r3, #8
 8004be6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004be8:	61fa      	str	r2, [r7, #28]
 8004bea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bec:	69b9      	ldr	r1, [r7, #24]
 8004bee:	69fa      	ldr	r2, [r7, #28]
 8004bf0:	e841 2300 	strex	r3, r2, [r1]
 8004bf4:	617b      	str	r3, [r7, #20]
   return(result);
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1e5      	bne.n	8004bc8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2220      	movs	r2, #32
 8004c00:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e011      	b.n	8004c34 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2220      	movs	r2, #32
 8004c14:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2220      	movs	r2, #32
 8004c1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3758      	adds	r7, #88	@ 0x58
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	603b      	str	r3, [r7, #0]
 8004c48:	4613      	mov	r3, r2
 8004c4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c4c:	e04f      	b.n	8004cee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c54:	d04b      	beq.n	8004cee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c56:	f7fd f8a9 	bl	8001dac <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d302      	bcc.n	8004c6c <UART_WaitOnFlagUntilTimeout+0x30>
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d101      	bne.n	8004c70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004c6c:	2303      	movs	r3, #3
 8004c6e:	e04e      	b.n	8004d0e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0304 	and.w	r3, r3, #4
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d037      	beq.n	8004cee <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	2b80      	cmp	r3, #128	@ 0x80
 8004c82:	d034      	beq.n	8004cee <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	2b40      	cmp	r3, #64	@ 0x40
 8004c88:	d031      	beq.n	8004cee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	69db      	ldr	r3, [r3, #28]
 8004c90:	f003 0308 	and.w	r3, r3, #8
 8004c94:	2b08      	cmp	r3, #8
 8004c96:	d110      	bne.n	8004cba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2208      	movs	r2, #8
 8004c9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f000 f838 	bl	8004d16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2208      	movs	r2, #8
 8004caa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e029      	b.n	8004d0e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	69db      	ldr	r3, [r3, #28]
 8004cc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cc8:	d111      	bne.n	8004cee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004cd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f000 f81e 	bl	8004d16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2220      	movs	r2, #32
 8004cde:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e00f      	b.n	8004d0e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	69da      	ldr	r2, [r3, #28]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	68ba      	ldr	r2, [r7, #8]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	bf0c      	ite	eq
 8004cfe:	2301      	moveq	r3, #1
 8004d00:	2300      	movne	r3, #0
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	461a      	mov	r2, r3
 8004d06:	79fb      	ldrb	r3, [r7, #7]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d0a0      	beq.n	8004c4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d0c:	2300      	movs	r3, #0
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}

08004d16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d16:	b480      	push	{r7}
 8004d18:	b095      	sub	sp, #84	@ 0x54
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d26:	e853 3f00 	ldrex	r3, [r3]
 8004d2a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	461a      	mov	r2, r3
 8004d3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d3e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d40:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d44:	e841 2300 	strex	r3, r2, [r1]
 8004d48:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d1e6      	bne.n	8004d1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	3308      	adds	r3, #8
 8004d56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d58:	6a3b      	ldr	r3, [r7, #32]
 8004d5a:	e853 3f00 	ldrex	r3, [r3]
 8004d5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d60:	69fb      	ldr	r3, [r7, #28]
 8004d62:	f023 0301 	bic.w	r3, r3, #1
 8004d66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	3308      	adds	r3, #8
 8004d6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d70:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d78:	e841 2300 	strex	r3, r2, [r1]
 8004d7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d1e5      	bne.n	8004d50 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d118      	bne.n	8004dbe <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	e853 3f00 	ldrex	r3, [r3]
 8004d98:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	f023 0310 	bic.w	r3, r3, #16
 8004da0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	461a      	mov	r2, r3
 8004da8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004daa:	61bb      	str	r3, [r7, #24]
 8004dac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dae:	6979      	ldr	r1, [r7, #20]
 8004db0:	69ba      	ldr	r2, [r7, #24]
 8004db2:	e841 2300 	strex	r3, r2, [r1]
 8004db6:	613b      	str	r3, [r7, #16]
   return(result);
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d1e6      	bne.n	8004d8c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2220      	movs	r2, #32
 8004dc2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004dd2:	bf00      	nop
 8004dd4:	3754      	adds	r7, #84	@ 0x54
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <__cvt>:
 8004dde:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004de0:	ed2d 8b02 	vpush	{d8}
 8004de4:	eeb0 8b40 	vmov.f64	d8, d0
 8004de8:	b085      	sub	sp, #20
 8004dea:	4617      	mov	r7, r2
 8004dec:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8004dee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004df0:	ee18 2a90 	vmov	r2, s17
 8004df4:	f025 0520 	bic.w	r5, r5, #32
 8004df8:	2a00      	cmp	r2, #0
 8004dfa:	bfb6      	itet	lt
 8004dfc:	222d      	movlt	r2, #45	@ 0x2d
 8004dfe:	2200      	movge	r2, #0
 8004e00:	eeb1 8b40 	vneglt.f64	d8, d0
 8004e04:	2d46      	cmp	r5, #70	@ 0x46
 8004e06:	460c      	mov	r4, r1
 8004e08:	701a      	strb	r2, [r3, #0]
 8004e0a:	d004      	beq.n	8004e16 <__cvt+0x38>
 8004e0c:	2d45      	cmp	r5, #69	@ 0x45
 8004e0e:	d100      	bne.n	8004e12 <__cvt+0x34>
 8004e10:	3401      	adds	r4, #1
 8004e12:	2102      	movs	r1, #2
 8004e14:	e000      	b.n	8004e18 <__cvt+0x3a>
 8004e16:	2103      	movs	r1, #3
 8004e18:	ab03      	add	r3, sp, #12
 8004e1a:	9301      	str	r3, [sp, #4]
 8004e1c:	ab02      	add	r3, sp, #8
 8004e1e:	9300      	str	r3, [sp, #0]
 8004e20:	4622      	mov	r2, r4
 8004e22:	4633      	mov	r3, r6
 8004e24:	eeb0 0b48 	vmov.f64	d0, d8
 8004e28:	f000 fe1e 	bl	8005a68 <_dtoa_r>
 8004e2c:	2d47      	cmp	r5, #71	@ 0x47
 8004e2e:	d114      	bne.n	8004e5a <__cvt+0x7c>
 8004e30:	07fb      	lsls	r3, r7, #31
 8004e32:	d50a      	bpl.n	8004e4a <__cvt+0x6c>
 8004e34:	1902      	adds	r2, r0, r4
 8004e36:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e3e:	bf08      	it	eq
 8004e40:	9203      	streq	r2, [sp, #12]
 8004e42:	2130      	movs	r1, #48	@ 0x30
 8004e44:	9b03      	ldr	r3, [sp, #12]
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d319      	bcc.n	8004e7e <__cvt+0xa0>
 8004e4a:	9b03      	ldr	r3, [sp, #12]
 8004e4c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004e4e:	1a1b      	subs	r3, r3, r0
 8004e50:	6013      	str	r3, [r2, #0]
 8004e52:	b005      	add	sp, #20
 8004e54:	ecbd 8b02 	vpop	{d8}
 8004e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e5a:	2d46      	cmp	r5, #70	@ 0x46
 8004e5c:	eb00 0204 	add.w	r2, r0, r4
 8004e60:	d1e9      	bne.n	8004e36 <__cvt+0x58>
 8004e62:	7803      	ldrb	r3, [r0, #0]
 8004e64:	2b30      	cmp	r3, #48	@ 0x30
 8004e66:	d107      	bne.n	8004e78 <__cvt+0x9a>
 8004e68:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e70:	bf1c      	itt	ne
 8004e72:	f1c4 0401 	rsbne	r4, r4, #1
 8004e76:	6034      	strne	r4, [r6, #0]
 8004e78:	6833      	ldr	r3, [r6, #0]
 8004e7a:	441a      	add	r2, r3
 8004e7c:	e7db      	b.n	8004e36 <__cvt+0x58>
 8004e7e:	1c5c      	adds	r4, r3, #1
 8004e80:	9403      	str	r4, [sp, #12]
 8004e82:	7019      	strb	r1, [r3, #0]
 8004e84:	e7de      	b.n	8004e44 <__cvt+0x66>

08004e86 <__exponent>:
 8004e86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e88:	2900      	cmp	r1, #0
 8004e8a:	bfba      	itte	lt
 8004e8c:	4249      	neglt	r1, r1
 8004e8e:	232d      	movlt	r3, #45	@ 0x2d
 8004e90:	232b      	movge	r3, #43	@ 0x2b
 8004e92:	2909      	cmp	r1, #9
 8004e94:	7002      	strb	r2, [r0, #0]
 8004e96:	7043      	strb	r3, [r0, #1]
 8004e98:	dd29      	ble.n	8004eee <__exponent+0x68>
 8004e9a:	f10d 0307 	add.w	r3, sp, #7
 8004e9e:	461d      	mov	r5, r3
 8004ea0:	270a      	movs	r7, #10
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	fbb1 f6f7 	udiv	r6, r1, r7
 8004ea8:	fb07 1416 	mls	r4, r7, r6, r1
 8004eac:	3430      	adds	r4, #48	@ 0x30
 8004eae:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004eb2:	460c      	mov	r4, r1
 8004eb4:	2c63      	cmp	r4, #99	@ 0x63
 8004eb6:	f103 33ff 	add.w	r3, r3, #4294967295
 8004eba:	4631      	mov	r1, r6
 8004ebc:	dcf1      	bgt.n	8004ea2 <__exponent+0x1c>
 8004ebe:	3130      	adds	r1, #48	@ 0x30
 8004ec0:	1e94      	subs	r4, r2, #2
 8004ec2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004ec6:	1c41      	adds	r1, r0, #1
 8004ec8:	4623      	mov	r3, r4
 8004eca:	42ab      	cmp	r3, r5
 8004ecc:	d30a      	bcc.n	8004ee4 <__exponent+0x5e>
 8004ece:	f10d 0309 	add.w	r3, sp, #9
 8004ed2:	1a9b      	subs	r3, r3, r2
 8004ed4:	42ac      	cmp	r4, r5
 8004ed6:	bf88      	it	hi
 8004ed8:	2300      	movhi	r3, #0
 8004eda:	3302      	adds	r3, #2
 8004edc:	4403      	add	r3, r0
 8004ede:	1a18      	subs	r0, r3, r0
 8004ee0:	b003      	add	sp, #12
 8004ee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ee4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004ee8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004eec:	e7ed      	b.n	8004eca <__exponent+0x44>
 8004eee:	2330      	movs	r3, #48	@ 0x30
 8004ef0:	3130      	adds	r1, #48	@ 0x30
 8004ef2:	7083      	strb	r3, [r0, #2]
 8004ef4:	70c1      	strb	r1, [r0, #3]
 8004ef6:	1d03      	adds	r3, r0, #4
 8004ef8:	e7f1      	b.n	8004ede <__exponent+0x58>
 8004efa:	0000      	movs	r0, r0
 8004efc:	0000      	movs	r0, r0
	...

08004f00 <_printf_float>:
 8004f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f04:	b08d      	sub	sp, #52	@ 0x34
 8004f06:	460c      	mov	r4, r1
 8004f08:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004f0c:	4616      	mov	r6, r2
 8004f0e:	461f      	mov	r7, r3
 8004f10:	4605      	mov	r5, r0
 8004f12:	f000 fca9 	bl	8005868 <_localeconv_r>
 8004f16:	f8d0 b000 	ldr.w	fp, [r0]
 8004f1a:	4658      	mov	r0, fp
 8004f1c:	f7fb f9e0 	bl	80002e0 <strlen>
 8004f20:	2300      	movs	r3, #0
 8004f22:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f24:	f8d8 3000 	ldr.w	r3, [r8]
 8004f28:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004f2c:	6822      	ldr	r2, [r4, #0]
 8004f2e:	9005      	str	r0, [sp, #20]
 8004f30:	3307      	adds	r3, #7
 8004f32:	f023 0307 	bic.w	r3, r3, #7
 8004f36:	f103 0108 	add.w	r1, r3, #8
 8004f3a:	f8c8 1000 	str.w	r1, [r8]
 8004f3e:	ed93 0b00 	vldr	d0, [r3]
 8004f42:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80051a0 <_printf_float+0x2a0>
 8004f46:	eeb0 7bc0 	vabs.f64	d7, d0
 8004f4a:	eeb4 7b46 	vcmp.f64	d7, d6
 8004f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f52:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8004f56:	dd24      	ble.n	8004fa2 <_printf_float+0xa2>
 8004f58:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f60:	d502      	bpl.n	8004f68 <_printf_float+0x68>
 8004f62:	232d      	movs	r3, #45	@ 0x2d
 8004f64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f68:	498f      	ldr	r1, [pc, #572]	@ (80051a8 <_printf_float+0x2a8>)
 8004f6a:	4b90      	ldr	r3, [pc, #576]	@ (80051ac <_printf_float+0x2ac>)
 8004f6c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8004f70:	bf8c      	ite	hi
 8004f72:	4688      	movhi	r8, r1
 8004f74:	4698      	movls	r8, r3
 8004f76:	f022 0204 	bic.w	r2, r2, #4
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	6123      	str	r3, [r4, #16]
 8004f7e:	6022      	str	r2, [r4, #0]
 8004f80:	f04f 0a00 	mov.w	sl, #0
 8004f84:	9700      	str	r7, [sp, #0]
 8004f86:	4633      	mov	r3, r6
 8004f88:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004f8a:	4621      	mov	r1, r4
 8004f8c:	4628      	mov	r0, r5
 8004f8e:	f000 f9d1 	bl	8005334 <_printf_common>
 8004f92:	3001      	adds	r0, #1
 8004f94:	f040 8089 	bne.w	80050aa <_printf_float+0x1aa>
 8004f98:	f04f 30ff 	mov.w	r0, #4294967295
 8004f9c:	b00d      	add	sp, #52	@ 0x34
 8004f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fa2:	eeb4 0b40 	vcmp.f64	d0, d0
 8004fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004faa:	d709      	bvc.n	8004fc0 <_printf_float+0xc0>
 8004fac:	ee10 3a90 	vmov	r3, s1
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	bfbc      	itt	lt
 8004fb4:	232d      	movlt	r3, #45	@ 0x2d
 8004fb6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004fba:	497d      	ldr	r1, [pc, #500]	@ (80051b0 <_printf_float+0x2b0>)
 8004fbc:	4b7d      	ldr	r3, [pc, #500]	@ (80051b4 <_printf_float+0x2b4>)
 8004fbe:	e7d5      	b.n	8004f6c <_printf_float+0x6c>
 8004fc0:	6863      	ldr	r3, [r4, #4]
 8004fc2:	1c59      	adds	r1, r3, #1
 8004fc4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8004fc8:	d139      	bne.n	800503e <_printf_float+0x13e>
 8004fca:	2306      	movs	r3, #6
 8004fcc:	6063      	str	r3, [r4, #4]
 8004fce:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	6022      	str	r2, [r4, #0]
 8004fd6:	9303      	str	r3, [sp, #12]
 8004fd8:	ab0a      	add	r3, sp, #40	@ 0x28
 8004fda:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004fde:	ab09      	add	r3, sp, #36	@ 0x24
 8004fe0:	9300      	str	r3, [sp, #0]
 8004fe2:	6861      	ldr	r1, [r4, #4]
 8004fe4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004fe8:	4628      	mov	r0, r5
 8004fea:	f7ff fef8 	bl	8004dde <__cvt>
 8004fee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004ff2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004ff4:	4680      	mov	r8, r0
 8004ff6:	d129      	bne.n	800504c <_printf_float+0x14c>
 8004ff8:	1cc8      	adds	r0, r1, #3
 8004ffa:	db02      	blt.n	8005002 <_printf_float+0x102>
 8004ffc:	6863      	ldr	r3, [r4, #4]
 8004ffe:	4299      	cmp	r1, r3
 8005000:	dd41      	ble.n	8005086 <_printf_float+0x186>
 8005002:	f1a9 0902 	sub.w	r9, r9, #2
 8005006:	fa5f f989 	uxtb.w	r9, r9
 800500a:	3901      	subs	r1, #1
 800500c:	464a      	mov	r2, r9
 800500e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005012:	9109      	str	r1, [sp, #36]	@ 0x24
 8005014:	f7ff ff37 	bl	8004e86 <__exponent>
 8005018:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800501a:	1813      	adds	r3, r2, r0
 800501c:	2a01      	cmp	r2, #1
 800501e:	4682      	mov	sl, r0
 8005020:	6123      	str	r3, [r4, #16]
 8005022:	dc02      	bgt.n	800502a <_printf_float+0x12a>
 8005024:	6822      	ldr	r2, [r4, #0]
 8005026:	07d2      	lsls	r2, r2, #31
 8005028:	d501      	bpl.n	800502e <_printf_float+0x12e>
 800502a:	3301      	adds	r3, #1
 800502c:	6123      	str	r3, [r4, #16]
 800502e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005032:	2b00      	cmp	r3, #0
 8005034:	d0a6      	beq.n	8004f84 <_printf_float+0x84>
 8005036:	232d      	movs	r3, #45	@ 0x2d
 8005038:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800503c:	e7a2      	b.n	8004f84 <_printf_float+0x84>
 800503e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005042:	d1c4      	bne.n	8004fce <_printf_float+0xce>
 8005044:	2b00      	cmp	r3, #0
 8005046:	d1c2      	bne.n	8004fce <_printf_float+0xce>
 8005048:	2301      	movs	r3, #1
 800504a:	e7bf      	b.n	8004fcc <_printf_float+0xcc>
 800504c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8005050:	d9db      	bls.n	800500a <_printf_float+0x10a>
 8005052:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8005056:	d118      	bne.n	800508a <_printf_float+0x18a>
 8005058:	2900      	cmp	r1, #0
 800505a:	6863      	ldr	r3, [r4, #4]
 800505c:	dd0b      	ble.n	8005076 <_printf_float+0x176>
 800505e:	6121      	str	r1, [r4, #16]
 8005060:	b913      	cbnz	r3, 8005068 <_printf_float+0x168>
 8005062:	6822      	ldr	r2, [r4, #0]
 8005064:	07d0      	lsls	r0, r2, #31
 8005066:	d502      	bpl.n	800506e <_printf_float+0x16e>
 8005068:	3301      	adds	r3, #1
 800506a:	440b      	add	r3, r1
 800506c:	6123      	str	r3, [r4, #16]
 800506e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005070:	f04f 0a00 	mov.w	sl, #0
 8005074:	e7db      	b.n	800502e <_printf_float+0x12e>
 8005076:	b913      	cbnz	r3, 800507e <_printf_float+0x17e>
 8005078:	6822      	ldr	r2, [r4, #0]
 800507a:	07d2      	lsls	r2, r2, #31
 800507c:	d501      	bpl.n	8005082 <_printf_float+0x182>
 800507e:	3302      	adds	r3, #2
 8005080:	e7f4      	b.n	800506c <_printf_float+0x16c>
 8005082:	2301      	movs	r3, #1
 8005084:	e7f2      	b.n	800506c <_printf_float+0x16c>
 8005086:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800508a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800508c:	4299      	cmp	r1, r3
 800508e:	db05      	blt.n	800509c <_printf_float+0x19c>
 8005090:	6823      	ldr	r3, [r4, #0]
 8005092:	6121      	str	r1, [r4, #16]
 8005094:	07d8      	lsls	r0, r3, #31
 8005096:	d5ea      	bpl.n	800506e <_printf_float+0x16e>
 8005098:	1c4b      	adds	r3, r1, #1
 800509a:	e7e7      	b.n	800506c <_printf_float+0x16c>
 800509c:	2900      	cmp	r1, #0
 800509e:	bfd4      	ite	le
 80050a0:	f1c1 0202 	rsble	r2, r1, #2
 80050a4:	2201      	movgt	r2, #1
 80050a6:	4413      	add	r3, r2
 80050a8:	e7e0      	b.n	800506c <_printf_float+0x16c>
 80050aa:	6823      	ldr	r3, [r4, #0]
 80050ac:	055a      	lsls	r2, r3, #21
 80050ae:	d407      	bmi.n	80050c0 <_printf_float+0x1c0>
 80050b0:	6923      	ldr	r3, [r4, #16]
 80050b2:	4642      	mov	r2, r8
 80050b4:	4631      	mov	r1, r6
 80050b6:	4628      	mov	r0, r5
 80050b8:	47b8      	blx	r7
 80050ba:	3001      	adds	r0, #1
 80050bc:	d12a      	bne.n	8005114 <_printf_float+0x214>
 80050be:	e76b      	b.n	8004f98 <_printf_float+0x98>
 80050c0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80050c4:	f240 80e0 	bls.w	8005288 <_printf_float+0x388>
 80050c8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80050cc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80050d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050d4:	d133      	bne.n	800513e <_printf_float+0x23e>
 80050d6:	4a38      	ldr	r2, [pc, #224]	@ (80051b8 <_printf_float+0x2b8>)
 80050d8:	2301      	movs	r3, #1
 80050da:	4631      	mov	r1, r6
 80050dc:	4628      	mov	r0, r5
 80050de:	47b8      	blx	r7
 80050e0:	3001      	adds	r0, #1
 80050e2:	f43f af59 	beq.w	8004f98 <_printf_float+0x98>
 80050e6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80050ea:	4543      	cmp	r3, r8
 80050ec:	db02      	blt.n	80050f4 <_printf_float+0x1f4>
 80050ee:	6823      	ldr	r3, [r4, #0]
 80050f0:	07d8      	lsls	r0, r3, #31
 80050f2:	d50f      	bpl.n	8005114 <_printf_float+0x214>
 80050f4:	9b05      	ldr	r3, [sp, #20]
 80050f6:	465a      	mov	r2, fp
 80050f8:	4631      	mov	r1, r6
 80050fa:	4628      	mov	r0, r5
 80050fc:	47b8      	blx	r7
 80050fe:	3001      	adds	r0, #1
 8005100:	f43f af4a 	beq.w	8004f98 <_printf_float+0x98>
 8005104:	f04f 0900 	mov.w	r9, #0
 8005108:	f108 38ff 	add.w	r8, r8, #4294967295
 800510c:	f104 0a1a 	add.w	sl, r4, #26
 8005110:	45c8      	cmp	r8, r9
 8005112:	dc09      	bgt.n	8005128 <_printf_float+0x228>
 8005114:	6823      	ldr	r3, [r4, #0]
 8005116:	079b      	lsls	r3, r3, #30
 8005118:	f100 8107 	bmi.w	800532a <_printf_float+0x42a>
 800511c:	68e0      	ldr	r0, [r4, #12]
 800511e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005120:	4298      	cmp	r0, r3
 8005122:	bfb8      	it	lt
 8005124:	4618      	movlt	r0, r3
 8005126:	e739      	b.n	8004f9c <_printf_float+0x9c>
 8005128:	2301      	movs	r3, #1
 800512a:	4652      	mov	r2, sl
 800512c:	4631      	mov	r1, r6
 800512e:	4628      	mov	r0, r5
 8005130:	47b8      	blx	r7
 8005132:	3001      	adds	r0, #1
 8005134:	f43f af30 	beq.w	8004f98 <_printf_float+0x98>
 8005138:	f109 0901 	add.w	r9, r9, #1
 800513c:	e7e8      	b.n	8005110 <_printf_float+0x210>
 800513e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005140:	2b00      	cmp	r3, #0
 8005142:	dc3b      	bgt.n	80051bc <_printf_float+0x2bc>
 8005144:	4a1c      	ldr	r2, [pc, #112]	@ (80051b8 <_printf_float+0x2b8>)
 8005146:	2301      	movs	r3, #1
 8005148:	4631      	mov	r1, r6
 800514a:	4628      	mov	r0, r5
 800514c:	47b8      	blx	r7
 800514e:	3001      	adds	r0, #1
 8005150:	f43f af22 	beq.w	8004f98 <_printf_float+0x98>
 8005154:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005158:	ea59 0303 	orrs.w	r3, r9, r3
 800515c:	d102      	bne.n	8005164 <_printf_float+0x264>
 800515e:	6823      	ldr	r3, [r4, #0]
 8005160:	07d9      	lsls	r1, r3, #31
 8005162:	d5d7      	bpl.n	8005114 <_printf_float+0x214>
 8005164:	9b05      	ldr	r3, [sp, #20]
 8005166:	465a      	mov	r2, fp
 8005168:	4631      	mov	r1, r6
 800516a:	4628      	mov	r0, r5
 800516c:	47b8      	blx	r7
 800516e:	3001      	adds	r0, #1
 8005170:	f43f af12 	beq.w	8004f98 <_printf_float+0x98>
 8005174:	f04f 0a00 	mov.w	sl, #0
 8005178:	f104 0b1a 	add.w	fp, r4, #26
 800517c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800517e:	425b      	negs	r3, r3
 8005180:	4553      	cmp	r3, sl
 8005182:	dc01      	bgt.n	8005188 <_printf_float+0x288>
 8005184:	464b      	mov	r3, r9
 8005186:	e794      	b.n	80050b2 <_printf_float+0x1b2>
 8005188:	2301      	movs	r3, #1
 800518a:	465a      	mov	r2, fp
 800518c:	4631      	mov	r1, r6
 800518e:	4628      	mov	r0, r5
 8005190:	47b8      	blx	r7
 8005192:	3001      	adds	r0, #1
 8005194:	f43f af00 	beq.w	8004f98 <_printf_float+0x98>
 8005198:	f10a 0a01 	add.w	sl, sl, #1
 800519c:	e7ee      	b.n	800517c <_printf_float+0x27c>
 800519e:	bf00      	nop
 80051a0:	ffffffff 	.word	0xffffffff
 80051a4:	7fefffff 	.word	0x7fefffff
 80051a8:	08007890 	.word	0x08007890
 80051ac:	0800788c 	.word	0x0800788c
 80051b0:	08007898 	.word	0x08007898
 80051b4:	08007894 	.word	0x08007894
 80051b8:	0800789c 	.word	0x0800789c
 80051bc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80051be:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80051c2:	4553      	cmp	r3, sl
 80051c4:	bfa8      	it	ge
 80051c6:	4653      	movge	r3, sl
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	4699      	mov	r9, r3
 80051cc:	dc37      	bgt.n	800523e <_printf_float+0x33e>
 80051ce:	2300      	movs	r3, #0
 80051d0:	9307      	str	r3, [sp, #28]
 80051d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051d6:	f104 021a 	add.w	r2, r4, #26
 80051da:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80051dc:	9907      	ldr	r1, [sp, #28]
 80051de:	9306      	str	r3, [sp, #24]
 80051e0:	eba3 0309 	sub.w	r3, r3, r9
 80051e4:	428b      	cmp	r3, r1
 80051e6:	dc31      	bgt.n	800524c <_printf_float+0x34c>
 80051e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051ea:	459a      	cmp	sl, r3
 80051ec:	dc3b      	bgt.n	8005266 <_printf_float+0x366>
 80051ee:	6823      	ldr	r3, [r4, #0]
 80051f0:	07da      	lsls	r2, r3, #31
 80051f2:	d438      	bmi.n	8005266 <_printf_float+0x366>
 80051f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051f6:	ebaa 0903 	sub.w	r9, sl, r3
 80051fa:	9b06      	ldr	r3, [sp, #24]
 80051fc:	ebaa 0303 	sub.w	r3, sl, r3
 8005200:	4599      	cmp	r9, r3
 8005202:	bfa8      	it	ge
 8005204:	4699      	movge	r9, r3
 8005206:	f1b9 0f00 	cmp.w	r9, #0
 800520a:	dc34      	bgt.n	8005276 <_printf_float+0x376>
 800520c:	f04f 0800 	mov.w	r8, #0
 8005210:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005214:	f104 0b1a 	add.w	fp, r4, #26
 8005218:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800521a:	ebaa 0303 	sub.w	r3, sl, r3
 800521e:	eba3 0309 	sub.w	r3, r3, r9
 8005222:	4543      	cmp	r3, r8
 8005224:	f77f af76 	ble.w	8005114 <_printf_float+0x214>
 8005228:	2301      	movs	r3, #1
 800522a:	465a      	mov	r2, fp
 800522c:	4631      	mov	r1, r6
 800522e:	4628      	mov	r0, r5
 8005230:	47b8      	blx	r7
 8005232:	3001      	adds	r0, #1
 8005234:	f43f aeb0 	beq.w	8004f98 <_printf_float+0x98>
 8005238:	f108 0801 	add.w	r8, r8, #1
 800523c:	e7ec      	b.n	8005218 <_printf_float+0x318>
 800523e:	4642      	mov	r2, r8
 8005240:	4631      	mov	r1, r6
 8005242:	4628      	mov	r0, r5
 8005244:	47b8      	blx	r7
 8005246:	3001      	adds	r0, #1
 8005248:	d1c1      	bne.n	80051ce <_printf_float+0x2ce>
 800524a:	e6a5      	b.n	8004f98 <_printf_float+0x98>
 800524c:	2301      	movs	r3, #1
 800524e:	4631      	mov	r1, r6
 8005250:	4628      	mov	r0, r5
 8005252:	9206      	str	r2, [sp, #24]
 8005254:	47b8      	blx	r7
 8005256:	3001      	adds	r0, #1
 8005258:	f43f ae9e 	beq.w	8004f98 <_printf_float+0x98>
 800525c:	9b07      	ldr	r3, [sp, #28]
 800525e:	9a06      	ldr	r2, [sp, #24]
 8005260:	3301      	adds	r3, #1
 8005262:	9307      	str	r3, [sp, #28]
 8005264:	e7b9      	b.n	80051da <_printf_float+0x2da>
 8005266:	9b05      	ldr	r3, [sp, #20]
 8005268:	465a      	mov	r2, fp
 800526a:	4631      	mov	r1, r6
 800526c:	4628      	mov	r0, r5
 800526e:	47b8      	blx	r7
 8005270:	3001      	adds	r0, #1
 8005272:	d1bf      	bne.n	80051f4 <_printf_float+0x2f4>
 8005274:	e690      	b.n	8004f98 <_printf_float+0x98>
 8005276:	9a06      	ldr	r2, [sp, #24]
 8005278:	464b      	mov	r3, r9
 800527a:	4442      	add	r2, r8
 800527c:	4631      	mov	r1, r6
 800527e:	4628      	mov	r0, r5
 8005280:	47b8      	blx	r7
 8005282:	3001      	adds	r0, #1
 8005284:	d1c2      	bne.n	800520c <_printf_float+0x30c>
 8005286:	e687      	b.n	8004f98 <_printf_float+0x98>
 8005288:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800528c:	f1b9 0f01 	cmp.w	r9, #1
 8005290:	dc01      	bgt.n	8005296 <_printf_float+0x396>
 8005292:	07db      	lsls	r3, r3, #31
 8005294:	d536      	bpl.n	8005304 <_printf_float+0x404>
 8005296:	2301      	movs	r3, #1
 8005298:	4642      	mov	r2, r8
 800529a:	4631      	mov	r1, r6
 800529c:	4628      	mov	r0, r5
 800529e:	47b8      	blx	r7
 80052a0:	3001      	adds	r0, #1
 80052a2:	f43f ae79 	beq.w	8004f98 <_printf_float+0x98>
 80052a6:	9b05      	ldr	r3, [sp, #20]
 80052a8:	465a      	mov	r2, fp
 80052aa:	4631      	mov	r1, r6
 80052ac:	4628      	mov	r0, r5
 80052ae:	47b8      	blx	r7
 80052b0:	3001      	adds	r0, #1
 80052b2:	f43f ae71 	beq.w	8004f98 <_printf_float+0x98>
 80052b6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80052ba:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80052be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052c2:	f109 39ff 	add.w	r9, r9, #4294967295
 80052c6:	d018      	beq.n	80052fa <_printf_float+0x3fa>
 80052c8:	464b      	mov	r3, r9
 80052ca:	f108 0201 	add.w	r2, r8, #1
 80052ce:	4631      	mov	r1, r6
 80052d0:	4628      	mov	r0, r5
 80052d2:	47b8      	blx	r7
 80052d4:	3001      	adds	r0, #1
 80052d6:	d10c      	bne.n	80052f2 <_printf_float+0x3f2>
 80052d8:	e65e      	b.n	8004f98 <_printf_float+0x98>
 80052da:	2301      	movs	r3, #1
 80052dc:	465a      	mov	r2, fp
 80052de:	4631      	mov	r1, r6
 80052e0:	4628      	mov	r0, r5
 80052e2:	47b8      	blx	r7
 80052e4:	3001      	adds	r0, #1
 80052e6:	f43f ae57 	beq.w	8004f98 <_printf_float+0x98>
 80052ea:	f108 0801 	add.w	r8, r8, #1
 80052ee:	45c8      	cmp	r8, r9
 80052f0:	dbf3      	blt.n	80052da <_printf_float+0x3da>
 80052f2:	4653      	mov	r3, sl
 80052f4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80052f8:	e6dc      	b.n	80050b4 <_printf_float+0x1b4>
 80052fa:	f04f 0800 	mov.w	r8, #0
 80052fe:	f104 0b1a 	add.w	fp, r4, #26
 8005302:	e7f4      	b.n	80052ee <_printf_float+0x3ee>
 8005304:	2301      	movs	r3, #1
 8005306:	4642      	mov	r2, r8
 8005308:	e7e1      	b.n	80052ce <_printf_float+0x3ce>
 800530a:	2301      	movs	r3, #1
 800530c:	464a      	mov	r2, r9
 800530e:	4631      	mov	r1, r6
 8005310:	4628      	mov	r0, r5
 8005312:	47b8      	blx	r7
 8005314:	3001      	adds	r0, #1
 8005316:	f43f ae3f 	beq.w	8004f98 <_printf_float+0x98>
 800531a:	f108 0801 	add.w	r8, r8, #1
 800531e:	68e3      	ldr	r3, [r4, #12]
 8005320:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005322:	1a5b      	subs	r3, r3, r1
 8005324:	4543      	cmp	r3, r8
 8005326:	dcf0      	bgt.n	800530a <_printf_float+0x40a>
 8005328:	e6f8      	b.n	800511c <_printf_float+0x21c>
 800532a:	f04f 0800 	mov.w	r8, #0
 800532e:	f104 0919 	add.w	r9, r4, #25
 8005332:	e7f4      	b.n	800531e <_printf_float+0x41e>

08005334 <_printf_common>:
 8005334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005338:	4616      	mov	r6, r2
 800533a:	4698      	mov	r8, r3
 800533c:	688a      	ldr	r2, [r1, #8]
 800533e:	690b      	ldr	r3, [r1, #16]
 8005340:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005344:	4293      	cmp	r3, r2
 8005346:	bfb8      	it	lt
 8005348:	4613      	movlt	r3, r2
 800534a:	6033      	str	r3, [r6, #0]
 800534c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005350:	4607      	mov	r7, r0
 8005352:	460c      	mov	r4, r1
 8005354:	b10a      	cbz	r2, 800535a <_printf_common+0x26>
 8005356:	3301      	adds	r3, #1
 8005358:	6033      	str	r3, [r6, #0]
 800535a:	6823      	ldr	r3, [r4, #0]
 800535c:	0699      	lsls	r1, r3, #26
 800535e:	bf42      	ittt	mi
 8005360:	6833      	ldrmi	r3, [r6, #0]
 8005362:	3302      	addmi	r3, #2
 8005364:	6033      	strmi	r3, [r6, #0]
 8005366:	6825      	ldr	r5, [r4, #0]
 8005368:	f015 0506 	ands.w	r5, r5, #6
 800536c:	d106      	bne.n	800537c <_printf_common+0x48>
 800536e:	f104 0a19 	add.w	sl, r4, #25
 8005372:	68e3      	ldr	r3, [r4, #12]
 8005374:	6832      	ldr	r2, [r6, #0]
 8005376:	1a9b      	subs	r3, r3, r2
 8005378:	42ab      	cmp	r3, r5
 800537a:	dc26      	bgt.n	80053ca <_printf_common+0x96>
 800537c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005380:	6822      	ldr	r2, [r4, #0]
 8005382:	3b00      	subs	r3, #0
 8005384:	bf18      	it	ne
 8005386:	2301      	movne	r3, #1
 8005388:	0692      	lsls	r2, r2, #26
 800538a:	d42b      	bmi.n	80053e4 <_printf_common+0xb0>
 800538c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005390:	4641      	mov	r1, r8
 8005392:	4638      	mov	r0, r7
 8005394:	47c8      	blx	r9
 8005396:	3001      	adds	r0, #1
 8005398:	d01e      	beq.n	80053d8 <_printf_common+0xa4>
 800539a:	6823      	ldr	r3, [r4, #0]
 800539c:	6922      	ldr	r2, [r4, #16]
 800539e:	f003 0306 	and.w	r3, r3, #6
 80053a2:	2b04      	cmp	r3, #4
 80053a4:	bf02      	ittt	eq
 80053a6:	68e5      	ldreq	r5, [r4, #12]
 80053a8:	6833      	ldreq	r3, [r6, #0]
 80053aa:	1aed      	subeq	r5, r5, r3
 80053ac:	68a3      	ldr	r3, [r4, #8]
 80053ae:	bf0c      	ite	eq
 80053b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80053b4:	2500      	movne	r5, #0
 80053b6:	4293      	cmp	r3, r2
 80053b8:	bfc4      	itt	gt
 80053ba:	1a9b      	subgt	r3, r3, r2
 80053bc:	18ed      	addgt	r5, r5, r3
 80053be:	2600      	movs	r6, #0
 80053c0:	341a      	adds	r4, #26
 80053c2:	42b5      	cmp	r5, r6
 80053c4:	d11a      	bne.n	80053fc <_printf_common+0xc8>
 80053c6:	2000      	movs	r0, #0
 80053c8:	e008      	b.n	80053dc <_printf_common+0xa8>
 80053ca:	2301      	movs	r3, #1
 80053cc:	4652      	mov	r2, sl
 80053ce:	4641      	mov	r1, r8
 80053d0:	4638      	mov	r0, r7
 80053d2:	47c8      	blx	r9
 80053d4:	3001      	adds	r0, #1
 80053d6:	d103      	bne.n	80053e0 <_printf_common+0xac>
 80053d8:	f04f 30ff 	mov.w	r0, #4294967295
 80053dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053e0:	3501      	adds	r5, #1
 80053e2:	e7c6      	b.n	8005372 <_printf_common+0x3e>
 80053e4:	18e1      	adds	r1, r4, r3
 80053e6:	1c5a      	adds	r2, r3, #1
 80053e8:	2030      	movs	r0, #48	@ 0x30
 80053ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80053ee:	4422      	add	r2, r4
 80053f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80053f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80053f8:	3302      	adds	r3, #2
 80053fa:	e7c7      	b.n	800538c <_printf_common+0x58>
 80053fc:	2301      	movs	r3, #1
 80053fe:	4622      	mov	r2, r4
 8005400:	4641      	mov	r1, r8
 8005402:	4638      	mov	r0, r7
 8005404:	47c8      	blx	r9
 8005406:	3001      	adds	r0, #1
 8005408:	d0e6      	beq.n	80053d8 <_printf_common+0xa4>
 800540a:	3601      	adds	r6, #1
 800540c:	e7d9      	b.n	80053c2 <_printf_common+0x8e>
	...

08005410 <_printf_i>:
 8005410:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005414:	7e0f      	ldrb	r7, [r1, #24]
 8005416:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005418:	2f78      	cmp	r7, #120	@ 0x78
 800541a:	4691      	mov	r9, r2
 800541c:	4680      	mov	r8, r0
 800541e:	460c      	mov	r4, r1
 8005420:	469a      	mov	sl, r3
 8005422:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005426:	d807      	bhi.n	8005438 <_printf_i+0x28>
 8005428:	2f62      	cmp	r7, #98	@ 0x62
 800542a:	d80a      	bhi.n	8005442 <_printf_i+0x32>
 800542c:	2f00      	cmp	r7, #0
 800542e:	f000 80d1 	beq.w	80055d4 <_printf_i+0x1c4>
 8005432:	2f58      	cmp	r7, #88	@ 0x58
 8005434:	f000 80b8 	beq.w	80055a8 <_printf_i+0x198>
 8005438:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800543c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005440:	e03a      	b.n	80054b8 <_printf_i+0xa8>
 8005442:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005446:	2b15      	cmp	r3, #21
 8005448:	d8f6      	bhi.n	8005438 <_printf_i+0x28>
 800544a:	a101      	add	r1, pc, #4	@ (adr r1, 8005450 <_printf_i+0x40>)
 800544c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005450:	080054a9 	.word	0x080054a9
 8005454:	080054bd 	.word	0x080054bd
 8005458:	08005439 	.word	0x08005439
 800545c:	08005439 	.word	0x08005439
 8005460:	08005439 	.word	0x08005439
 8005464:	08005439 	.word	0x08005439
 8005468:	080054bd 	.word	0x080054bd
 800546c:	08005439 	.word	0x08005439
 8005470:	08005439 	.word	0x08005439
 8005474:	08005439 	.word	0x08005439
 8005478:	08005439 	.word	0x08005439
 800547c:	080055bb 	.word	0x080055bb
 8005480:	080054e7 	.word	0x080054e7
 8005484:	08005575 	.word	0x08005575
 8005488:	08005439 	.word	0x08005439
 800548c:	08005439 	.word	0x08005439
 8005490:	080055dd 	.word	0x080055dd
 8005494:	08005439 	.word	0x08005439
 8005498:	080054e7 	.word	0x080054e7
 800549c:	08005439 	.word	0x08005439
 80054a0:	08005439 	.word	0x08005439
 80054a4:	0800557d 	.word	0x0800557d
 80054a8:	6833      	ldr	r3, [r6, #0]
 80054aa:	1d1a      	adds	r2, r3, #4
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	6032      	str	r2, [r6, #0]
 80054b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80054b8:	2301      	movs	r3, #1
 80054ba:	e09c      	b.n	80055f6 <_printf_i+0x1e6>
 80054bc:	6833      	ldr	r3, [r6, #0]
 80054be:	6820      	ldr	r0, [r4, #0]
 80054c0:	1d19      	adds	r1, r3, #4
 80054c2:	6031      	str	r1, [r6, #0]
 80054c4:	0606      	lsls	r6, r0, #24
 80054c6:	d501      	bpl.n	80054cc <_printf_i+0xbc>
 80054c8:	681d      	ldr	r5, [r3, #0]
 80054ca:	e003      	b.n	80054d4 <_printf_i+0xc4>
 80054cc:	0645      	lsls	r5, r0, #25
 80054ce:	d5fb      	bpl.n	80054c8 <_printf_i+0xb8>
 80054d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80054d4:	2d00      	cmp	r5, #0
 80054d6:	da03      	bge.n	80054e0 <_printf_i+0xd0>
 80054d8:	232d      	movs	r3, #45	@ 0x2d
 80054da:	426d      	negs	r5, r5
 80054dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054e0:	4858      	ldr	r0, [pc, #352]	@ (8005644 <_printf_i+0x234>)
 80054e2:	230a      	movs	r3, #10
 80054e4:	e011      	b.n	800550a <_printf_i+0xfa>
 80054e6:	6821      	ldr	r1, [r4, #0]
 80054e8:	6833      	ldr	r3, [r6, #0]
 80054ea:	0608      	lsls	r0, r1, #24
 80054ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80054f0:	d402      	bmi.n	80054f8 <_printf_i+0xe8>
 80054f2:	0649      	lsls	r1, r1, #25
 80054f4:	bf48      	it	mi
 80054f6:	b2ad      	uxthmi	r5, r5
 80054f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80054fa:	4852      	ldr	r0, [pc, #328]	@ (8005644 <_printf_i+0x234>)
 80054fc:	6033      	str	r3, [r6, #0]
 80054fe:	bf14      	ite	ne
 8005500:	230a      	movne	r3, #10
 8005502:	2308      	moveq	r3, #8
 8005504:	2100      	movs	r1, #0
 8005506:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800550a:	6866      	ldr	r6, [r4, #4]
 800550c:	60a6      	str	r6, [r4, #8]
 800550e:	2e00      	cmp	r6, #0
 8005510:	db05      	blt.n	800551e <_printf_i+0x10e>
 8005512:	6821      	ldr	r1, [r4, #0]
 8005514:	432e      	orrs	r6, r5
 8005516:	f021 0104 	bic.w	r1, r1, #4
 800551a:	6021      	str	r1, [r4, #0]
 800551c:	d04b      	beq.n	80055b6 <_printf_i+0x1a6>
 800551e:	4616      	mov	r6, r2
 8005520:	fbb5 f1f3 	udiv	r1, r5, r3
 8005524:	fb03 5711 	mls	r7, r3, r1, r5
 8005528:	5dc7      	ldrb	r7, [r0, r7]
 800552a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800552e:	462f      	mov	r7, r5
 8005530:	42bb      	cmp	r3, r7
 8005532:	460d      	mov	r5, r1
 8005534:	d9f4      	bls.n	8005520 <_printf_i+0x110>
 8005536:	2b08      	cmp	r3, #8
 8005538:	d10b      	bne.n	8005552 <_printf_i+0x142>
 800553a:	6823      	ldr	r3, [r4, #0]
 800553c:	07df      	lsls	r7, r3, #31
 800553e:	d508      	bpl.n	8005552 <_printf_i+0x142>
 8005540:	6923      	ldr	r3, [r4, #16]
 8005542:	6861      	ldr	r1, [r4, #4]
 8005544:	4299      	cmp	r1, r3
 8005546:	bfde      	ittt	le
 8005548:	2330      	movle	r3, #48	@ 0x30
 800554a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800554e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005552:	1b92      	subs	r2, r2, r6
 8005554:	6122      	str	r2, [r4, #16]
 8005556:	f8cd a000 	str.w	sl, [sp]
 800555a:	464b      	mov	r3, r9
 800555c:	aa03      	add	r2, sp, #12
 800555e:	4621      	mov	r1, r4
 8005560:	4640      	mov	r0, r8
 8005562:	f7ff fee7 	bl	8005334 <_printf_common>
 8005566:	3001      	adds	r0, #1
 8005568:	d14a      	bne.n	8005600 <_printf_i+0x1f0>
 800556a:	f04f 30ff 	mov.w	r0, #4294967295
 800556e:	b004      	add	sp, #16
 8005570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005574:	6823      	ldr	r3, [r4, #0]
 8005576:	f043 0320 	orr.w	r3, r3, #32
 800557a:	6023      	str	r3, [r4, #0]
 800557c:	4832      	ldr	r0, [pc, #200]	@ (8005648 <_printf_i+0x238>)
 800557e:	2778      	movs	r7, #120	@ 0x78
 8005580:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005584:	6823      	ldr	r3, [r4, #0]
 8005586:	6831      	ldr	r1, [r6, #0]
 8005588:	061f      	lsls	r7, r3, #24
 800558a:	f851 5b04 	ldr.w	r5, [r1], #4
 800558e:	d402      	bmi.n	8005596 <_printf_i+0x186>
 8005590:	065f      	lsls	r7, r3, #25
 8005592:	bf48      	it	mi
 8005594:	b2ad      	uxthmi	r5, r5
 8005596:	6031      	str	r1, [r6, #0]
 8005598:	07d9      	lsls	r1, r3, #31
 800559a:	bf44      	itt	mi
 800559c:	f043 0320 	orrmi.w	r3, r3, #32
 80055a0:	6023      	strmi	r3, [r4, #0]
 80055a2:	b11d      	cbz	r5, 80055ac <_printf_i+0x19c>
 80055a4:	2310      	movs	r3, #16
 80055a6:	e7ad      	b.n	8005504 <_printf_i+0xf4>
 80055a8:	4826      	ldr	r0, [pc, #152]	@ (8005644 <_printf_i+0x234>)
 80055aa:	e7e9      	b.n	8005580 <_printf_i+0x170>
 80055ac:	6823      	ldr	r3, [r4, #0]
 80055ae:	f023 0320 	bic.w	r3, r3, #32
 80055b2:	6023      	str	r3, [r4, #0]
 80055b4:	e7f6      	b.n	80055a4 <_printf_i+0x194>
 80055b6:	4616      	mov	r6, r2
 80055b8:	e7bd      	b.n	8005536 <_printf_i+0x126>
 80055ba:	6833      	ldr	r3, [r6, #0]
 80055bc:	6825      	ldr	r5, [r4, #0]
 80055be:	6961      	ldr	r1, [r4, #20]
 80055c0:	1d18      	adds	r0, r3, #4
 80055c2:	6030      	str	r0, [r6, #0]
 80055c4:	062e      	lsls	r6, r5, #24
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	d501      	bpl.n	80055ce <_printf_i+0x1be>
 80055ca:	6019      	str	r1, [r3, #0]
 80055cc:	e002      	b.n	80055d4 <_printf_i+0x1c4>
 80055ce:	0668      	lsls	r0, r5, #25
 80055d0:	d5fb      	bpl.n	80055ca <_printf_i+0x1ba>
 80055d2:	8019      	strh	r1, [r3, #0]
 80055d4:	2300      	movs	r3, #0
 80055d6:	6123      	str	r3, [r4, #16]
 80055d8:	4616      	mov	r6, r2
 80055da:	e7bc      	b.n	8005556 <_printf_i+0x146>
 80055dc:	6833      	ldr	r3, [r6, #0]
 80055de:	1d1a      	adds	r2, r3, #4
 80055e0:	6032      	str	r2, [r6, #0]
 80055e2:	681e      	ldr	r6, [r3, #0]
 80055e4:	6862      	ldr	r2, [r4, #4]
 80055e6:	2100      	movs	r1, #0
 80055e8:	4630      	mov	r0, r6
 80055ea:	f7fa fe29 	bl	8000240 <memchr>
 80055ee:	b108      	cbz	r0, 80055f4 <_printf_i+0x1e4>
 80055f0:	1b80      	subs	r0, r0, r6
 80055f2:	6060      	str	r0, [r4, #4]
 80055f4:	6863      	ldr	r3, [r4, #4]
 80055f6:	6123      	str	r3, [r4, #16]
 80055f8:	2300      	movs	r3, #0
 80055fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055fe:	e7aa      	b.n	8005556 <_printf_i+0x146>
 8005600:	6923      	ldr	r3, [r4, #16]
 8005602:	4632      	mov	r2, r6
 8005604:	4649      	mov	r1, r9
 8005606:	4640      	mov	r0, r8
 8005608:	47d0      	blx	sl
 800560a:	3001      	adds	r0, #1
 800560c:	d0ad      	beq.n	800556a <_printf_i+0x15a>
 800560e:	6823      	ldr	r3, [r4, #0]
 8005610:	079b      	lsls	r3, r3, #30
 8005612:	d413      	bmi.n	800563c <_printf_i+0x22c>
 8005614:	68e0      	ldr	r0, [r4, #12]
 8005616:	9b03      	ldr	r3, [sp, #12]
 8005618:	4298      	cmp	r0, r3
 800561a:	bfb8      	it	lt
 800561c:	4618      	movlt	r0, r3
 800561e:	e7a6      	b.n	800556e <_printf_i+0x15e>
 8005620:	2301      	movs	r3, #1
 8005622:	4632      	mov	r2, r6
 8005624:	4649      	mov	r1, r9
 8005626:	4640      	mov	r0, r8
 8005628:	47d0      	blx	sl
 800562a:	3001      	adds	r0, #1
 800562c:	d09d      	beq.n	800556a <_printf_i+0x15a>
 800562e:	3501      	adds	r5, #1
 8005630:	68e3      	ldr	r3, [r4, #12]
 8005632:	9903      	ldr	r1, [sp, #12]
 8005634:	1a5b      	subs	r3, r3, r1
 8005636:	42ab      	cmp	r3, r5
 8005638:	dcf2      	bgt.n	8005620 <_printf_i+0x210>
 800563a:	e7eb      	b.n	8005614 <_printf_i+0x204>
 800563c:	2500      	movs	r5, #0
 800563e:	f104 0619 	add.w	r6, r4, #25
 8005642:	e7f5      	b.n	8005630 <_printf_i+0x220>
 8005644:	0800789e 	.word	0x0800789e
 8005648:	080078af 	.word	0x080078af

0800564c <std>:
 800564c:	2300      	movs	r3, #0
 800564e:	b510      	push	{r4, lr}
 8005650:	4604      	mov	r4, r0
 8005652:	e9c0 3300 	strd	r3, r3, [r0]
 8005656:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800565a:	6083      	str	r3, [r0, #8]
 800565c:	8181      	strh	r1, [r0, #12]
 800565e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005660:	81c2      	strh	r2, [r0, #14]
 8005662:	6183      	str	r3, [r0, #24]
 8005664:	4619      	mov	r1, r3
 8005666:	2208      	movs	r2, #8
 8005668:	305c      	adds	r0, #92	@ 0x5c
 800566a:	f000 f8f4 	bl	8005856 <memset>
 800566e:	4b0d      	ldr	r3, [pc, #52]	@ (80056a4 <std+0x58>)
 8005670:	6263      	str	r3, [r4, #36]	@ 0x24
 8005672:	4b0d      	ldr	r3, [pc, #52]	@ (80056a8 <std+0x5c>)
 8005674:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005676:	4b0d      	ldr	r3, [pc, #52]	@ (80056ac <std+0x60>)
 8005678:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800567a:	4b0d      	ldr	r3, [pc, #52]	@ (80056b0 <std+0x64>)
 800567c:	6323      	str	r3, [r4, #48]	@ 0x30
 800567e:	4b0d      	ldr	r3, [pc, #52]	@ (80056b4 <std+0x68>)
 8005680:	6224      	str	r4, [r4, #32]
 8005682:	429c      	cmp	r4, r3
 8005684:	d006      	beq.n	8005694 <std+0x48>
 8005686:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800568a:	4294      	cmp	r4, r2
 800568c:	d002      	beq.n	8005694 <std+0x48>
 800568e:	33d0      	adds	r3, #208	@ 0xd0
 8005690:	429c      	cmp	r4, r3
 8005692:	d105      	bne.n	80056a0 <std+0x54>
 8005694:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800569c:	f000 b958 	b.w	8005950 <__retarget_lock_init_recursive>
 80056a0:	bd10      	pop	{r4, pc}
 80056a2:	bf00      	nop
 80056a4:	080057d1 	.word	0x080057d1
 80056a8:	080057f3 	.word	0x080057f3
 80056ac:	0800582b 	.word	0x0800582b
 80056b0:	0800584f 	.word	0x0800584f
 80056b4:	20000360 	.word	0x20000360

080056b8 <stdio_exit_handler>:
 80056b8:	4a02      	ldr	r2, [pc, #8]	@ (80056c4 <stdio_exit_handler+0xc>)
 80056ba:	4903      	ldr	r1, [pc, #12]	@ (80056c8 <stdio_exit_handler+0x10>)
 80056bc:	4803      	ldr	r0, [pc, #12]	@ (80056cc <stdio_exit_handler+0x14>)
 80056be:	f000 b869 	b.w	8005794 <_fwalk_sglue>
 80056c2:	bf00      	nop
 80056c4:	20000028 	.word	0x20000028
 80056c8:	08006f21 	.word	0x08006f21
 80056cc:	20000038 	.word	0x20000038

080056d0 <cleanup_stdio>:
 80056d0:	6841      	ldr	r1, [r0, #4]
 80056d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005704 <cleanup_stdio+0x34>)
 80056d4:	4299      	cmp	r1, r3
 80056d6:	b510      	push	{r4, lr}
 80056d8:	4604      	mov	r4, r0
 80056da:	d001      	beq.n	80056e0 <cleanup_stdio+0x10>
 80056dc:	f001 fc20 	bl	8006f20 <_fflush_r>
 80056e0:	68a1      	ldr	r1, [r4, #8]
 80056e2:	4b09      	ldr	r3, [pc, #36]	@ (8005708 <cleanup_stdio+0x38>)
 80056e4:	4299      	cmp	r1, r3
 80056e6:	d002      	beq.n	80056ee <cleanup_stdio+0x1e>
 80056e8:	4620      	mov	r0, r4
 80056ea:	f001 fc19 	bl	8006f20 <_fflush_r>
 80056ee:	68e1      	ldr	r1, [r4, #12]
 80056f0:	4b06      	ldr	r3, [pc, #24]	@ (800570c <cleanup_stdio+0x3c>)
 80056f2:	4299      	cmp	r1, r3
 80056f4:	d004      	beq.n	8005700 <cleanup_stdio+0x30>
 80056f6:	4620      	mov	r0, r4
 80056f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056fc:	f001 bc10 	b.w	8006f20 <_fflush_r>
 8005700:	bd10      	pop	{r4, pc}
 8005702:	bf00      	nop
 8005704:	20000360 	.word	0x20000360
 8005708:	200003c8 	.word	0x200003c8
 800570c:	20000430 	.word	0x20000430

08005710 <global_stdio_init.part.0>:
 8005710:	b510      	push	{r4, lr}
 8005712:	4b0b      	ldr	r3, [pc, #44]	@ (8005740 <global_stdio_init.part.0+0x30>)
 8005714:	4c0b      	ldr	r4, [pc, #44]	@ (8005744 <global_stdio_init.part.0+0x34>)
 8005716:	4a0c      	ldr	r2, [pc, #48]	@ (8005748 <global_stdio_init.part.0+0x38>)
 8005718:	601a      	str	r2, [r3, #0]
 800571a:	4620      	mov	r0, r4
 800571c:	2200      	movs	r2, #0
 800571e:	2104      	movs	r1, #4
 8005720:	f7ff ff94 	bl	800564c <std>
 8005724:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005728:	2201      	movs	r2, #1
 800572a:	2109      	movs	r1, #9
 800572c:	f7ff ff8e 	bl	800564c <std>
 8005730:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005734:	2202      	movs	r2, #2
 8005736:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800573a:	2112      	movs	r1, #18
 800573c:	f7ff bf86 	b.w	800564c <std>
 8005740:	20000498 	.word	0x20000498
 8005744:	20000360 	.word	0x20000360
 8005748:	080056b9 	.word	0x080056b9

0800574c <__sfp_lock_acquire>:
 800574c:	4801      	ldr	r0, [pc, #4]	@ (8005754 <__sfp_lock_acquire+0x8>)
 800574e:	f000 b900 	b.w	8005952 <__retarget_lock_acquire_recursive>
 8005752:	bf00      	nop
 8005754:	200004a1 	.word	0x200004a1

08005758 <__sfp_lock_release>:
 8005758:	4801      	ldr	r0, [pc, #4]	@ (8005760 <__sfp_lock_release+0x8>)
 800575a:	f000 b8fb 	b.w	8005954 <__retarget_lock_release_recursive>
 800575e:	bf00      	nop
 8005760:	200004a1 	.word	0x200004a1

08005764 <__sinit>:
 8005764:	b510      	push	{r4, lr}
 8005766:	4604      	mov	r4, r0
 8005768:	f7ff fff0 	bl	800574c <__sfp_lock_acquire>
 800576c:	6a23      	ldr	r3, [r4, #32]
 800576e:	b11b      	cbz	r3, 8005778 <__sinit+0x14>
 8005770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005774:	f7ff bff0 	b.w	8005758 <__sfp_lock_release>
 8005778:	4b04      	ldr	r3, [pc, #16]	@ (800578c <__sinit+0x28>)
 800577a:	6223      	str	r3, [r4, #32]
 800577c:	4b04      	ldr	r3, [pc, #16]	@ (8005790 <__sinit+0x2c>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d1f5      	bne.n	8005770 <__sinit+0xc>
 8005784:	f7ff ffc4 	bl	8005710 <global_stdio_init.part.0>
 8005788:	e7f2      	b.n	8005770 <__sinit+0xc>
 800578a:	bf00      	nop
 800578c:	080056d1 	.word	0x080056d1
 8005790:	20000498 	.word	0x20000498

08005794 <_fwalk_sglue>:
 8005794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005798:	4607      	mov	r7, r0
 800579a:	4688      	mov	r8, r1
 800579c:	4614      	mov	r4, r2
 800579e:	2600      	movs	r6, #0
 80057a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80057a4:	f1b9 0901 	subs.w	r9, r9, #1
 80057a8:	d505      	bpl.n	80057b6 <_fwalk_sglue+0x22>
 80057aa:	6824      	ldr	r4, [r4, #0]
 80057ac:	2c00      	cmp	r4, #0
 80057ae:	d1f7      	bne.n	80057a0 <_fwalk_sglue+0xc>
 80057b0:	4630      	mov	r0, r6
 80057b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057b6:	89ab      	ldrh	r3, [r5, #12]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d907      	bls.n	80057cc <_fwalk_sglue+0x38>
 80057bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80057c0:	3301      	adds	r3, #1
 80057c2:	d003      	beq.n	80057cc <_fwalk_sglue+0x38>
 80057c4:	4629      	mov	r1, r5
 80057c6:	4638      	mov	r0, r7
 80057c8:	47c0      	blx	r8
 80057ca:	4306      	orrs	r6, r0
 80057cc:	3568      	adds	r5, #104	@ 0x68
 80057ce:	e7e9      	b.n	80057a4 <_fwalk_sglue+0x10>

080057d0 <__sread>:
 80057d0:	b510      	push	{r4, lr}
 80057d2:	460c      	mov	r4, r1
 80057d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057d8:	f000 f86c 	bl	80058b4 <_read_r>
 80057dc:	2800      	cmp	r0, #0
 80057de:	bfab      	itete	ge
 80057e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80057e2:	89a3      	ldrhlt	r3, [r4, #12]
 80057e4:	181b      	addge	r3, r3, r0
 80057e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80057ea:	bfac      	ite	ge
 80057ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80057ee:	81a3      	strhlt	r3, [r4, #12]
 80057f0:	bd10      	pop	{r4, pc}

080057f2 <__swrite>:
 80057f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057f6:	461f      	mov	r7, r3
 80057f8:	898b      	ldrh	r3, [r1, #12]
 80057fa:	05db      	lsls	r3, r3, #23
 80057fc:	4605      	mov	r5, r0
 80057fe:	460c      	mov	r4, r1
 8005800:	4616      	mov	r6, r2
 8005802:	d505      	bpl.n	8005810 <__swrite+0x1e>
 8005804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005808:	2302      	movs	r3, #2
 800580a:	2200      	movs	r2, #0
 800580c:	f000 f840 	bl	8005890 <_lseek_r>
 8005810:	89a3      	ldrh	r3, [r4, #12]
 8005812:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005816:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800581a:	81a3      	strh	r3, [r4, #12]
 800581c:	4632      	mov	r2, r6
 800581e:	463b      	mov	r3, r7
 8005820:	4628      	mov	r0, r5
 8005822:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005826:	f000 b857 	b.w	80058d8 <_write_r>

0800582a <__sseek>:
 800582a:	b510      	push	{r4, lr}
 800582c:	460c      	mov	r4, r1
 800582e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005832:	f000 f82d 	bl	8005890 <_lseek_r>
 8005836:	1c43      	adds	r3, r0, #1
 8005838:	89a3      	ldrh	r3, [r4, #12]
 800583a:	bf15      	itete	ne
 800583c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800583e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005842:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005846:	81a3      	strheq	r3, [r4, #12]
 8005848:	bf18      	it	ne
 800584a:	81a3      	strhne	r3, [r4, #12]
 800584c:	bd10      	pop	{r4, pc}

0800584e <__sclose>:
 800584e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005852:	f000 b80d 	b.w	8005870 <_close_r>

08005856 <memset>:
 8005856:	4402      	add	r2, r0
 8005858:	4603      	mov	r3, r0
 800585a:	4293      	cmp	r3, r2
 800585c:	d100      	bne.n	8005860 <memset+0xa>
 800585e:	4770      	bx	lr
 8005860:	f803 1b01 	strb.w	r1, [r3], #1
 8005864:	e7f9      	b.n	800585a <memset+0x4>
	...

08005868 <_localeconv_r>:
 8005868:	4800      	ldr	r0, [pc, #0]	@ (800586c <_localeconv_r+0x4>)
 800586a:	4770      	bx	lr
 800586c:	20000174 	.word	0x20000174

08005870 <_close_r>:
 8005870:	b538      	push	{r3, r4, r5, lr}
 8005872:	4d06      	ldr	r5, [pc, #24]	@ (800588c <_close_r+0x1c>)
 8005874:	2300      	movs	r3, #0
 8005876:	4604      	mov	r4, r0
 8005878:	4608      	mov	r0, r1
 800587a:	602b      	str	r3, [r5, #0]
 800587c:	f7fb fb6e 	bl	8000f5c <_close>
 8005880:	1c43      	adds	r3, r0, #1
 8005882:	d102      	bne.n	800588a <_close_r+0x1a>
 8005884:	682b      	ldr	r3, [r5, #0]
 8005886:	b103      	cbz	r3, 800588a <_close_r+0x1a>
 8005888:	6023      	str	r3, [r4, #0]
 800588a:	bd38      	pop	{r3, r4, r5, pc}
 800588c:	2000049c 	.word	0x2000049c

08005890 <_lseek_r>:
 8005890:	b538      	push	{r3, r4, r5, lr}
 8005892:	4d07      	ldr	r5, [pc, #28]	@ (80058b0 <_lseek_r+0x20>)
 8005894:	4604      	mov	r4, r0
 8005896:	4608      	mov	r0, r1
 8005898:	4611      	mov	r1, r2
 800589a:	2200      	movs	r2, #0
 800589c:	602a      	str	r2, [r5, #0]
 800589e:	461a      	mov	r2, r3
 80058a0:	f7fb fb83 	bl	8000faa <_lseek>
 80058a4:	1c43      	adds	r3, r0, #1
 80058a6:	d102      	bne.n	80058ae <_lseek_r+0x1e>
 80058a8:	682b      	ldr	r3, [r5, #0]
 80058aa:	b103      	cbz	r3, 80058ae <_lseek_r+0x1e>
 80058ac:	6023      	str	r3, [r4, #0]
 80058ae:	bd38      	pop	{r3, r4, r5, pc}
 80058b0:	2000049c 	.word	0x2000049c

080058b4 <_read_r>:
 80058b4:	b538      	push	{r3, r4, r5, lr}
 80058b6:	4d07      	ldr	r5, [pc, #28]	@ (80058d4 <_read_r+0x20>)
 80058b8:	4604      	mov	r4, r0
 80058ba:	4608      	mov	r0, r1
 80058bc:	4611      	mov	r1, r2
 80058be:	2200      	movs	r2, #0
 80058c0:	602a      	str	r2, [r5, #0]
 80058c2:	461a      	mov	r2, r3
 80058c4:	f7fb fb11 	bl	8000eea <_read>
 80058c8:	1c43      	adds	r3, r0, #1
 80058ca:	d102      	bne.n	80058d2 <_read_r+0x1e>
 80058cc:	682b      	ldr	r3, [r5, #0]
 80058ce:	b103      	cbz	r3, 80058d2 <_read_r+0x1e>
 80058d0:	6023      	str	r3, [r4, #0]
 80058d2:	bd38      	pop	{r3, r4, r5, pc}
 80058d4:	2000049c 	.word	0x2000049c

080058d8 <_write_r>:
 80058d8:	b538      	push	{r3, r4, r5, lr}
 80058da:	4d07      	ldr	r5, [pc, #28]	@ (80058f8 <_write_r+0x20>)
 80058dc:	4604      	mov	r4, r0
 80058de:	4608      	mov	r0, r1
 80058e0:	4611      	mov	r1, r2
 80058e2:	2200      	movs	r2, #0
 80058e4:	602a      	str	r2, [r5, #0]
 80058e6:	461a      	mov	r2, r3
 80058e8:	f7fb fb1c 	bl	8000f24 <_write>
 80058ec:	1c43      	adds	r3, r0, #1
 80058ee:	d102      	bne.n	80058f6 <_write_r+0x1e>
 80058f0:	682b      	ldr	r3, [r5, #0]
 80058f2:	b103      	cbz	r3, 80058f6 <_write_r+0x1e>
 80058f4:	6023      	str	r3, [r4, #0]
 80058f6:	bd38      	pop	{r3, r4, r5, pc}
 80058f8:	2000049c 	.word	0x2000049c

080058fc <__errno>:
 80058fc:	4b01      	ldr	r3, [pc, #4]	@ (8005904 <__errno+0x8>)
 80058fe:	6818      	ldr	r0, [r3, #0]
 8005900:	4770      	bx	lr
 8005902:	bf00      	nop
 8005904:	20000034 	.word	0x20000034

08005908 <__libc_init_array>:
 8005908:	b570      	push	{r4, r5, r6, lr}
 800590a:	4d0d      	ldr	r5, [pc, #52]	@ (8005940 <__libc_init_array+0x38>)
 800590c:	4c0d      	ldr	r4, [pc, #52]	@ (8005944 <__libc_init_array+0x3c>)
 800590e:	1b64      	subs	r4, r4, r5
 8005910:	10a4      	asrs	r4, r4, #2
 8005912:	2600      	movs	r6, #0
 8005914:	42a6      	cmp	r6, r4
 8005916:	d109      	bne.n	800592c <__libc_init_array+0x24>
 8005918:	4d0b      	ldr	r5, [pc, #44]	@ (8005948 <__libc_init_array+0x40>)
 800591a:	4c0c      	ldr	r4, [pc, #48]	@ (800594c <__libc_init_array+0x44>)
 800591c:	f001 fe4e 	bl	80075bc <_init>
 8005920:	1b64      	subs	r4, r4, r5
 8005922:	10a4      	asrs	r4, r4, #2
 8005924:	2600      	movs	r6, #0
 8005926:	42a6      	cmp	r6, r4
 8005928:	d105      	bne.n	8005936 <__libc_init_array+0x2e>
 800592a:	bd70      	pop	{r4, r5, r6, pc}
 800592c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005930:	4798      	blx	r3
 8005932:	3601      	adds	r6, #1
 8005934:	e7ee      	b.n	8005914 <__libc_init_array+0xc>
 8005936:	f855 3b04 	ldr.w	r3, [r5], #4
 800593a:	4798      	blx	r3
 800593c:	3601      	adds	r6, #1
 800593e:	e7f2      	b.n	8005926 <__libc_init_array+0x1e>
 8005940:	08007c0c 	.word	0x08007c0c
 8005944:	08007c0c 	.word	0x08007c0c
 8005948:	08007c0c 	.word	0x08007c0c
 800594c:	08007c10 	.word	0x08007c10

08005950 <__retarget_lock_init_recursive>:
 8005950:	4770      	bx	lr

08005952 <__retarget_lock_acquire_recursive>:
 8005952:	4770      	bx	lr

08005954 <__retarget_lock_release_recursive>:
 8005954:	4770      	bx	lr

08005956 <quorem>:
 8005956:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800595a:	6903      	ldr	r3, [r0, #16]
 800595c:	690c      	ldr	r4, [r1, #16]
 800595e:	42a3      	cmp	r3, r4
 8005960:	4607      	mov	r7, r0
 8005962:	db7e      	blt.n	8005a62 <quorem+0x10c>
 8005964:	3c01      	subs	r4, #1
 8005966:	f101 0814 	add.w	r8, r1, #20
 800596a:	00a3      	lsls	r3, r4, #2
 800596c:	f100 0514 	add.w	r5, r0, #20
 8005970:	9300      	str	r3, [sp, #0]
 8005972:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005976:	9301      	str	r3, [sp, #4]
 8005978:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800597c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005980:	3301      	adds	r3, #1
 8005982:	429a      	cmp	r2, r3
 8005984:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005988:	fbb2 f6f3 	udiv	r6, r2, r3
 800598c:	d32e      	bcc.n	80059ec <quorem+0x96>
 800598e:	f04f 0a00 	mov.w	sl, #0
 8005992:	46c4      	mov	ip, r8
 8005994:	46ae      	mov	lr, r5
 8005996:	46d3      	mov	fp, sl
 8005998:	f85c 3b04 	ldr.w	r3, [ip], #4
 800599c:	b298      	uxth	r0, r3
 800599e:	fb06 a000 	mla	r0, r6, r0, sl
 80059a2:	0c02      	lsrs	r2, r0, #16
 80059a4:	0c1b      	lsrs	r3, r3, #16
 80059a6:	fb06 2303 	mla	r3, r6, r3, r2
 80059aa:	f8de 2000 	ldr.w	r2, [lr]
 80059ae:	b280      	uxth	r0, r0
 80059b0:	b292      	uxth	r2, r2
 80059b2:	1a12      	subs	r2, r2, r0
 80059b4:	445a      	add	r2, fp
 80059b6:	f8de 0000 	ldr.w	r0, [lr]
 80059ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80059be:	b29b      	uxth	r3, r3
 80059c0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80059c4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80059c8:	b292      	uxth	r2, r2
 80059ca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80059ce:	45e1      	cmp	r9, ip
 80059d0:	f84e 2b04 	str.w	r2, [lr], #4
 80059d4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80059d8:	d2de      	bcs.n	8005998 <quorem+0x42>
 80059da:	9b00      	ldr	r3, [sp, #0]
 80059dc:	58eb      	ldr	r3, [r5, r3]
 80059de:	b92b      	cbnz	r3, 80059ec <quorem+0x96>
 80059e0:	9b01      	ldr	r3, [sp, #4]
 80059e2:	3b04      	subs	r3, #4
 80059e4:	429d      	cmp	r5, r3
 80059e6:	461a      	mov	r2, r3
 80059e8:	d32f      	bcc.n	8005a4a <quorem+0xf4>
 80059ea:	613c      	str	r4, [r7, #16]
 80059ec:	4638      	mov	r0, r7
 80059ee:	f001 f90b 	bl	8006c08 <__mcmp>
 80059f2:	2800      	cmp	r0, #0
 80059f4:	db25      	blt.n	8005a42 <quorem+0xec>
 80059f6:	4629      	mov	r1, r5
 80059f8:	2000      	movs	r0, #0
 80059fa:	f858 2b04 	ldr.w	r2, [r8], #4
 80059fe:	f8d1 c000 	ldr.w	ip, [r1]
 8005a02:	fa1f fe82 	uxth.w	lr, r2
 8005a06:	fa1f f38c 	uxth.w	r3, ip
 8005a0a:	eba3 030e 	sub.w	r3, r3, lr
 8005a0e:	4403      	add	r3, r0
 8005a10:	0c12      	lsrs	r2, r2, #16
 8005a12:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005a16:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a20:	45c1      	cmp	r9, r8
 8005a22:	f841 3b04 	str.w	r3, [r1], #4
 8005a26:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005a2a:	d2e6      	bcs.n	80059fa <quorem+0xa4>
 8005a2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a34:	b922      	cbnz	r2, 8005a40 <quorem+0xea>
 8005a36:	3b04      	subs	r3, #4
 8005a38:	429d      	cmp	r5, r3
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	d30b      	bcc.n	8005a56 <quorem+0x100>
 8005a3e:	613c      	str	r4, [r7, #16]
 8005a40:	3601      	adds	r6, #1
 8005a42:	4630      	mov	r0, r6
 8005a44:	b003      	add	sp, #12
 8005a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a4a:	6812      	ldr	r2, [r2, #0]
 8005a4c:	3b04      	subs	r3, #4
 8005a4e:	2a00      	cmp	r2, #0
 8005a50:	d1cb      	bne.n	80059ea <quorem+0x94>
 8005a52:	3c01      	subs	r4, #1
 8005a54:	e7c6      	b.n	80059e4 <quorem+0x8e>
 8005a56:	6812      	ldr	r2, [r2, #0]
 8005a58:	3b04      	subs	r3, #4
 8005a5a:	2a00      	cmp	r2, #0
 8005a5c:	d1ef      	bne.n	8005a3e <quorem+0xe8>
 8005a5e:	3c01      	subs	r4, #1
 8005a60:	e7ea      	b.n	8005a38 <quorem+0xe2>
 8005a62:	2000      	movs	r0, #0
 8005a64:	e7ee      	b.n	8005a44 <quorem+0xee>
	...

08005a68 <_dtoa_r>:
 8005a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a6c:	ed2d 8b02 	vpush	{d8}
 8005a70:	69c7      	ldr	r7, [r0, #28]
 8005a72:	b091      	sub	sp, #68	@ 0x44
 8005a74:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005a78:	ec55 4b10 	vmov	r4, r5, d0
 8005a7c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8005a7e:	9107      	str	r1, [sp, #28]
 8005a80:	4681      	mov	r9, r0
 8005a82:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a84:	930d      	str	r3, [sp, #52]	@ 0x34
 8005a86:	b97f      	cbnz	r7, 8005aa8 <_dtoa_r+0x40>
 8005a88:	2010      	movs	r0, #16
 8005a8a:	f000 fd95 	bl	80065b8 <malloc>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	f8c9 001c 	str.w	r0, [r9, #28]
 8005a94:	b920      	cbnz	r0, 8005aa0 <_dtoa_r+0x38>
 8005a96:	4ba0      	ldr	r3, [pc, #640]	@ (8005d18 <_dtoa_r+0x2b0>)
 8005a98:	21ef      	movs	r1, #239	@ 0xef
 8005a9a:	48a0      	ldr	r0, [pc, #640]	@ (8005d1c <_dtoa_r+0x2b4>)
 8005a9c:	f001 fa86 	bl	8006fac <__assert_func>
 8005aa0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005aa4:	6007      	str	r7, [r0, #0]
 8005aa6:	60c7      	str	r7, [r0, #12]
 8005aa8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005aac:	6819      	ldr	r1, [r3, #0]
 8005aae:	b159      	cbz	r1, 8005ac8 <_dtoa_r+0x60>
 8005ab0:	685a      	ldr	r2, [r3, #4]
 8005ab2:	604a      	str	r2, [r1, #4]
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	4093      	lsls	r3, r2
 8005ab8:	608b      	str	r3, [r1, #8]
 8005aba:	4648      	mov	r0, r9
 8005abc:	f000 fe72 	bl	80067a4 <_Bfree>
 8005ac0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	601a      	str	r2, [r3, #0]
 8005ac8:	1e2b      	subs	r3, r5, #0
 8005aca:	bfbb      	ittet	lt
 8005acc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005ad0:	9303      	strlt	r3, [sp, #12]
 8005ad2:	2300      	movge	r3, #0
 8005ad4:	2201      	movlt	r2, #1
 8005ad6:	bfac      	ite	ge
 8005ad8:	6033      	strge	r3, [r6, #0]
 8005ada:	6032      	strlt	r2, [r6, #0]
 8005adc:	4b90      	ldr	r3, [pc, #576]	@ (8005d20 <_dtoa_r+0x2b8>)
 8005ade:	9e03      	ldr	r6, [sp, #12]
 8005ae0:	43b3      	bics	r3, r6
 8005ae2:	d110      	bne.n	8005b06 <_dtoa_r+0x9e>
 8005ae4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005ae6:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005aea:	6013      	str	r3, [r2, #0]
 8005aec:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8005af0:	4323      	orrs	r3, r4
 8005af2:	f000 84e6 	beq.w	80064c2 <_dtoa_r+0xa5a>
 8005af6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005af8:	4f8a      	ldr	r7, [pc, #552]	@ (8005d24 <_dtoa_r+0x2bc>)
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	f000 84e8 	beq.w	80064d0 <_dtoa_r+0xa68>
 8005b00:	1cfb      	adds	r3, r7, #3
 8005b02:	f000 bce3 	b.w	80064cc <_dtoa_r+0xa64>
 8005b06:	ed9d 8b02 	vldr	d8, [sp, #8]
 8005b0a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b12:	d10a      	bne.n	8005b2a <_dtoa_r+0xc2>
 8005b14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005b16:	2301      	movs	r3, #1
 8005b18:	6013      	str	r3, [r2, #0]
 8005b1a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005b1c:	b113      	cbz	r3, 8005b24 <_dtoa_r+0xbc>
 8005b1e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8005b20:	4b81      	ldr	r3, [pc, #516]	@ (8005d28 <_dtoa_r+0x2c0>)
 8005b22:	6013      	str	r3, [r2, #0]
 8005b24:	4f81      	ldr	r7, [pc, #516]	@ (8005d2c <_dtoa_r+0x2c4>)
 8005b26:	f000 bcd3 	b.w	80064d0 <_dtoa_r+0xa68>
 8005b2a:	aa0e      	add	r2, sp, #56	@ 0x38
 8005b2c:	a90f      	add	r1, sp, #60	@ 0x3c
 8005b2e:	4648      	mov	r0, r9
 8005b30:	eeb0 0b48 	vmov.f64	d0, d8
 8005b34:	f001 f918 	bl	8006d68 <__d2b>
 8005b38:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8005b3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b3e:	9001      	str	r0, [sp, #4]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d045      	beq.n	8005bd0 <_dtoa_r+0x168>
 8005b44:	eeb0 7b48 	vmov.f64	d7, d8
 8005b48:	ee18 1a90 	vmov	r1, s17
 8005b4c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005b50:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8005b54:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8005b58:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8005b5c:	2500      	movs	r5, #0
 8005b5e:	ee07 1a90 	vmov	s15, r1
 8005b62:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8005b66:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8005d00 <_dtoa_r+0x298>
 8005b6a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005b6e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8005d08 <_dtoa_r+0x2a0>
 8005b72:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005b76:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8005d10 <_dtoa_r+0x2a8>
 8005b7a:	ee07 3a90 	vmov	s15, r3
 8005b7e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8005b82:	eeb0 7b46 	vmov.f64	d7, d6
 8005b86:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005b8a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8005b8e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b96:	ee16 8a90 	vmov	r8, s13
 8005b9a:	d508      	bpl.n	8005bae <_dtoa_r+0x146>
 8005b9c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005ba0:	eeb4 6b47 	vcmp.f64	d6, d7
 8005ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ba8:	bf18      	it	ne
 8005baa:	f108 38ff 	addne.w	r8, r8, #4294967295
 8005bae:	f1b8 0f16 	cmp.w	r8, #22
 8005bb2:	d82b      	bhi.n	8005c0c <_dtoa_r+0x1a4>
 8005bb4:	495e      	ldr	r1, [pc, #376]	@ (8005d30 <_dtoa_r+0x2c8>)
 8005bb6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8005bba:	ed91 7b00 	vldr	d7, [r1]
 8005bbe:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8005bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bc6:	d501      	bpl.n	8005bcc <_dtoa_r+0x164>
 8005bc8:	f108 38ff 	add.w	r8, r8, #4294967295
 8005bcc:	2100      	movs	r1, #0
 8005bce:	e01e      	b.n	8005c0e <_dtoa_r+0x1a6>
 8005bd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005bd2:	4413      	add	r3, r2
 8005bd4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8005bd8:	2920      	cmp	r1, #32
 8005bda:	bfc1      	itttt	gt
 8005bdc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8005be0:	408e      	lslgt	r6, r1
 8005be2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8005be6:	fa24 f101 	lsrgt.w	r1, r4, r1
 8005bea:	bfd6      	itet	le
 8005bec:	f1c1 0120 	rsble	r1, r1, #32
 8005bf0:	4331      	orrgt	r1, r6
 8005bf2:	fa04 f101 	lslle.w	r1, r4, r1
 8005bf6:	ee07 1a90 	vmov	s15, r1
 8005bfa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	ee17 1a90 	vmov	r1, s15
 8005c04:	2501      	movs	r5, #1
 8005c06:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8005c0a:	e7a8      	b.n	8005b5e <_dtoa_r+0xf6>
 8005c0c:	2101      	movs	r1, #1
 8005c0e:	1ad2      	subs	r2, r2, r3
 8005c10:	1e53      	subs	r3, r2, #1
 8005c12:	9306      	str	r3, [sp, #24]
 8005c14:	bf45      	ittet	mi
 8005c16:	f1c2 0301 	rsbmi	r3, r2, #1
 8005c1a:	9304      	strmi	r3, [sp, #16]
 8005c1c:	2300      	movpl	r3, #0
 8005c1e:	2300      	movmi	r3, #0
 8005c20:	bf4c      	ite	mi
 8005c22:	9306      	strmi	r3, [sp, #24]
 8005c24:	9304      	strpl	r3, [sp, #16]
 8005c26:	f1b8 0f00 	cmp.w	r8, #0
 8005c2a:	910c      	str	r1, [sp, #48]	@ 0x30
 8005c2c:	db18      	blt.n	8005c60 <_dtoa_r+0x1f8>
 8005c2e:	9b06      	ldr	r3, [sp, #24]
 8005c30:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005c34:	4443      	add	r3, r8
 8005c36:	9306      	str	r3, [sp, #24]
 8005c38:	2300      	movs	r3, #0
 8005c3a:	9a07      	ldr	r2, [sp, #28]
 8005c3c:	2a09      	cmp	r2, #9
 8005c3e:	d845      	bhi.n	8005ccc <_dtoa_r+0x264>
 8005c40:	2a05      	cmp	r2, #5
 8005c42:	bfc4      	itt	gt
 8005c44:	3a04      	subgt	r2, #4
 8005c46:	9207      	strgt	r2, [sp, #28]
 8005c48:	9a07      	ldr	r2, [sp, #28]
 8005c4a:	f1a2 0202 	sub.w	r2, r2, #2
 8005c4e:	bfcc      	ite	gt
 8005c50:	2400      	movgt	r4, #0
 8005c52:	2401      	movle	r4, #1
 8005c54:	2a03      	cmp	r2, #3
 8005c56:	d844      	bhi.n	8005ce2 <_dtoa_r+0x27a>
 8005c58:	e8df f002 	tbb	[pc, r2]
 8005c5c:	0b173634 	.word	0x0b173634
 8005c60:	9b04      	ldr	r3, [sp, #16]
 8005c62:	2200      	movs	r2, #0
 8005c64:	eba3 0308 	sub.w	r3, r3, r8
 8005c68:	9304      	str	r3, [sp, #16]
 8005c6a:	920a      	str	r2, [sp, #40]	@ 0x28
 8005c6c:	f1c8 0300 	rsb	r3, r8, #0
 8005c70:	e7e3      	b.n	8005c3a <_dtoa_r+0x1d2>
 8005c72:	2201      	movs	r2, #1
 8005c74:	9208      	str	r2, [sp, #32]
 8005c76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c78:	eb08 0b02 	add.w	fp, r8, r2
 8005c7c:	f10b 0a01 	add.w	sl, fp, #1
 8005c80:	4652      	mov	r2, sl
 8005c82:	2a01      	cmp	r2, #1
 8005c84:	bfb8      	it	lt
 8005c86:	2201      	movlt	r2, #1
 8005c88:	e006      	b.n	8005c98 <_dtoa_r+0x230>
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	9208      	str	r2, [sp, #32]
 8005c8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c90:	2a00      	cmp	r2, #0
 8005c92:	dd29      	ble.n	8005ce8 <_dtoa_r+0x280>
 8005c94:	4693      	mov	fp, r2
 8005c96:	4692      	mov	sl, r2
 8005c98:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8005c9c:	2100      	movs	r1, #0
 8005c9e:	2004      	movs	r0, #4
 8005ca0:	f100 0614 	add.w	r6, r0, #20
 8005ca4:	4296      	cmp	r6, r2
 8005ca6:	d926      	bls.n	8005cf6 <_dtoa_r+0x28e>
 8005ca8:	6079      	str	r1, [r7, #4]
 8005caa:	4648      	mov	r0, r9
 8005cac:	9305      	str	r3, [sp, #20]
 8005cae:	f000 fd39 	bl	8006724 <_Balloc>
 8005cb2:	9b05      	ldr	r3, [sp, #20]
 8005cb4:	4607      	mov	r7, r0
 8005cb6:	2800      	cmp	r0, #0
 8005cb8:	d13e      	bne.n	8005d38 <_dtoa_r+0x2d0>
 8005cba:	4b1e      	ldr	r3, [pc, #120]	@ (8005d34 <_dtoa_r+0x2cc>)
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	f240 11af 	movw	r1, #431	@ 0x1af
 8005cc2:	e6ea      	b.n	8005a9a <_dtoa_r+0x32>
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	e7e1      	b.n	8005c8c <_dtoa_r+0x224>
 8005cc8:	2200      	movs	r2, #0
 8005cca:	e7d3      	b.n	8005c74 <_dtoa_r+0x20c>
 8005ccc:	2401      	movs	r4, #1
 8005cce:	2200      	movs	r2, #0
 8005cd0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8005cd4:	f04f 3bff 	mov.w	fp, #4294967295
 8005cd8:	2100      	movs	r1, #0
 8005cda:	46da      	mov	sl, fp
 8005cdc:	2212      	movs	r2, #18
 8005cde:	9109      	str	r1, [sp, #36]	@ 0x24
 8005ce0:	e7da      	b.n	8005c98 <_dtoa_r+0x230>
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	9208      	str	r2, [sp, #32]
 8005ce6:	e7f5      	b.n	8005cd4 <_dtoa_r+0x26c>
 8005ce8:	f04f 0b01 	mov.w	fp, #1
 8005cec:	46da      	mov	sl, fp
 8005cee:	465a      	mov	r2, fp
 8005cf0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8005cf4:	e7d0      	b.n	8005c98 <_dtoa_r+0x230>
 8005cf6:	3101      	adds	r1, #1
 8005cf8:	0040      	lsls	r0, r0, #1
 8005cfa:	e7d1      	b.n	8005ca0 <_dtoa_r+0x238>
 8005cfc:	f3af 8000 	nop.w
 8005d00:	636f4361 	.word	0x636f4361
 8005d04:	3fd287a7 	.word	0x3fd287a7
 8005d08:	8b60c8b3 	.word	0x8b60c8b3
 8005d0c:	3fc68a28 	.word	0x3fc68a28
 8005d10:	509f79fb 	.word	0x509f79fb
 8005d14:	3fd34413 	.word	0x3fd34413
 8005d18:	080078cd 	.word	0x080078cd
 8005d1c:	080078e4 	.word	0x080078e4
 8005d20:	7ff00000 	.word	0x7ff00000
 8005d24:	080078c9 	.word	0x080078c9
 8005d28:	0800789d 	.word	0x0800789d
 8005d2c:	0800789c 	.word	0x0800789c
 8005d30:	08007a38 	.word	0x08007a38
 8005d34:	0800793c 	.word	0x0800793c
 8005d38:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8005d3c:	f1ba 0f0e 	cmp.w	sl, #14
 8005d40:	6010      	str	r0, [r2, #0]
 8005d42:	d86e      	bhi.n	8005e22 <_dtoa_r+0x3ba>
 8005d44:	2c00      	cmp	r4, #0
 8005d46:	d06c      	beq.n	8005e22 <_dtoa_r+0x3ba>
 8005d48:	f1b8 0f00 	cmp.w	r8, #0
 8005d4c:	f340 80b4 	ble.w	8005eb8 <_dtoa_r+0x450>
 8005d50:	4ac8      	ldr	r2, [pc, #800]	@ (8006074 <_dtoa_r+0x60c>)
 8005d52:	f008 010f 	and.w	r1, r8, #15
 8005d56:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005d5a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8005d5e:	ed92 7b00 	vldr	d7, [r2]
 8005d62:	ea4f 1128 	mov.w	r1, r8, asr #4
 8005d66:	f000 809b 	beq.w	8005ea0 <_dtoa_r+0x438>
 8005d6a:	4ac3      	ldr	r2, [pc, #780]	@ (8006078 <_dtoa_r+0x610>)
 8005d6c:	ed92 6b08 	vldr	d6, [r2, #32]
 8005d70:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8005d74:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005d78:	f001 010f 	and.w	r1, r1, #15
 8005d7c:	2203      	movs	r2, #3
 8005d7e:	48be      	ldr	r0, [pc, #760]	@ (8006078 <_dtoa_r+0x610>)
 8005d80:	2900      	cmp	r1, #0
 8005d82:	f040 808f 	bne.w	8005ea4 <_dtoa_r+0x43c>
 8005d86:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005d8a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005d8e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005d92:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005d94:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005d98:	2900      	cmp	r1, #0
 8005d9a:	f000 80b3 	beq.w	8005f04 <_dtoa_r+0x49c>
 8005d9e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005da2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005daa:	f140 80ab 	bpl.w	8005f04 <_dtoa_r+0x49c>
 8005dae:	f1ba 0f00 	cmp.w	sl, #0
 8005db2:	f000 80a7 	beq.w	8005f04 <_dtoa_r+0x49c>
 8005db6:	f1bb 0f00 	cmp.w	fp, #0
 8005dba:	dd30      	ble.n	8005e1e <_dtoa_r+0x3b6>
 8005dbc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8005dc0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005dc4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005dc8:	f108 31ff 	add.w	r1, r8, #4294967295
 8005dcc:	9105      	str	r1, [sp, #20]
 8005dce:	3201      	adds	r2, #1
 8005dd0:	465c      	mov	r4, fp
 8005dd2:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005dd6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8005dda:	ee07 2a90 	vmov	s15, r2
 8005dde:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005de2:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005de6:	ee15 2a90 	vmov	r2, s11
 8005dea:	ec51 0b15 	vmov	r0, r1, d5
 8005dee:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8005df2:	2c00      	cmp	r4, #0
 8005df4:	f040 808a 	bne.w	8005f0c <_dtoa_r+0x4a4>
 8005df8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8005dfc:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005e00:	ec41 0b17 	vmov	d7, r0, r1
 8005e04:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e0c:	f300 826a 	bgt.w	80062e4 <_dtoa_r+0x87c>
 8005e10:	eeb1 7b47 	vneg.f64	d7, d7
 8005e14:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e1c:	d423      	bmi.n	8005e66 <_dtoa_r+0x3fe>
 8005e1e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005e22:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005e24:	2a00      	cmp	r2, #0
 8005e26:	f2c0 8129 	blt.w	800607c <_dtoa_r+0x614>
 8005e2a:	f1b8 0f0e 	cmp.w	r8, #14
 8005e2e:	f300 8125 	bgt.w	800607c <_dtoa_r+0x614>
 8005e32:	4b90      	ldr	r3, [pc, #576]	@ (8006074 <_dtoa_r+0x60c>)
 8005e34:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005e38:	ed93 6b00 	vldr	d6, [r3]
 8005e3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	f280 80c8 	bge.w	8005fd4 <_dtoa_r+0x56c>
 8005e44:	f1ba 0f00 	cmp.w	sl, #0
 8005e48:	f300 80c4 	bgt.w	8005fd4 <_dtoa_r+0x56c>
 8005e4c:	d10b      	bne.n	8005e66 <_dtoa_r+0x3fe>
 8005e4e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8005e52:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005e56:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e5a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005e5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e62:	f2c0 823c 	blt.w	80062de <_dtoa_r+0x876>
 8005e66:	2400      	movs	r4, #0
 8005e68:	4625      	mov	r5, r4
 8005e6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e6c:	43db      	mvns	r3, r3
 8005e6e:	9305      	str	r3, [sp, #20]
 8005e70:	463e      	mov	r6, r7
 8005e72:	f04f 0800 	mov.w	r8, #0
 8005e76:	4621      	mov	r1, r4
 8005e78:	4648      	mov	r0, r9
 8005e7a:	f000 fc93 	bl	80067a4 <_Bfree>
 8005e7e:	2d00      	cmp	r5, #0
 8005e80:	f000 80a2 	beq.w	8005fc8 <_dtoa_r+0x560>
 8005e84:	f1b8 0f00 	cmp.w	r8, #0
 8005e88:	d005      	beq.n	8005e96 <_dtoa_r+0x42e>
 8005e8a:	45a8      	cmp	r8, r5
 8005e8c:	d003      	beq.n	8005e96 <_dtoa_r+0x42e>
 8005e8e:	4641      	mov	r1, r8
 8005e90:	4648      	mov	r0, r9
 8005e92:	f000 fc87 	bl	80067a4 <_Bfree>
 8005e96:	4629      	mov	r1, r5
 8005e98:	4648      	mov	r0, r9
 8005e9a:	f000 fc83 	bl	80067a4 <_Bfree>
 8005e9e:	e093      	b.n	8005fc8 <_dtoa_r+0x560>
 8005ea0:	2202      	movs	r2, #2
 8005ea2:	e76c      	b.n	8005d7e <_dtoa_r+0x316>
 8005ea4:	07cc      	lsls	r4, r1, #31
 8005ea6:	d504      	bpl.n	8005eb2 <_dtoa_r+0x44a>
 8005ea8:	ed90 6b00 	vldr	d6, [r0]
 8005eac:	3201      	adds	r2, #1
 8005eae:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005eb2:	1049      	asrs	r1, r1, #1
 8005eb4:	3008      	adds	r0, #8
 8005eb6:	e763      	b.n	8005d80 <_dtoa_r+0x318>
 8005eb8:	d022      	beq.n	8005f00 <_dtoa_r+0x498>
 8005eba:	f1c8 0100 	rsb	r1, r8, #0
 8005ebe:	4a6d      	ldr	r2, [pc, #436]	@ (8006074 <_dtoa_r+0x60c>)
 8005ec0:	f001 000f 	and.w	r0, r1, #15
 8005ec4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8005ec8:	ed92 7b00 	vldr	d7, [r2]
 8005ecc:	ee28 7b07 	vmul.f64	d7, d8, d7
 8005ed0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005ed4:	4868      	ldr	r0, [pc, #416]	@ (8006078 <_dtoa_r+0x610>)
 8005ed6:	1109      	asrs	r1, r1, #4
 8005ed8:	2400      	movs	r4, #0
 8005eda:	2202      	movs	r2, #2
 8005edc:	b929      	cbnz	r1, 8005eea <_dtoa_r+0x482>
 8005ede:	2c00      	cmp	r4, #0
 8005ee0:	f43f af57 	beq.w	8005d92 <_dtoa_r+0x32a>
 8005ee4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005ee8:	e753      	b.n	8005d92 <_dtoa_r+0x32a>
 8005eea:	07ce      	lsls	r6, r1, #31
 8005eec:	d505      	bpl.n	8005efa <_dtoa_r+0x492>
 8005eee:	ed90 6b00 	vldr	d6, [r0]
 8005ef2:	3201      	adds	r2, #1
 8005ef4:	2401      	movs	r4, #1
 8005ef6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005efa:	1049      	asrs	r1, r1, #1
 8005efc:	3008      	adds	r0, #8
 8005efe:	e7ed      	b.n	8005edc <_dtoa_r+0x474>
 8005f00:	2202      	movs	r2, #2
 8005f02:	e746      	b.n	8005d92 <_dtoa_r+0x32a>
 8005f04:	f8cd 8014 	str.w	r8, [sp, #20]
 8005f08:	4654      	mov	r4, sl
 8005f0a:	e762      	b.n	8005dd2 <_dtoa_r+0x36a>
 8005f0c:	4a59      	ldr	r2, [pc, #356]	@ (8006074 <_dtoa_r+0x60c>)
 8005f0e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8005f12:	ed12 4b02 	vldr	d4, [r2, #-8]
 8005f16:	9a08      	ldr	r2, [sp, #32]
 8005f18:	ec41 0b17 	vmov	d7, r0, r1
 8005f1c:	443c      	add	r4, r7
 8005f1e:	b34a      	cbz	r2, 8005f74 <_dtoa_r+0x50c>
 8005f20:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8005f24:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8005f28:	463e      	mov	r6, r7
 8005f2a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005f2e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8005f32:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005f36:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005f3a:	ee14 2a90 	vmov	r2, s9
 8005f3e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005f42:	3230      	adds	r2, #48	@ 0x30
 8005f44:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005f48:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f50:	f806 2b01 	strb.w	r2, [r6], #1
 8005f54:	d438      	bmi.n	8005fc8 <_dtoa_r+0x560>
 8005f56:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005f5a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f62:	d46e      	bmi.n	8006042 <_dtoa_r+0x5da>
 8005f64:	42a6      	cmp	r6, r4
 8005f66:	f43f af5a 	beq.w	8005e1e <_dtoa_r+0x3b6>
 8005f6a:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005f6e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005f72:	e7e0      	b.n	8005f36 <_dtoa_r+0x4ce>
 8005f74:	4621      	mov	r1, r4
 8005f76:	463e      	mov	r6, r7
 8005f78:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005f7c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8005f80:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005f84:	ee14 2a90 	vmov	r2, s9
 8005f88:	3230      	adds	r2, #48	@ 0x30
 8005f8a:	f806 2b01 	strb.w	r2, [r6], #1
 8005f8e:	42a6      	cmp	r6, r4
 8005f90:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005f94:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005f98:	d119      	bne.n	8005fce <_dtoa_r+0x566>
 8005f9a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8005f9e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005fa2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8005fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005faa:	dc4a      	bgt.n	8006042 <_dtoa_r+0x5da>
 8005fac:	ee35 5b47 	vsub.f64	d5, d5, d7
 8005fb0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8005fb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fb8:	f57f af31 	bpl.w	8005e1e <_dtoa_r+0x3b6>
 8005fbc:	460e      	mov	r6, r1
 8005fbe:	3901      	subs	r1, #1
 8005fc0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005fc4:	2b30      	cmp	r3, #48	@ 0x30
 8005fc6:	d0f9      	beq.n	8005fbc <_dtoa_r+0x554>
 8005fc8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8005fcc:	e027      	b.n	800601e <_dtoa_r+0x5b6>
 8005fce:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005fd2:	e7d5      	b.n	8005f80 <_dtoa_r+0x518>
 8005fd4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005fd8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8005fdc:	463e      	mov	r6, r7
 8005fde:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8005fe2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8005fe6:	ee15 3a10 	vmov	r3, s10
 8005fea:	3330      	adds	r3, #48	@ 0x30
 8005fec:	f806 3b01 	strb.w	r3, [r6], #1
 8005ff0:	1bf3      	subs	r3, r6, r7
 8005ff2:	459a      	cmp	sl, r3
 8005ff4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005ff8:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005ffc:	d132      	bne.n	8006064 <_dtoa_r+0x5fc>
 8005ffe:	ee37 7b07 	vadd.f64	d7, d7, d7
 8006002:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800600a:	dc18      	bgt.n	800603e <_dtoa_r+0x5d6>
 800600c:	eeb4 7b46 	vcmp.f64	d7, d6
 8006010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006014:	d103      	bne.n	800601e <_dtoa_r+0x5b6>
 8006016:	ee15 3a10 	vmov	r3, s10
 800601a:	07db      	lsls	r3, r3, #31
 800601c:	d40f      	bmi.n	800603e <_dtoa_r+0x5d6>
 800601e:	9901      	ldr	r1, [sp, #4]
 8006020:	4648      	mov	r0, r9
 8006022:	f000 fbbf 	bl	80067a4 <_Bfree>
 8006026:	2300      	movs	r3, #0
 8006028:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800602a:	7033      	strb	r3, [r6, #0]
 800602c:	f108 0301 	add.w	r3, r8, #1
 8006030:	6013      	str	r3, [r2, #0]
 8006032:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006034:	2b00      	cmp	r3, #0
 8006036:	f000 824b 	beq.w	80064d0 <_dtoa_r+0xa68>
 800603a:	601e      	str	r6, [r3, #0]
 800603c:	e248      	b.n	80064d0 <_dtoa_r+0xa68>
 800603e:	f8cd 8014 	str.w	r8, [sp, #20]
 8006042:	4633      	mov	r3, r6
 8006044:	461e      	mov	r6, r3
 8006046:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800604a:	2a39      	cmp	r2, #57	@ 0x39
 800604c:	d106      	bne.n	800605c <_dtoa_r+0x5f4>
 800604e:	429f      	cmp	r7, r3
 8006050:	d1f8      	bne.n	8006044 <_dtoa_r+0x5dc>
 8006052:	9a05      	ldr	r2, [sp, #20]
 8006054:	3201      	adds	r2, #1
 8006056:	9205      	str	r2, [sp, #20]
 8006058:	2230      	movs	r2, #48	@ 0x30
 800605a:	703a      	strb	r2, [r7, #0]
 800605c:	781a      	ldrb	r2, [r3, #0]
 800605e:	3201      	adds	r2, #1
 8006060:	701a      	strb	r2, [r3, #0]
 8006062:	e7b1      	b.n	8005fc8 <_dtoa_r+0x560>
 8006064:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006068:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800606c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006070:	d1b5      	bne.n	8005fde <_dtoa_r+0x576>
 8006072:	e7d4      	b.n	800601e <_dtoa_r+0x5b6>
 8006074:	08007a38 	.word	0x08007a38
 8006078:	08007a10 	.word	0x08007a10
 800607c:	9908      	ldr	r1, [sp, #32]
 800607e:	2900      	cmp	r1, #0
 8006080:	f000 80e9 	beq.w	8006256 <_dtoa_r+0x7ee>
 8006084:	9907      	ldr	r1, [sp, #28]
 8006086:	2901      	cmp	r1, #1
 8006088:	f300 80cb 	bgt.w	8006222 <_dtoa_r+0x7ba>
 800608c:	2d00      	cmp	r5, #0
 800608e:	f000 80c4 	beq.w	800621a <_dtoa_r+0x7b2>
 8006092:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006096:	9e04      	ldr	r6, [sp, #16]
 8006098:	461c      	mov	r4, r3
 800609a:	9305      	str	r3, [sp, #20]
 800609c:	9b04      	ldr	r3, [sp, #16]
 800609e:	4413      	add	r3, r2
 80060a0:	9304      	str	r3, [sp, #16]
 80060a2:	9b06      	ldr	r3, [sp, #24]
 80060a4:	2101      	movs	r1, #1
 80060a6:	4413      	add	r3, r2
 80060a8:	4648      	mov	r0, r9
 80060aa:	9306      	str	r3, [sp, #24]
 80060ac:	f000 fc2e 	bl	800690c <__i2b>
 80060b0:	9b05      	ldr	r3, [sp, #20]
 80060b2:	4605      	mov	r5, r0
 80060b4:	b166      	cbz	r6, 80060d0 <_dtoa_r+0x668>
 80060b6:	9a06      	ldr	r2, [sp, #24]
 80060b8:	2a00      	cmp	r2, #0
 80060ba:	dd09      	ble.n	80060d0 <_dtoa_r+0x668>
 80060bc:	42b2      	cmp	r2, r6
 80060be:	9904      	ldr	r1, [sp, #16]
 80060c0:	bfa8      	it	ge
 80060c2:	4632      	movge	r2, r6
 80060c4:	1a89      	subs	r1, r1, r2
 80060c6:	9104      	str	r1, [sp, #16]
 80060c8:	9906      	ldr	r1, [sp, #24]
 80060ca:	1ab6      	subs	r6, r6, r2
 80060cc:	1a8a      	subs	r2, r1, r2
 80060ce:	9206      	str	r2, [sp, #24]
 80060d0:	b30b      	cbz	r3, 8006116 <_dtoa_r+0x6ae>
 80060d2:	9a08      	ldr	r2, [sp, #32]
 80060d4:	2a00      	cmp	r2, #0
 80060d6:	f000 80c5 	beq.w	8006264 <_dtoa_r+0x7fc>
 80060da:	2c00      	cmp	r4, #0
 80060dc:	f000 80bf 	beq.w	800625e <_dtoa_r+0x7f6>
 80060e0:	4629      	mov	r1, r5
 80060e2:	4622      	mov	r2, r4
 80060e4:	4648      	mov	r0, r9
 80060e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060e8:	f000 fcc8 	bl	8006a7c <__pow5mult>
 80060ec:	9a01      	ldr	r2, [sp, #4]
 80060ee:	4601      	mov	r1, r0
 80060f0:	4605      	mov	r5, r0
 80060f2:	4648      	mov	r0, r9
 80060f4:	f000 fc20 	bl	8006938 <__multiply>
 80060f8:	9901      	ldr	r1, [sp, #4]
 80060fa:	9005      	str	r0, [sp, #20]
 80060fc:	4648      	mov	r0, r9
 80060fe:	f000 fb51 	bl	80067a4 <_Bfree>
 8006102:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006104:	1b1b      	subs	r3, r3, r4
 8006106:	f000 80b0 	beq.w	800626a <_dtoa_r+0x802>
 800610a:	9905      	ldr	r1, [sp, #20]
 800610c:	461a      	mov	r2, r3
 800610e:	4648      	mov	r0, r9
 8006110:	f000 fcb4 	bl	8006a7c <__pow5mult>
 8006114:	9001      	str	r0, [sp, #4]
 8006116:	2101      	movs	r1, #1
 8006118:	4648      	mov	r0, r9
 800611a:	f000 fbf7 	bl	800690c <__i2b>
 800611e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006120:	4604      	mov	r4, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	f000 81da 	beq.w	80064dc <_dtoa_r+0xa74>
 8006128:	461a      	mov	r2, r3
 800612a:	4601      	mov	r1, r0
 800612c:	4648      	mov	r0, r9
 800612e:	f000 fca5 	bl	8006a7c <__pow5mult>
 8006132:	9b07      	ldr	r3, [sp, #28]
 8006134:	2b01      	cmp	r3, #1
 8006136:	4604      	mov	r4, r0
 8006138:	f300 80a0 	bgt.w	800627c <_dtoa_r+0x814>
 800613c:	9b02      	ldr	r3, [sp, #8]
 800613e:	2b00      	cmp	r3, #0
 8006140:	f040 8096 	bne.w	8006270 <_dtoa_r+0x808>
 8006144:	9b03      	ldr	r3, [sp, #12]
 8006146:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800614a:	2a00      	cmp	r2, #0
 800614c:	f040 8092 	bne.w	8006274 <_dtoa_r+0x80c>
 8006150:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006154:	0d12      	lsrs	r2, r2, #20
 8006156:	0512      	lsls	r2, r2, #20
 8006158:	2a00      	cmp	r2, #0
 800615a:	f000 808d 	beq.w	8006278 <_dtoa_r+0x810>
 800615e:	9b04      	ldr	r3, [sp, #16]
 8006160:	3301      	adds	r3, #1
 8006162:	9304      	str	r3, [sp, #16]
 8006164:	9b06      	ldr	r3, [sp, #24]
 8006166:	3301      	adds	r3, #1
 8006168:	9306      	str	r3, [sp, #24]
 800616a:	2301      	movs	r3, #1
 800616c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800616e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006170:	2b00      	cmp	r3, #0
 8006172:	f000 81b9 	beq.w	80064e8 <_dtoa_r+0xa80>
 8006176:	6922      	ldr	r2, [r4, #16]
 8006178:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800617c:	6910      	ldr	r0, [r2, #16]
 800617e:	f000 fb79 	bl	8006874 <__hi0bits>
 8006182:	f1c0 0020 	rsb	r0, r0, #32
 8006186:	9b06      	ldr	r3, [sp, #24]
 8006188:	4418      	add	r0, r3
 800618a:	f010 001f 	ands.w	r0, r0, #31
 800618e:	f000 8081 	beq.w	8006294 <_dtoa_r+0x82c>
 8006192:	f1c0 0220 	rsb	r2, r0, #32
 8006196:	2a04      	cmp	r2, #4
 8006198:	dd73      	ble.n	8006282 <_dtoa_r+0x81a>
 800619a:	9b04      	ldr	r3, [sp, #16]
 800619c:	f1c0 001c 	rsb	r0, r0, #28
 80061a0:	4403      	add	r3, r0
 80061a2:	9304      	str	r3, [sp, #16]
 80061a4:	9b06      	ldr	r3, [sp, #24]
 80061a6:	4406      	add	r6, r0
 80061a8:	4403      	add	r3, r0
 80061aa:	9306      	str	r3, [sp, #24]
 80061ac:	9b04      	ldr	r3, [sp, #16]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	dd05      	ble.n	80061be <_dtoa_r+0x756>
 80061b2:	9901      	ldr	r1, [sp, #4]
 80061b4:	461a      	mov	r2, r3
 80061b6:	4648      	mov	r0, r9
 80061b8:	f000 fcba 	bl	8006b30 <__lshift>
 80061bc:	9001      	str	r0, [sp, #4]
 80061be:	9b06      	ldr	r3, [sp, #24]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	dd05      	ble.n	80061d0 <_dtoa_r+0x768>
 80061c4:	4621      	mov	r1, r4
 80061c6:	461a      	mov	r2, r3
 80061c8:	4648      	mov	r0, r9
 80061ca:	f000 fcb1 	bl	8006b30 <__lshift>
 80061ce:	4604      	mov	r4, r0
 80061d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d060      	beq.n	8006298 <_dtoa_r+0x830>
 80061d6:	9801      	ldr	r0, [sp, #4]
 80061d8:	4621      	mov	r1, r4
 80061da:	f000 fd15 	bl	8006c08 <__mcmp>
 80061de:	2800      	cmp	r0, #0
 80061e0:	da5a      	bge.n	8006298 <_dtoa_r+0x830>
 80061e2:	f108 33ff 	add.w	r3, r8, #4294967295
 80061e6:	9305      	str	r3, [sp, #20]
 80061e8:	9901      	ldr	r1, [sp, #4]
 80061ea:	2300      	movs	r3, #0
 80061ec:	220a      	movs	r2, #10
 80061ee:	4648      	mov	r0, r9
 80061f0:	f000 fafa 	bl	80067e8 <__multadd>
 80061f4:	9b08      	ldr	r3, [sp, #32]
 80061f6:	9001      	str	r0, [sp, #4]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	f000 8177 	beq.w	80064ec <_dtoa_r+0xa84>
 80061fe:	4629      	mov	r1, r5
 8006200:	2300      	movs	r3, #0
 8006202:	220a      	movs	r2, #10
 8006204:	4648      	mov	r0, r9
 8006206:	f000 faef 	bl	80067e8 <__multadd>
 800620a:	f1bb 0f00 	cmp.w	fp, #0
 800620e:	4605      	mov	r5, r0
 8006210:	dc6e      	bgt.n	80062f0 <_dtoa_r+0x888>
 8006212:	9b07      	ldr	r3, [sp, #28]
 8006214:	2b02      	cmp	r3, #2
 8006216:	dc48      	bgt.n	80062aa <_dtoa_r+0x842>
 8006218:	e06a      	b.n	80062f0 <_dtoa_r+0x888>
 800621a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800621c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006220:	e739      	b.n	8006096 <_dtoa_r+0x62e>
 8006222:	f10a 34ff 	add.w	r4, sl, #4294967295
 8006226:	42a3      	cmp	r3, r4
 8006228:	db07      	blt.n	800623a <_dtoa_r+0x7d2>
 800622a:	f1ba 0f00 	cmp.w	sl, #0
 800622e:	eba3 0404 	sub.w	r4, r3, r4
 8006232:	db0b      	blt.n	800624c <_dtoa_r+0x7e4>
 8006234:	9e04      	ldr	r6, [sp, #16]
 8006236:	4652      	mov	r2, sl
 8006238:	e72f      	b.n	800609a <_dtoa_r+0x632>
 800623a:	1ae2      	subs	r2, r4, r3
 800623c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800623e:	9e04      	ldr	r6, [sp, #16]
 8006240:	4413      	add	r3, r2
 8006242:	930a      	str	r3, [sp, #40]	@ 0x28
 8006244:	4652      	mov	r2, sl
 8006246:	4623      	mov	r3, r4
 8006248:	2400      	movs	r4, #0
 800624a:	e726      	b.n	800609a <_dtoa_r+0x632>
 800624c:	9a04      	ldr	r2, [sp, #16]
 800624e:	eba2 060a 	sub.w	r6, r2, sl
 8006252:	2200      	movs	r2, #0
 8006254:	e721      	b.n	800609a <_dtoa_r+0x632>
 8006256:	9e04      	ldr	r6, [sp, #16]
 8006258:	9d08      	ldr	r5, [sp, #32]
 800625a:	461c      	mov	r4, r3
 800625c:	e72a      	b.n	80060b4 <_dtoa_r+0x64c>
 800625e:	9a01      	ldr	r2, [sp, #4]
 8006260:	9205      	str	r2, [sp, #20]
 8006262:	e752      	b.n	800610a <_dtoa_r+0x6a2>
 8006264:	9901      	ldr	r1, [sp, #4]
 8006266:	461a      	mov	r2, r3
 8006268:	e751      	b.n	800610e <_dtoa_r+0x6a6>
 800626a:	9b05      	ldr	r3, [sp, #20]
 800626c:	9301      	str	r3, [sp, #4]
 800626e:	e752      	b.n	8006116 <_dtoa_r+0x6ae>
 8006270:	2300      	movs	r3, #0
 8006272:	e77b      	b.n	800616c <_dtoa_r+0x704>
 8006274:	9b02      	ldr	r3, [sp, #8]
 8006276:	e779      	b.n	800616c <_dtoa_r+0x704>
 8006278:	920b      	str	r2, [sp, #44]	@ 0x2c
 800627a:	e778      	b.n	800616e <_dtoa_r+0x706>
 800627c:	2300      	movs	r3, #0
 800627e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006280:	e779      	b.n	8006176 <_dtoa_r+0x70e>
 8006282:	d093      	beq.n	80061ac <_dtoa_r+0x744>
 8006284:	9b04      	ldr	r3, [sp, #16]
 8006286:	321c      	adds	r2, #28
 8006288:	4413      	add	r3, r2
 800628a:	9304      	str	r3, [sp, #16]
 800628c:	9b06      	ldr	r3, [sp, #24]
 800628e:	4416      	add	r6, r2
 8006290:	4413      	add	r3, r2
 8006292:	e78a      	b.n	80061aa <_dtoa_r+0x742>
 8006294:	4602      	mov	r2, r0
 8006296:	e7f5      	b.n	8006284 <_dtoa_r+0x81c>
 8006298:	f1ba 0f00 	cmp.w	sl, #0
 800629c:	f8cd 8014 	str.w	r8, [sp, #20]
 80062a0:	46d3      	mov	fp, sl
 80062a2:	dc21      	bgt.n	80062e8 <_dtoa_r+0x880>
 80062a4:	9b07      	ldr	r3, [sp, #28]
 80062a6:	2b02      	cmp	r3, #2
 80062a8:	dd1e      	ble.n	80062e8 <_dtoa_r+0x880>
 80062aa:	f1bb 0f00 	cmp.w	fp, #0
 80062ae:	f47f addc 	bne.w	8005e6a <_dtoa_r+0x402>
 80062b2:	4621      	mov	r1, r4
 80062b4:	465b      	mov	r3, fp
 80062b6:	2205      	movs	r2, #5
 80062b8:	4648      	mov	r0, r9
 80062ba:	f000 fa95 	bl	80067e8 <__multadd>
 80062be:	4601      	mov	r1, r0
 80062c0:	4604      	mov	r4, r0
 80062c2:	9801      	ldr	r0, [sp, #4]
 80062c4:	f000 fca0 	bl	8006c08 <__mcmp>
 80062c8:	2800      	cmp	r0, #0
 80062ca:	f77f adce 	ble.w	8005e6a <_dtoa_r+0x402>
 80062ce:	463e      	mov	r6, r7
 80062d0:	2331      	movs	r3, #49	@ 0x31
 80062d2:	f806 3b01 	strb.w	r3, [r6], #1
 80062d6:	9b05      	ldr	r3, [sp, #20]
 80062d8:	3301      	adds	r3, #1
 80062da:	9305      	str	r3, [sp, #20]
 80062dc:	e5c9      	b.n	8005e72 <_dtoa_r+0x40a>
 80062de:	f8cd 8014 	str.w	r8, [sp, #20]
 80062e2:	4654      	mov	r4, sl
 80062e4:	4625      	mov	r5, r4
 80062e6:	e7f2      	b.n	80062ce <_dtoa_r+0x866>
 80062e8:	9b08      	ldr	r3, [sp, #32]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f000 8102 	beq.w	80064f4 <_dtoa_r+0xa8c>
 80062f0:	2e00      	cmp	r6, #0
 80062f2:	dd05      	ble.n	8006300 <_dtoa_r+0x898>
 80062f4:	4629      	mov	r1, r5
 80062f6:	4632      	mov	r2, r6
 80062f8:	4648      	mov	r0, r9
 80062fa:	f000 fc19 	bl	8006b30 <__lshift>
 80062fe:	4605      	mov	r5, r0
 8006300:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006302:	2b00      	cmp	r3, #0
 8006304:	d058      	beq.n	80063b8 <_dtoa_r+0x950>
 8006306:	6869      	ldr	r1, [r5, #4]
 8006308:	4648      	mov	r0, r9
 800630a:	f000 fa0b 	bl	8006724 <_Balloc>
 800630e:	4606      	mov	r6, r0
 8006310:	b928      	cbnz	r0, 800631e <_dtoa_r+0x8b6>
 8006312:	4b82      	ldr	r3, [pc, #520]	@ (800651c <_dtoa_r+0xab4>)
 8006314:	4602      	mov	r2, r0
 8006316:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800631a:	f7ff bbbe 	b.w	8005a9a <_dtoa_r+0x32>
 800631e:	692a      	ldr	r2, [r5, #16]
 8006320:	3202      	adds	r2, #2
 8006322:	0092      	lsls	r2, r2, #2
 8006324:	f105 010c 	add.w	r1, r5, #12
 8006328:	300c      	adds	r0, #12
 800632a:	f000 fe31 	bl	8006f90 <memcpy>
 800632e:	2201      	movs	r2, #1
 8006330:	4631      	mov	r1, r6
 8006332:	4648      	mov	r0, r9
 8006334:	f000 fbfc 	bl	8006b30 <__lshift>
 8006338:	1c7b      	adds	r3, r7, #1
 800633a:	9304      	str	r3, [sp, #16]
 800633c:	eb07 030b 	add.w	r3, r7, fp
 8006340:	9309      	str	r3, [sp, #36]	@ 0x24
 8006342:	9b02      	ldr	r3, [sp, #8]
 8006344:	f003 0301 	and.w	r3, r3, #1
 8006348:	46a8      	mov	r8, r5
 800634a:	9308      	str	r3, [sp, #32]
 800634c:	4605      	mov	r5, r0
 800634e:	9b04      	ldr	r3, [sp, #16]
 8006350:	9801      	ldr	r0, [sp, #4]
 8006352:	4621      	mov	r1, r4
 8006354:	f103 3bff 	add.w	fp, r3, #4294967295
 8006358:	f7ff fafd 	bl	8005956 <quorem>
 800635c:	4641      	mov	r1, r8
 800635e:	9002      	str	r0, [sp, #8]
 8006360:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8006364:	9801      	ldr	r0, [sp, #4]
 8006366:	f000 fc4f 	bl	8006c08 <__mcmp>
 800636a:	462a      	mov	r2, r5
 800636c:	9006      	str	r0, [sp, #24]
 800636e:	4621      	mov	r1, r4
 8006370:	4648      	mov	r0, r9
 8006372:	f000 fc65 	bl	8006c40 <__mdiff>
 8006376:	68c2      	ldr	r2, [r0, #12]
 8006378:	4606      	mov	r6, r0
 800637a:	b9fa      	cbnz	r2, 80063bc <_dtoa_r+0x954>
 800637c:	4601      	mov	r1, r0
 800637e:	9801      	ldr	r0, [sp, #4]
 8006380:	f000 fc42 	bl	8006c08 <__mcmp>
 8006384:	4602      	mov	r2, r0
 8006386:	4631      	mov	r1, r6
 8006388:	4648      	mov	r0, r9
 800638a:	920a      	str	r2, [sp, #40]	@ 0x28
 800638c:	f000 fa0a 	bl	80067a4 <_Bfree>
 8006390:	9b07      	ldr	r3, [sp, #28]
 8006392:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006394:	9e04      	ldr	r6, [sp, #16]
 8006396:	ea42 0103 	orr.w	r1, r2, r3
 800639a:	9b08      	ldr	r3, [sp, #32]
 800639c:	4319      	orrs	r1, r3
 800639e:	d10f      	bne.n	80063c0 <_dtoa_r+0x958>
 80063a0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80063a4:	d028      	beq.n	80063f8 <_dtoa_r+0x990>
 80063a6:	9b06      	ldr	r3, [sp, #24]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	dd02      	ble.n	80063b2 <_dtoa_r+0x94a>
 80063ac:	9b02      	ldr	r3, [sp, #8]
 80063ae:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80063b2:	f88b a000 	strb.w	sl, [fp]
 80063b6:	e55e      	b.n	8005e76 <_dtoa_r+0x40e>
 80063b8:	4628      	mov	r0, r5
 80063ba:	e7bd      	b.n	8006338 <_dtoa_r+0x8d0>
 80063bc:	2201      	movs	r2, #1
 80063be:	e7e2      	b.n	8006386 <_dtoa_r+0x91e>
 80063c0:	9b06      	ldr	r3, [sp, #24]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	db04      	blt.n	80063d0 <_dtoa_r+0x968>
 80063c6:	9907      	ldr	r1, [sp, #28]
 80063c8:	430b      	orrs	r3, r1
 80063ca:	9908      	ldr	r1, [sp, #32]
 80063cc:	430b      	orrs	r3, r1
 80063ce:	d120      	bne.n	8006412 <_dtoa_r+0x9aa>
 80063d0:	2a00      	cmp	r2, #0
 80063d2:	ddee      	ble.n	80063b2 <_dtoa_r+0x94a>
 80063d4:	9901      	ldr	r1, [sp, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	4648      	mov	r0, r9
 80063da:	f000 fba9 	bl	8006b30 <__lshift>
 80063de:	4621      	mov	r1, r4
 80063e0:	9001      	str	r0, [sp, #4]
 80063e2:	f000 fc11 	bl	8006c08 <__mcmp>
 80063e6:	2800      	cmp	r0, #0
 80063e8:	dc03      	bgt.n	80063f2 <_dtoa_r+0x98a>
 80063ea:	d1e2      	bne.n	80063b2 <_dtoa_r+0x94a>
 80063ec:	f01a 0f01 	tst.w	sl, #1
 80063f0:	d0df      	beq.n	80063b2 <_dtoa_r+0x94a>
 80063f2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80063f6:	d1d9      	bne.n	80063ac <_dtoa_r+0x944>
 80063f8:	2339      	movs	r3, #57	@ 0x39
 80063fa:	f88b 3000 	strb.w	r3, [fp]
 80063fe:	4633      	mov	r3, r6
 8006400:	461e      	mov	r6, r3
 8006402:	3b01      	subs	r3, #1
 8006404:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006408:	2a39      	cmp	r2, #57	@ 0x39
 800640a:	d052      	beq.n	80064b2 <_dtoa_r+0xa4a>
 800640c:	3201      	adds	r2, #1
 800640e:	701a      	strb	r2, [r3, #0]
 8006410:	e531      	b.n	8005e76 <_dtoa_r+0x40e>
 8006412:	2a00      	cmp	r2, #0
 8006414:	dd07      	ble.n	8006426 <_dtoa_r+0x9be>
 8006416:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800641a:	d0ed      	beq.n	80063f8 <_dtoa_r+0x990>
 800641c:	f10a 0301 	add.w	r3, sl, #1
 8006420:	f88b 3000 	strb.w	r3, [fp]
 8006424:	e527      	b.n	8005e76 <_dtoa_r+0x40e>
 8006426:	9b04      	ldr	r3, [sp, #16]
 8006428:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800642a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800642e:	4293      	cmp	r3, r2
 8006430:	d029      	beq.n	8006486 <_dtoa_r+0xa1e>
 8006432:	9901      	ldr	r1, [sp, #4]
 8006434:	2300      	movs	r3, #0
 8006436:	220a      	movs	r2, #10
 8006438:	4648      	mov	r0, r9
 800643a:	f000 f9d5 	bl	80067e8 <__multadd>
 800643e:	45a8      	cmp	r8, r5
 8006440:	9001      	str	r0, [sp, #4]
 8006442:	f04f 0300 	mov.w	r3, #0
 8006446:	f04f 020a 	mov.w	r2, #10
 800644a:	4641      	mov	r1, r8
 800644c:	4648      	mov	r0, r9
 800644e:	d107      	bne.n	8006460 <_dtoa_r+0x9f8>
 8006450:	f000 f9ca 	bl	80067e8 <__multadd>
 8006454:	4680      	mov	r8, r0
 8006456:	4605      	mov	r5, r0
 8006458:	9b04      	ldr	r3, [sp, #16]
 800645a:	3301      	adds	r3, #1
 800645c:	9304      	str	r3, [sp, #16]
 800645e:	e776      	b.n	800634e <_dtoa_r+0x8e6>
 8006460:	f000 f9c2 	bl	80067e8 <__multadd>
 8006464:	4629      	mov	r1, r5
 8006466:	4680      	mov	r8, r0
 8006468:	2300      	movs	r3, #0
 800646a:	220a      	movs	r2, #10
 800646c:	4648      	mov	r0, r9
 800646e:	f000 f9bb 	bl	80067e8 <__multadd>
 8006472:	4605      	mov	r5, r0
 8006474:	e7f0      	b.n	8006458 <_dtoa_r+0x9f0>
 8006476:	f1bb 0f00 	cmp.w	fp, #0
 800647a:	bfcc      	ite	gt
 800647c:	465e      	movgt	r6, fp
 800647e:	2601      	movle	r6, #1
 8006480:	443e      	add	r6, r7
 8006482:	f04f 0800 	mov.w	r8, #0
 8006486:	9901      	ldr	r1, [sp, #4]
 8006488:	2201      	movs	r2, #1
 800648a:	4648      	mov	r0, r9
 800648c:	f000 fb50 	bl	8006b30 <__lshift>
 8006490:	4621      	mov	r1, r4
 8006492:	9001      	str	r0, [sp, #4]
 8006494:	f000 fbb8 	bl	8006c08 <__mcmp>
 8006498:	2800      	cmp	r0, #0
 800649a:	dcb0      	bgt.n	80063fe <_dtoa_r+0x996>
 800649c:	d102      	bne.n	80064a4 <_dtoa_r+0xa3c>
 800649e:	f01a 0f01 	tst.w	sl, #1
 80064a2:	d1ac      	bne.n	80063fe <_dtoa_r+0x996>
 80064a4:	4633      	mov	r3, r6
 80064a6:	461e      	mov	r6, r3
 80064a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064ac:	2a30      	cmp	r2, #48	@ 0x30
 80064ae:	d0fa      	beq.n	80064a6 <_dtoa_r+0xa3e>
 80064b0:	e4e1      	b.n	8005e76 <_dtoa_r+0x40e>
 80064b2:	429f      	cmp	r7, r3
 80064b4:	d1a4      	bne.n	8006400 <_dtoa_r+0x998>
 80064b6:	9b05      	ldr	r3, [sp, #20]
 80064b8:	3301      	adds	r3, #1
 80064ba:	9305      	str	r3, [sp, #20]
 80064bc:	2331      	movs	r3, #49	@ 0x31
 80064be:	703b      	strb	r3, [r7, #0]
 80064c0:	e4d9      	b.n	8005e76 <_dtoa_r+0x40e>
 80064c2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80064c4:	4f16      	ldr	r7, [pc, #88]	@ (8006520 <_dtoa_r+0xab8>)
 80064c6:	b11b      	cbz	r3, 80064d0 <_dtoa_r+0xa68>
 80064c8:	f107 0308 	add.w	r3, r7, #8
 80064cc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80064ce:	6013      	str	r3, [r2, #0]
 80064d0:	4638      	mov	r0, r7
 80064d2:	b011      	add	sp, #68	@ 0x44
 80064d4:	ecbd 8b02 	vpop	{d8}
 80064d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064dc:	9b07      	ldr	r3, [sp, #28]
 80064de:	2b01      	cmp	r3, #1
 80064e0:	f77f ae2c 	ble.w	800613c <_dtoa_r+0x6d4>
 80064e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80064e8:	2001      	movs	r0, #1
 80064ea:	e64c      	b.n	8006186 <_dtoa_r+0x71e>
 80064ec:	f1bb 0f00 	cmp.w	fp, #0
 80064f0:	f77f aed8 	ble.w	80062a4 <_dtoa_r+0x83c>
 80064f4:	463e      	mov	r6, r7
 80064f6:	9801      	ldr	r0, [sp, #4]
 80064f8:	4621      	mov	r1, r4
 80064fa:	f7ff fa2c 	bl	8005956 <quorem>
 80064fe:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8006502:	f806 ab01 	strb.w	sl, [r6], #1
 8006506:	1bf2      	subs	r2, r6, r7
 8006508:	4593      	cmp	fp, r2
 800650a:	ddb4      	ble.n	8006476 <_dtoa_r+0xa0e>
 800650c:	9901      	ldr	r1, [sp, #4]
 800650e:	2300      	movs	r3, #0
 8006510:	220a      	movs	r2, #10
 8006512:	4648      	mov	r0, r9
 8006514:	f000 f968 	bl	80067e8 <__multadd>
 8006518:	9001      	str	r0, [sp, #4]
 800651a:	e7ec      	b.n	80064f6 <_dtoa_r+0xa8e>
 800651c:	0800793c 	.word	0x0800793c
 8006520:	080078c0 	.word	0x080078c0

08006524 <_free_r>:
 8006524:	b538      	push	{r3, r4, r5, lr}
 8006526:	4605      	mov	r5, r0
 8006528:	2900      	cmp	r1, #0
 800652a:	d041      	beq.n	80065b0 <_free_r+0x8c>
 800652c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006530:	1f0c      	subs	r4, r1, #4
 8006532:	2b00      	cmp	r3, #0
 8006534:	bfb8      	it	lt
 8006536:	18e4      	addlt	r4, r4, r3
 8006538:	f000 f8e8 	bl	800670c <__malloc_lock>
 800653c:	4a1d      	ldr	r2, [pc, #116]	@ (80065b4 <_free_r+0x90>)
 800653e:	6813      	ldr	r3, [r2, #0]
 8006540:	b933      	cbnz	r3, 8006550 <_free_r+0x2c>
 8006542:	6063      	str	r3, [r4, #4]
 8006544:	6014      	str	r4, [r2, #0]
 8006546:	4628      	mov	r0, r5
 8006548:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800654c:	f000 b8e4 	b.w	8006718 <__malloc_unlock>
 8006550:	42a3      	cmp	r3, r4
 8006552:	d908      	bls.n	8006566 <_free_r+0x42>
 8006554:	6820      	ldr	r0, [r4, #0]
 8006556:	1821      	adds	r1, r4, r0
 8006558:	428b      	cmp	r3, r1
 800655a:	bf01      	itttt	eq
 800655c:	6819      	ldreq	r1, [r3, #0]
 800655e:	685b      	ldreq	r3, [r3, #4]
 8006560:	1809      	addeq	r1, r1, r0
 8006562:	6021      	streq	r1, [r4, #0]
 8006564:	e7ed      	b.n	8006542 <_free_r+0x1e>
 8006566:	461a      	mov	r2, r3
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	b10b      	cbz	r3, 8006570 <_free_r+0x4c>
 800656c:	42a3      	cmp	r3, r4
 800656e:	d9fa      	bls.n	8006566 <_free_r+0x42>
 8006570:	6811      	ldr	r1, [r2, #0]
 8006572:	1850      	adds	r0, r2, r1
 8006574:	42a0      	cmp	r0, r4
 8006576:	d10b      	bne.n	8006590 <_free_r+0x6c>
 8006578:	6820      	ldr	r0, [r4, #0]
 800657a:	4401      	add	r1, r0
 800657c:	1850      	adds	r0, r2, r1
 800657e:	4283      	cmp	r3, r0
 8006580:	6011      	str	r1, [r2, #0]
 8006582:	d1e0      	bne.n	8006546 <_free_r+0x22>
 8006584:	6818      	ldr	r0, [r3, #0]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	6053      	str	r3, [r2, #4]
 800658a:	4408      	add	r0, r1
 800658c:	6010      	str	r0, [r2, #0]
 800658e:	e7da      	b.n	8006546 <_free_r+0x22>
 8006590:	d902      	bls.n	8006598 <_free_r+0x74>
 8006592:	230c      	movs	r3, #12
 8006594:	602b      	str	r3, [r5, #0]
 8006596:	e7d6      	b.n	8006546 <_free_r+0x22>
 8006598:	6820      	ldr	r0, [r4, #0]
 800659a:	1821      	adds	r1, r4, r0
 800659c:	428b      	cmp	r3, r1
 800659e:	bf04      	itt	eq
 80065a0:	6819      	ldreq	r1, [r3, #0]
 80065a2:	685b      	ldreq	r3, [r3, #4]
 80065a4:	6063      	str	r3, [r4, #4]
 80065a6:	bf04      	itt	eq
 80065a8:	1809      	addeq	r1, r1, r0
 80065aa:	6021      	streq	r1, [r4, #0]
 80065ac:	6054      	str	r4, [r2, #4]
 80065ae:	e7ca      	b.n	8006546 <_free_r+0x22>
 80065b0:	bd38      	pop	{r3, r4, r5, pc}
 80065b2:	bf00      	nop
 80065b4:	200004a8 	.word	0x200004a8

080065b8 <malloc>:
 80065b8:	4b02      	ldr	r3, [pc, #8]	@ (80065c4 <malloc+0xc>)
 80065ba:	4601      	mov	r1, r0
 80065bc:	6818      	ldr	r0, [r3, #0]
 80065be:	f000 b825 	b.w	800660c <_malloc_r>
 80065c2:	bf00      	nop
 80065c4:	20000034 	.word	0x20000034

080065c8 <sbrk_aligned>:
 80065c8:	b570      	push	{r4, r5, r6, lr}
 80065ca:	4e0f      	ldr	r6, [pc, #60]	@ (8006608 <sbrk_aligned+0x40>)
 80065cc:	460c      	mov	r4, r1
 80065ce:	6831      	ldr	r1, [r6, #0]
 80065d0:	4605      	mov	r5, r0
 80065d2:	b911      	cbnz	r1, 80065da <sbrk_aligned+0x12>
 80065d4:	f000 fccc 	bl	8006f70 <_sbrk_r>
 80065d8:	6030      	str	r0, [r6, #0]
 80065da:	4621      	mov	r1, r4
 80065dc:	4628      	mov	r0, r5
 80065de:	f000 fcc7 	bl	8006f70 <_sbrk_r>
 80065e2:	1c43      	adds	r3, r0, #1
 80065e4:	d103      	bne.n	80065ee <sbrk_aligned+0x26>
 80065e6:	f04f 34ff 	mov.w	r4, #4294967295
 80065ea:	4620      	mov	r0, r4
 80065ec:	bd70      	pop	{r4, r5, r6, pc}
 80065ee:	1cc4      	adds	r4, r0, #3
 80065f0:	f024 0403 	bic.w	r4, r4, #3
 80065f4:	42a0      	cmp	r0, r4
 80065f6:	d0f8      	beq.n	80065ea <sbrk_aligned+0x22>
 80065f8:	1a21      	subs	r1, r4, r0
 80065fa:	4628      	mov	r0, r5
 80065fc:	f000 fcb8 	bl	8006f70 <_sbrk_r>
 8006600:	3001      	adds	r0, #1
 8006602:	d1f2      	bne.n	80065ea <sbrk_aligned+0x22>
 8006604:	e7ef      	b.n	80065e6 <sbrk_aligned+0x1e>
 8006606:	bf00      	nop
 8006608:	200004a4 	.word	0x200004a4

0800660c <_malloc_r>:
 800660c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006610:	1ccd      	adds	r5, r1, #3
 8006612:	f025 0503 	bic.w	r5, r5, #3
 8006616:	3508      	adds	r5, #8
 8006618:	2d0c      	cmp	r5, #12
 800661a:	bf38      	it	cc
 800661c:	250c      	movcc	r5, #12
 800661e:	2d00      	cmp	r5, #0
 8006620:	4606      	mov	r6, r0
 8006622:	db01      	blt.n	8006628 <_malloc_r+0x1c>
 8006624:	42a9      	cmp	r1, r5
 8006626:	d904      	bls.n	8006632 <_malloc_r+0x26>
 8006628:	230c      	movs	r3, #12
 800662a:	6033      	str	r3, [r6, #0]
 800662c:	2000      	movs	r0, #0
 800662e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006632:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006708 <_malloc_r+0xfc>
 8006636:	f000 f869 	bl	800670c <__malloc_lock>
 800663a:	f8d8 3000 	ldr.w	r3, [r8]
 800663e:	461c      	mov	r4, r3
 8006640:	bb44      	cbnz	r4, 8006694 <_malloc_r+0x88>
 8006642:	4629      	mov	r1, r5
 8006644:	4630      	mov	r0, r6
 8006646:	f7ff ffbf 	bl	80065c8 <sbrk_aligned>
 800664a:	1c43      	adds	r3, r0, #1
 800664c:	4604      	mov	r4, r0
 800664e:	d158      	bne.n	8006702 <_malloc_r+0xf6>
 8006650:	f8d8 4000 	ldr.w	r4, [r8]
 8006654:	4627      	mov	r7, r4
 8006656:	2f00      	cmp	r7, #0
 8006658:	d143      	bne.n	80066e2 <_malloc_r+0xd6>
 800665a:	2c00      	cmp	r4, #0
 800665c:	d04b      	beq.n	80066f6 <_malloc_r+0xea>
 800665e:	6823      	ldr	r3, [r4, #0]
 8006660:	4639      	mov	r1, r7
 8006662:	4630      	mov	r0, r6
 8006664:	eb04 0903 	add.w	r9, r4, r3
 8006668:	f000 fc82 	bl	8006f70 <_sbrk_r>
 800666c:	4581      	cmp	r9, r0
 800666e:	d142      	bne.n	80066f6 <_malloc_r+0xea>
 8006670:	6821      	ldr	r1, [r4, #0]
 8006672:	1a6d      	subs	r5, r5, r1
 8006674:	4629      	mov	r1, r5
 8006676:	4630      	mov	r0, r6
 8006678:	f7ff ffa6 	bl	80065c8 <sbrk_aligned>
 800667c:	3001      	adds	r0, #1
 800667e:	d03a      	beq.n	80066f6 <_malloc_r+0xea>
 8006680:	6823      	ldr	r3, [r4, #0]
 8006682:	442b      	add	r3, r5
 8006684:	6023      	str	r3, [r4, #0]
 8006686:	f8d8 3000 	ldr.w	r3, [r8]
 800668a:	685a      	ldr	r2, [r3, #4]
 800668c:	bb62      	cbnz	r2, 80066e8 <_malloc_r+0xdc>
 800668e:	f8c8 7000 	str.w	r7, [r8]
 8006692:	e00f      	b.n	80066b4 <_malloc_r+0xa8>
 8006694:	6822      	ldr	r2, [r4, #0]
 8006696:	1b52      	subs	r2, r2, r5
 8006698:	d420      	bmi.n	80066dc <_malloc_r+0xd0>
 800669a:	2a0b      	cmp	r2, #11
 800669c:	d917      	bls.n	80066ce <_malloc_r+0xc2>
 800669e:	1961      	adds	r1, r4, r5
 80066a0:	42a3      	cmp	r3, r4
 80066a2:	6025      	str	r5, [r4, #0]
 80066a4:	bf18      	it	ne
 80066a6:	6059      	strne	r1, [r3, #4]
 80066a8:	6863      	ldr	r3, [r4, #4]
 80066aa:	bf08      	it	eq
 80066ac:	f8c8 1000 	streq.w	r1, [r8]
 80066b0:	5162      	str	r2, [r4, r5]
 80066b2:	604b      	str	r3, [r1, #4]
 80066b4:	4630      	mov	r0, r6
 80066b6:	f000 f82f 	bl	8006718 <__malloc_unlock>
 80066ba:	f104 000b 	add.w	r0, r4, #11
 80066be:	1d23      	adds	r3, r4, #4
 80066c0:	f020 0007 	bic.w	r0, r0, #7
 80066c4:	1ac2      	subs	r2, r0, r3
 80066c6:	bf1c      	itt	ne
 80066c8:	1a1b      	subne	r3, r3, r0
 80066ca:	50a3      	strne	r3, [r4, r2]
 80066cc:	e7af      	b.n	800662e <_malloc_r+0x22>
 80066ce:	6862      	ldr	r2, [r4, #4]
 80066d0:	42a3      	cmp	r3, r4
 80066d2:	bf0c      	ite	eq
 80066d4:	f8c8 2000 	streq.w	r2, [r8]
 80066d8:	605a      	strne	r2, [r3, #4]
 80066da:	e7eb      	b.n	80066b4 <_malloc_r+0xa8>
 80066dc:	4623      	mov	r3, r4
 80066de:	6864      	ldr	r4, [r4, #4]
 80066e0:	e7ae      	b.n	8006640 <_malloc_r+0x34>
 80066e2:	463c      	mov	r4, r7
 80066e4:	687f      	ldr	r7, [r7, #4]
 80066e6:	e7b6      	b.n	8006656 <_malloc_r+0x4a>
 80066e8:	461a      	mov	r2, r3
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	42a3      	cmp	r3, r4
 80066ee:	d1fb      	bne.n	80066e8 <_malloc_r+0xdc>
 80066f0:	2300      	movs	r3, #0
 80066f2:	6053      	str	r3, [r2, #4]
 80066f4:	e7de      	b.n	80066b4 <_malloc_r+0xa8>
 80066f6:	230c      	movs	r3, #12
 80066f8:	6033      	str	r3, [r6, #0]
 80066fa:	4630      	mov	r0, r6
 80066fc:	f000 f80c 	bl	8006718 <__malloc_unlock>
 8006700:	e794      	b.n	800662c <_malloc_r+0x20>
 8006702:	6005      	str	r5, [r0, #0]
 8006704:	e7d6      	b.n	80066b4 <_malloc_r+0xa8>
 8006706:	bf00      	nop
 8006708:	200004a8 	.word	0x200004a8

0800670c <__malloc_lock>:
 800670c:	4801      	ldr	r0, [pc, #4]	@ (8006714 <__malloc_lock+0x8>)
 800670e:	f7ff b920 	b.w	8005952 <__retarget_lock_acquire_recursive>
 8006712:	bf00      	nop
 8006714:	200004a0 	.word	0x200004a0

08006718 <__malloc_unlock>:
 8006718:	4801      	ldr	r0, [pc, #4]	@ (8006720 <__malloc_unlock+0x8>)
 800671a:	f7ff b91b 	b.w	8005954 <__retarget_lock_release_recursive>
 800671e:	bf00      	nop
 8006720:	200004a0 	.word	0x200004a0

08006724 <_Balloc>:
 8006724:	b570      	push	{r4, r5, r6, lr}
 8006726:	69c6      	ldr	r6, [r0, #28]
 8006728:	4604      	mov	r4, r0
 800672a:	460d      	mov	r5, r1
 800672c:	b976      	cbnz	r6, 800674c <_Balloc+0x28>
 800672e:	2010      	movs	r0, #16
 8006730:	f7ff ff42 	bl	80065b8 <malloc>
 8006734:	4602      	mov	r2, r0
 8006736:	61e0      	str	r0, [r4, #28]
 8006738:	b920      	cbnz	r0, 8006744 <_Balloc+0x20>
 800673a:	4b18      	ldr	r3, [pc, #96]	@ (800679c <_Balloc+0x78>)
 800673c:	4818      	ldr	r0, [pc, #96]	@ (80067a0 <_Balloc+0x7c>)
 800673e:	216b      	movs	r1, #107	@ 0x6b
 8006740:	f000 fc34 	bl	8006fac <__assert_func>
 8006744:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006748:	6006      	str	r6, [r0, #0]
 800674a:	60c6      	str	r6, [r0, #12]
 800674c:	69e6      	ldr	r6, [r4, #28]
 800674e:	68f3      	ldr	r3, [r6, #12]
 8006750:	b183      	cbz	r3, 8006774 <_Balloc+0x50>
 8006752:	69e3      	ldr	r3, [r4, #28]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800675a:	b9b8      	cbnz	r0, 800678c <_Balloc+0x68>
 800675c:	2101      	movs	r1, #1
 800675e:	fa01 f605 	lsl.w	r6, r1, r5
 8006762:	1d72      	adds	r2, r6, #5
 8006764:	0092      	lsls	r2, r2, #2
 8006766:	4620      	mov	r0, r4
 8006768:	f000 fc3e 	bl	8006fe8 <_calloc_r>
 800676c:	b160      	cbz	r0, 8006788 <_Balloc+0x64>
 800676e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006772:	e00e      	b.n	8006792 <_Balloc+0x6e>
 8006774:	2221      	movs	r2, #33	@ 0x21
 8006776:	2104      	movs	r1, #4
 8006778:	4620      	mov	r0, r4
 800677a:	f000 fc35 	bl	8006fe8 <_calloc_r>
 800677e:	69e3      	ldr	r3, [r4, #28]
 8006780:	60f0      	str	r0, [r6, #12]
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d1e4      	bne.n	8006752 <_Balloc+0x2e>
 8006788:	2000      	movs	r0, #0
 800678a:	bd70      	pop	{r4, r5, r6, pc}
 800678c:	6802      	ldr	r2, [r0, #0]
 800678e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006792:	2300      	movs	r3, #0
 8006794:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006798:	e7f7      	b.n	800678a <_Balloc+0x66>
 800679a:	bf00      	nop
 800679c:	080078cd 	.word	0x080078cd
 80067a0:	0800794d 	.word	0x0800794d

080067a4 <_Bfree>:
 80067a4:	b570      	push	{r4, r5, r6, lr}
 80067a6:	69c6      	ldr	r6, [r0, #28]
 80067a8:	4605      	mov	r5, r0
 80067aa:	460c      	mov	r4, r1
 80067ac:	b976      	cbnz	r6, 80067cc <_Bfree+0x28>
 80067ae:	2010      	movs	r0, #16
 80067b0:	f7ff ff02 	bl	80065b8 <malloc>
 80067b4:	4602      	mov	r2, r0
 80067b6:	61e8      	str	r0, [r5, #28]
 80067b8:	b920      	cbnz	r0, 80067c4 <_Bfree+0x20>
 80067ba:	4b09      	ldr	r3, [pc, #36]	@ (80067e0 <_Bfree+0x3c>)
 80067bc:	4809      	ldr	r0, [pc, #36]	@ (80067e4 <_Bfree+0x40>)
 80067be:	218f      	movs	r1, #143	@ 0x8f
 80067c0:	f000 fbf4 	bl	8006fac <__assert_func>
 80067c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80067c8:	6006      	str	r6, [r0, #0]
 80067ca:	60c6      	str	r6, [r0, #12]
 80067cc:	b13c      	cbz	r4, 80067de <_Bfree+0x3a>
 80067ce:	69eb      	ldr	r3, [r5, #28]
 80067d0:	6862      	ldr	r2, [r4, #4]
 80067d2:	68db      	ldr	r3, [r3, #12]
 80067d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80067d8:	6021      	str	r1, [r4, #0]
 80067da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80067de:	bd70      	pop	{r4, r5, r6, pc}
 80067e0:	080078cd 	.word	0x080078cd
 80067e4:	0800794d 	.word	0x0800794d

080067e8 <__multadd>:
 80067e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067ec:	690d      	ldr	r5, [r1, #16]
 80067ee:	4607      	mov	r7, r0
 80067f0:	460c      	mov	r4, r1
 80067f2:	461e      	mov	r6, r3
 80067f4:	f101 0c14 	add.w	ip, r1, #20
 80067f8:	2000      	movs	r0, #0
 80067fa:	f8dc 3000 	ldr.w	r3, [ip]
 80067fe:	b299      	uxth	r1, r3
 8006800:	fb02 6101 	mla	r1, r2, r1, r6
 8006804:	0c1e      	lsrs	r6, r3, #16
 8006806:	0c0b      	lsrs	r3, r1, #16
 8006808:	fb02 3306 	mla	r3, r2, r6, r3
 800680c:	b289      	uxth	r1, r1
 800680e:	3001      	adds	r0, #1
 8006810:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006814:	4285      	cmp	r5, r0
 8006816:	f84c 1b04 	str.w	r1, [ip], #4
 800681a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800681e:	dcec      	bgt.n	80067fa <__multadd+0x12>
 8006820:	b30e      	cbz	r6, 8006866 <__multadd+0x7e>
 8006822:	68a3      	ldr	r3, [r4, #8]
 8006824:	42ab      	cmp	r3, r5
 8006826:	dc19      	bgt.n	800685c <__multadd+0x74>
 8006828:	6861      	ldr	r1, [r4, #4]
 800682a:	4638      	mov	r0, r7
 800682c:	3101      	adds	r1, #1
 800682e:	f7ff ff79 	bl	8006724 <_Balloc>
 8006832:	4680      	mov	r8, r0
 8006834:	b928      	cbnz	r0, 8006842 <__multadd+0x5a>
 8006836:	4602      	mov	r2, r0
 8006838:	4b0c      	ldr	r3, [pc, #48]	@ (800686c <__multadd+0x84>)
 800683a:	480d      	ldr	r0, [pc, #52]	@ (8006870 <__multadd+0x88>)
 800683c:	21ba      	movs	r1, #186	@ 0xba
 800683e:	f000 fbb5 	bl	8006fac <__assert_func>
 8006842:	6922      	ldr	r2, [r4, #16]
 8006844:	3202      	adds	r2, #2
 8006846:	f104 010c 	add.w	r1, r4, #12
 800684a:	0092      	lsls	r2, r2, #2
 800684c:	300c      	adds	r0, #12
 800684e:	f000 fb9f 	bl	8006f90 <memcpy>
 8006852:	4621      	mov	r1, r4
 8006854:	4638      	mov	r0, r7
 8006856:	f7ff ffa5 	bl	80067a4 <_Bfree>
 800685a:	4644      	mov	r4, r8
 800685c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006860:	3501      	adds	r5, #1
 8006862:	615e      	str	r6, [r3, #20]
 8006864:	6125      	str	r5, [r4, #16]
 8006866:	4620      	mov	r0, r4
 8006868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800686c:	0800793c 	.word	0x0800793c
 8006870:	0800794d 	.word	0x0800794d

08006874 <__hi0bits>:
 8006874:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006878:	4603      	mov	r3, r0
 800687a:	bf36      	itet	cc
 800687c:	0403      	lslcc	r3, r0, #16
 800687e:	2000      	movcs	r0, #0
 8006880:	2010      	movcc	r0, #16
 8006882:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006886:	bf3c      	itt	cc
 8006888:	021b      	lslcc	r3, r3, #8
 800688a:	3008      	addcc	r0, #8
 800688c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006890:	bf3c      	itt	cc
 8006892:	011b      	lslcc	r3, r3, #4
 8006894:	3004      	addcc	r0, #4
 8006896:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800689a:	bf3c      	itt	cc
 800689c:	009b      	lslcc	r3, r3, #2
 800689e:	3002      	addcc	r0, #2
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	db05      	blt.n	80068b0 <__hi0bits+0x3c>
 80068a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80068a8:	f100 0001 	add.w	r0, r0, #1
 80068ac:	bf08      	it	eq
 80068ae:	2020      	moveq	r0, #32
 80068b0:	4770      	bx	lr

080068b2 <__lo0bits>:
 80068b2:	6803      	ldr	r3, [r0, #0]
 80068b4:	4602      	mov	r2, r0
 80068b6:	f013 0007 	ands.w	r0, r3, #7
 80068ba:	d00b      	beq.n	80068d4 <__lo0bits+0x22>
 80068bc:	07d9      	lsls	r1, r3, #31
 80068be:	d421      	bmi.n	8006904 <__lo0bits+0x52>
 80068c0:	0798      	lsls	r0, r3, #30
 80068c2:	bf49      	itett	mi
 80068c4:	085b      	lsrmi	r3, r3, #1
 80068c6:	089b      	lsrpl	r3, r3, #2
 80068c8:	2001      	movmi	r0, #1
 80068ca:	6013      	strmi	r3, [r2, #0]
 80068cc:	bf5c      	itt	pl
 80068ce:	6013      	strpl	r3, [r2, #0]
 80068d0:	2002      	movpl	r0, #2
 80068d2:	4770      	bx	lr
 80068d4:	b299      	uxth	r1, r3
 80068d6:	b909      	cbnz	r1, 80068dc <__lo0bits+0x2a>
 80068d8:	0c1b      	lsrs	r3, r3, #16
 80068da:	2010      	movs	r0, #16
 80068dc:	b2d9      	uxtb	r1, r3
 80068de:	b909      	cbnz	r1, 80068e4 <__lo0bits+0x32>
 80068e0:	3008      	adds	r0, #8
 80068e2:	0a1b      	lsrs	r3, r3, #8
 80068e4:	0719      	lsls	r1, r3, #28
 80068e6:	bf04      	itt	eq
 80068e8:	091b      	lsreq	r3, r3, #4
 80068ea:	3004      	addeq	r0, #4
 80068ec:	0799      	lsls	r1, r3, #30
 80068ee:	bf04      	itt	eq
 80068f0:	089b      	lsreq	r3, r3, #2
 80068f2:	3002      	addeq	r0, #2
 80068f4:	07d9      	lsls	r1, r3, #31
 80068f6:	d403      	bmi.n	8006900 <__lo0bits+0x4e>
 80068f8:	085b      	lsrs	r3, r3, #1
 80068fa:	f100 0001 	add.w	r0, r0, #1
 80068fe:	d003      	beq.n	8006908 <__lo0bits+0x56>
 8006900:	6013      	str	r3, [r2, #0]
 8006902:	4770      	bx	lr
 8006904:	2000      	movs	r0, #0
 8006906:	4770      	bx	lr
 8006908:	2020      	movs	r0, #32
 800690a:	4770      	bx	lr

0800690c <__i2b>:
 800690c:	b510      	push	{r4, lr}
 800690e:	460c      	mov	r4, r1
 8006910:	2101      	movs	r1, #1
 8006912:	f7ff ff07 	bl	8006724 <_Balloc>
 8006916:	4602      	mov	r2, r0
 8006918:	b928      	cbnz	r0, 8006926 <__i2b+0x1a>
 800691a:	4b05      	ldr	r3, [pc, #20]	@ (8006930 <__i2b+0x24>)
 800691c:	4805      	ldr	r0, [pc, #20]	@ (8006934 <__i2b+0x28>)
 800691e:	f240 1145 	movw	r1, #325	@ 0x145
 8006922:	f000 fb43 	bl	8006fac <__assert_func>
 8006926:	2301      	movs	r3, #1
 8006928:	6144      	str	r4, [r0, #20]
 800692a:	6103      	str	r3, [r0, #16]
 800692c:	bd10      	pop	{r4, pc}
 800692e:	bf00      	nop
 8006930:	0800793c 	.word	0x0800793c
 8006934:	0800794d 	.word	0x0800794d

08006938 <__multiply>:
 8006938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800693c:	4617      	mov	r7, r2
 800693e:	690a      	ldr	r2, [r1, #16]
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	429a      	cmp	r2, r3
 8006944:	bfa8      	it	ge
 8006946:	463b      	movge	r3, r7
 8006948:	4689      	mov	r9, r1
 800694a:	bfa4      	itt	ge
 800694c:	460f      	movge	r7, r1
 800694e:	4699      	movge	r9, r3
 8006950:	693d      	ldr	r5, [r7, #16]
 8006952:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	6879      	ldr	r1, [r7, #4]
 800695a:	eb05 060a 	add.w	r6, r5, sl
 800695e:	42b3      	cmp	r3, r6
 8006960:	b085      	sub	sp, #20
 8006962:	bfb8      	it	lt
 8006964:	3101      	addlt	r1, #1
 8006966:	f7ff fedd 	bl	8006724 <_Balloc>
 800696a:	b930      	cbnz	r0, 800697a <__multiply+0x42>
 800696c:	4602      	mov	r2, r0
 800696e:	4b41      	ldr	r3, [pc, #260]	@ (8006a74 <__multiply+0x13c>)
 8006970:	4841      	ldr	r0, [pc, #260]	@ (8006a78 <__multiply+0x140>)
 8006972:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006976:	f000 fb19 	bl	8006fac <__assert_func>
 800697a:	f100 0414 	add.w	r4, r0, #20
 800697e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006982:	4623      	mov	r3, r4
 8006984:	2200      	movs	r2, #0
 8006986:	4573      	cmp	r3, lr
 8006988:	d320      	bcc.n	80069cc <__multiply+0x94>
 800698a:	f107 0814 	add.w	r8, r7, #20
 800698e:	f109 0114 	add.w	r1, r9, #20
 8006992:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006996:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800699a:	9302      	str	r3, [sp, #8]
 800699c:	1beb      	subs	r3, r5, r7
 800699e:	3b15      	subs	r3, #21
 80069a0:	f023 0303 	bic.w	r3, r3, #3
 80069a4:	3304      	adds	r3, #4
 80069a6:	3715      	adds	r7, #21
 80069a8:	42bd      	cmp	r5, r7
 80069aa:	bf38      	it	cc
 80069ac:	2304      	movcc	r3, #4
 80069ae:	9301      	str	r3, [sp, #4]
 80069b0:	9b02      	ldr	r3, [sp, #8]
 80069b2:	9103      	str	r1, [sp, #12]
 80069b4:	428b      	cmp	r3, r1
 80069b6:	d80c      	bhi.n	80069d2 <__multiply+0x9a>
 80069b8:	2e00      	cmp	r6, #0
 80069ba:	dd03      	ble.n	80069c4 <__multiply+0x8c>
 80069bc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d055      	beq.n	8006a70 <__multiply+0x138>
 80069c4:	6106      	str	r6, [r0, #16]
 80069c6:	b005      	add	sp, #20
 80069c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069cc:	f843 2b04 	str.w	r2, [r3], #4
 80069d0:	e7d9      	b.n	8006986 <__multiply+0x4e>
 80069d2:	f8b1 a000 	ldrh.w	sl, [r1]
 80069d6:	f1ba 0f00 	cmp.w	sl, #0
 80069da:	d01f      	beq.n	8006a1c <__multiply+0xe4>
 80069dc:	46c4      	mov	ip, r8
 80069de:	46a1      	mov	r9, r4
 80069e0:	2700      	movs	r7, #0
 80069e2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80069e6:	f8d9 3000 	ldr.w	r3, [r9]
 80069ea:	fa1f fb82 	uxth.w	fp, r2
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	fb0a 330b 	mla	r3, sl, fp, r3
 80069f4:	443b      	add	r3, r7
 80069f6:	f8d9 7000 	ldr.w	r7, [r9]
 80069fa:	0c12      	lsrs	r2, r2, #16
 80069fc:	0c3f      	lsrs	r7, r7, #16
 80069fe:	fb0a 7202 	mla	r2, sl, r2, r7
 8006a02:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a0c:	4565      	cmp	r5, ip
 8006a0e:	f849 3b04 	str.w	r3, [r9], #4
 8006a12:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006a16:	d8e4      	bhi.n	80069e2 <__multiply+0xaa>
 8006a18:	9b01      	ldr	r3, [sp, #4]
 8006a1a:	50e7      	str	r7, [r4, r3]
 8006a1c:	9b03      	ldr	r3, [sp, #12]
 8006a1e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006a22:	3104      	adds	r1, #4
 8006a24:	f1b9 0f00 	cmp.w	r9, #0
 8006a28:	d020      	beq.n	8006a6c <__multiply+0x134>
 8006a2a:	6823      	ldr	r3, [r4, #0]
 8006a2c:	4647      	mov	r7, r8
 8006a2e:	46a4      	mov	ip, r4
 8006a30:	f04f 0a00 	mov.w	sl, #0
 8006a34:	f8b7 b000 	ldrh.w	fp, [r7]
 8006a38:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006a3c:	fb09 220b 	mla	r2, r9, fp, r2
 8006a40:	4452      	add	r2, sl
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a48:	f84c 3b04 	str.w	r3, [ip], #4
 8006a4c:	f857 3b04 	ldr.w	r3, [r7], #4
 8006a50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a54:	f8bc 3000 	ldrh.w	r3, [ip]
 8006a58:	fb09 330a 	mla	r3, r9, sl, r3
 8006a5c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006a60:	42bd      	cmp	r5, r7
 8006a62:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a66:	d8e5      	bhi.n	8006a34 <__multiply+0xfc>
 8006a68:	9a01      	ldr	r2, [sp, #4]
 8006a6a:	50a3      	str	r3, [r4, r2]
 8006a6c:	3404      	adds	r4, #4
 8006a6e:	e79f      	b.n	80069b0 <__multiply+0x78>
 8006a70:	3e01      	subs	r6, #1
 8006a72:	e7a1      	b.n	80069b8 <__multiply+0x80>
 8006a74:	0800793c 	.word	0x0800793c
 8006a78:	0800794d 	.word	0x0800794d

08006a7c <__pow5mult>:
 8006a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a80:	4615      	mov	r5, r2
 8006a82:	f012 0203 	ands.w	r2, r2, #3
 8006a86:	4607      	mov	r7, r0
 8006a88:	460e      	mov	r6, r1
 8006a8a:	d007      	beq.n	8006a9c <__pow5mult+0x20>
 8006a8c:	4c25      	ldr	r4, [pc, #148]	@ (8006b24 <__pow5mult+0xa8>)
 8006a8e:	3a01      	subs	r2, #1
 8006a90:	2300      	movs	r3, #0
 8006a92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a96:	f7ff fea7 	bl	80067e8 <__multadd>
 8006a9a:	4606      	mov	r6, r0
 8006a9c:	10ad      	asrs	r5, r5, #2
 8006a9e:	d03d      	beq.n	8006b1c <__pow5mult+0xa0>
 8006aa0:	69fc      	ldr	r4, [r7, #28]
 8006aa2:	b97c      	cbnz	r4, 8006ac4 <__pow5mult+0x48>
 8006aa4:	2010      	movs	r0, #16
 8006aa6:	f7ff fd87 	bl	80065b8 <malloc>
 8006aaa:	4602      	mov	r2, r0
 8006aac:	61f8      	str	r0, [r7, #28]
 8006aae:	b928      	cbnz	r0, 8006abc <__pow5mult+0x40>
 8006ab0:	4b1d      	ldr	r3, [pc, #116]	@ (8006b28 <__pow5mult+0xac>)
 8006ab2:	481e      	ldr	r0, [pc, #120]	@ (8006b2c <__pow5mult+0xb0>)
 8006ab4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006ab8:	f000 fa78 	bl	8006fac <__assert_func>
 8006abc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ac0:	6004      	str	r4, [r0, #0]
 8006ac2:	60c4      	str	r4, [r0, #12]
 8006ac4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006ac8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006acc:	b94c      	cbnz	r4, 8006ae2 <__pow5mult+0x66>
 8006ace:	f240 2171 	movw	r1, #625	@ 0x271
 8006ad2:	4638      	mov	r0, r7
 8006ad4:	f7ff ff1a 	bl	800690c <__i2b>
 8006ad8:	2300      	movs	r3, #0
 8006ada:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ade:	4604      	mov	r4, r0
 8006ae0:	6003      	str	r3, [r0, #0]
 8006ae2:	f04f 0900 	mov.w	r9, #0
 8006ae6:	07eb      	lsls	r3, r5, #31
 8006ae8:	d50a      	bpl.n	8006b00 <__pow5mult+0x84>
 8006aea:	4631      	mov	r1, r6
 8006aec:	4622      	mov	r2, r4
 8006aee:	4638      	mov	r0, r7
 8006af0:	f7ff ff22 	bl	8006938 <__multiply>
 8006af4:	4631      	mov	r1, r6
 8006af6:	4680      	mov	r8, r0
 8006af8:	4638      	mov	r0, r7
 8006afa:	f7ff fe53 	bl	80067a4 <_Bfree>
 8006afe:	4646      	mov	r6, r8
 8006b00:	106d      	asrs	r5, r5, #1
 8006b02:	d00b      	beq.n	8006b1c <__pow5mult+0xa0>
 8006b04:	6820      	ldr	r0, [r4, #0]
 8006b06:	b938      	cbnz	r0, 8006b18 <__pow5mult+0x9c>
 8006b08:	4622      	mov	r2, r4
 8006b0a:	4621      	mov	r1, r4
 8006b0c:	4638      	mov	r0, r7
 8006b0e:	f7ff ff13 	bl	8006938 <__multiply>
 8006b12:	6020      	str	r0, [r4, #0]
 8006b14:	f8c0 9000 	str.w	r9, [r0]
 8006b18:	4604      	mov	r4, r0
 8006b1a:	e7e4      	b.n	8006ae6 <__pow5mult+0x6a>
 8006b1c:	4630      	mov	r0, r6
 8006b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b22:	bf00      	nop
 8006b24:	08007a00 	.word	0x08007a00
 8006b28:	080078cd 	.word	0x080078cd
 8006b2c:	0800794d 	.word	0x0800794d

08006b30 <__lshift>:
 8006b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b34:	460c      	mov	r4, r1
 8006b36:	6849      	ldr	r1, [r1, #4]
 8006b38:	6923      	ldr	r3, [r4, #16]
 8006b3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006b3e:	68a3      	ldr	r3, [r4, #8]
 8006b40:	4607      	mov	r7, r0
 8006b42:	4691      	mov	r9, r2
 8006b44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006b48:	f108 0601 	add.w	r6, r8, #1
 8006b4c:	42b3      	cmp	r3, r6
 8006b4e:	db0b      	blt.n	8006b68 <__lshift+0x38>
 8006b50:	4638      	mov	r0, r7
 8006b52:	f7ff fde7 	bl	8006724 <_Balloc>
 8006b56:	4605      	mov	r5, r0
 8006b58:	b948      	cbnz	r0, 8006b6e <__lshift+0x3e>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	4b28      	ldr	r3, [pc, #160]	@ (8006c00 <__lshift+0xd0>)
 8006b5e:	4829      	ldr	r0, [pc, #164]	@ (8006c04 <__lshift+0xd4>)
 8006b60:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006b64:	f000 fa22 	bl	8006fac <__assert_func>
 8006b68:	3101      	adds	r1, #1
 8006b6a:	005b      	lsls	r3, r3, #1
 8006b6c:	e7ee      	b.n	8006b4c <__lshift+0x1c>
 8006b6e:	2300      	movs	r3, #0
 8006b70:	f100 0114 	add.w	r1, r0, #20
 8006b74:	f100 0210 	add.w	r2, r0, #16
 8006b78:	4618      	mov	r0, r3
 8006b7a:	4553      	cmp	r3, sl
 8006b7c:	db33      	blt.n	8006be6 <__lshift+0xb6>
 8006b7e:	6920      	ldr	r0, [r4, #16]
 8006b80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b84:	f104 0314 	add.w	r3, r4, #20
 8006b88:	f019 091f 	ands.w	r9, r9, #31
 8006b8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b90:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006b94:	d02b      	beq.n	8006bee <__lshift+0xbe>
 8006b96:	f1c9 0e20 	rsb	lr, r9, #32
 8006b9a:	468a      	mov	sl, r1
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	6818      	ldr	r0, [r3, #0]
 8006ba0:	fa00 f009 	lsl.w	r0, r0, r9
 8006ba4:	4310      	orrs	r0, r2
 8006ba6:	f84a 0b04 	str.w	r0, [sl], #4
 8006baa:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bae:	459c      	cmp	ip, r3
 8006bb0:	fa22 f20e 	lsr.w	r2, r2, lr
 8006bb4:	d8f3      	bhi.n	8006b9e <__lshift+0x6e>
 8006bb6:	ebac 0304 	sub.w	r3, ip, r4
 8006bba:	3b15      	subs	r3, #21
 8006bbc:	f023 0303 	bic.w	r3, r3, #3
 8006bc0:	3304      	adds	r3, #4
 8006bc2:	f104 0015 	add.w	r0, r4, #21
 8006bc6:	4560      	cmp	r0, ip
 8006bc8:	bf88      	it	hi
 8006bca:	2304      	movhi	r3, #4
 8006bcc:	50ca      	str	r2, [r1, r3]
 8006bce:	b10a      	cbz	r2, 8006bd4 <__lshift+0xa4>
 8006bd0:	f108 0602 	add.w	r6, r8, #2
 8006bd4:	3e01      	subs	r6, #1
 8006bd6:	4638      	mov	r0, r7
 8006bd8:	612e      	str	r6, [r5, #16]
 8006bda:	4621      	mov	r1, r4
 8006bdc:	f7ff fde2 	bl	80067a4 <_Bfree>
 8006be0:	4628      	mov	r0, r5
 8006be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006be6:	f842 0f04 	str.w	r0, [r2, #4]!
 8006bea:	3301      	adds	r3, #1
 8006bec:	e7c5      	b.n	8006b7a <__lshift+0x4a>
 8006bee:	3904      	subs	r1, #4
 8006bf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bf4:	f841 2f04 	str.w	r2, [r1, #4]!
 8006bf8:	459c      	cmp	ip, r3
 8006bfa:	d8f9      	bhi.n	8006bf0 <__lshift+0xc0>
 8006bfc:	e7ea      	b.n	8006bd4 <__lshift+0xa4>
 8006bfe:	bf00      	nop
 8006c00:	0800793c 	.word	0x0800793c
 8006c04:	0800794d 	.word	0x0800794d

08006c08 <__mcmp>:
 8006c08:	690a      	ldr	r2, [r1, #16]
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	6900      	ldr	r0, [r0, #16]
 8006c0e:	1a80      	subs	r0, r0, r2
 8006c10:	b530      	push	{r4, r5, lr}
 8006c12:	d10e      	bne.n	8006c32 <__mcmp+0x2a>
 8006c14:	3314      	adds	r3, #20
 8006c16:	3114      	adds	r1, #20
 8006c18:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006c1c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006c20:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006c24:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006c28:	4295      	cmp	r5, r2
 8006c2a:	d003      	beq.n	8006c34 <__mcmp+0x2c>
 8006c2c:	d205      	bcs.n	8006c3a <__mcmp+0x32>
 8006c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c32:	bd30      	pop	{r4, r5, pc}
 8006c34:	42a3      	cmp	r3, r4
 8006c36:	d3f3      	bcc.n	8006c20 <__mcmp+0x18>
 8006c38:	e7fb      	b.n	8006c32 <__mcmp+0x2a>
 8006c3a:	2001      	movs	r0, #1
 8006c3c:	e7f9      	b.n	8006c32 <__mcmp+0x2a>
	...

08006c40 <__mdiff>:
 8006c40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c44:	4689      	mov	r9, r1
 8006c46:	4606      	mov	r6, r0
 8006c48:	4611      	mov	r1, r2
 8006c4a:	4648      	mov	r0, r9
 8006c4c:	4614      	mov	r4, r2
 8006c4e:	f7ff ffdb 	bl	8006c08 <__mcmp>
 8006c52:	1e05      	subs	r5, r0, #0
 8006c54:	d112      	bne.n	8006c7c <__mdiff+0x3c>
 8006c56:	4629      	mov	r1, r5
 8006c58:	4630      	mov	r0, r6
 8006c5a:	f7ff fd63 	bl	8006724 <_Balloc>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	b928      	cbnz	r0, 8006c6e <__mdiff+0x2e>
 8006c62:	4b3f      	ldr	r3, [pc, #252]	@ (8006d60 <__mdiff+0x120>)
 8006c64:	f240 2137 	movw	r1, #567	@ 0x237
 8006c68:	483e      	ldr	r0, [pc, #248]	@ (8006d64 <__mdiff+0x124>)
 8006c6a:	f000 f99f 	bl	8006fac <__assert_func>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c74:	4610      	mov	r0, r2
 8006c76:	b003      	add	sp, #12
 8006c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c7c:	bfbc      	itt	lt
 8006c7e:	464b      	movlt	r3, r9
 8006c80:	46a1      	movlt	r9, r4
 8006c82:	4630      	mov	r0, r6
 8006c84:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006c88:	bfba      	itte	lt
 8006c8a:	461c      	movlt	r4, r3
 8006c8c:	2501      	movlt	r5, #1
 8006c8e:	2500      	movge	r5, #0
 8006c90:	f7ff fd48 	bl	8006724 <_Balloc>
 8006c94:	4602      	mov	r2, r0
 8006c96:	b918      	cbnz	r0, 8006ca0 <__mdiff+0x60>
 8006c98:	4b31      	ldr	r3, [pc, #196]	@ (8006d60 <__mdiff+0x120>)
 8006c9a:	f240 2145 	movw	r1, #581	@ 0x245
 8006c9e:	e7e3      	b.n	8006c68 <__mdiff+0x28>
 8006ca0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006ca4:	6926      	ldr	r6, [r4, #16]
 8006ca6:	60c5      	str	r5, [r0, #12]
 8006ca8:	f109 0310 	add.w	r3, r9, #16
 8006cac:	f109 0514 	add.w	r5, r9, #20
 8006cb0:	f104 0e14 	add.w	lr, r4, #20
 8006cb4:	f100 0b14 	add.w	fp, r0, #20
 8006cb8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006cbc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006cc0:	9301      	str	r3, [sp, #4]
 8006cc2:	46d9      	mov	r9, fp
 8006cc4:	f04f 0c00 	mov.w	ip, #0
 8006cc8:	9b01      	ldr	r3, [sp, #4]
 8006cca:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006cce:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006cd2:	9301      	str	r3, [sp, #4]
 8006cd4:	fa1f f38a 	uxth.w	r3, sl
 8006cd8:	4619      	mov	r1, r3
 8006cda:	b283      	uxth	r3, r0
 8006cdc:	1acb      	subs	r3, r1, r3
 8006cde:	0c00      	lsrs	r0, r0, #16
 8006ce0:	4463      	add	r3, ip
 8006ce2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006ce6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006cf0:	4576      	cmp	r6, lr
 8006cf2:	f849 3b04 	str.w	r3, [r9], #4
 8006cf6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006cfa:	d8e5      	bhi.n	8006cc8 <__mdiff+0x88>
 8006cfc:	1b33      	subs	r3, r6, r4
 8006cfe:	3b15      	subs	r3, #21
 8006d00:	f023 0303 	bic.w	r3, r3, #3
 8006d04:	3415      	adds	r4, #21
 8006d06:	3304      	adds	r3, #4
 8006d08:	42a6      	cmp	r6, r4
 8006d0a:	bf38      	it	cc
 8006d0c:	2304      	movcc	r3, #4
 8006d0e:	441d      	add	r5, r3
 8006d10:	445b      	add	r3, fp
 8006d12:	461e      	mov	r6, r3
 8006d14:	462c      	mov	r4, r5
 8006d16:	4544      	cmp	r4, r8
 8006d18:	d30e      	bcc.n	8006d38 <__mdiff+0xf8>
 8006d1a:	f108 0103 	add.w	r1, r8, #3
 8006d1e:	1b49      	subs	r1, r1, r5
 8006d20:	f021 0103 	bic.w	r1, r1, #3
 8006d24:	3d03      	subs	r5, #3
 8006d26:	45a8      	cmp	r8, r5
 8006d28:	bf38      	it	cc
 8006d2a:	2100      	movcc	r1, #0
 8006d2c:	440b      	add	r3, r1
 8006d2e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006d32:	b191      	cbz	r1, 8006d5a <__mdiff+0x11a>
 8006d34:	6117      	str	r7, [r2, #16]
 8006d36:	e79d      	b.n	8006c74 <__mdiff+0x34>
 8006d38:	f854 1b04 	ldr.w	r1, [r4], #4
 8006d3c:	46e6      	mov	lr, ip
 8006d3e:	0c08      	lsrs	r0, r1, #16
 8006d40:	fa1c fc81 	uxtah	ip, ip, r1
 8006d44:	4471      	add	r1, lr
 8006d46:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006d4a:	b289      	uxth	r1, r1
 8006d4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006d50:	f846 1b04 	str.w	r1, [r6], #4
 8006d54:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006d58:	e7dd      	b.n	8006d16 <__mdiff+0xd6>
 8006d5a:	3f01      	subs	r7, #1
 8006d5c:	e7e7      	b.n	8006d2e <__mdiff+0xee>
 8006d5e:	bf00      	nop
 8006d60:	0800793c 	.word	0x0800793c
 8006d64:	0800794d 	.word	0x0800794d

08006d68 <__d2b>:
 8006d68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d6c:	460f      	mov	r7, r1
 8006d6e:	2101      	movs	r1, #1
 8006d70:	ec59 8b10 	vmov	r8, r9, d0
 8006d74:	4616      	mov	r6, r2
 8006d76:	f7ff fcd5 	bl	8006724 <_Balloc>
 8006d7a:	4604      	mov	r4, r0
 8006d7c:	b930      	cbnz	r0, 8006d8c <__d2b+0x24>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	4b23      	ldr	r3, [pc, #140]	@ (8006e10 <__d2b+0xa8>)
 8006d82:	4824      	ldr	r0, [pc, #144]	@ (8006e14 <__d2b+0xac>)
 8006d84:	f240 310f 	movw	r1, #783	@ 0x30f
 8006d88:	f000 f910 	bl	8006fac <__assert_func>
 8006d8c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006d90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d94:	b10d      	cbz	r5, 8006d9a <__d2b+0x32>
 8006d96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d9a:	9301      	str	r3, [sp, #4]
 8006d9c:	f1b8 0300 	subs.w	r3, r8, #0
 8006da0:	d023      	beq.n	8006dea <__d2b+0x82>
 8006da2:	4668      	mov	r0, sp
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	f7ff fd84 	bl	80068b2 <__lo0bits>
 8006daa:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006dae:	b1d0      	cbz	r0, 8006de6 <__d2b+0x7e>
 8006db0:	f1c0 0320 	rsb	r3, r0, #32
 8006db4:	fa02 f303 	lsl.w	r3, r2, r3
 8006db8:	430b      	orrs	r3, r1
 8006dba:	40c2      	lsrs	r2, r0
 8006dbc:	6163      	str	r3, [r4, #20]
 8006dbe:	9201      	str	r2, [sp, #4]
 8006dc0:	9b01      	ldr	r3, [sp, #4]
 8006dc2:	61a3      	str	r3, [r4, #24]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	bf0c      	ite	eq
 8006dc8:	2201      	moveq	r2, #1
 8006dca:	2202      	movne	r2, #2
 8006dcc:	6122      	str	r2, [r4, #16]
 8006dce:	b1a5      	cbz	r5, 8006dfa <__d2b+0x92>
 8006dd0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006dd4:	4405      	add	r5, r0
 8006dd6:	603d      	str	r5, [r7, #0]
 8006dd8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006ddc:	6030      	str	r0, [r6, #0]
 8006dde:	4620      	mov	r0, r4
 8006de0:	b003      	add	sp, #12
 8006de2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006de6:	6161      	str	r1, [r4, #20]
 8006de8:	e7ea      	b.n	8006dc0 <__d2b+0x58>
 8006dea:	a801      	add	r0, sp, #4
 8006dec:	f7ff fd61 	bl	80068b2 <__lo0bits>
 8006df0:	9b01      	ldr	r3, [sp, #4]
 8006df2:	6163      	str	r3, [r4, #20]
 8006df4:	3020      	adds	r0, #32
 8006df6:	2201      	movs	r2, #1
 8006df8:	e7e8      	b.n	8006dcc <__d2b+0x64>
 8006dfa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006dfe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006e02:	6038      	str	r0, [r7, #0]
 8006e04:	6918      	ldr	r0, [r3, #16]
 8006e06:	f7ff fd35 	bl	8006874 <__hi0bits>
 8006e0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006e0e:	e7e5      	b.n	8006ddc <__d2b+0x74>
 8006e10:	0800793c 	.word	0x0800793c
 8006e14:	0800794d 	.word	0x0800794d

08006e18 <__sflush_r>:
 8006e18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e20:	0716      	lsls	r6, r2, #28
 8006e22:	4605      	mov	r5, r0
 8006e24:	460c      	mov	r4, r1
 8006e26:	d454      	bmi.n	8006ed2 <__sflush_r+0xba>
 8006e28:	684b      	ldr	r3, [r1, #4]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	dc02      	bgt.n	8006e34 <__sflush_r+0x1c>
 8006e2e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	dd48      	ble.n	8006ec6 <__sflush_r+0xae>
 8006e34:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e36:	2e00      	cmp	r6, #0
 8006e38:	d045      	beq.n	8006ec6 <__sflush_r+0xae>
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006e40:	682f      	ldr	r7, [r5, #0]
 8006e42:	6a21      	ldr	r1, [r4, #32]
 8006e44:	602b      	str	r3, [r5, #0]
 8006e46:	d030      	beq.n	8006eaa <__sflush_r+0x92>
 8006e48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006e4a:	89a3      	ldrh	r3, [r4, #12]
 8006e4c:	0759      	lsls	r1, r3, #29
 8006e4e:	d505      	bpl.n	8006e5c <__sflush_r+0x44>
 8006e50:	6863      	ldr	r3, [r4, #4]
 8006e52:	1ad2      	subs	r2, r2, r3
 8006e54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e56:	b10b      	cbz	r3, 8006e5c <__sflush_r+0x44>
 8006e58:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e5a:	1ad2      	subs	r2, r2, r3
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e60:	6a21      	ldr	r1, [r4, #32]
 8006e62:	4628      	mov	r0, r5
 8006e64:	47b0      	blx	r6
 8006e66:	1c43      	adds	r3, r0, #1
 8006e68:	89a3      	ldrh	r3, [r4, #12]
 8006e6a:	d106      	bne.n	8006e7a <__sflush_r+0x62>
 8006e6c:	6829      	ldr	r1, [r5, #0]
 8006e6e:	291d      	cmp	r1, #29
 8006e70:	d82b      	bhi.n	8006eca <__sflush_r+0xb2>
 8006e72:	4a2a      	ldr	r2, [pc, #168]	@ (8006f1c <__sflush_r+0x104>)
 8006e74:	40ca      	lsrs	r2, r1
 8006e76:	07d6      	lsls	r6, r2, #31
 8006e78:	d527      	bpl.n	8006eca <__sflush_r+0xb2>
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	6062      	str	r2, [r4, #4]
 8006e7e:	04d9      	lsls	r1, r3, #19
 8006e80:	6922      	ldr	r2, [r4, #16]
 8006e82:	6022      	str	r2, [r4, #0]
 8006e84:	d504      	bpl.n	8006e90 <__sflush_r+0x78>
 8006e86:	1c42      	adds	r2, r0, #1
 8006e88:	d101      	bne.n	8006e8e <__sflush_r+0x76>
 8006e8a:	682b      	ldr	r3, [r5, #0]
 8006e8c:	b903      	cbnz	r3, 8006e90 <__sflush_r+0x78>
 8006e8e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e92:	602f      	str	r7, [r5, #0]
 8006e94:	b1b9      	cbz	r1, 8006ec6 <__sflush_r+0xae>
 8006e96:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e9a:	4299      	cmp	r1, r3
 8006e9c:	d002      	beq.n	8006ea4 <__sflush_r+0x8c>
 8006e9e:	4628      	mov	r0, r5
 8006ea0:	f7ff fb40 	bl	8006524 <_free_r>
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ea8:	e00d      	b.n	8006ec6 <__sflush_r+0xae>
 8006eaa:	2301      	movs	r3, #1
 8006eac:	4628      	mov	r0, r5
 8006eae:	47b0      	blx	r6
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	1c50      	adds	r0, r2, #1
 8006eb4:	d1c9      	bne.n	8006e4a <__sflush_r+0x32>
 8006eb6:	682b      	ldr	r3, [r5, #0]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d0c6      	beq.n	8006e4a <__sflush_r+0x32>
 8006ebc:	2b1d      	cmp	r3, #29
 8006ebe:	d001      	beq.n	8006ec4 <__sflush_r+0xac>
 8006ec0:	2b16      	cmp	r3, #22
 8006ec2:	d11e      	bne.n	8006f02 <__sflush_r+0xea>
 8006ec4:	602f      	str	r7, [r5, #0]
 8006ec6:	2000      	movs	r0, #0
 8006ec8:	e022      	b.n	8006f10 <__sflush_r+0xf8>
 8006eca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ece:	b21b      	sxth	r3, r3
 8006ed0:	e01b      	b.n	8006f0a <__sflush_r+0xf2>
 8006ed2:	690f      	ldr	r7, [r1, #16]
 8006ed4:	2f00      	cmp	r7, #0
 8006ed6:	d0f6      	beq.n	8006ec6 <__sflush_r+0xae>
 8006ed8:	0793      	lsls	r3, r2, #30
 8006eda:	680e      	ldr	r6, [r1, #0]
 8006edc:	bf08      	it	eq
 8006ede:	694b      	ldreq	r3, [r1, #20]
 8006ee0:	600f      	str	r7, [r1, #0]
 8006ee2:	bf18      	it	ne
 8006ee4:	2300      	movne	r3, #0
 8006ee6:	eba6 0807 	sub.w	r8, r6, r7
 8006eea:	608b      	str	r3, [r1, #8]
 8006eec:	f1b8 0f00 	cmp.w	r8, #0
 8006ef0:	dde9      	ble.n	8006ec6 <__sflush_r+0xae>
 8006ef2:	6a21      	ldr	r1, [r4, #32]
 8006ef4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006ef6:	4643      	mov	r3, r8
 8006ef8:	463a      	mov	r2, r7
 8006efa:	4628      	mov	r0, r5
 8006efc:	47b0      	blx	r6
 8006efe:	2800      	cmp	r0, #0
 8006f00:	dc08      	bgt.n	8006f14 <__sflush_r+0xfc>
 8006f02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f0a:	81a3      	strh	r3, [r4, #12]
 8006f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f14:	4407      	add	r7, r0
 8006f16:	eba8 0800 	sub.w	r8, r8, r0
 8006f1a:	e7e7      	b.n	8006eec <__sflush_r+0xd4>
 8006f1c:	20400001 	.word	0x20400001

08006f20 <_fflush_r>:
 8006f20:	b538      	push	{r3, r4, r5, lr}
 8006f22:	690b      	ldr	r3, [r1, #16]
 8006f24:	4605      	mov	r5, r0
 8006f26:	460c      	mov	r4, r1
 8006f28:	b913      	cbnz	r3, 8006f30 <_fflush_r+0x10>
 8006f2a:	2500      	movs	r5, #0
 8006f2c:	4628      	mov	r0, r5
 8006f2e:	bd38      	pop	{r3, r4, r5, pc}
 8006f30:	b118      	cbz	r0, 8006f3a <_fflush_r+0x1a>
 8006f32:	6a03      	ldr	r3, [r0, #32]
 8006f34:	b90b      	cbnz	r3, 8006f3a <_fflush_r+0x1a>
 8006f36:	f7fe fc15 	bl	8005764 <__sinit>
 8006f3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d0f3      	beq.n	8006f2a <_fflush_r+0xa>
 8006f42:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f44:	07d0      	lsls	r0, r2, #31
 8006f46:	d404      	bmi.n	8006f52 <_fflush_r+0x32>
 8006f48:	0599      	lsls	r1, r3, #22
 8006f4a:	d402      	bmi.n	8006f52 <_fflush_r+0x32>
 8006f4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f4e:	f7fe fd00 	bl	8005952 <__retarget_lock_acquire_recursive>
 8006f52:	4628      	mov	r0, r5
 8006f54:	4621      	mov	r1, r4
 8006f56:	f7ff ff5f 	bl	8006e18 <__sflush_r>
 8006f5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f5c:	07da      	lsls	r2, r3, #31
 8006f5e:	4605      	mov	r5, r0
 8006f60:	d4e4      	bmi.n	8006f2c <_fflush_r+0xc>
 8006f62:	89a3      	ldrh	r3, [r4, #12]
 8006f64:	059b      	lsls	r3, r3, #22
 8006f66:	d4e1      	bmi.n	8006f2c <_fflush_r+0xc>
 8006f68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f6a:	f7fe fcf3 	bl	8005954 <__retarget_lock_release_recursive>
 8006f6e:	e7dd      	b.n	8006f2c <_fflush_r+0xc>

08006f70 <_sbrk_r>:
 8006f70:	b538      	push	{r3, r4, r5, lr}
 8006f72:	4d06      	ldr	r5, [pc, #24]	@ (8006f8c <_sbrk_r+0x1c>)
 8006f74:	2300      	movs	r3, #0
 8006f76:	4604      	mov	r4, r0
 8006f78:	4608      	mov	r0, r1
 8006f7a:	602b      	str	r3, [r5, #0]
 8006f7c:	f7fa f822 	bl	8000fc4 <_sbrk>
 8006f80:	1c43      	adds	r3, r0, #1
 8006f82:	d102      	bne.n	8006f8a <_sbrk_r+0x1a>
 8006f84:	682b      	ldr	r3, [r5, #0]
 8006f86:	b103      	cbz	r3, 8006f8a <_sbrk_r+0x1a>
 8006f88:	6023      	str	r3, [r4, #0]
 8006f8a:	bd38      	pop	{r3, r4, r5, pc}
 8006f8c:	2000049c 	.word	0x2000049c

08006f90 <memcpy>:
 8006f90:	440a      	add	r2, r1
 8006f92:	4291      	cmp	r1, r2
 8006f94:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f98:	d100      	bne.n	8006f9c <memcpy+0xc>
 8006f9a:	4770      	bx	lr
 8006f9c:	b510      	push	{r4, lr}
 8006f9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fa2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fa6:	4291      	cmp	r1, r2
 8006fa8:	d1f9      	bne.n	8006f9e <memcpy+0xe>
 8006faa:	bd10      	pop	{r4, pc}

08006fac <__assert_func>:
 8006fac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006fae:	4614      	mov	r4, r2
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	4b09      	ldr	r3, [pc, #36]	@ (8006fd8 <__assert_func+0x2c>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4605      	mov	r5, r0
 8006fb8:	68d8      	ldr	r0, [r3, #12]
 8006fba:	b14c      	cbz	r4, 8006fd0 <__assert_func+0x24>
 8006fbc:	4b07      	ldr	r3, [pc, #28]	@ (8006fdc <__assert_func+0x30>)
 8006fbe:	9100      	str	r1, [sp, #0]
 8006fc0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006fc4:	4906      	ldr	r1, [pc, #24]	@ (8006fe0 <__assert_func+0x34>)
 8006fc6:	462b      	mov	r3, r5
 8006fc8:	f000 f842 	bl	8007050 <fiprintf>
 8006fcc:	f000 f852 	bl	8007074 <abort>
 8006fd0:	4b04      	ldr	r3, [pc, #16]	@ (8006fe4 <__assert_func+0x38>)
 8006fd2:	461c      	mov	r4, r3
 8006fd4:	e7f3      	b.n	8006fbe <__assert_func+0x12>
 8006fd6:	bf00      	nop
 8006fd8:	20000034 	.word	0x20000034
 8006fdc:	080079b0 	.word	0x080079b0
 8006fe0:	080079bd 	.word	0x080079bd
 8006fe4:	080079eb 	.word	0x080079eb

08006fe8 <_calloc_r>:
 8006fe8:	b570      	push	{r4, r5, r6, lr}
 8006fea:	fba1 5402 	umull	r5, r4, r1, r2
 8006fee:	b934      	cbnz	r4, 8006ffe <_calloc_r+0x16>
 8006ff0:	4629      	mov	r1, r5
 8006ff2:	f7ff fb0b 	bl	800660c <_malloc_r>
 8006ff6:	4606      	mov	r6, r0
 8006ff8:	b928      	cbnz	r0, 8007006 <_calloc_r+0x1e>
 8006ffa:	4630      	mov	r0, r6
 8006ffc:	bd70      	pop	{r4, r5, r6, pc}
 8006ffe:	220c      	movs	r2, #12
 8007000:	6002      	str	r2, [r0, #0]
 8007002:	2600      	movs	r6, #0
 8007004:	e7f9      	b.n	8006ffa <_calloc_r+0x12>
 8007006:	462a      	mov	r2, r5
 8007008:	4621      	mov	r1, r4
 800700a:	f7fe fc24 	bl	8005856 <memset>
 800700e:	e7f4      	b.n	8006ffa <_calloc_r+0x12>

08007010 <__ascii_mbtowc>:
 8007010:	b082      	sub	sp, #8
 8007012:	b901      	cbnz	r1, 8007016 <__ascii_mbtowc+0x6>
 8007014:	a901      	add	r1, sp, #4
 8007016:	b142      	cbz	r2, 800702a <__ascii_mbtowc+0x1a>
 8007018:	b14b      	cbz	r3, 800702e <__ascii_mbtowc+0x1e>
 800701a:	7813      	ldrb	r3, [r2, #0]
 800701c:	600b      	str	r3, [r1, #0]
 800701e:	7812      	ldrb	r2, [r2, #0]
 8007020:	1e10      	subs	r0, r2, #0
 8007022:	bf18      	it	ne
 8007024:	2001      	movne	r0, #1
 8007026:	b002      	add	sp, #8
 8007028:	4770      	bx	lr
 800702a:	4610      	mov	r0, r2
 800702c:	e7fb      	b.n	8007026 <__ascii_mbtowc+0x16>
 800702e:	f06f 0001 	mvn.w	r0, #1
 8007032:	e7f8      	b.n	8007026 <__ascii_mbtowc+0x16>

08007034 <__ascii_wctomb>:
 8007034:	4603      	mov	r3, r0
 8007036:	4608      	mov	r0, r1
 8007038:	b141      	cbz	r1, 800704c <__ascii_wctomb+0x18>
 800703a:	2aff      	cmp	r2, #255	@ 0xff
 800703c:	d904      	bls.n	8007048 <__ascii_wctomb+0x14>
 800703e:	228a      	movs	r2, #138	@ 0x8a
 8007040:	601a      	str	r2, [r3, #0]
 8007042:	f04f 30ff 	mov.w	r0, #4294967295
 8007046:	4770      	bx	lr
 8007048:	700a      	strb	r2, [r1, #0]
 800704a:	2001      	movs	r0, #1
 800704c:	4770      	bx	lr
	...

08007050 <fiprintf>:
 8007050:	b40e      	push	{r1, r2, r3}
 8007052:	b503      	push	{r0, r1, lr}
 8007054:	4601      	mov	r1, r0
 8007056:	ab03      	add	r3, sp, #12
 8007058:	4805      	ldr	r0, [pc, #20]	@ (8007070 <fiprintf+0x20>)
 800705a:	f853 2b04 	ldr.w	r2, [r3], #4
 800705e:	6800      	ldr	r0, [r0, #0]
 8007060:	9301      	str	r3, [sp, #4]
 8007062:	f000 f837 	bl	80070d4 <_vfiprintf_r>
 8007066:	b002      	add	sp, #8
 8007068:	f85d eb04 	ldr.w	lr, [sp], #4
 800706c:	b003      	add	sp, #12
 800706e:	4770      	bx	lr
 8007070:	20000034 	.word	0x20000034

08007074 <abort>:
 8007074:	b508      	push	{r3, lr}
 8007076:	2006      	movs	r0, #6
 8007078:	f000 fa00 	bl	800747c <raise>
 800707c:	2001      	movs	r0, #1
 800707e:	f7f9 ff29 	bl	8000ed4 <_exit>

08007082 <__sfputc_r>:
 8007082:	6893      	ldr	r3, [r2, #8]
 8007084:	3b01      	subs	r3, #1
 8007086:	2b00      	cmp	r3, #0
 8007088:	b410      	push	{r4}
 800708a:	6093      	str	r3, [r2, #8]
 800708c:	da08      	bge.n	80070a0 <__sfputc_r+0x1e>
 800708e:	6994      	ldr	r4, [r2, #24]
 8007090:	42a3      	cmp	r3, r4
 8007092:	db01      	blt.n	8007098 <__sfputc_r+0x16>
 8007094:	290a      	cmp	r1, #10
 8007096:	d103      	bne.n	80070a0 <__sfputc_r+0x1e>
 8007098:	f85d 4b04 	ldr.w	r4, [sp], #4
 800709c:	f000 b932 	b.w	8007304 <__swbuf_r>
 80070a0:	6813      	ldr	r3, [r2, #0]
 80070a2:	1c58      	adds	r0, r3, #1
 80070a4:	6010      	str	r0, [r2, #0]
 80070a6:	7019      	strb	r1, [r3, #0]
 80070a8:	4608      	mov	r0, r1
 80070aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070ae:	4770      	bx	lr

080070b0 <__sfputs_r>:
 80070b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070b2:	4606      	mov	r6, r0
 80070b4:	460f      	mov	r7, r1
 80070b6:	4614      	mov	r4, r2
 80070b8:	18d5      	adds	r5, r2, r3
 80070ba:	42ac      	cmp	r4, r5
 80070bc:	d101      	bne.n	80070c2 <__sfputs_r+0x12>
 80070be:	2000      	movs	r0, #0
 80070c0:	e007      	b.n	80070d2 <__sfputs_r+0x22>
 80070c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070c6:	463a      	mov	r2, r7
 80070c8:	4630      	mov	r0, r6
 80070ca:	f7ff ffda 	bl	8007082 <__sfputc_r>
 80070ce:	1c43      	adds	r3, r0, #1
 80070d0:	d1f3      	bne.n	80070ba <__sfputs_r+0xa>
 80070d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080070d4 <_vfiprintf_r>:
 80070d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070d8:	460d      	mov	r5, r1
 80070da:	b09d      	sub	sp, #116	@ 0x74
 80070dc:	4614      	mov	r4, r2
 80070de:	4698      	mov	r8, r3
 80070e0:	4606      	mov	r6, r0
 80070e2:	b118      	cbz	r0, 80070ec <_vfiprintf_r+0x18>
 80070e4:	6a03      	ldr	r3, [r0, #32]
 80070e6:	b90b      	cbnz	r3, 80070ec <_vfiprintf_r+0x18>
 80070e8:	f7fe fb3c 	bl	8005764 <__sinit>
 80070ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070ee:	07d9      	lsls	r1, r3, #31
 80070f0:	d405      	bmi.n	80070fe <_vfiprintf_r+0x2a>
 80070f2:	89ab      	ldrh	r3, [r5, #12]
 80070f4:	059a      	lsls	r2, r3, #22
 80070f6:	d402      	bmi.n	80070fe <_vfiprintf_r+0x2a>
 80070f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80070fa:	f7fe fc2a 	bl	8005952 <__retarget_lock_acquire_recursive>
 80070fe:	89ab      	ldrh	r3, [r5, #12]
 8007100:	071b      	lsls	r3, r3, #28
 8007102:	d501      	bpl.n	8007108 <_vfiprintf_r+0x34>
 8007104:	692b      	ldr	r3, [r5, #16]
 8007106:	b99b      	cbnz	r3, 8007130 <_vfiprintf_r+0x5c>
 8007108:	4629      	mov	r1, r5
 800710a:	4630      	mov	r0, r6
 800710c:	f000 f938 	bl	8007380 <__swsetup_r>
 8007110:	b170      	cbz	r0, 8007130 <_vfiprintf_r+0x5c>
 8007112:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007114:	07dc      	lsls	r4, r3, #31
 8007116:	d504      	bpl.n	8007122 <_vfiprintf_r+0x4e>
 8007118:	f04f 30ff 	mov.w	r0, #4294967295
 800711c:	b01d      	add	sp, #116	@ 0x74
 800711e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007122:	89ab      	ldrh	r3, [r5, #12]
 8007124:	0598      	lsls	r0, r3, #22
 8007126:	d4f7      	bmi.n	8007118 <_vfiprintf_r+0x44>
 8007128:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800712a:	f7fe fc13 	bl	8005954 <__retarget_lock_release_recursive>
 800712e:	e7f3      	b.n	8007118 <_vfiprintf_r+0x44>
 8007130:	2300      	movs	r3, #0
 8007132:	9309      	str	r3, [sp, #36]	@ 0x24
 8007134:	2320      	movs	r3, #32
 8007136:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800713a:	f8cd 800c 	str.w	r8, [sp, #12]
 800713e:	2330      	movs	r3, #48	@ 0x30
 8007140:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80072f0 <_vfiprintf_r+0x21c>
 8007144:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007148:	f04f 0901 	mov.w	r9, #1
 800714c:	4623      	mov	r3, r4
 800714e:	469a      	mov	sl, r3
 8007150:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007154:	b10a      	cbz	r2, 800715a <_vfiprintf_r+0x86>
 8007156:	2a25      	cmp	r2, #37	@ 0x25
 8007158:	d1f9      	bne.n	800714e <_vfiprintf_r+0x7a>
 800715a:	ebba 0b04 	subs.w	fp, sl, r4
 800715e:	d00b      	beq.n	8007178 <_vfiprintf_r+0xa4>
 8007160:	465b      	mov	r3, fp
 8007162:	4622      	mov	r2, r4
 8007164:	4629      	mov	r1, r5
 8007166:	4630      	mov	r0, r6
 8007168:	f7ff ffa2 	bl	80070b0 <__sfputs_r>
 800716c:	3001      	adds	r0, #1
 800716e:	f000 80a7 	beq.w	80072c0 <_vfiprintf_r+0x1ec>
 8007172:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007174:	445a      	add	r2, fp
 8007176:	9209      	str	r2, [sp, #36]	@ 0x24
 8007178:	f89a 3000 	ldrb.w	r3, [sl]
 800717c:	2b00      	cmp	r3, #0
 800717e:	f000 809f 	beq.w	80072c0 <_vfiprintf_r+0x1ec>
 8007182:	2300      	movs	r3, #0
 8007184:	f04f 32ff 	mov.w	r2, #4294967295
 8007188:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800718c:	f10a 0a01 	add.w	sl, sl, #1
 8007190:	9304      	str	r3, [sp, #16]
 8007192:	9307      	str	r3, [sp, #28]
 8007194:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007198:	931a      	str	r3, [sp, #104]	@ 0x68
 800719a:	4654      	mov	r4, sl
 800719c:	2205      	movs	r2, #5
 800719e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071a2:	4853      	ldr	r0, [pc, #332]	@ (80072f0 <_vfiprintf_r+0x21c>)
 80071a4:	f7f9 f84c 	bl	8000240 <memchr>
 80071a8:	9a04      	ldr	r2, [sp, #16]
 80071aa:	b9d8      	cbnz	r0, 80071e4 <_vfiprintf_r+0x110>
 80071ac:	06d1      	lsls	r1, r2, #27
 80071ae:	bf44      	itt	mi
 80071b0:	2320      	movmi	r3, #32
 80071b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071b6:	0713      	lsls	r3, r2, #28
 80071b8:	bf44      	itt	mi
 80071ba:	232b      	movmi	r3, #43	@ 0x2b
 80071bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071c0:	f89a 3000 	ldrb.w	r3, [sl]
 80071c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80071c6:	d015      	beq.n	80071f4 <_vfiprintf_r+0x120>
 80071c8:	9a07      	ldr	r2, [sp, #28]
 80071ca:	4654      	mov	r4, sl
 80071cc:	2000      	movs	r0, #0
 80071ce:	f04f 0c0a 	mov.w	ip, #10
 80071d2:	4621      	mov	r1, r4
 80071d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071d8:	3b30      	subs	r3, #48	@ 0x30
 80071da:	2b09      	cmp	r3, #9
 80071dc:	d94b      	bls.n	8007276 <_vfiprintf_r+0x1a2>
 80071de:	b1b0      	cbz	r0, 800720e <_vfiprintf_r+0x13a>
 80071e0:	9207      	str	r2, [sp, #28]
 80071e2:	e014      	b.n	800720e <_vfiprintf_r+0x13a>
 80071e4:	eba0 0308 	sub.w	r3, r0, r8
 80071e8:	fa09 f303 	lsl.w	r3, r9, r3
 80071ec:	4313      	orrs	r3, r2
 80071ee:	9304      	str	r3, [sp, #16]
 80071f0:	46a2      	mov	sl, r4
 80071f2:	e7d2      	b.n	800719a <_vfiprintf_r+0xc6>
 80071f4:	9b03      	ldr	r3, [sp, #12]
 80071f6:	1d19      	adds	r1, r3, #4
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	9103      	str	r1, [sp, #12]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	bfbb      	ittet	lt
 8007200:	425b      	neglt	r3, r3
 8007202:	f042 0202 	orrlt.w	r2, r2, #2
 8007206:	9307      	strge	r3, [sp, #28]
 8007208:	9307      	strlt	r3, [sp, #28]
 800720a:	bfb8      	it	lt
 800720c:	9204      	strlt	r2, [sp, #16]
 800720e:	7823      	ldrb	r3, [r4, #0]
 8007210:	2b2e      	cmp	r3, #46	@ 0x2e
 8007212:	d10a      	bne.n	800722a <_vfiprintf_r+0x156>
 8007214:	7863      	ldrb	r3, [r4, #1]
 8007216:	2b2a      	cmp	r3, #42	@ 0x2a
 8007218:	d132      	bne.n	8007280 <_vfiprintf_r+0x1ac>
 800721a:	9b03      	ldr	r3, [sp, #12]
 800721c:	1d1a      	adds	r2, r3, #4
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	9203      	str	r2, [sp, #12]
 8007222:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007226:	3402      	adds	r4, #2
 8007228:	9305      	str	r3, [sp, #20]
 800722a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007300 <_vfiprintf_r+0x22c>
 800722e:	7821      	ldrb	r1, [r4, #0]
 8007230:	2203      	movs	r2, #3
 8007232:	4650      	mov	r0, sl
 8007234:	f7f9 f804 	bl	8000240 <memchr>
 8007238:	b138      	cbz	r0, 800724a <_vfiprintf_r+0x176>
 800723a:	9b04      	ldr	r3, [sp, #16]
 800723c:	eba0 000a 	sub.w	r0, r0, sl
 8007240:	2240      	movs	r2, #64	@ 0x40
 8007242:	4082      	lsls	r2, r0
 8007244:	4313      	orrs	r3, r2
 8007246:	3401      	adds	r4, #1
 8007248:	9304      	str	r3, [sp, #16]
 800724a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800724e:	4829      	ldr	r0, [pc, #164]	@ (80072f4 <_vfiprintf_r+0x220>)
 8007250:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007254:	2206      	movs	r2, #6
 8007256:	f7f8 fff3 	bl	8000240 <memchr>
 800725a:	2800      	cmp	r0, #0
 800725c:	d03f      	beq.n	80072de <_vfiprintf_r+0x20a>
 800725e:	4b26      	ldr	r3, [pc, #152]	@ (80072f8 <_vfiprintf_r+0x224>)
 8007260:	bb1b      	cbnz	r3, 80072aa <_vfiprintf_r+0x1d6>
 8007262:	9b03      	ldr	r3, [sp, #12]
 8007264:	3307      	adds	r3, #7
 8007266:	f023 0307 	bic.w	r3, r3, #7
 800726a:	3308      	adds	r3, #8
 800726c:	9303      	str	r3, [sp, #12]
 800726e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007270:	443b      	add	r3, r7
 8007272:	9309      	str	r3, [sp, #36]	@ 0x24
 8007274:	e76a      	b.n	800714c <_vfiprintf_r+0x78>
 8007276:	fb0c 3202 	mla	r2, ip, r2, r3
 800727a:	460c      	mov	r4, r1
 800727c:	2001      	movs	r0, #1
 800727e:	e7a8      	b.n	80071d2 <_vfiprintf_r+0xfe>
 8007280:	2300      	movs	r3, #0
 8007282:	3401      	adds	r4, #1
 8007284:	9305      	str	r3, [sp, #20]
 8007286:	4619      	mov	r1, r3
 8007288:	f04f 0c0a 	mov.w	ip, #10
 800728c:	4620      	mov	r0, r4
 800728e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007292:	3a30      	subs	r2, #48	@ 0x30
 8007294:	2a09      	cmp	r2, #9
 8007296:	d903      	bls.n	80072a0 <_vfiprintf_r+0x1cc>
 8007298:	2b00      	cmp	r3, #0
 800729a:	d0c6      	beq.n	800722a <_vfiprintf_r+0x156>
 800729c:	9105      	str	r1, [sp, #20]
 800729e:	e7c4      	b.n	800722a <_vfiprintf_r+0x156>
 80072a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80072a4:	4604      	mov	r4, r0
 80072a6:	2301      	movs	r3, #1
 80072a8:	e7f0      	b.n	800728c <_vfiprintf_r+0x1b8>
 80072aa:	ab03      	add	r3, sp, #12
 80072ac:	9300      	str	r3, [sp, #0]
 80072ae:	462a      	mov	r2, r5
 80072b0:	4b12      	ldr	r3, [pc, #72]	@ (80072fc <_vfiprintf_r+0x228>)
 80072b2:	a904      	add	r1, sp, #16
 80072b4:	4630      	mov	r0, r6
 80072b6:	f7fd fe23 	bl	8004f00 <_printf_float>
 80072ba:	4607      	mov	r7, r0
 80072bc:	1c78      	adds	r0, r7, #1
 80072be:	d1d6      	bne.n	800726e <_vfiprintf_r+0x19a>
 80072c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072c2:	07d9      	lsls	r1, r3, #31
 80072c4:	d405      	bmi.n	80072d2 <_vfiprintf_r+0x1fe>
 80072c6:	89ab      	ldrh	r3, [r5, #12]
 80072c8:	059a      	lsls	r2, r3, #22
 80072ca:	d402      	bmi.n	80072d2 <_vfiprintf_r+0x1fe>
 80072cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072ce:	f7fe fb41 	bl	8005954 <__retarget_lock_release_recursive>
 80072d2:	89ab      	ldrh	r3, [r5, #12]
 80072d4:	065b      	lsls	r3, r3, #25
 80072d6:	f53f af1f 	bmi.w	8007118 <_vfiprintf_r+0x44>
 80072da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072dc:	e71e      	b.n	800711c <_vfiprintf_r+0x48>
 80072de:	ab03      	add	r3, sp, #12
 80072e0:	9300      	str	r3, [sp, #0]
 80072e2:	462a      	mov	r2, r5
 80072e4:	4b05      	ldr	r3, [pc, #20]	@ (80072fc <_vfiprintf_r+0x228>)
 80072e6:	a904      	add	r1, sp, #16
 80072e8:	4630      	mov	r0, r6
 80072ea:	f7fe f891 	bl	8005410 <_printf_i>
 80072ee:	e7e4      	b.n	80072ba <_vfiprintf_r+0x1e6>
 80072f0:	080079ec 	.word	0x080079ec
 80072f4:	080079f6 	.word	0x080079f6
 80072f8:	08004f01 	.word	0x08004f01
 80072fc:	080070b1 	.word	0x080070b1
 8007300:	080079f2 	.word	0x080079f2

08007304 <__swbuf_r>:
 8007304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007306:	460e      	mov	r6, r1
 8007308:	4614      	mov	r4, r2
 800730a:	4605      	mov	r5, r0
 800730c:	b118      	cbz	r0, 8007316 <__swbuf_r+0x12>
 800730e:	6a03      	ldr	r3, [r0, #32]
 8007310:	b90b      	cbnz	r3, 8007316 <__swbuf_r+0x12>
 8007312:	f7fe fa27 	bl	8005764 <__sinit>
 8007316:	69a3      	ldr	r3, [r4, #24]
 8007318:	60a3      	str	r3, [r4, #8]
 800731a:	89a3      	ldrh	r3, [r4, #12]
 800731c:	071a      	lsls	r2, r3, #28
 800731e:	d501      	bpl.n	8007324 <__swbuf_r+0x20>
 8007320:	6923      	ldr	r3, [r4, #16]
 8007322:	b943      	cbnz	r3, 8007336 <__swbuf_r+0x32>
 8007324:	4621      	mov	r1, r4
 8007326:	4628      	mov	r0, r5
 8007328:	f000 f82a 	bl	8007380 <__swsetup_r>
 800732c:	b118      	cbz	r0, 8007336 <__swbuf_r+0x32>
 800732e:	f04f 37ff 	mov.w	r7, #4294967295
 8007332:	4638      	mov	r0, r7
 8007334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007336:	6823      	ldr	r3, [r4, #0]
 8007338:	6922      	ldr	r2, [r4, #16]
 800733a:	1a98      	subs	r0, r3, r2
 800733c:	6963      	ldr	r3, [r4, #20]
 800733e:	b2f6      	uxtb	r6, r6
 8007340:	4283      	cmp	r3, r0
 8007342:	4637      	mov	r7, r6
 8007344:	dc05      	bgt.n	8007352 <__swbuf_r+0x4e>
 8007346:	4621      	mov	r1, r4
 8007348:	4628      	mov	r0, r5
 800734a:	f7ff fde9 	bl	8006f20 <_fflush_r>
 800734e:	2800      	cmp	r0, #0
 8007350:	d1ed      	bne.n	800732e <__swbuf_r+0x2a>
 8007352:	68a3      	ldr	r3, [r4, #8]
 8007354:	3b01      	subs	r3, #1
 8007356:	60a3      	str	r3, [r4, #8]
 8007358:	6823      	ldr	r3, [r4, #0]
 800735a:	1c5a      	adds	r2, r3, #1
 800735c:	6022      	str	r2, [r4, #0]
 800735e:	701e      	strb	r6, [r3, #0]
 8007360:	6962      	ldr	r2, [r4, #20]
 8007362:	1c43      	adds	r3, r0, #1
 8007364:	429a      	cmp	r2, r3
 8007366:	d004      	beq.n	8007372 <__swbuf_r+0x6e>
 8007368:	89a3      	ldrh	r3, [r4, #12]
 800736a:	07db      	lsls	r3, r3, #31
 800736c:	d5e1      	bpl.n	8007332 <__swbuf_r+0x2e>
 800736e:	2e0a      	cmp	r6, #10
 8007370:	d1df      	bne.n	8007332 <__swbuf_r+0x2e>
 8007372:	4621      	mov	r1, r4
 8007374:	4628      	mov	r0, r5
 8007376:	f7ff fdd3 	bl	8006f20 <_fflush_r>
 800737a:	2800      	cmp	r0, #0
 800737c:	d0d9      	beq.n	8007332 <__swbuf_r+0x2e>
 800737e:	e7d6      	b.n	800732e <__swbuf_r+0x2a>

08007380 <__swsetup_r>:
 8007380:	b538      	push	{r3, r4, r5, lr}
 8007382:	4b29      	ldr	r3, [pc, #164]	@ (8007428 <__swsetup_r+0xa8>)
 8007384:	4605      	mov	r5, r0
 8007386:	6818      	ldr	r0, [r3, #0]
 8007388:	460c      	mov	r4, r1
 800738a:	b118      	cbz	r0, 8007394 <__swsetup_r+0x14>
 800738c:	6a03      	ldr	r3, [r0, #32]
 800738e:	b90b      	cbnz	r3, 8007394 <__swsetup_r+0x14>
 8007390:	f7fe f9e8 	bl	8005764 <__sinit>
 8007394:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007398:	0719      	lsls	r1, r3, #28
 800739a:	d422      	bmi.n	80073e2 <__swsetup_r+0x62>
 800739c:	06da      	lsls	r2, r3, #27
 800739e:	d407      	bmi.n	80073b0 <__swsetup_r+0x30>
 80073a0:	2209      	movs	r2, #9
 80073a2:	602a      	str	r2, [r5, #0]
 80073a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073a8:	81a3      	strh	r3, [r4, #12]
 80073aa:	f04f 30ff 	mov.w	r0, #4294967295
 80073ae:	e033      	b.n	8007418 <__swsetup_r+0x98>
 80073b0:	0758      	lsls	r0, r3, #29
 80073b2:	d512      	bpl.n	80073da <__swsetup_r+0x5a>
 80073b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80073b6:	b141      	cbz	r1, 80073ca <__swsetup_r+0x4a>
 80073b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80073bc:	4299      	cmp	r1, r3
 80073be:	d002      	beq.n	80073c6 <__swsetup_r+0x46>
 80073c0:	4628      	mov	r0, r5
 80073c2:	f7ff f8af 	bl	8006524 <_free_r>
 80073c6:	2300      	movs	r3, #0
 80073c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80073ca:	89a3      	ldrh	r3, [r4, #12]
 80073cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80073d0:	81a3      	strh	r3, [r4, #12]
 80073d2:	2300      	movs	r3, #0
 80073d4:	6063      	str	r3, [r4, #4]
 80073d6:	6923      	ldr	r3, [r4, #16]
 80073d8:	6023      	str	r3, [r4, #0]
 80073da:	89a3      	ldrh	r3, [r4, #12]
 80073dc:	f043 0308 	orr.w	r3, r3, #8
 80073e0:	81a3      	strh	r3, [r4, #12]
 80073e2:	6923      	ldr	r3, [r4, #16]
 80073e4:	b94b      	cbnz	r3, 80073fa <__swsetup_r+0x7a>
 80073e6:	89a3      	ldrh	r3, [r4, #12]
 80073e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80073ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073f0:	d003      	beq.n	80073fa <__swsetup_r+0x7a>
 80073f2:	4621      	mov	r1, r4
 80073f4:	4628      	mov	r0, r5
 80073f6:	f000 f883 	bl	8007500 <__smakebuf_r>
 80073fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073fe:	f013 0201 	ands.w	r2, r3, #1
 8007402:	d00a      	beq.n	800741a <__swsetup_r+0x9a>
 8007404:	2200      	movs	r2, #0
 8007406:	60a2      	str	r2, [r4, #8]
 8007408:	6962      	ldr	r2, [r4, #20]
 800740a:	4252      	negs	r2, r2
 800740c:	61a2      	str	r2, [r4, #24]
 800740e:	6922      	ldr	r2, [r4, #16]
 8007410:	b942      	cbnz	r2, 8007424 <__swsetup_r+0xa4>
 8007412:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007416:	d1c5      	bne.n	80073a4 <__swsetup_r+0x24>
 8007418:	bd38      	pop	{r3, r4, r5, pc}
 800741a:	0799      	lsls	r1, r3, #30
 800741c:	bf58      	it	pl
 800741e:	6962      	ldrpl	r2, [r4, #20]
 8007420:	60a2      	str	r2, [r4, #8]
 8007422:	e7f4      	b.n	800740e <__swsetup_r+0x8e>
 8007424:	2000      	movs	r0, #0
 8007426:	e7f7      	b.n	8007418 <__swsetup_r+0x98>
 8007428:	20000034 	.word	0x20000034

0800742c <_raise_r>:
 800742c:	291f      	cmp	r1, #31
 800742e:	b538      	push	{r3, r4, r5, lr}
 8007430:	4605      	mov	r5, r0
 8007432:	460c      	mov	r4, r1
 8007434:	d904      	bls.n	8007440 <_raise_r+0x14>
 8007436:	2316      	movs	r3, #22
 8007438:	6003      	str	r3, [r0, #0]
 800743a:	f04f 30ff 	mov.w	r0, #4294967295
 800743e:	bd38      	pop	{r3, r4, r5, pc}
 8007440:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007442:	b112      	cbz	r2, 800744a <_raise_r+0x1e>
 8007444:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007448:	b94b      	cbnz	r3, 800745e <_raise_r+0x32>
 800744a:	4628      	mov	r0, r5
 800744c:	f000 f830 	bl	80074b0 <_getpid_r>
 8007450:	4622      	mov	r2, r4
 8007452:	4601      	mov	r1, r0
 8007454:	4628      	mov	r0, r5
 8007456:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800745a:	f000 b817 	b.w	800748c <_kill_r>
 800745e:	2b01      	cmp	r3, #1
 8007460:	d00a      	beq.n	8007478 <_raise_r+0x4c>
 8007462:	1c59      	adds	r1, r3, #1
 8007464:	d103      	bne.n	800746e <_raise_r+0x42>
 8007466:	2316      	movs	r3, #22
 8007468:	6003      	str	r3, [r0, #0]
 800746a:	2001      	movs	r0, #1
 800746c:	e7e7      	b.n	800743e <_raise_r+0x12>
 800746e:	2100      	movs	r1, #0
 8007470:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007474:	4620      	mov	r0, r4
 8007476:	4798      	blx	r3
 8007478:	2000      	movs	r0, #0
 800747a:	e7e0      	b.n	800743e <_raise_r+0x12>

0800747c <raise>:
 800747c:	4b02      	ldr	r3, [pc, #8]	@ (8007488 <raise+0xc>)
 800747e:	4601      	mov	r1, r0
 8007480:	6818      	ldr	r0, [r3, #0]
 8007482:	f7ff bfd3 	b.w	800742c <_raise_r>
 8007486:	bf00      	nop
 8007488:	20000034 	.word	0x20000034

0800748c <_kill_r>:
 800748c:	b538      	push	{r3, r4, r5, lr}
 800748e:	4d07      	ldr	r5, [pc, #28]	@ (80074ac <_kill_r+0x20>)
 8007490:	2300      	movs	r3, #0
 8007492:	4604      	mov	r4, r0
 8007494:	4608      	mov	r0, r1
 8007496:	4611      	mov	r1, r2
 8007498:	602b      	str	r3, [r5, #0]
 800749a:	f7f9 fd0b 	bl	8000eb4 <_kill>
 800749e:	1c43      	adds	r3, r0, #1
 80074a0:	d102      	bne.n	80074a8 <_kill_r+0x1c>
 80074a2:	682b      	ldr	r3, [r5, #0]
 80074a4:	b103      	cbz	r3, 80074a8 <_kill_r+0x1c>
 80074a6:	6023      	str	r3, [r4, #0]
 80074a8:	bd38      	pop	{r3, r4, r5, pc}
 80074aa:	bf00      	nop
 80074ac:	2000049c 	.word	0x2000049c

080074b0 <_getpid_r>:
 80074b0:	f7f9 bcf8 	b.w	8000ea4 <_getpid>

080074b4 <__swhatbuf_r>:
 80074b4:	b570      	push	{r4, r5, r6, lr}
 80074b6:	460c      	mov	r4, r1
 80074b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074bc:	2900      	cmp	r1, #0
 80074be:	b096      	sub	sp, #88	@ 0x58
 80074c0:	4615      	mov	r5, r2
 80074c2:	461e      	mov	r6, r3
 80074c4:	da0d      	bge.n	80074e2 <__swhatbuf_r+0x2e>
 80074c6:	89a3      	ldrh	r3, [r4, #12]
 80074c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80074cc:	f04f 0100 	mov.w	r1, #0
 80074d0:	bf14      	ite	ne
 80074d2:	2340      	movne	r3, #64	@ 0x40
 80074d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80074d8:	2000      	movs	r0, #0
 80074da:	6031      	str	r1, [r6, #0]
 80074dc:	602b      	str	r3, [r5, #0]
 80074de:	b016      	add	sp, #88	@ 0x58
 80074e0:	bd70      	pop	{r4, r5, r6, pc}
 80074e2:	466a      	mov	r2, sp
 80074e4:	f000 f848 	bl	8007578 <_fstat_r>
 80074e8:	2800      	cmp	r0, #0
 80074ea:	dbec      	blt.n	80074c6 <__swhatbuf_r+0x12>
 80074ec:	9901      	ldr	r1, [sp, #4]
 80074ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80074f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80074f6:	4259      	negs	r1, r3
 80074f8:	4159      	adcs	r1, r3
 80074fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80074fe:	e7eb      	b.n	80074d8 <__swhatbuf_r+0x24>

08007500 <__smakebuf_r>:
 8007500:	898b      	ldrh	r3, [r1, #12]
 8007502:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007504:	079d      	lsls	r5, r3, #30
 8007506:	4606      	mov	r6, r0
 8007508:	460c      	mov	r4, r1
 800750a:	d507      	bpl.n	800751c <__smakebuf_r+0x1c>
 800750c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007510:	6023      	str	r3, [r4, #0]
 8007512:	6123      	str	r3, [r4, #16]
 8007514:	2301      	movs	r3, #1
 8007516:	6163      	str	r3, [r4, #20]
 8007518:	b003      	add	sp, #12
 800751a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800751c:	ab01      	add	r3, sp, #4
 800751e:	466a      	mov	r2, sp
 8007520:	f7ff ffc8 	bl	80074b4 <__swhatbuf_r>
 8007524:	9f00      	ldr	r7, [sp, #0]
 8007526:	4605      	mov	r5, r0
 8007528:	4639      	mov	r1, r7
 800752a:	4630      	mov	r0, r6
 800752c:	f7ff f86e 	bl	800660c <_malloc_r>
 8007530:	b948      	cbnz	r0, 8007546 <__smakebuf_r+0x46>
 8007532:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007536:	059a      	lsls	r2, r3, #22
 8007538:	d4ee      	bmi.n	8007518 <__smakebuf_r+0x18>
 800753a:	f023 0303 	bic.w	r3, r3, #3
 800753e:	f043 0302 	orr.w	r3, r3, #2
 8007542:	81a3      	strh	r3, [r4, #12]
 8007544:	e7e2      	b.n	800750c <__smakebuf_r+0xc>
 8007546:	89a3      	ldrh	r3, [r4, #12]
 8007548:	6020      	str	r0, [r4, #0]
 800754a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800754e:	81a3      	strh	r3, [r4, #12]
 8007550:	9b01      	ldr	r3, [sp, #4]
 8007552:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007556:	b15b      	cbz	r3, 8007570 <__smakebuf_r+0x70>
 8007558:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800755c:	4630      	mov	r0, r6
 800755e:	f000 f81d 	bl	800759c <_isatty_r>
 8007562:	b128      	cbz	r0, 8007570 <__smakebuf_r+0x70>
 8007564:	89a3      	ldrh	r3, [r4, #12]
 8007566:	f023 0303 	bic.w	r3, r3, #3
 800756a:	f043 0301 	orr.w	r3, r3, #1
 800756e:	81a3      	strh	r3, [r4, #12]
 8007570:	89a3      	ldrh	r3, [r4, #12]
 8007572:	431d      	orrs	r5, r3
 8007574:	81a5      	strh	r5, [r4, #12]
 8007576:	e7cf      	b.n	8007518 <__smakebuf_r+0x18>

08007578 <_fstat_r>:
 8007578:	b538      	push	{r3, r4, r5, lr}
 800757a:	4d07      	ldr	r5, [pc, #28]	@ (8007598 <_fstat_r+0x20>)
 800757c:	2300      	movs	r3, #0
 800757e:	4604      	mov	r4, r0
 8007580:	4608      	mov	r0, r1
 8007582:	4611      	mov	r1, r2
 8007584:	602b      	str	r3, [r5, #0]
 8007586:	f7f9 fcf5 	bl	8000f74 <_fstat>
 800758a:	1c43      	adds	r3, r0, #1
 800758c:	d102      	bne.n	8007594 <_fstat_r+0x1c>
 800758e:	682b      	ldr	r3, [r5, #0]
 8007590:	b103      	cbz	r3, 8007594 <_fstat_r+0x1c>
 8007592:	6023      	str	r3, [r4, #0]
 8007594:	bd38      	pop	{r3, r4, r5, pc}
 8007596:	bf00      	nop
 8007598:	2000049c 	.word	0x2000049c

0800759c <_isatty_r>:
 800759c:	b538      	push	{r3, r4, r5, lr}
 800759e:	4d06      	ldr	r5, [pc, #24]	@ (80075b8 <_isatty_r+0x1c>)
 80075a0:	2300      	movs	r3, #0
 80075a2:	4604      	mov	r4, r0
 80075a4:	4608      	mov	r0, r1
 80075a6:	602b      	str	r3, [r5, #0]
 80075a8:	f7f9 fcf4 	bl	8000f94 <_isatty>
 80075ac:	1c43      	adds	r3, r0, #1
 80075ae:	d102      	bne.n	80075b6 <_isatty_r+0x1a>
 80075b0:	682b      	ldr	r3, [r5, #0]
 80075b2:	b103      	cbz	r3, 80075b6 <_isatty_r+0x1a>
 80075b4:	6023      	str	r3, [r4, #0]
 80075b6:	bd38      	pop	{r3, r4, r5, pc}
 80075b8:	2000049c 	.word	0x2000049c

080075bc <_init>:
 80075bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075be:	bf00      	nop
 80075c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075c2:	bc08      	pop	{r3}
 80075c4:	469e      	mov	lr, r3
 80075c6:	4770      	bx	lr

080075c8 <_fini>:
 80075c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ca:	bf00      	nop
 80075cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075ce:	bc08      	pop	{r3}
 80075d0:	469e      	mov	lr, r3
 80075d2:	4770      	bx	lr
