#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 12 21:04:11 2020
# Process ID: 11328
# Current directory: E:/FPGA_DEMO/zedboard/hdmi_vdma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8764 E:\FPGA_DEMO\zedboard\hdmi_vdma\hdmi_vdma.xpr
# Log file: E:/FPGA_DEMO/zedboard/hdmi_vdma/vivado.log
# Journal file: E:/FPGA_DEMO/zedboard/hdmi_vdma\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/fpga_proj/Miz_ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1079.051 ; gain = 0.000
open_bd_design {E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:user:hdmi_display:1.0 - hdmi_display_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_74M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out74_25_90(clk) and /hdmi_display_0/vga_clk_90(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out74_25(clk) and /v_tc_0/gen_clken(undef)
Successfully read diagram <design_1> from BD file <E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.867 ; gain = 64.402
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out74_25]
delete_bd_objs [get_bd_nets rst_clk_wiz_0_74M_peripheral_aresetn]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out74_25_90]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
delete_bd_objs [get_bd_intf_nets v_tc_0_vtiming_out]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets clk_wiz_0_locked] [get_bd_cells rst_clk_wiz_0_74M]
set_property location {3.5 953 369} [get_bd_cells clk_wiz_0]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/video_in] [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S]
set_property location {2 1268 418} [get_bd_cells v_tc_0]
set_property location {1.5 1259 413} [get_bd_cells v_tc_0]
connect_bd_intf_net [get_bd_intf_pins v_tc_0/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
set_property location {2.5 1430 467} [get_bd_cells v_tc_0]
set_property location {2 1427 456} [get_bd_cells v_tc_0]
set_property location {2 1423 452} [get_bd_cells v_tc_0]
set_property location {2 1430 291} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out74_25] [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out74_25] [get_bd_pins v_tc_0/gen_clken]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out74_25(clk) and /v_tc_0/gen_clken(undef)
connect_bd_net [get_bd_pins clk_wiz_0/clk_out74_25_90] [get_bd_pins hdmi_display_0/vga_clk_90]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out74_25_90(clk) and /hdmi_display_0/vga_clk_90(undef)
connect_bd_net [get_bd_pins hdmi_display_0/vga_clk] [get_bd_pins clk_wiz_0/clk_out74_25]
connect_bd_net [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk] [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out74_25] [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins clk_wiz_0/clk_out74_25]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out74_25] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins hdmi_display_0/i2c_clk]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins hdmi_display_0/i2c_clk]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins clk_wiz_0/clk_out74_25]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins clk_wiz_0/clk_out74_25]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out74_25 (74 MHz)} Clk_slave {/clk_wiz_0/clk_out74_25 (74 MHz)} Clk_xbar {/clk_wiz_0/clk_out74_25 (74 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_vdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4300_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/resetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out74_25 (74 MHz)} Clk_slave {/clk_wiz_0/clk_out74_25 (74 MHz)} Clk_xbar {/clk_wiz_0/clk_out74_25 (74 MHz)} Master {/axi_vdma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_0_74M/ext_reset_in]
validate_bd_design
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.867 ; gain = 0.000
save_bd_design
Wrote  : <E:\FPGA_DEMO\zedboard\hdmi_vdma\hdmi_vdma.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\FPGA_DEMO\zedboard\hdmi_vdma\hdmi_vdma.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_74M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1605.867 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 54c9a04c50ecd100; cache size = 17.540 MB.
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_74M_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_clk_wiz_0_74M_1, cache-ID = 0bd954ac7b92e545; cache size = 17.540 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = 51ec031e825de891; cache size = 17.540 MB.
export_ip_user_files -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_1_synth_1 -jobs 8
[Thu Nov 12 21:16:59 2020] Launched design_1_processing_system7_0_1_synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.runs/design_1_processing_system7_0_1_synth_1/runme.log
export_simulation -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 12 21:18:04 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.runs/synth_1/runme.log
[Thu Nov 12 21:18:04 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.runs/impl_1/runme.log
set_property pfm_name {} [get_files -all {E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2020.1/data\embeddedsw) loading 1 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1605.867 ; gain = 0.000
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 12 21:46:24 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.runs/impl_1/runme.log
set_property pfm_name {} [get_files -all {E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1611.672 ; gain = 5.805
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 12 21:51:48 2020...
