parent	,	V_18
DIV_ROUND_UP	,	F_2
MXC_CCM_CBCDR_DDR_PODF_MASK	,	V_134
MX53_DPLL1_BASE	,	V_31
MXC_PLL_DP_HFS_OP	,	V_57
quad_parent_rate	,	V_68
clk_cpu_get_rate	,	F_28
MXC_CCM_CCSR_STEP_SEL_PLL2_DIVIDED	,	V_80
mx51_lookups	,	V_156
usboh3_clk	,	V_160
MXC_CCM_CBCDR_PERCLK_PRED1_MASK	,	V_116
MX51_INT_GPT	,	V_163
_clk_periph_apm_set_parent	,	F_30
ipg_perclk	,	V_150
clk_ahb_get_rate	,	F_32
MXC_CCM_CBCDR_PERCLK_PODF_MASK	,	V_120
ARRAY_SIZE	,	F_62
_clk_pll_set_rate	,	F_19
_clk_pll2_sw_set_parent	,	F_26
temp64	,	V_67
MXC_PLL_DP_OP_MFI_MASK	,	V_61
ckih2	,	V_155
ckih1	,	V_154
clk_set_parent	,	F_68
do_div	,	F_18
_get_mux	,	F_10
clk_cpu_set_rate	,	F_29
imx_print_silicon_rev	,	F_65
pr_err	,	F_22
MXC_CCM_CBCDR_PERCLK_PODF_OFFSET	,	V_121
mxc_timer_init	,	F_70
MXC_CCM_CCSR_PLL3_PODF_MASK	,	V_84
_clk_hsc_disable	,	F_54
MX51_CCM_CLPCR_BYPASS_MAX_LPM_HS	,	V_108
clk_ipu_disable	,	F_52
MXC_PLL_DP_MFN_MASK	,	V_64
MXC_CCM_CBCDR_PERIPH_CLK_SEL	,	V_102
device_node	,	V_168
MX51_IO_ADDRESS	,	F_71
of_property_read_u32	,	F_77
osc_clk	,	V_87
BUG	,	F_11
esdhc2_clk	,	V_146
"MX5: pll locking failed\n"	,	L_1
min_pre	,	V_5
usb_phy1_clk	,	V_159
__raw_readl	,	F_4
MXC_CCM_CBCDR	,	V_101
pll1_main_clk	,	V_25
pll3_sw_clk	,	V_29
MXC_PLL_DP_CTL_LRF	,	V_71
i	,	V_69
_clk_lp_apm_set_parent	,	F_27
MXC_PLL_DP_CTL_HFSM	,	V_52
clk_tree_init	,	F_60
"i.MX51"	,	L_4
s64	,	T_3
MXC_CCM_CCSR_PLL3_PODF_OFFSET	,	V_85
MXC_CCM_CCSR_PLL2_PODF_OFFSET	,	V_83
_clk_ipg_per_set_parent	,	F_40
MX53_GPT1_BASE_ADDR	,	V_166
MX51_DPLL2_BASE	,	V_28
clk_esdhc2_mx53_set_parent	,	F_58
old_err	,	V_7
_clk_max_disable	,	F_37
__iomem	,	T_2
"MX5: clk_ahb_set_rate failed\n"	,	L_3
MXC_CCM_CBCMR	,	V_96
temp_pre	,	V_6
periph_apm_clk	,	V_103
MX53_IO_ADDRESS	,	F_74
MXC_CCM_CCGRx_MOD_IDLE	,	V_17
MXC_CCM_CSCMR1_ESDHC3_CLK_SEL	,	V_145
post	,	V_2
_clk_pll_enable	,	F_20
reg	,	V_11
MXC_PLL_DP_MFD_MASK	,	V_63
MX53_INT_GPT	,	V_167
get_high_reference_clock_rate	,	F_45
mx53_pll4_sw_clk	,	V_34
MXC_PLL_DP_CTL_DPDCK0_2_EN	,	V_53
MXC_CCM_CCSR	,	V_74
pre	,	V_1
MXC_CCM_CBCDR_IPG_PODF_MASK	,	V_110
MAX_DPLL_WAIT_TRIES	,	V_72
MXC_CCM_CBCDR_AHB_PODF_OFFSET	,	V_105
mx51_clocks_init_dt	,	F_79
MX51_DPLL1_BASE	,	V_26
"i.MX53"	,	L_5
MXC_CCM_CBCDR_EMI_PODF_MASK	,	V_132
clk_get_rate	,	F_17
MXC_CCM_CBCDR_PERCLK_PRED2_OFFSET	,	V_119
esdhc1_clk	,	V_144
MXC_PLL_DP_MFD	,	V_55
max_post	,	V_4
_mx53_get_pll_base	,	F_13
"fsl,imx-osc"	,	L_9
cpu_clk	,	V_157
_clk_ahb_round_rate	,	F_34
MXC_CCM_CACRR	,	V_90
rate	,	V_66
MXC_CCM_CSCMR1	,	V_141
MXC_CCM_CACRR_ARM_PODF_OFFSET	,	V_93
MXC_PLL_DP_MFN	,	V_56
MXC_CCM_CDHIPR_AHB_PODF_BUSY	,	V_106
MX53_CCM_CLPCR_BYPASS_MAX_LPM_HS	,	V_109
MXC_CCM_CSCMR1_USB_PHY_CLK_SEL	,	V_142
MXC_CCM_CDHIPR_PERIPH_CLK_SEL_BUSY	,	V_100
_clk_main_bus_set_parent	,	F_31
pll1_sw_clk	,	V_95
pdf	,	V_39
podf	,	V_114
MXC_CCM_CBCDR_IPG_PODF_OFFSET	,	V_111
iim_clk	,	V_158
MXC_CCM_CCSR_PLL1_SW_CLK_SEL	,	V_75
MXC_PLL_DP_CTL	,	V_51
step	,	V_73
MXC_CCM_CBCDR_NFC_PODF_MASK	,	V_125
MXC_CCM_CLPCR_BYPASS_HSC_LPM_HS	,	V_140
MXC_CCM_CCDR	,	V_136
osc	,	V_153
clk_disable	,	F_67
MXC_CCM_CCSR_STEP_SEL_MASK	,	V_76
MXC_CCM_CBCMR_PERIPH_CLK_SEL_OFFSET	,	V_98
MXC_CCM_CBCDR_AHB_PODF_MASK	,	V_104
enable_reg	,	V_12
_clk_hsc_enable	,	F_53
set_parent	,	V_151
MXC_CCM_CBCMR_PERCLK_IPG_CLK_SEL	,	V_124
for_each_compatible_node	,	F_76
enable_shift	,	V_14
dp_ctl	,	V_45
clk_nfc_round_rate	,	F_43
"MX5: Set parent for periph_apm clock failed\n"	,	L_2
of_device_is_compatible	,	F_78
MXC_CCM_CBCDR_NFC_PODF_OFFSET	,	V_126
cpu_podf	,	V_92
max_pre	,	V_3
MXC_CCM_CCSR_STEP_SEL_OFFSET	,	V_78
MX53_DPLL2_BASE	,	V_32
clk	,	V_9
MXC_CCM_CCGRx_MOD_ON	,	V_15
clk_pll_get_rate	,	F_16
oscillator_reference	,	V_130
get_ckih2_reference_clock_rate	,	F_48
clk_enable	,	F_64
MXC_CCM_CSCMR1_ESDHC4_CLK_SEL	,	V_147
clk_esdhc4_mx53_set_parent	,	F_59
get_oscillator_reference_clock_rate	,	F_47
pll2_sw_clk	,	V_27
_get_pll_base	,	F_14
mx53_revision	,	F_73
MXC_CCM_CCSR_STEP_SEL_PLL3_DIVIDED	,	V_81
dp_mfn	,	V_44
_clk_ddr_hf_get_rate	,	F_50
MXC_CCM_CBCDR_PERCLK_PRED2_MASK	,	V_118
MXC_CCM_CDHIPR	,	V_99
_clk_max_enable	,	F_35
clk_ipg_per_get_rate	,	F_39
clkdev_add	,	F_63
dp_mfd	,	V_43
external_high_reference	,	V_128
mx53_clocks_init_dt	,	F_80
clk_esdhc4_set_parent	,	F_57
clk_nfc_set_rate	,	F_44
clk_emi_slow_get_rate	,	F_49
_clk_ccgr_setclk	,	F_3
__raw_writel	,	F_5
_clk_ccgr_disable_inwait	,	F_9
MXC_CCM_CCDR_IPU_HS_MASK	,	V_137
_clk_ccgr_enable_inrun	,	F_8
MXC_CCM_CBCMR_PERCLK_LP_APM_CLK_SEL	,	V_123
uart_root_clk	,	V_165
MX51_GPT1_BASE_ADDR	,	V_162
m0	,	V_19
err	,	V_8
m1	,	V_20
m2	,	V_21
cacrr	,	V_89
cpu_is_mx53	,	F_36
m3	,	V_22
cpu_is_mx51	,	F_15
clk_nfc_get_rate	,	F_41
EINVAL	,	V_23
"fsl,imx-ckil"	,	L_8
MXC_PLL_DP_OP_MFI_OFFSET	,	V_62
clk_esdhc3_set_parent	,	F_56
mfn_abs	,	V_41
__init	,	T_4
udelay	,	F_21
MXC_CCM_CACRR_ARM_PODF_MASK	,	V_91
external_low_reference	,	V_129
__calc_pre_post_dividers	,	F_1
MXC_CCM_CSCMR1_ESDHC2_MSHC2_MX53_CLK_SEL	,	V_148
clk_get_freq_dt	,	F_75
"fixed-clock"	,	L_6
_clk_pll1_sw_set_parent	,	F_24
mode	,	V_10
u32	,	T_1
MX51_DPLL3_BASE	,	V_30
MXC_PLL_DP_OP	,	V_54
esdhc3_mx53_clk	,	V_149
mx53_lookups	,	V_164
pll_hfsm	,	V_46
clk_ipg_get_rate	,	F_38
clk_pll1_sw_get_rate	,	F_25
MXC_CCM_CDHIPR_NFC_IPG_INT_MEM_PODF_BUSY	,	V_127
ckil	,	V_152
MXC_CCM_CCGRx_CG_MASK	,	V_13
MXC_CCM_CCSR_STEP_SEL_LP_APM	,	V_77
ckih2_reference	,	V_131
dbl	,	V_47
MX53_DPLL4_BASE	,	V_35
clk_usb_phy1_set_parent	,	F_55
MXC_CCM_CBCDR_DDR_PODF_OFFSET	,	V_135
MXC_PLL_DP_OP_PDF_MASK	,	V_60
MXC_PLL_DP_CTL_UPEN	,	V_70
clk_set_rate	,	F_69
MXC_CCM_CBCMR_PERIPH_CLK_SEL_MASK	,	V_97
MXC_CCM_CLPCR	,	V_107
mx51_clocks_init	,	F_61
MXC_CCM_CCGRx_MOD_OFF	,	V_16
dp_op	,	V_42
gpt_clk	,	V_161
np	,	V_169
mx51_revision	,	F_66
lp_apm_clk	,	V_79
MX53_DPLL3_BASE	,	V_33
MXC_CCM_CCDR_HSC_HS_MASK	,	V_139
"fsl,imx-ckih1"	,	L_10
mx53_clocks_init	,	F_72
_mx51_get_pll_base	,	F_12
mux	,	V_94
get_low_reference_clock_rate	,	F_46
parent_rate	,	V_50
MXC_CCM_CBCDR_EMI_PODF_OFFSET	,	V_133
"fsl,imx-ckih2"	,	L_11
MXC_CCM_CLPCR_BYPASS_IPU_LPM_HS	,	V_138
clk_ipu_enable	,	F_51
ref_clk	,	V_40
MXC_CCM_CSCMR1_USB_PHY_CLK_SEL_OFFSET	,	V_143
temp	,	V_49
prediv1	,	V_112
pllbase	,	V_48
prediv2	,	V_113
ipg_clk	,	V_122
"clock-frequency"	,	L_7
WARN_ON	,	F_42
mfd	,	V_38
MXC_CCM_CCSR_PLL2_SW_CLK_SEL	,	V_86
_clk_pll_disable	,	F_23
pll	,	V_24
mfi	,	V_36
MXC_PLL_DP_HFS_MFD	,	V_58
MXC_CCM_CCSR_LP_APM_SEL	,	V_88
main_bus_clk	,	V_115
u64	,	V_65
_clk_ahb_set_rate	,	F_33
_clk_ccgr_enable	,	F_6
mfn	,	V_37
MXC_PLL_DP_HFS_MFN	,	V_59
MXC_CCM_CCSR_PLL2_PODF_MASK	,	V_82
MXC_CCM_CBCDR_PERCLK_PRED1_OFFSET	,	V_117
_clk_ccgr_disable	,	F_7
