Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Dec 11 04:49:42 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 mvg/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_green/tally_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.460ns  (logic 3.502ns (33.480%)  route 6.958ns (66.520%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=5016, unplaced)      0.800    -1.388    mvg/clk_pixel
                         FDRE                                         r  mvg/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  mvg/hcount_out_reg[6]/Q
                         net (fo=33, unplaced)        0.813    -0.119    mvg/hcount_out[3]
                         LUT3 (Prop_lut3_I0_O)        0.323     0.204 r  mvg/tally[4]_i_477/O
                         net (fo=1, unplaced)         0.000     0.204    mvg/tally[4]_i_477_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.581     0.785 r  mvg/tally_reg[4]_i_242/O[2]
                         net (fo=1, unplaced)         0.668     1.453    mvg/tally_reg[4]_i_242_n_5
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.548     2.001 r  mvg/tally_reg[4]_i_124/O[0]
                         net (fo=2, unplaced)         0.322     2.323    mvg/tally_reg[4]_i_124_n_7
                         LUT2 (Prop_lut2_I1_O)        0.295     2.618 r  mvg/tally[4]_i_232/O
                         net (fo=1, unplaced)         0.000     2.618    mvg/tally[4]_i_232_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.866 r  mvg/tally_reg[4]_i_121/O[3]
                         net (fo=124, unplaced)       1.073     3.939    nolabel_line565/tally[4]_i_58[3]
                         LUT6 (Prop_lut6_I2_O)        0.307     4.246 r  nolabel_line565/tally[4]_i_221/O
                         net (fo=2, unplaced)         0.913     5.159    nolabel_line565/tally[4]_i_221_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.283 r  nolabel_line565/tally[4]_i_13/O
                         net (fo=1, unplaced)         0.902     6.185    nolabel_line565/tally[4]_i_13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.309 r  nolabel_line565/tally[4]_i_8/O
                         net (fo=1, unplaced)         0.902     7.211    mvg/tally[4]_i_4_2
                         LUT6 (Prop_lut6_I5_O)        0.124     7.335 r  mvg/tally[4]_i_5/O
                         net (fo=1, unplaced)         0.449     7.784    mvg/tally[4]_i_5_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     7.908 f  mvg/tally[4]_i_4/O
                         net (fo=4, unplaced)         0.443     8.351    mvg/tally[4]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     8.475 r  mvg/tally[4]_i_3__0/O
                         net (fo=4, unplaced)         0.473     8.948    tmds_green/green[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     9.072 r  tmds_green/tally[3]_i_1__0/O
                         net (fo=1, unplaced)         0.000     9.072    tmds_green/tally[3]_i_1__0_n_0
                         FDRE                                         r  tmds_green/tally_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=5016, unplaced)      0.655    11.405    tmds_green/clk_pixel
                         FDRE                                         r  tmds_green/tally_reg[3]/C
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         FDRE (Setup_fdre_C_D)        0.029    11.796    tmds_green/tally_reg[3]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  2.724    




