Layer Pairs Export File for PCB: D:\Git Repo\Yonder.Parent\Hardware\Schematics\Linux SBC Version\TS-4900\TS-4900 Yonder Parent.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=ts-4900 yonder parent.txt|DrillLayers=gtl,gp1,gp2,gbl
