$date
	Sun Dec 10 10:26:00 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module fa_b_tb $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module F1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " co $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#100
1!
1#
#200
1"
0!
1%
#250
