INFO: [XSIM 43-3496] Using init file passed via -initfile option "E:/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_conv2d_top glbl -prj conv2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile E:/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s conv2d 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/AESL_automem_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/AESL_automem_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/conv2d.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_conv2d_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/conv2d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv2d
Compiling module xil_defaultlib.AESL_automem_in_r
Compiling module xil_defaultlib.AESL_automem_kernel
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_conv2d_top
Compiling module work.glbl
Built simulation snapshot conv2d
