Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
HelpInfo,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmTypes.vhd'.||EvalBoardSandbox.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||EvalBoardSandbox.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||EvalBoardSandbox.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||EvalBoardSandbox.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'.||EvalBoardSandbox.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'.||EvalBoardSandbox.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||EvalBoardSandbox.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||EvalBoardSandbox.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||EvalBoardSandbox.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||EvalBoardSandbox.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/62||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||EvalBoardSandbox.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/63||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||EvalBoardSandbox.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'.||EvalBoardSandbox.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/65||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpoints||EvalBoardSandbox.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/66||CGraphDmDacRamFlat.vhd(49);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/49
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd'.||EvalBoardSandbox.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||EvalBoardSandbox.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||EvalBoardSandbox.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||EvalBoardSandbox.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||EvalBoardSandbox.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||EvalBoardSandbox.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd'.||EvalBoardSandbox.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/73||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpointmappings||EvalBoardSandbox.srr(74);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/74||DMMain.vhd(585);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/585
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(76);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/76||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/115||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/117||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/119||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/121||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/123||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/125||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/129||EvalSandbox_MSS_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/163||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/165||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/167||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/169||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/171||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/173||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/177||EvalSandbox_MSS_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||EvalBoardSandbox.srr(193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/193||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/289||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/332||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/333||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/334||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/335||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/336||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/337||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/338||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/339||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/340||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/341||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/342||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/343||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/344||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/345||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/346||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/347||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/348||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/349||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/350||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/351||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/352||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/353||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/354||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/355||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/356||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/357||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/358||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/359||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/360||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/361||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/362||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/378||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/379||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/380||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/381||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/382||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module DMMainPorts from library work||EvalBoardSandbox.srr(409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/409||EvalBoardSandbox.v(344);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalBoardSandbox/EvalBoardSandbox.v'/linenumber/344
Implementation;Synthesis||CL159||@N: Input XTL is unused.||EvalBoardSandbox.srr(431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/431||EvalSandbox_MSS_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/442||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/443||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/444||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/445||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||EvalBoardSandbox.srr(446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/446||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||EvalBoardSandbox.srr(453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/453||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||EvalBoardSandbox.srr(460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/460||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||EvalBoardSandbox.srr(467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/467||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||EvalBoardSandbox.srr(474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/474||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||EvalBoardSandbox.srr(484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/484||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||EvalBoardSandbox.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/485||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||EvalBoardSandbox.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/486||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||EvalBoardSandbox.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/487||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||EvalBoardSandbox.srr(488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/488||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||EvalBoardSandbox.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/489||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||EvalBoardSandbox.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/490||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||EvalBoardSandbox.srr(491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/491||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||EvalBoardSandbox.srr(492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/492||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||EvalBoardSandbox.srr(493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/493||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||EvalBoardSandbox.srr(494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/494||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||EvalBoardSandbox.srr(495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/495||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||EvalBoardSandbox.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/496||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||EvalBoardSandbox.srr(497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/497||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||EvalBoardSandbox.srr(498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/498||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||EvalBoardSandbox.srr(499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/499||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||EvalBoardSandbox.srr(500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/500||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||EvalBoardSandbox.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/501||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||EvalBoardSandbox.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/502||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||EvalBoardSandbox.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/503||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||EvalBoardSandbox.srr(504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/504||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||EvalBoardSandbox.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/505||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||EvalBoardSandbox.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/506||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||EvalBoardSandbox.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/507||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||EvalBoardSandbox.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/508||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||EvalBoardSandbox.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/509||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||EvalBoardSandbox.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/510||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||EvalBoardSandbox.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/511||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||EvalBoardSandbox.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/512||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||EvalBoardSandbox.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/513||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||EvalBoardSandbox.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/514||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||EvalBoardSandbox.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/515||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||EvalBoardSandbox.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/516||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||EvalBoardSandbox.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/519||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||EvalBoardSandbox.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/520||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||EvalBoardSandbox.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/521||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||EvalBoardSandbox.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/522||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||EvalBoardSandbox.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/523||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||EvalBoardSandbox.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/524||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||EvalBoardSandbox.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/525||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||EvalBoardSandbox.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/526||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||EvalBoardSandbox.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/527||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||EvalBoardSandbox.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/528||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||EvalBoardSandbox.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/529||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||EvalBoardSandbox.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/530||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||EvalBoardSandbox.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/531||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||EvalBoardSandbox.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/532||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||EvalBoardSandbox.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/533||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||EvalBoardSandbox.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/534||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||EvalBoardSandbox.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/535||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||EvalBoardSandbox.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/536||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||EvalBoardSandbox.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/537||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||EvalBoardSandbox.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/538||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||EvalBoardSandbox.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/539||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||EvalBoardSandbox.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/540||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||EvalBoardSandbox.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/541||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||EvalBoardSandbox.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/542||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||EvalBoardSandbox.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/543||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||EvalBoardSandbox.srr(544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/544||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||EvalBoardSandbox.srr(545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/545||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||EvalBoardSandbox.srr(546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/546||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||EvalBoardSandbox.srr(547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/547||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||EvalBoardSandbox.srr(548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/548||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||EvalBoardSandbox.srr(549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/549||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||EvalBoardSandbox.srr(550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/550||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||EvalBoardSandbox.srr(551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/551||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||EvalBoardSandbox.srr(552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/552||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||EvalBoardSandbox.srr(553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/553||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||EvalBoardSandbox.srr(554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/554||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||EvalBoardSandbox.srr(555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/555||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||EvalBoardSandbox.srr(556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/556||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||EvalBoardSandbox.srr(557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/557||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||EvalBoardSandbox.srr(558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/558||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||EvalBoardSandbox.srr(559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/559||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||EvalBoardSandbox.srr(560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/560||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||EvalBoardSandbox.srr(561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/561||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||EvalBoardSandbox.srr(562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/562||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||EvalBoardSandbox.srr(563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/563||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/153
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmTypes.vhd'.||EvalBoardSandbox.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/594||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||EvalBoardSandbox.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/595||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||EvalBoardSandbox.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/596||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||EvalBoardSandbox.srr(597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/597||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'.||EvalBoardSandbox.srr(598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/598||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'.||EvalBoardSandbox.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/599||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||EvalBoardSandbox.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/600||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||EvalBoardSandbox.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/601||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||EvalBoardSandbox.srr(602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/602||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||EvalBoardSandbox.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/603||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||EvalBoardSandbox.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/604||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||EvalBoardSandbox.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/605||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'.||EvalBoardSandbox.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/606||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpoints||EvalBoardSandbox.srr(607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/607||CGraphDmDacRamFlat.vhd(49);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/49
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd'.||EvalBoardSandbox.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/608||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||EvalBoardSandbox.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/609||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||EvalBoardSandbox.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/610||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||EvalBoardSandbox.srr(611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/611||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||EvalBoardSandbox.srr(612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/612||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||EvalBoardSandbox.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/613||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd'.||EvalBoardSandbox.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/614||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpointmappings||EvalBoardSandbox.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/615||DMMain.vhd(585);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/585
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/617||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.dmmainports.dmmain.||EvalBoardSandbox.srr(618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/618||DMMain.vhd(11);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/11
Implementation;Synthesis||CD231||@N: Using onehot encoding for type dacprotowritestates. For example, enumeration idle is mapped to "1000000000000000000000".||EvalBoardSandbox.srr(619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/619||DMMain.vhd(642);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/642
Implementation;Synthesis||CD326||@W:Port dacsetpointmappings of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/620||DMMain.vhd(791);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/791
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/621||DMMain.vhd(966);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/966
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/622||DMMain.vhd(1038);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1038
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/623||DMMain.vhd(1113);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1113
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/624||DMMain.vhd(1192);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1192
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||EvalBoardSandbox.srr(625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/625||DMMain.vhd(1983);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1983
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||EvalBoardSandbox.srr(626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/626||DMMain.vhd(1454);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1454
Implementation;Synthesis||CG290||@W:Referenced variable domachine_i is not in sensitivity list.||EvalBoardSandbox.srr(627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/627||DMMain.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1471
Implementation;Synthesis||CD638||@W:Signal ramdataout1 is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/628||DMMain.vhd(462);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/462
Implementation;Synthesis||CD638||@W:Signal rambusack1_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/629||DMMain.vhd(464);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/464
Implementation;Synthesis||CD638||@W:Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/630||DMMain.vhd(497);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/497
Implementation;Synthesis||CD638||@W:Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/631||DMMain.vhd(510);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/510
Implementation;Synthesis||CD638||@W:Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/632||DMMain.vhd(517);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/517
Implementation;Synthesis||CD638||@W:Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/633||DMMain.vhd(530);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/530
Implementation;Synthesis||CD638||@W:Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/634||DMMain.vhd(537);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/537
Implementation;Synthesis||CD638||@W:Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/635||DMMain.vhd(550);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/550
Implementation;Synthesis||CD638||@W:Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/636||DMMain.vhd(557);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/557
Implementation;Synthesis||CD638||@W:Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/637||DMMain.vhd(570);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/570
Implementation;Synthesis||CD638||@W:Signal dacsetpointwriteack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/638||DMMain.vhd(583);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/583
Implementation;Synthesis||CD638||@W:Signal nldacs_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/639||DMMain.vhd(598);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/598
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacports.spidac.||EvalBoardSandbox.srr(640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/640||SpiDac.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||EvalBoardSandbox.srr(641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/641||SpiMaster.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||EvalBoardSandbox.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/648||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||EvalBoardSandbox.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/652||UartTxFifoExtClk.vhd(33);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||EvalBoardSandbox.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/653||UartTxFifoExtClk.vhd(122);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/122
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||EvalBoardSandbox.srr(654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/654||UartTxFifoExtClk.vhd(274);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/274
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||EvalBoardSandbox.srr(655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/655||UartTx.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||EvalBoardSandbox.srr(659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/659||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||EvalBoardSandbox.srr(660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/660||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8192, width=8||EvalBoardSandbox.srr(663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/663||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||EvalBoardSandbox.srr(672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/672||UartRxFifoExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||EvalBoardSandbox.srr(673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/673||UartRxExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||EvalBoardSandbox.srr(674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/674||UartRxRaw.vhd(32);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/32
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||EvalBoardSandbox.srr(684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/684||IBufP3.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||EvalBoardSandbox.srr(688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/688||ClockDivider2X.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||EvalBoardSandbox.srr(692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/692||VariableClockDivider2X.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||EvalBoardSandbox.srr(696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/696||RegisterSpace.vhd(14);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/14
Implementation;Synthesis||CD171||@W:Loss of data is possible when converting an unsigned number of greater than 31 bits to an integer. An integer is 32 bits.  When converting an unsigned number to an integer only the least significant 31 bits are kept.  The most significant bit will be set to '0' to create a positive 32-bit integer.||EvalBoardSandbox.srr(697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/697||RegisterSpace.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/25
Implementation;Synthesis||CD171||@W:Loss of data is possible when converting an unsigned number of greater than 31 bits to an integer. An integer is 32 bits.  When converting an unsigned number to an integer only the least significant 31 bits are kept.  The most significant bit will be set to '0' to create a positive 32-bit integer.||EvalBoardSandbox.srr(698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/698||RegisterSpace.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/25
Implementation;Synthesis||CD638||@W:Signal monitoradcchannelreadindex_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/699||RegisterSpace.vhd(231);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/231
Implementation;Synthesis||CD638||@W:Signal monitoradcspiframeenable_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/700||RegisterSpace.vhd(232);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/232
Implementation;Synthesis||CD638||@W:Signal ux2seljmp_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/701||RegisterSpace.vhd(249);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/249
Implementation;Synthesis||CL169||@W:Pruning unused register PowernEn_i_5. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/704||RegisterSpace.vhd(320);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/320
Implementation;Synthesis||CD630||@N: Synthesizing work.dmdacramflatports.dmdacramflat.||EvalBoardSandbox.srr(807);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/807||CGraphDmDacRamFlat.vhd(31);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/31
Implementation;Synthesis||CL134||@N: Found RAM dacsetpoints, depth=960, width=24||EvalBoardSandbox.srr(810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/810||CGraphDmDacRamFlat.vhd(49);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/49
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp1ports.ibufp1.||EvalBoardSandbox.srr(812);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/812||IBufP1.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||EvalBoardSandbox.srr(816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/816||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/30
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.31.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(822);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/822||DMMain.vhd(730);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/730
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.30.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/823||DMMain.vhd(730);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/730
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.29.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(824);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/824||DMMain.vhd(730);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/730
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.28.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(825);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/825||DMMain.vhd(730);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/730
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.27.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(826);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/826||DMMain.vhd(730);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/730
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.26.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(827);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/827||DMMain.vhd(730);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/730
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.25.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(828);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/828||DMMain.vhd(730);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/730
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.24.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(829);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/829||DMMain.vhd(730);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/730
Implementation;Synthesis||CL113||@W:Feedback mux created for signal DacSetpointReadAddressChannel[5:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||EvalBoardSandbox.srr(830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/830||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||CL113||@W:Feedback mux created for signal DacSetpointReadedAddressController[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||EvalBoardSandbox.srr(831);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/831||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||CL113||@W:Feedback mux created for signal DacSetpointReadAddressController[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||EvalBoardSandbox.srr(832);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/832||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||CL113||@W:Feedback mux created for signal DacSetpointReadedAddressDac[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||EvalBoardSandbox.srr(833);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/833||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||CL113||@W:Feedback mux created for signal DacSetpointReadAddressDac[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||EvalBoardSandbox.srr(834);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/834||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||CL113||@W:Feedback mux created for signal WriteDacs. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||EvalBoardSandbox.srr(835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/835||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||CL113||@W:Feedback mux created for signal DacWriteNextState[0:21]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||EvalBoardSandbox.srr(836);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/836||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||CL134||@N: Found RAM DacSetpointMappings, depth=960, width=10||EvalBoardSandbox.srr(845);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/845||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||CL159||@N: Input Uart0TxFifoCount is unused.||EvalBoardSandbox.srr(846);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/846||RegisterSpace.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input Uart1TxFifoCount is unused.||EvalBoardSandbox.srr(847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/847||RegisterSpace.vhd(95);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/95
Implementation;Synthesis||CL159||@N: Input Uart2TxFifoCount is unused.||EvalBoardSandbox.srr(848);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/848||RegisterSpace.vhd(108);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/108
Implementation;Synthesis||CL159||@N: Input Uart3TxFifoCount is unused.||EvalBoardSandbox.srr(849);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/849||RegisterSpace.vhd(121);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/121
Implementation;Synthesis||CL135||@N: Found sequential shift O with address depth of 3 words and data bit width of 1.||EvalBoardSandbox.srr(856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/856||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||CL159||@N: Input clk is unused.||EvalBoardSandbox.srr(861);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/861||UartRxExtClk.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/37
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register DacWriteNextState.||EvalBoardSandbox.srr(880);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/880||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||CL246||@W:Input port bits 31 to 24 of rambusdatain1(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/905||DMMain.vhd(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/58
Implementation;Synthesis||CL159||@N: Input RamBusLatch is unused.||EvalBoardSandbox.srr(906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/906||DMMain.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/53
Implementation;Synthesis||CL159||@N: Input RamBusLatch1 is unused.||EvalBoardSandbox.srr(907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/907||DMMain.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input PPS is unused.||EvalBoardSandbox.srr(908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/908||DMMain.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/78
Implementation;Synthesis||CL158||@W:Inout Ux1SelJmp is unused||EvalBoardSandbox.srr(909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/909||DMMain.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/82
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1054||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1055||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.BootupReset.shot_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1056||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1057||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1058||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1059||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1060||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.nHVEn1_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1061||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Ux1SelJmp_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1062||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart3OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1063||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart2OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1064||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart1OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1065||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1066||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.PowernEnHV_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1067||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.HVDis2_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1068);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1068||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.StartMachine_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1069);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1069||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1070);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1070||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1071);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1071||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[7] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1072);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1072||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1073);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1073||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1074);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1074||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1075);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1075||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1076);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1076||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1077);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1077||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1078);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1078||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1079);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1079||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[3:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1080);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1080||ClockDivider2X.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/55
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.counter_r[13:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1081);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1081||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.waddr_r[12:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1082);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1082||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.raddr_r[12:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1083||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1084);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1084||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1085);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1085||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1086||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.we_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1087);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1087||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.re_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1088||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_wone_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1089);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1089||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_rone_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1090);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1090||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.Busy_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1091);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1091||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.LastGo is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1092);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1092||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.CurrentState[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1093||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.NextState[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1094||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1101||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1102||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1103||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1104||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1105||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1106||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1107||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1108||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.IBufRxd3.Temp1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1109||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1110||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1111||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1112||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1113||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1114||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.IBufRxd3.Temp2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1115||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1116||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1117||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1118||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1119||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1120||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.IBufRxd3.O is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1121||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1122||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1123||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.RS433_Rx3.Uart.ClkSyncRxd.Temp1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1124||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.RS433_Rx3.Uart.ClkSyncRxd.O is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1125||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_13_3(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1132||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_13_2(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1133||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_13_1(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1134||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance ClkSyncRxd (in view: work.UartRxExtClk_3(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1135||UartRxExtClk.vhd(79);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/79
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_13_0(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1136||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufRxd3 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1137||DMMain.vhd(1169);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1169
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1138||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1139||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1140||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1141||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1142||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1143||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1144||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1145||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1146||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1147||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1148||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1149||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkDacWrite[15:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1150||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_959[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1151||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_958[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1152||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_957[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1153||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_956[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1154||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_955[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1155||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_954[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1156||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_953[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1157||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_952[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1158||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_951[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1159||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_950[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1160||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_949[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1161||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_948[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1162||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_947[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1163||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_946[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1164||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_945[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1165||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_944[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1166||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_943[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1167||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_942[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1168||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_941[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1169||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_940[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1170||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_939[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1171||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_938[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1172||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_937[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1173||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_936[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1174||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_935[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1175||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_934[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1176||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_933[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1177||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_932[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1178||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_931[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1179||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_930[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1180||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_929[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1181||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_928[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1182||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_927[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1183||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_926[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1184||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_925[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1185||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_924[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1186||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_923[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1187||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_922[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1188||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_921[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1189||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_920[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1190||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_919[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1191||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_918[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1192||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_917[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1193||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_916[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1194||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_915[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1195||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_914[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1196||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_913[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1197||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_912[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1198||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_911[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1199||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_910[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1200||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_909[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1201||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_908[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1202||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_907[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1203||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_906[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1204||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_905[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1205||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_904[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1206||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_903[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1207||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_902[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1208||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_901[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1209||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_900[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1210||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_899[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1211||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_898[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1212||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_897[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1213||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_896[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1214||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_895[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1215||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_894[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1216||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_893[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1217||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_892[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1218||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_891[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1219||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_890[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1220||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_889[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1221||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_888[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1222||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_887[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1223||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_886[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1224||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_885[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1225||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_884[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1226||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_883[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1227||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_882[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1228||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_881[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1229||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_880[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1230||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_879[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1231||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_878[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1232||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_877[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1233||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_876[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1234||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_875[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1235||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_874[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1236||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance DacSetpointMappings_873[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1237||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31,dsps=34 on top level netlist EvalBoardSandbox ||EvalBoardSandbox.srr(1240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1240||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST ||EvalBoardSandbox.srr(1244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1244||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST ||EvalBoardSandbox.srr(1245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1245||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/11
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||EvalBoardSandbox.srr(1292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1292||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/EvalBoardSandbox_cck.rpt" .||EvalBoardSandbox.srr(1334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1334||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1391||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1392||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1393||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1394||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1395||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1396||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1397||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1398||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1399||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance RegisterSpace.PPSCountReset (in view: work.DMMainPorts(dmmain)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1400||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN362||@N: Removing sequential instance RegisterSpace.WriteClkDac (in view: work.DMMainPorts(dmmain)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1401||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||BN114||@W:Removing instance EvalSandbox_MSS_0.SYSRESET_POR (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1402||EvalSandbox_MSS.v(483);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v'/linenumber/483
Implementation;Synthesis||BN115||@N: Removing instance EvalSandbox_MSS_0.CORERESETP_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1403||EvalSandbox_MSS.v(371);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v'/linenumber/371
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.0.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.0.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1404||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.1.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.1.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1405||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.2.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.2.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1406||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.3.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.3.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1407||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.4.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.4.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1408||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.5.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.5.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1409||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.6.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.6.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1410||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.7.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.7.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1411||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.8.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.8.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1412||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.9.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.9.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1413||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.10.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.10.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1414||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.11.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.11.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1415||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.12.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.12.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1416||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.13.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.13.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1417||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.0.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.0.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1418||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.1.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.1.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1419||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.2.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.2.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1420||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.3.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.3.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1421||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.4.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.4.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1422||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.5.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.5.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1423||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.6.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.6.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1424||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.7.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.7.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1425||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.8.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.8.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1426||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.9.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.9.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1427||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.10.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.10.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1428||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.11.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.11.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1429||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.12.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.12.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1430||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.13.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.13.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1431||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.14.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.14.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1432||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.15.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.15.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1433||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.16.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.16.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1434||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.17.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.17.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1435||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.18.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.18.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1436||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.19.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.19.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1437||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.20.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.20.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1438||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.21.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.21.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1439||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.22.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.22.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1440||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.23.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.23.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1441||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.IBufWrnRd1.Temp1 because it is equivalent to instance DMMainPorts_1.IBufWrnRd.Temp1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1442||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.IBufWrnRd1.O because it is equivalent to instance DMMainPorts_1.IBufWrnRd.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1443||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.DacSetpointReadAddressDac_rep[1:0] because it is equivalent to instance DMMainPorts_1.DacSetpointReadAddressDac[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1448||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||BZ173||@N: ROM DacSetpointReadAddress[9:0] (in view: work.DMMainPorts(dmmain)) mapped in logic.||EvalBoardSandbox.srr(1449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1449||DMMain.vhd(779);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/779
Implementation;Synthesis||BZ173||@N: ROM DacSetpointReadAddress[9:0] (in view: work.DMMainPorts(dmmain)) mapped in logic.||EvalBoardSandbox.srr(1450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1450||DMMain.vhd(779);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/779
Implementation;Synthesis||MO106||@N: Found ROM DacSetpointReadAddress[9:0] (in view: work.DMMainPorts(dmmain)) with 960 words by 10 bits.||EvalBoardSandbox.srr(1451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1451||DMMain.vhd(779);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/779
Implementation;Synthesis||BN362||@N: Removing sequential instance waddr_r[12:0] (in view: work.fifo_8_13_1_6(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1452||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_r[12:0] (in view: work.fifo_8_13_1_6(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1453||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1454||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1455||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1456||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1457||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1458||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1459||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1460||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1461||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1462||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1463||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1464||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1465||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||FX107||@W:RAM DmDacRam.dacsetpoints[23:0] (in view: work.DMMainPorts(dmmain)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1495||CGraphDmDacRamFlat.vhd(49);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/49
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart0BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1496||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart1BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1497||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart2BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1498||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart3BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1499||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance DacSetpointReadAddressChannel[5:0] ||EvalBoardSandbox.srr(1500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1500||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance BootupReset.ClkDiv[9:0] ||EvalBoardSandbox.srr(1501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1501||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX107||@W:RAM RegisterSpace.DacSetpointMappings_1[9:0] (in view: work.DMMainPorts(dmmain)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1502||RegisterSpace.vhd(302);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/302
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_13_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1504||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_13_0(rtl) instance counter_r[13:0]  ||EvalBoardSandbox.srr(1505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1505||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_13_0(rtl) instance waddr_r[12:0] ||EvalBoardSandbox.srr(1506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1506||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_13_0(rtl) instance raddr_r[12:0] ||EvalBoardSandbox.srr(1507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1507||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_13_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1509||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_13_1_0(rtl) instance counter_r[13:0]  ||EvalBoardSandbox.srr(1510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1510||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_13_1_0(rtl) instance waddr_r[12:0] ||EvalBoardSandbox.srr(1511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1511||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_13_1_0(rtl) instance raddr_r[12:0] ||EvalBoardSandbox.srr(1512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1512||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_13_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1514||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_13_1_1(rtl) instance counter_r[13:0]  ||EvalBoardSandbox.srr(1515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1515||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_13_1_1(rtl) instance waddr_r[12:0] ||EvalBoardSandbox.srr(1516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1516||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_13_1_1(rtl) instance raddr_r[12:0] ||EvalBoardSandbox.srr(1517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1517||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_13_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1519||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_13_1_2(rtl) instance counter_r[13:0]  ||EvalBoardSandbox.srr(1520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1520||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_13_1_2(rtl) instance waddr_r[12:0] ||EvalBoardSandbox.srr(1521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1521||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_13_1_2(rtl) instance raddr_r[12:0] ||EvalBoardSandbox.srr(1522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1522||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_13_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1524||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_13_1_3(rtl) instance counter_r[13:0]  ||EvalBoardSandbox.srr(1525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1525||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_13_1_3(rtl) instance waddr_r[12:0] ||EvalBoardSandbox.srr(1526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1526||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_13_1_3(rtl) instance raddr_r[12:0] ||EvalBoardSandbox.srr(1527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1527||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_13_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1529||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_13_1_4(rtl) instance counter_r[13:0]  ||EvalBoardSandbox.srr(1530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1530||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_13_1_4(rtl) instance waddr_r[12:0] ||EvalBoardSandbox.srr(1531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1531||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_13_1_4(rtl) instance raddr_r[12:0] ||EvalBoardSandbox.srr(1532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1532||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_13_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1534||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_13_1_5(rtl) instance counter_r[13:0]  ||EvalBoardSandbox.srr(1535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1535||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_13_1_5(rtl) instance waddr_r[12:0] ||EvalBoardSandbox.srr(1536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1536||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_13_1_5(rtl) instance raddr_r[12:0] ||EvalBoardSandbox.srr(1537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1537||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_13_1_6(rtl) instance counter_r[13:0]  ||EvalBoardSandbox.srr(1538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1538||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsF_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsE_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1542||SpiDac.vhd(145);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsE_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsD_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1543||SpiDac.vhd(145);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsD_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsC_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1544||SpiDac.vhd(145);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsC_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsB_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1545||SpiDac.vhd(145);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsB_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsA_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1546||SpiDac.vhd(145);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacA.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1547||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacB.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1548||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacC.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1549||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacD.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1550||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacE.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1551||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacF.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1552||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacA.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1553||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacB.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1555||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacC.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1557||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacD.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1559||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacE.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1561||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacF.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1563||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DacSetpointReadAddressChannel[5] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1581||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DacSetpointReadAddressChannel[4] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1582||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DacSetpointReadAddressChannel[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1583||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DacSetpointReadAddressChannel[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1584||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DacSetpointReadAddressChannel[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1585||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DacSetpointReadAddressChannel[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1586||DMMain.vhd(1457);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1457
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.shot_i_arst on CLKINT  I_438 ||EvalBoardSandbox.srr(1597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1597||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart2FifoReset_i_arst on CLKINT  I_439 ||EvalBoardSandbox.srr(1598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1598||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart1FifoReset_i_arst on CLKINT  I_440 ||EvalBoardSandbox.srr(1599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1599||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart0FifoReset_i_arst on CLKINT  I_441 ||EvalBoardSandbox.srr(1600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1600||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart3FifoReset_i_arst on CLKINT  I_442 ||EvalBoardSandbox.srr(1601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1601||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsF_i.SpiRst_arst on CLKINT  I_443 ||EvalBoardSandbox.srr(1602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1602||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsE_i.SpiRst_arst on CLKINT  I_444 ||EvalBoardSandbox.srr(1603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1603||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsD_i.SpiRst_arst on CLKINT  I_445 ||EvalBoardSandbox.srr(1604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1604||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsC_i.SpiRst_arst on CLKINT  I_446 ||EvalBoardSandbox.srr(1605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1605||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsB_i.SpiRst_arst on CLKINT  I_447 ||EvalBoardSandbox.srr(1606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1606||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsA_i.SpiRst_arst on CLKINT  I_448 ||EvalBoardSandbox.srr(1607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1607||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk0 on CLKINT  I_449 ||EvalBoardSandbox.srr(1608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1608||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk2 on CLKINT  I_450 ||EvalBoardSandbox.srr(1609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1609||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk1 on CLKINT  I_451 ||EvalBoardSandbox.srr(1610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1610||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk3 on CLKINT  I_452 ||EvalBoardSandbox.srr(1611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1611||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk0 on CLKINT  I_453 ||EvalBoardSandbox.srr(1612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1612||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk2 on CLKINT  I_454 ||EvalBoardSandbox.srr(1613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1613||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk1 on CLKINT  I_455 ||EvalBoardSandbox.srr(1614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1614||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk3 on CLKINT  I_456 ||EvalBoardSandbox.srr(1615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1615||null;null
Implementation;Synthesis||MT615||@N: Found clock CLK0_PAD with period 19.61ns ||EvalBoardSandbox.srr(1653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1653||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 9.80ns ||EvalBoardSandbox.srr(1654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1654||null;null
Implementation;Synthesis||MT615||@N: Found clock EvalSandbox_MSS_0/CCC_0/GL0 with period 9.80ns ||EvalBoardSandbox.srr(1655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1655||null;null
Implementation;Synthesis||MT548||@W:Source for clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.||EvalBoardSandbox.srr(1690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1690||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/8
Implementation;Synthesis||MT548||@W:Source for clock uart0clk not found in netlist.||EvalBoardSandbox.srr(1691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1691||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT548||@W:Source for clock uart0txclk not found in netlist.||EvalBoardSandbox.srr(1692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1692||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT548||@W:Source for clock uart1clk not found in netlist.||EvalBoardSandbox.srr(1693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1693||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/14
Implementation;Synthesis||MT548||@W:Source for clock uart1txclk not found in netlist.||EvalBoardSandbox.srr(1694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1694||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/15
Implementation;Synthesis||MT548||@W:Source for clock uart2clk not found in netlist.||EvalBoardSandbox.srr(1695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1695||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/16
Implementation;Synthesis||MT548||@W:Source for clock uart2txclk not found in netlist.||EvalBoardSandbox.srr(1696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1696||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/17
Implementation;Synthesis||MT548||@W:Source for clock uart3clk not found in netlist.||EvalBoardSandbox.srr(1697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1697||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/18
Implementation;Synthesis||MT548||@W:Source for clock uart3txclk not found in netlist.||EvalBoardSandbox.srr(1698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1698||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/19
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2014||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/20
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2015||synthesis.fdc(21);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/21
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2016||synthesis.fdc(22);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/22
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2017||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/23
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2018||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/24
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2019||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/25
Implementation;Place and Route;RootName:EvalBoardSandbox
Implementation;Place and Route||(null)||Please refer to the log file for details about 8 Warning(s) , 9 Info(s)||EvalBoardSandbox_layout_log.log;liberoaction://open_report/file/EvalBoardSandbox_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:EvalBoardSandbox
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||EvalBoardSandbox_generateBitstream.log;liberoaction://open_report/file/EvalBoardSandbox_generateBitstream.log||(null);(null)
