
---------- Begin Simulation Statistics ----------
final_tick                                 1264149500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 278885                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867096                       # Number of bytes of host memory used
host_op_rate                                   294279                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.16                       # Real time elapsed on the host
host_tick_rate                               83376098                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4228395                       # Number of instructions simulated
sim_ops                                       4461863                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001264                       # Number of seconds simulated
sim_ticks                                  1264149500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.984270                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  331627                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               335030                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            374200                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1150                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1978                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              828                       # Number of indirect misses.
system.cpu.branchPred.lookups                  511512                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64422                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          309                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    885946                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   882896                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3628                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     487016                       # Number of branches committed
system.cpu.commit.bw_lim_events                363038                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             313                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           88932                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4228952                       # Number of instructions committed
system.cpu.commit.committedOps                4462420                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2346635                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.901625                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.925713                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1274036     54.29%     54.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       303858     12.95%     67.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       269890     11.50%     78.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17479      0.74%     79.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         8869      0.38%     79.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53841      2.29%     82.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        32008      1.36%     83.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        23616      1.01%     84.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       363038     15.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2346635                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                63038                       # Number of function calls committed.
system.cpu.commit.int_insts                   2716588                       # Number of committed integer instructions.
system.cpu.commit.loads                        501197                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          165      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2086122     46.75%     46.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3338      0.07%     46.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              459      0.01%     46.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         334068      7.49%     54.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              4      0.00%     54.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          76968      1.72%     56.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        257002      5.76%     61.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       811455     18.18%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        176468      3.95%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             385      0.01%     83.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             504      0.01%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             460      0.01%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            477      0.01%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          501197     11.23%     95.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         213345      4.78%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4462420                       # Class of committed instruction
system.cpu.commit.refs                         714542                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   2111732                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4228395                       # Number of Instructions Simulated
system.cpu.committedOps                       4461863                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.597934                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.597934                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                343723                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   903                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               331663                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                4575387                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1043056                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    951251                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3998                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3151                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 18192                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      511512                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    711895                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1195201                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3390                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        4349729                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    9780                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.202315                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1160019                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             397199                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.720416                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2360220                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.945951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.805036                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1322561     56.04%     56.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   190648      8.08%     64.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   133858      5.67%     69.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   106702      4.52%     74.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   177407      7.52%     81.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    38387      1.63%     83.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   103928      4.40%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4560      0.19%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   282169     11.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2360220                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          168081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4111                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   500490                       # Number of branches executed
system.cpu.iew.exec_nop                           699                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.795503                       # Inst execution rate
system.cpu.iew.exec_refs                       734600                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     224423                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   18999                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                509983                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                383                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1163                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               227222                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4557003                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                510177                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4317                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4539573                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    154                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2789                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3998                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3029                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         14093                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1236                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1248                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8786                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        13877                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             66                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3084                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1027                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5826866                       # num instructions consuming a value
system.cpu.iew.wb_count                       4526546                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607133                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3537683                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.790351                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4535222                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3267354                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1890759                       # number of integer regfile writes
system.cpu.ipc                               1.672425                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.672425                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               182      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2145532     47.22%     47.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3411      0.08%     47.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   507      0.01%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              334083      7.35%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   5      0.00%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               76971      1.69%     56.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             257021      5.66%     62.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          811499     17.86%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             176495      3.88%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  434      0.01%     83.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  557      0.01%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  503      0.01%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 520      0.01%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               511011     11.25%     95.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              225156      4.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4543890                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      133295                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.029335                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1425      1.07%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    470      0.35%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                18659     14.00%     15.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             81456     61.11%     76.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                26958     20.22%     96.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     96.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1270      0.95%     97.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3051      2.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2437179                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            7229079                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2414338                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2536555                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4555921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4543890                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 383                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           94440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               400                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             70                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        56069                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2360220                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.925198                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.058833                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              836663     35.45%     35.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              331219     14.03%     49.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              451945     19.15%     68.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              274373     11.62%     80.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              165544      7.01%     87.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              153360      6.50%     93.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               24758      1.05%     94.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               70726      3.00%     97.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               51632      2.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2360220                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.797211                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2239824                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4352616                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      2112208                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2114250                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               953                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1111                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               509983                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              227222                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7976311                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1480611                       # number of misc regfile writes
system.cpu.numCycles                          2528301                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   25080                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6322780                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2074                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1046280                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    141                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   746                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13654231                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4567460                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6437654                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    965991                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 293856                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3998                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                298450                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   114874                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          3300735                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20421                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1121                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     77989                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            379                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          3741204                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6530763                       # The number of ROB reads
system.cpu.rob.rob_writes                     9116364                       # The number of ROB writes
system.cpu.timesIdled                           16711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  3739946                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 2150445                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19840                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        39809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        80707                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1699                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16962                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16962                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1699                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1179                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1194304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1194304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19840                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19840    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19840                       # Request fanout histogram
system.membus.reqLayer0.occupancy            28443500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           97786000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1264149500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17448                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        21968                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             393                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17094                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17094                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22033                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          591                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1180                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1180                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        66033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        55571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                121604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2816000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2248512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5064512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            40898                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000024                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004945                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  40897    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              40898                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           79769500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27121492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          33048998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1264149500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                20689                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  367                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21056                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               20689                       # number of overall hits
system.l2.overall_hits::.cpu.data                 367                       # number of overall hits
system.l2.overall_hits::total                   21056                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1344                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              17318                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18662                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1344                       # number of overall misses
system.l2.overall_misses::.cpu.data             17318                       # number of overall misses
system.l2.overall_misses::total                 18662                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    105706500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1288913500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1394620000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    105706500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1288913500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1394620000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            22033                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            17685                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39718                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           22033                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           17685                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39718                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.060999                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.979248                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.469863                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.060999                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.979248                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.469863                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78650.669643                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74426.232821                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74730.468331                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78650.669643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74426.232821                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74730.468331                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         17318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18662                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        17318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18662                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     92276500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1115733500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1208010000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     92276500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1115733500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1208010000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.060999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.979248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.469863                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.060999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.979248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.469863                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68658.110119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64426.232821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64731.004180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68658.110119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64426.232821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64731.004180                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17448                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17448                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        21967                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            21967                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        21967                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        21967                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   132                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           16962                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16962                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1260337000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1260337000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         17094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.992278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74303.560901                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74303.560901                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        16962                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16962                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1090717000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1090717000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.992278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64303.560901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64303.560901                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          20689                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20689                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1344                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1344                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    105706500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    105706500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        22033                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22033                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.060999                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.060999                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78650.669643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78650.669643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1344                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1344                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     92276500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92276500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.060999                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.060999                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68658.110119                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68658.110119                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     28576500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     28576500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.602369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.602369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80271.067416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80271.067416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          356                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          356                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     25016500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     25016500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.602369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.602369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70271.067416                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70271.067416                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1179                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1179                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1180                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1180                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999153                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999153                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1179                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1179                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     22542500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     22542500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999153                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999153                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19120.016964                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19120.016964                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1264149500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4357.411434                       # Cycle average of tags in use
system.l2.tags.total_refs                       79526                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19820                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.012412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     383.687468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1068.041733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2905.682233                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.088674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.132978                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19819                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13939                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1455                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.604828                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    665468                       # Number of tag accesses
system.l2.tags.data_accesses                   665468                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1264149500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          85952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1108352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1194304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        85952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         85952                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           17318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18661                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          67991958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         876757061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             944749019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     67991958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         67991958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         67991958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        876757061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            944749019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     17318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000575000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               37584                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18661                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18661                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     88009500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   93305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               437903250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4716.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23466.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17131                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    782.740157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   583.465271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.708712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          169     11.09%     11.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          116      7.61%     18.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           73      4.79%     23.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           42      2.76%     26.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      1.38%     27.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      1.38%     29.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      1.44%     30.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      1.05%     31.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1044     68.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1524                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1194304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1194304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       944.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    944.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1264038000                       # Total gap between requests
system.mem_ctrls.avgGap                      67736.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        85952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1108352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 67991958.229623958468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 876757060.774852991104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        17318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     36978000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    400925250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27533.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23150.78                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    91.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5326440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2812095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            68586840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     99571680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        199763910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        317211360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          693272325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.410077                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    819247250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     42120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    402782250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5597760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2971485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            64652700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     99571680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        206473380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        311561280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          690828285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        546.476730                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    804408500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     42120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    417621000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1264149500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       688801                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           688801                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       688801                       # number of overall hits
system.cpu.icache.overall_hits::total          688801                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        23094                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          23094                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        23094                       # number of overall misses
system.cpu.icache.overall_misses::total         23094                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    410023997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    410023997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    410023997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    410023997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       711895                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       711895                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       711895                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       711895                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032440                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032440                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032440                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032440                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 17754.568156                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17754.568156                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 17754.568156                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17754.568156                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1577                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.382353                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21968                       # number of writebacks
system.cpu.icache.writebacks::total             21968                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1061                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1061                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1061                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1061                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        22033                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        22033                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        22033                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        22033                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    361089497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    361089497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    361089497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    361089497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.030950                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.030950                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.030950                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.030950                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16388.576090                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16388.576090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16388.576090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16388.576090                       # average overall mshr miss latency
system.cpu.icache.replacements                  21968                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       688801                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          688801                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        23094                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         23094                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    410023997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    410023997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       711895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       711895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032440                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032440                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 17754.568156                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17754.568156                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1061                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1061                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        22033                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        22033                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    361089497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    361089497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.030950                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.030950                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16388.576090                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16388.576090                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1264149500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.858023                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              710833                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22032                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.263662                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.858023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1445822                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1445822                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1264149500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1264149500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1264149500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1264149500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1264149500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       598978                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           598978                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       599323                       # number of overall hits
system.cpu.dcache.overall_hits::total          599323                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       138082                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         138082                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       138095                       # number of overall misses
system.cpu.dcache.overall_misses::total        138095                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8562910478                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8562910478                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8562910478                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8562910478                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       737060                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       737060                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       737418                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       737418                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.187342                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.187342                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.187268                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.187268                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62013.227488                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62013.227488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62007.389681                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62007.389681                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       567395                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16094                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.255064                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17448                       # number of writebacks
system.cpu.dcache.writebacks::total             17448                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       119225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       119225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       119225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       119225                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        18857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        18862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18862                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1363674573                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1363674573                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1363955573                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1363955573                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025584                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025584                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025578                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025578                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72316.623694                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72316.623694                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72312.351447                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72312.351447                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17841                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       522222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          522222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    105945000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    105945000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       523973                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       523973                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003342                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003342                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60505.425471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60505.425471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     31479500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31479500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53995.711835                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53995.711835                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        76664                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          76664                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       135162                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       135162                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8419170397                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8419170397                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       211826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       211826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.638080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.638080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62289.477790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62289.477790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       118057                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       118057                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        17105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1295568992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1295568992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.080750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.080750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75742.121719                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75742.121719                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          345                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           345                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          358                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          358                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.036313                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.036313                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       281000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       281000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013966                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013966                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        56200                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        56200                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           92                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           92                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1169                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1169                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     37795081                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     37795081                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1261                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1261                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.927042                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.927042                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32331.121471                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32331.121471                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1169                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1169                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     36626081                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     36626081                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.927042                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.927042                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31331.121471                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31331.121471                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       256500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       256500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.019293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       211000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       211000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.009646                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.009646                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1264149500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           744.108639                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              618771                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18865                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.799947                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   744.108639                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.726669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.726669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          895                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1494879                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1494879                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1264149500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1264149500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
