#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Dec 02 22:01:39 2019
# Process ID: 428
# Current directory: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15940 E:\AOften\Computer Organization and Design\lab\vivado5\SingleCPU\SingleCPU.xpr
# Log file: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/vivado.log
# Journal file: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 807.129 ; gain = 172.473
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ctrsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj ctrsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/ctrsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrsim_behav xil_defaultlib.ctrsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.ctrsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 02 22:03:15 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 822.027 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrsim_behav -key {Behavioral:sim_1:Functional:ctrsim} -tclbatch {ctrsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source ctrsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 822.027 ; gain = 0.000
set_property top aluctrsim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/ctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'aluctrsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj aluctrsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/aluctrsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctrsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aluctrsim_behav xil_defaultlib.aluctrsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.aluctrsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot aluctrsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 02 22:05:13 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluctrsim_behav -key {Behavioral:sim_1:Functional:aluctrsim} -tclbatch {aluctrsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source aluctrsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluctrsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 823.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/ctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'aluctrsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj aluctrsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/aluctrsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctrsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aluctrsim_behav xil_defaultlib.aluctrsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.aluctrsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot aluctrsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 02 22:05:32 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluctrsim_behav -key {Behavioral:sim_1:Functional:aluctrsim} -tclbatch {aluctrsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source aluctrsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluctrsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 834.504 ; gain = 0.000
add_wave {{/aluctrsim/ALUOp}} 
ERROR: [Wavedata 42-471] Note: Nothing was found for the following items: /aluctrsim/ALUOp 
ERROR: [Common 17-39] 'add_wave' failed due to earlier errors.
add_wave {{/aluctrsim/funct}} 
ERROR: [Wavedata 42-471] Note: Nothing was found for the following items: /aluctrsim/funct 
ERROR: [Common 17-39] 'add_wave' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top alusim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'alusim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj alusim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/alusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alusim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alusim_behav xil_defaultlib.alusim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alusim
Compiling module xil_defaultlib.glbl
Built simulation snapshot alusim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 02 22:08:30 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "alusim_behav -key {Behavioral:sim_1:Functional:alusim} -tclbatch {alusim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source alusim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alusim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 874.363 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property top regsim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/alusim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'regsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj regsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/regsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regsim_behav xil_defaultlib.regsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.regsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot regsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 02 22:13:41 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regsim_behav -key {Behavioral:sim_1:Functional:regsim} -tclbatch {regsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source regsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 884.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'regsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj regsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/regsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regsim_behav xil_defaultlib.regsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.regsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot regsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 02 22:14:02 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regsim_behav -key {Behavioral:sim_1:Functional:regsim} -tclbatch {regsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source regsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 884.316 ; gain = 0.000
set_property top topsim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/regsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-60] alu_srcB is not a constant [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:137]
ERROR: [VRFC 10-60] alu_srcB is not a constant [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:138]
ERROR: [VRFC 10-60] alu_srcB is not a constant [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:139]
ERROR: [VRFC 10-1040] module top ignored due to previous errors [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:22]
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log' file for more information.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:1]
[Mon Dec 02 22:19:45 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:137]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:138]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:139]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:140]
[Mon Dec 02 22:20:39 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:142]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:150]
[Mon Dec 02 22:27:50 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:1]
[Mon Dec 02 22:28:18 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:141]
[Mon Dec 02 22:39:07 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:1]
[Mon Dec 02 22:39:31 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:1]
[Mon Dec 02 22:41:09 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:139]
[Mon Dec 02 22:45:09 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:1]
[Mon Dec 02 22:45:30 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/synth_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/regsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port addra [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:117]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 884.316 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/regsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flag [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flag [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 02 22:49:09 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 893.723 ; gain = 9.406
add_wave {{/topsim/uut}} 
ERROR: [Wavedata 42-471] Note: Nothing was found for the following items: /topsim/uut 
ERROR: [Common 17-39] 'add_wave' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flag [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flag [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 02 22:49:43 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 943.918 ; gain = 0.000
add_wave {{/topsim/uut}} 
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port aluRes is not allowed [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port aluCtr is not allowed [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:45]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:70]
ERROR: [VRFC 10-1040] module top ignored due to previous errors [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:22]
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:70]
ERROR: [VRFC 10-1040] module top ignored due to previous errors [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:22]
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net aluop is not permitted [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:87]
ERROR: [VRFC 10-529] concurrent assignment to a non-net aluRes is not permitted [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:105]
ERROR: [VRFC 10-529] concurrent assignment to a non-net aluCtr is not permitted [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:110]
ERROR: [VRFC 10-529] concurrent assignment to a non-net inst is not permitted [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:125]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flag [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:96]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flag [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:116]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net aluRes is not permitted [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:105]
ERROR: [VRFC 10-529] concurrent assignment to a non-net aluCtr is not permitted [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:110]
ERROR: [VRFC 10-529] concurrent assignment to a non-net inst is not permitted [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:125]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flag [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:96]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flag [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:116]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net inst is not permitted [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:125]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flag [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:96]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flag [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:116]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:70]
ERROR: [VRFC 10-1040] module top ignored due to previous errors [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:22]
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:70]
ERROR: [VRFC 10-1040] module top ignored due to previous errors [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:22]
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:70]
ERROR: [VRFC 10-1040] module top ignored due to previous errors [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:22]
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flag [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:96]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flag [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:116]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffaecf4ec3e]
[1] (ISIMC::Options::parseVlogcompCommandLine+0x3bbfb) [0x7ff6783678bb]
[2] (ISIMC::Options::parseVlogcompCommandLine+0xabff3) [0x7ff6783d7cb3]
[3] (ISIMC::Options::parseVlogcompCommandLine+0xac3c9) [0x7ff6783d8089]
[4] (ISIMC::Options::parseVlogcompCommandLine+0xafc2e) [0x7ff6783db8ee]
[5] (ISIMC::Options::parseVlogcompCommandLine+0xaf61d) [0x7ff6783db2dd]
[6] (ISIMC::Options::parseVlogcompCommandLine+0xaf10f) [0x7ff6783dadcf]
[7] (ISIMC::Options::parseVlogcompCommandLine+0xaf9ed) [0x7ff6783db6ad]
[8] (ISIMC::Options::parseVlogcompCommandLine+0xaf9bb) [0x7ff6783db67b]
[9] (ISIMC::Options::parseVlogcompCommandLine+0xae6d1) [0x7ff6783da391]
[10] (ISIMC::VhdlCompiler::saveParserDump+0x8030c) [0x7ff678318bcc]
[11]  [0x7ff678152994]
[12]  [0x7ff678155340]
[13]  [0x7ff678154123]
[14] (ISIMC::Options::parseVlogcompCommandLine+0xa1dfd3) [0x7ff678d49c93]
[15] (BaseThreadInitThunk+0x14) [0x7ffaeaf26fd4]

Done
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:12 . Memory (MB): peak = 943.918 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:15 . Memory (MB): peak = 943.918 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffaecf4ec3e]
[1] (ISIMC::Options::parseVlogcompCommandLine+0x3bbfb) [0x7ff6783678bb]
[2] (ISIMC::Options::parseVlogcompCommandLine+0xabff3) [0x7ff6783d7cb3]
[3] (ISIMC::Options::parseVlogcompCommandLine+0xac3c9) [0x7ff6783d8089]
[4] (ISIMC::Options::parseVlogcompCommandLine+0xafc2e) [0x7ff6783db8ee]
[5] (ISIMC::Options::parseVlogcompCommandLine+0xaf61d) [0x7ff6783db2dd]
[6] (ISIMC::Options::parseVlogcompCommandLine+0xaf10f) [0x7ff6783dadcf]
[7] (ISIMC::Options::parseVlogcompCommandLine+0xaf9ed) [0x7ff6783db6ad]
[8] (ISIMC::Options::parseVlogcompCommandLine+0xaf9bb) [0x7ff6783db67b]
[9] (ISIMC::Options::parseVlogcompCommandLine+0xae6d1) [0x7ff6783da391]
[10] (ISIMC::VhdlCompiler::saveParserDump+0x8030c) [0x7ff678318bcc]
[11]  [0x7ff678152994]
[12]  [0x7ff678155340]
[13]  [0x7ff678154123]
[14] (ISIMC::Options::parseVlogcompCommandLine+0xa1dfd3) [0x7ff678d49c93]
[15] (BaseThreadInitThunk+0x14) [0x7ffaeaf26fd4]

Done
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 943.918 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 943.918 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffaecf4ec3e]
[1] (ISIMC::Options::parseVlogcompCommandLine+0x3bbfb) [0x7ff6783678bb]
[2] (ISIMC::Options::parseVlogcompCommandLine+0xabff3) [0x7ff6783d7cb3]
[3] (ISIMC::Options::parseVlogcompCommandLine+0xac3c9) [0x7ff6783d8089]
[4] (ISIMC::Options::parseVlogcompCommandLine+0xafc2e) [0x7ff6783db8ee]
[5] (ISIMC::Options::parseVlogcompCommandLine+0xaf61d) [0x7ff6783db2dd]
[6] (ISIMC::Options::parseVlogcompCommandLine+0xaf10f) [0x7ff6783dadcf]
[7] (ISIMC::Options::parseVlogcompCommandLine+0xaf9ed) [0x7ff6783db6ad]
[8] (ISIMC::Options::parseVlogcompCommandLine+0xaf9bb) [0x7ff6783db67b]
[9] (ISIMC::Options::parseVlogcompCommandLine+0xae6d1) [0x7ff6783da391]
[10] (ISIMC::VhdlCompiler::saveParserDump+0x8030c) [0x7ff678318bcc]
[11]  [0x7ff678152994]
[12]  [0x7ff678155340]
[13]  [0x7ff678154123]
[14] (ISIMC::Options::parseVlogcompCommandLine+0xa1dfd3) [0x7ff678d49c93]
[15] (BaseThreadInitThunk+0x14) [0x7ffaeaf26fd4]

Done
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 943.918 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 943.918 ; gain = 0.000
close [ open {E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v} w ]
add_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:1]
[Mon Dec 02 23:44:08 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:1]
[Mon Dec 02 23:44:52 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-46] mux2 is already declared [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:138]
ERROR: [VRFC 10-1040] module top ignored due to previous errors [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:22]
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port e [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:141]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffaecf4ec3e]
[1] (ISIMC::Options::parseVlogcompCommandLine+0x3bbfb) [0x7ff6783678bb]
[2] (ISIMC::Options::parseVlogcompCommandLine+0xabff3) [0x7ff6783d7cb3]
[3] (ISIMC::Options::parseVlogcompCommandLine+0xac3c9) [0x7ff6783d8089]
[4] (ISIMC::Options::parseVlogcompCommandLine+0xafc2e) [0x7ff6783db8ee]
[5] (ISIMC::Options::parseVlogcompCommandLine+0xaf61d) [0x7ff6783db2dd]
[6] (ISIMC::Options::parseVlogcompCommandLine+0xaf10f) [0x7ff6783dadcf]
[7] (ISIMC::Options::parseVlogcompCommandLine+0xaf9ed) [0x7ff6783db6ad]
[8] (ISIMC::Options::parseVlogcompCommandLine+0xaf9bb) [0x7ff6783db67b]
[9] (ISIMC::Options::parseVlogcompCommandLine+0xae6d1) [0x7ff6783da391]
[10] (ISIMC::VhdlCompiler::saveParserDump+0x8030c) [0x7ff678318bcc]
[11]  [0x7ff678152994]
[12]  [0x7ff678155340]
[13]  [0x7ff678154123]
[14] (ISIMC::Options::parseVlogcompCommandLine+0xa1dfd3) [0x7ff678d49c93]
[15] (BaseThreadInitThunk+0x14) [0x7ffaeaf26fd4]

Done
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 943.918 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 943.918 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffaecf4ec3e]
[1] (ISIMC::Options::parseVlogcompCommandLine+0x3bbfb) [0x7ff6783678bb]
[2] (ISIMC::Options::parseVlogcompCommandLine+0xabff3) [0x7ff6783d7cb3]
[3] (ISIMC::Options::parseVlogcompCommandLine+0xac3c9) [0x7ff6783d8089]
[4] (ISIMC::Options::parseVlogcompCommandLine+0xafc2e) [0x7ff6783db8ee]
[5] (ISIMC::Options::parseVlogcompCommandLine+0xaf61d) [0x7ff6783db2dd]
[6] (ISIMC::Options::parseVlogcompCommandLine+0xaf10f) [0x7ff6783dadcf]
[7] (ISIMC::Options::parseVlogcompCommandLine+0xaf9ed) [0x7ff6783db6ad]
[8] (ISIMC::Options::parseVlogcompCommandLine+0xaf9bb) [0x7ff6783db67b]
[9] (ISIMC::Options::parseVlogcompCommandLine+0xae6d1) [0x7ff6783da391]
[10] (ISIMC::VhdlCompiler::saveParserDump+0x8030c) [0x7ff678318bcc]
[11]  [0x7ff678152994]
[12]  [0x7ff678155340]
[13]  [0x7ff678154123]
[14] (ISIMC::Options::parseVlogcompCommandLine+0xa1dfd3) [0x7ff678d49c93]
[15] (BaseThreadInitThunk+0x14) [0x7ffaeaf26fd4]

Done
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 943.918 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 943.918 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 03 00:49:42 2019...
