// Seed: 1869570472
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output tri1 id_5
);
  wire id_7;
  module_2 modCall_1 (
      id_5,
      id_5
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd54
) (
    input supply0 id_0,
    output supply0 id_1,
    input supply0 _id_2,
    output tri0 id_3,
    input tri0 id_4[id_2 : 1]
);
  module_0 modCall_1 (
      id_4,
      id_0,
      id_1,
      id_4,
      id_4,
      id_1
  );
endmodule
module module_2 (
    output wand id_0,
    output tri1 id_1
);
  logic id_3 = id_3;
  assign module_0.id_1 = 0;
  assign id_0 = -1;
  always id_3 = 1;
  wire [1 'b0 : 1] id_4, id_5;
endmodule
