#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun  4 19:24:09 2024
# Process ID: 9476
# Current directory: C:/DSD_Streamline_try
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent948 C:\DSD_Streamline_try\dsd_mlp.xpr
# Log file: C:/DSD_Streamline_try/vivado.log
# Journal file: C:/DSD_Streamline_try\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/DSD_Streamline_try/dsd_mlp.xpr
INFO: [Project 1-313] Project file moved from 'C:/DSD_Streamline _try' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/DSD_Streamline_try/tb_pu_behav.wcfg', nor could it be found using path 'C:/DSD_Streamline _try/tb_pu_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 819.852 ; gain = 214.734
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/DSD_Streamline_try/dsd_mlp.sdk -hwspec C:/DSD_Streamline_try/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/DSD_Streamline_try/dsd_mlp.sdk -hwspec C:/DSD_Streamline_try/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_simulation
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'dsp_output_o' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:51]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 7 for port 'temp_wr_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer1.v:98]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'layer2_buf_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:113]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'x_addr_o' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v:98]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'layer3_buf_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:132]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'temp_rd_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'x_addr_o' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:43]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'temp_wr_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:87]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'temp_rd_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:88]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.pu(MAC_NUM=32)
Compiling module xil_defaultlib.temp_bram(MAC_CNT=64)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.pu(COEFF=17'b0110100001,MAC_NUM=...
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.pu(COEFF=17'b0101011111,MAC_NUM=...
Compiling module xil_defaultlib.temp_bram(MAC_CNT=32)
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/DSD_Streamline_try/tb_pu_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/DSD_Streamline_try/tb_pu_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_mlp_behav -key {Behavioral:sim_1:Functional:tb_top_mlp} -tclbatch {tb_top_mlp.tcl} -protoinst "protoinst_files/bd_48ac.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/DSD_Streamline_try/tb_top_mlp_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config C:/DSD_Streamline_try/tb_top_mlp_behav.wcfg
source tb_top_mlp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.805 ; gain = 112.934
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_mlp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1018.805 ; gain = 130.906
run 10 us
run 10 us
open_run impl_2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.538 . Memory (MB): peak = 2240.914 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.541 . Memory (MB): peak = 2240.914 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2240.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 25 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2376.562 ; gain = 1106.031
reset_run impl_2
launch_runs impl_2 -jobs 8
[Sun Jun 23 05:07:18 2024] Launched impl_2...
Run output will be captured here: C:/DSD_Streamline_try/dsd_mlp.runs/impl_2/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 2489.309 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.709 . Memory (MB): peak = 2489.309 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2659.668 ; gain = 283.105
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/DSD_Streamline_try/dsd_mlp.runs/synth_1

update_module_reference design_1_top_mlp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:module_ref:top_mlp:1.0 - top_mlp_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <design_1> from BD file <C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_mlp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_mlp_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <C:\DSD_Streamline_try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3128.332 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3128.332 ; gain = 0.000
launch_runs synth_1 -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-927] Following properties on pin /top_mlp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\DSD_Streamline_try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_mlp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Jun 23 06:27:00 2024] Launched synth_1...
Run output will be captured here: C:/DSD_Streamline_try/dsd_mlp.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3128.332 ; gain = 0.000
report_ip_status -name ip_status 
regenerate_bd_layout
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/DSD_Streamline_try/dsd_mlp.runs/synth_1

save_bd_design
Wrote  : <C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_top_mlp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_mlp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_mlp_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <C:\DSD_Streamline_try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_2 -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-927] Following properties on pin /top_mlp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\DSD_Streamline_try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_mlp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Jun 23 07:05:29 2024] Launched synth_1...
Run output will be captured here: C:/DSD_Streamline_try/dsd_mlp.runs/synth_1/runme.log
[Sun Jun 23 07:05:29 2024] Launched impl_2...
Run output will be captured here: C:/DSD_Streamline_try/dsd_mlp.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3128.332 ; gain = 0.000
open_run impl_2
INFO: [Netlist 29-17] Analyzing 1513 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3128.332 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3128.332 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3128.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 25 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3128.332 ; gain = 0.000
open_report: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3291.727 ; gain = 163.395
launch_runs impl_2 -to_step write_bitstream -jobs 8
[Sun Jun 23 07:26:15 2024] Launched impl_2...
Run output will be captured here: C:/DSD_Streamline_try/dsd_mlp.runs/impl_2/runme.log
file mkdir C:/DSD_Streamline_try/dsd_mlp.sdk
file copy -force C:/DSD_Streamline_try/dsd_mlp.runs/impl_2/design_1_wrapper.sysdef C:/DSD_Streamline_try/dsd_mlp.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/DSD_Streamline_try/dsd_mlp.sdk -hwspec C:/DSD_Streamline_try/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/DSD_Streamline_try/dsd_mlp.sdk -hwspec C:/DSD_Streamline_try/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
report_ip_status -name ip_status 
relaunch_sim
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'dsp_output_o' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:51]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 7 for port 'temp_wr_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer1.v:98]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'layer2_buf_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:113]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'x_addr_o' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v:98]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'layer3_buf_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:132]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'temp_rd_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'x_addr_o' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:43]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'temp_wr_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:87]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'temp_rd_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:88]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.pu(MAC_NUM=32)
Compiling module xil_defaultlib.temp_bram(MAC_CNT=64)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.pu(COEFF=17'b0110100001,MAC_NUM=...
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.pu(COEFF=17'b0101011111,MAC_NUM=...
Compiling module xil_defaultlib.temp_bram(MAC_CNT=32)
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3592.379 ; gain = 0.000
run 10 us
run 10 us
CRITICAL WARNING: [#UNDEF] File 'C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v' cannot be opened for read [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v:]
relaunch_sim
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline_try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'temp_buf' does not have a parameter named DATAWIDHT [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'dsp_output_o' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 7 for port 'temp_wr_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer1.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v:98]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'layer3_buf_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'temp_rd_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:133]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'x_addr_o' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:43]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'temp_wr_addr_o' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:49]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'temp_wr_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:87]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'temp_rd_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:88]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.pu(MAC_NUM=32)
Compiling module xil_defaultlib.temp_bram(MAC_CNT=64)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.pu(COEFF=17'b0110100001,MAC_NUM=...
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.pu(COEFF=17'b0101011111,MAC_NUM=...
Compiling module xil_defaultlib.temp_bram(MAC_CNT=32)
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf(ADDR_WIDTH=32)
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3592.379 ; gain = 0.000
run 10 us
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/DSD_Streamline_try/dsd_mlp.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 8
[Sun Jun 23 08:36:11 2024] Launched synth_1...
Run output will be captured here: C:/DSD_Streamline_try/dsd_mlp.runs/synth_1/runme.log
[Sun Jun 23 08:36:11 2024] Launched impl_2...
Run output will be captured here: C:/DSD_Streamline_try/dsd_mlp.runs/impl_2/runme.log
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:module_ref:top_mlp:1.0 [get_ips  design_1_top_mlp_0_0] -log ip_upgrade.log
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'y_buf_addr_wire' has a dependency on the module local parameter or undefined parameter 'RBAW'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'y_buf_addr_output' has a dependency on the module local parameter or undefined parameter 'RBAW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_mlp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_mlp_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <C:\DSD_Streamline_try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/DSD_Streamline_try/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_top_mlp_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-927] Following properties on pin /top_mlp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\DSD_Streamline_try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_mlp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3592.379 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/DSD_Streamline_try/dsd_mlp.ip_user_files/sim_scripts -ip_user_files_dir C:/DSD_Streamline_try/dsd_mlp.ip_user_files -ipstatic_source_dir C:/DSD_Streamline_try/dsd_mlp.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DSD_Streamline_try/dsd_mlp.cache/compile_simlib/modelsim} {questa=C:/DSD_Streamline_try/dsd_mlp.cache/compile_simlib/questa} {riviera=C:/DSD_Streamline_try/dsd_mlp.cache/compile_simlib/riviera} {activehdl=C:/DSD_Streamline_try/dsd_mlp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/DSD_Streamline_try/dsd_mlp.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 8
[Sun Jun 23 08:37:17 2024] Launched synth_1...
Run output will be captured here: C:/DSD_Streamline_try/dsd_mlp.runs/synth_1/runme.log
[Sun Jun 23 08:37:17 2024] Launched impl_2...
Run output will be captured here: C:/DSD_Streamline_try/dsd_mlp.runs/impl_2/runme.log
regenerate_bd_layout
update_module_reference design_1_top_mlp_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'y_buf_addr_wire' has a dependency on the module local parameter or undefined parameter 'RBAW'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'y_buf_addr_output' has a dependency on the module local parameter or undefined parameter 'RBAW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_mlp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_mlp_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <C:\DSD_Streamline_try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/DSD_Streamline_try/dsd_mlp.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-927] Following properties on pin /top_mlp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\DSD_Streamline_try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_mlp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Jun 23 08:39:34 2024] Launched synth_1...
Run output will be captured here: C:/DSD_Streamline_try/dsd_mlp.runs/synth_1/runme.log
[Sun Jun 23 08:39:34 2024] Launched impl_2...
Run output will be captured here: C:/DSD_Streamline_try/dsd_mlp.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3592.379 ; gain = 0.000
report_ip_status -name ip_status 
update_module_reference design_1_top_mlp_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'y_buf_addr_wire' has a dependency on the module local parameter or undefined parameter 'RBAW'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'y_buf_addr_output' has a dependency on the module local parameter or undefined parameter 'RBAW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_mlp_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'y_buf_addr' width 32 differs from original width 9
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_top_mlp_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_mlp_0_upgraded_ipi/done_intr_o(undef)
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_top_mlp_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\DSD_Streamline_try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 4121.164 ; gain = 12.887
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/DSD_Streamline_try/dsd_mlp.runs/synth_1

launch_runs impl_2 -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-927] Following properties on pin /top_mlp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\DSD_Streamline_try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_mlp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Jun 23 08:48:01 2024] Launched synth_1...
Run output will be captured here: C:/DSD_Streamline_try/dsd_mlp.runs/synth_1/runme.log
[Sun Jun 23 08:48:01 2024] Launched impl_2...
Run output will be captured here: C:/DSD_Streamline_try/dsd_mlp.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 4209.027 ; gain = 87.863
export_ip_user_files -of_objects  [get_files C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/clock_divider.v] -no_script -reset -force -quiet
remove_files  C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/clock_divider.v
file delete -force C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/clock_divider.v
refresh_design
INFO: [Netlist 29-17] Analyzing 1515 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 4267.414 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 4267.414 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 4267.414 ; gain = 41.988
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_top_mlp_0_0/synth/design_1_top_mlp_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top_mlp.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4267.414 ; gain = 0.000
ERROR: [Common 17-39] 'open_report' failed due to earlier errors.
launch_runs impl_2 -to_step write_bitstream -jobs 8
[Sun Jun 23 09:00:45 2024] Launched impl_2...
Run output will be captured here: C:/DSD_Streamline_try/dsd_mlp.runs/impl_2/runme.log
file mkdir C:/DSD_Streamline_try/dsd_mlp.sdk
file copy -force C:/DSD_Streamline_try/dsd_mlp.runs/impl_2/design_1_wrapper.sysdef C:/DSD_Streamline_try/dsd_mlp.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/DSD_Streamline_try/dsd_mlp.sdk -hwspec C:/DSD_Streamline_try/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/DSD_Streamline_try/dsd_mlp.sdk -hwspec C:/DSD_Streamline_try/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
report_ip_status -name ip_status 
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: design_1_wrapper
WARNING: [Synth 8-2507] parameter declaration becomes local in top_mlp with formal parameter declaration list [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top_mlp.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 4267.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31356' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31527]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30526]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (4#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (7#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (8#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25318]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25596]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (9#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30019]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15207]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15998]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19903]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21244]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15506]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (10#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (11#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (12#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30526]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (13#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31527]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (14#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_bram_2' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_2/synth/design_1_axi_bram_ctrl_0_bram_2.vhd:80]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_2/synth/design_1_axi_bram_ctrl_0_bram_2.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_bram_2' (23#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_2/synth/design_1_axi_bram_ctrl_0_bram_2.vhd:80]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'design_1_axi_bram_ctrl_0_bram_2' has 16 connections declared, but only 13 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:219]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (24#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (25#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (26#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (27#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:318]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (28#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 63 connections declared, but only 61 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:235]
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1NMB928' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:788]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_one_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (29#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_one_0' (30#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (31#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (32#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (33#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (34#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (35#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (36#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk_0' (37#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_48ac_psr_aclk_0' has 10 connections declared, but only 6 given [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:823]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1NMB928 does not have driver. [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:804]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1NMB928' (38#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:788]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_CVVFJV' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:832]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00e_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00e_0' (47#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_CVVFJV' (48#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:832]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00s2a_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00s2a_0' (50#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00a2s_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00a2s_0' (52#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1C3JDRS' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1203]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00mmu_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00mmu_0' (56#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00sic_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00sic_0' (61#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00tr_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00tr_0' (64#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1C3JDRS' (65#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1203]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1FAO4F6' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1857]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sarn_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 156 - type: integer 
	Parameter rstb_loop_iter bound to: 156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (70#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (71#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sarn_0' (80#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sawn_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sawn_0' (81#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sbn_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (81#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (81#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sbn_0' (82#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_srn_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2208 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 69 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 69 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 69 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 72 - type: integer 
	Parameter rstb_loop_iter bound to: 72 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (82#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (82#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_srn_0' (83#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_swn_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2240 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 70 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 70 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 70 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 72 - type: integer 
	Parameter rstb_loop_iter bound to: 72 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (83#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (83#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_swn_0' (84#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1FAO4F6' (85#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1857]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac' (86#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_smartconnect_0_0' (87#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'design_1_smartconnect_0_0' has 73 connections declared, but only 71 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:297]
INFO: [Synth 8-6157] synthesizing module 'design_1_top_mlp_0_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_top_mlp_0_0/synth/design_1_top_mlp_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top_mlp' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top_mlp.v:3]
	Parameter IN_IMG_NUM bound to: 10 - type: integer 
	Parameter FP_BW bound to: 32 - type: integer 
	Parameter INT_BW bound to: 8 - type: integer 
	Parameter X_BUF_DATA_WIDTH bound to: 80 - type: integer 
	Parameter X_BUF_DEPTH bound to: 7840 - type: integer 
	Parameter W_BUF_DATA_WIDTH bound to: 80 - type: integer 
	Parameter W_BUF_DEPTH bound to: 7840 - type: integer 
	Parameter Y_BUF_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Y_BUF_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter Y_BUF_DEPTH bound to: 400 - type: integer 
	Parameter RBAW bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:2]
	Parameter IN_IMG_NUM bound to: 10 - type: integer 
	Parameter Y_BUF_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Y_BUF_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter Y_BUF_DEPTH bound to: 400 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'layer1' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer1.v:3]
INFO: [Synth 8-6157] synthesizing module 'local_ctrl_layer1' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v:2]
	Parameter IDLE bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter SAVE bound to: 3'b011 
	Parameter RE bound to: 3'b100 
	Parameter DONE bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'local_ctrl_layer1' (88#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v:2]
INFO: [Synth 8-6157] synthesizing module 'pu' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
	Parameter COEFF bound to: 17'b00000000000100110 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MAC_NUM bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:2]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:18]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:19]
INFO: [Synth 8-6155] done synthesizing module 'mac' (89#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:2]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pu' (90#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
INFO: [Synth 8-6157] synthesizing module 'temp_bram' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:1]
	Parameter MAC_CNT bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'temp_bram' (91#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:1]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 7840 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter INIT_FILE bound to: C:/try2/imgrom10out.txt - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:32]
INFO: [Synth 8-3876] $readmem data file 'C:/try2/imgrom10out.txt' is read successfully [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:36]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram' (92#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram__parameterized0' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter INIT_FILE bound to: C:/try2/int8_layer1_hex_re.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/try2/int8_layer1_hex_re.txt' is read successfully [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:36]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram__parameterized0' (92#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
INFO: [Synth 8-6155] done synthesizing module 'layer1' (93#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer1.v:3]
WARNING: [Synth 8-7023] instance 'layer1_inst' of module 'layer1' has 10 connections declared, but only 9 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:66]
INFO: [Synth 8-6157] synthesizing module 'layer2' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer2.v:1]
INFO: [Synth 8-6157] synthesizing module 'local_ctrl_layer2' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:2]
	Parameter IDLE bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter SAVE bound to: 3'b010 
	Parameter RUN_1 bound to: 3'b011 
	Parameter SAVE_1 bound to: 3'b100 
	Parameter RE bound to: 3'b101 
	Parameter DONE bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'local_ctrl_layer2' (94#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:2]
INFO: [Synth 8-6157] synthesizing module 'pu__parameterized0' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
	Parameter COEFF bound to: 17'b00000000011011100 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MAC_NUM bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pu__parameterized0' (94#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
INFO: [Synth 8-6157] synthesizing module 'temp_bram__parameterized0' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:1]
	Parameter MAC_CNT bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'temp_bram__parameterized0' (94#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:1]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram__parameterized1' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter INIT_FILE bound to: C:/try2/w2_buffer.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/try2/w2_buffer.txt' is read successfully [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:36]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram__parameterized1' (94#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
INFO: [Synth 8-6155] done synthesizing module 'layer2' (95#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer3' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v:1]
INFO: [Synth 8-6157] synthesizing module 'local_ctrl_layer3' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:2]
	Parameter IDLE bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter SAVE bound to: 3'b010 
	Parameter RUN_1 bound to: 3'b011 
	Parameter SAVE_1 bound to: 3'b100 
	Parameter RE bound to: 3'b101 
	Parameter DONE bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'local_ctrl_layer3' (96#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:2]
INFO: [Synth 8-6157] synthesizing module 'pu__parameterized1' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
	Parameter COEFF bound to: 17'b00000000110100001 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MAC_NUM bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pu__parameterized1' (96#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
WARNING: [Synth 8-7023] instance 'PU_3' of module 'pu' has 9 connections declared, but only 8 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v:59]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram__parameterized2' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter INIT_FILE bound to: C:/try2/w3_buffer.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/try2/w3_buffer.txt' is read successfully [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:36]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram__parameterized2' (96#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
INFO: [Synth 8-6155] done synthesizing module 'layer3' (97#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer4' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:1]
INFO: [Synth 8-6157] synthesizing module 'local_ctrl_layer4' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:2]
	Parameter IDLE bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter SAVE bound to: 3'b010 
	Parameter RUN_1 bound to: 3'b011 
	Parameter SAVE_1 bound to: 3'b100 
	Parameter RE bound to: 3'b101 
	Parameter DONE bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'local_ctrl_layer4' (98#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:2]
INFO: [Synth 8-6157] synthesizing module 'pu__parameterized2' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
	Parameter COEFF bound to: 17'b00000000101011111 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MAC_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pu__parameterized2' (98#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
WARNING: [Synth 8-7023] instance 'PU_4' of module 'pu' has 9 connections declared, but only 8 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:60]
INFO: [Synth 8-6157] synthesizing module 'temp_bram__parameterized1' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:1]
	Parameter MAC_CNT bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'temp_bram__parameterized1' (98#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:1]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram__parameterized3' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter INIT_FILE bound to: C:/try2/w4_buffer.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/try2/w4_buffer.txt' is read successfully [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:36]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram__parameterized3' (98#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
INFO: [Synth 8-6155] done synthesizing module 'layer4' (99#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer5' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v:3]
INFO: [Synth 8-6157] synthesizing module 'local_ctrl_layer5' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v:2]
	Parameter IDLE bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter SAVE bound to: 3'b011 
	Parameter RE bound to: 3'b100 
	Parameter DONE bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'local_ctrl_layer5' (100#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v:2]
INFO: [Synth 8-6157] synthesizing module 'pu_3' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:3]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 6 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 6 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 6 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 6 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 6 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 6 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 6 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 6 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 6 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 6 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pu_3' (101#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:3]
WARNING: [Synth 8-7023] instance 'PU_5' of module 'pu_3' has 9 connections declared, but only 8 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v:44]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram__parameterized4' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter INIT_FILE bound to: C:/try2/w5_buffer.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/try2/w5_buffer.txt' is read successfully [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:36]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram__parameterized4' (101#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
WARNING: [Synth 8-3848] Net done_o in module/entity layer5 does not have driver. [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v:15]
INFO: [Synth 8-6155] done synthesizing module 'layer5' (102#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v:3]
INFO: [Synth 8-6157] synthesizing module 'temp_buf' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_buf.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'temp_buf' (103#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_buf.v:2]
INFO: [Synth 8-6157] synthesizing module 'glbl_ctrl' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'glbl_ctrl' (104#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:2]
WARNING: [Synth 8-3848] Net y_buf_en in module/entity top does not have driver. [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:16]
INFO: [Synth 8-6155] done synthesizing module 'top' (105#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_mlp' (106#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top_mlp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_mlp_0_0' (107#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_top_mlp_0_0/synth/design_1_top_mlp_0_0.v:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1' (108#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (109#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design pu_3 has unconnected port start_i
WARNING: [Synth 8-3331] design pu_3 has unconnected port valid_i
WARNING: [Synth 8-3331] design pu_3 has unconnected port mac_clear
WARNING: [Synth 8-3331] design layer5 has unconnected port done_o
WARNING: [Synth 8-3331] design layer4 has unconnected port temp_rd_addr[5]
WARNING: [Synth 8-3331] design top has unconnected port y_buf_en
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port areset
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[38]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[37]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[36]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[35]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[34]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[33]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[32]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized4 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized4 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized4 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized3 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized3 has unconnected port s_sc_req[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized3 has unconnected port s_sc_info[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized3 has unconnected port s_axis_arb_tvalid
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 00:01:15 . Memory (MB): peak = 4384.840 ; gain = 117.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:17 . Memory (MB): peak = 4399.527 ; gain = 132.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:17 . Memory (MB): peak = 4399.527 ; gain = 132.113
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/DSD_Streamline_try/dsd_mlp.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/DSD_Streamline_try/dsd_mlp.srcs/constrs_1/new/top.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4831.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  FDR => FDRE: 13 instances
  SRL16 => SRL16E: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:31 ; elapsed = 00:01:47 . Memory (MB): peak = 4831.117 ; gain = 563.703
281 Infos, 236 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:47 . Memory (MB): peak = 4831.117 ; gain = 563.703
current_design impl_2
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force C:/DSD_Streamline_try/dsd_mlp.runs/impl_2/design_1_wrapper.sysdef C:/DSD_Streamline_try/dsd_mlp.sdk/design_1_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/DSD_Streamline_try/dsd_mlp.sdk -hwspec C:/DSD_Streamline_try/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/DSD_Streamline_try/dsd_mlp.sdk -hwspec C:/DSD_Streamline_try/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
