library ieee;
use ieee.std_logic_1164.all;

entity MUX_2 is
port(
sel: in std_logic_vector(2 downto 0);--Selector
f:OUT std_logic
);
end MUX_2;


architecture arqmain of MUX_2 is
begin
	  
	with sel select
	f <=  '' when "00",
         '' when "01",
         '' when "10",
         '' when "11",
			'0' when others;
	
end architecture arqmain;