// Seed: 2265035483
module module_0 (
    output tri1  id_0,
    output logic id_1,
    input  wire  id_2
);
  always @(id_2 or id_2) begin : LABEL_0
    id_1 <= -1;
    if (1)
      if (1 * 1) begin : LABEL_1
        $unsigned(89);
        ;
      end
  end
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    output supply1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output wand id_5,
    input wire id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri1 id_9,
    inout wire id_10,
    input tri1 id_11,
    input tri0 id_12,
    output supply0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    input tri id_16,
    output tri0 id_17
);
  initial id_0 = -1;
  logic [1 : -1] id_19;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
