{"vcs1":{"timestamp_begin":1696225672.272640340, "rt":19.78, "ut":17.81, "st":0.82}}
{"vcselab":{"timestamp_begin":1696225692.148079901, "rt":1.71, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1696225693.929594554, "rt":0.52, "ut":0.32, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696225671.467604795}
{"VCS_COMP_START_TIME": 1696225671.467604795}
{"VCS_COMP_END_TIME": 1696225694.652905742}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 391320}}
{"stitch_vcselab": {"peak_mem": 227836}}
