# compile vhdl design source files
vhdl xil_defaultlib  "../../../SynSym.srcs/sources_1/new/Counter.vhd"
vhdl xil_defaultlib  "../../../SynSym.srcs/sim_1/new/SimCount.vhd"

# Do not sort compile order
nosort
