v 20091004 2
C 40000 40000 0 0 0 Noqsi-title-B.sym
{
T 50000 40500 5 10 1 1 0 0 1
date=$Date$
T 53900 40500 5 10 1 1 0 0 1
rev=$Revision$
T 55400 40200 5 10 1 1 0 0 1
auth=$Author$
T 50200 40800 5 8 1 1 0 0 1
fname=$Source$
T 53200 41200 5 14 1 1 0 4 1
title=Driver Board
}
T 40400 40300 9 25 1 0 0 0 1
LVDS Receivers
C 42500 43300 1 0 0 LVDS33.sym
{
T 43700 46800 5 10 1 1 0 6 1
refdes=U16
}
C 47600 43300 1 0 0 LVDS33.sym
{
T 48800 46800 5 10 1 1 0 6 1
refdes=U17
}
C 52700 43300 1 0 0 LVDS33.sym
{
T 53900 46800 5 10 1 1 0 6 1
refdes=U18
}
U 45700 48000 45700 44100 10 -1
C 45500 44600 1 0 0 busripper-1.sym
C 45500 44200 1 0 0 busripper-1.sym
N 44600 45000 44800 45000 4
N 44800 45000 44800 43800 4
N 44800 43800 44600 43800 4
N 44600 45400 44800 45400 4
N 44800 45400 44800 48500 4
N 44800 46600 44600 46600 4
U 50800 48000 50800 44100 10 -1
C 50600 46200 1 0 0 busripper-1.sym
N 50600 45700 50600 45800 4
{
T 50300 45400 5 10 1 1 0 0 1
netname=\_DVCS\_
}
C 50600 45800 1 0 0 busripper-1.sym
N 50600 44500 50600 44600 4
{
T 50300 44700 5 10 1 1 0 0 1
netname=\_TCS\_
}
C 50600 44600 1 0 0 busripper-1.sym
N 50600 44200 50600 44100 4
{
T 50400 43800 5 10 1 1 0 0 1
netname=TCD
}
C 50600 44200 1 0 0 busripper-1.sym
N 49700 45000 49900 45000 4
N 49900 45000 49900 43800 4
N 49900 43800 49700 43800 4
N 49700 45400 49900 45400 4
N 49900 45400 49900 48500 4
N 49900 46600 49700 46600 4
U 55900 48000 55900 44100 10 -1
N 55700 46200 55700 46300 4
{
T 55500 46400 5 10 1 1 0 0 1
netname=VCRD
}
C 55700 46200 1 0 0 busripper-1.sym
N 55700 45800 55700 45900 4
{
T 55500 45600 5 10 1 1 0 0 1
netname=PCLK
}
C 55700 45800 1 0 0 busripper-1.sym
N 55700 44600 55700 44700 4
{
T 55500 44800 5 10 1 1 0 0 1
netname=SCLK
}
C 55700 44600 1 0 0 busripper-1.sym
N 55700 44200 55700 44300 4
{
T 55500 44000 5 10 1 1 0 0 1
netname=SYNC
}
C 55700 44200 1 0 0 busripper-1.sym
N 54800 45000 55000 45000 4
N 55000 45000 55000 43800 4
N 55000 43800 54800 43800 4
N 54800 45400 55000 45400 4
N 55000 45400 55000 48500 4
N 55000 46600 54800 46600 4
C 44800 48400 1 0 1 resistor.sym
{
T 44500 48800 5 10 0 0 0 6 1
device=RESISTOR
T 44600 48700 5 10 1 1 0 6 1
refdes=R83
T 44500 48200 5 10 1 1 0 6 1
value=22
T 44800 48400 5 10 0 1 0 6 1
footprint=2512
T 44800 48400 5 10 0 1 0 6 1
spec=5% 1W
}
C 45900 48300 1 0 1 DoubleCap.sym
{
T 46000 48600 5 10 1 1 0 6 1
refdes=C16
}
N 45000 48500 44800 48500 4
N 43900 48500 43900 49000 4
{
T 43400 49000 5 10 1 1 0 0 1
netname=+3.3
}
C 43900 49000 1 90 0 busripper-1.sym
C 49900 48400 1 0 1 resistor.sym
{
T 49600 48800 5 10 0 0 0 6 1
device=RESISTOR
T 49700 48700 5 10 1 1 0 6 1
refdes=R52
T 49600 48200 5 10 1 1 0 6 1
value=22
T 49900 48400 5 10 0 1 0 6 1
footprint=2512
T 49900 48400 5 10 0 1 0 6 1
spec=5% 1W
}
C 51000 48300 1 0 1 DoubleCap.sym
{
T 51100 48600 5 10 1 1 0 6 1
refdes=C17
}
N 50100 48500 49900 48500 4
N 49000 48500 49000 49000 4
{
T 48500 49000 5 10 1 1 0 0 1
netname=+3.3
}
C 49000 49000 1 90 0 busripper-1.sym
C 55000 48400 1 0 1 resistor.sym
{
T 54700 48800 5 10 0 0 0 6 1
device=RESISTOR
T 54800 48700 5 10 1 1 0 6 1
refdes=R53
T 54700 48200 5 10 1 1 0 6 1
value=22
T 55000 48400 5 10 0 1 0 6 1
footprint=2512
T 55000 48400 5 10 0 1 0 6 1
spec=5% 1W
}
C 56100 48300 1 0 1 DoubleCap.sym
{
T 56200 48600 5 10 1 1 0 6 1
refdes=C18
}
N 55200 48500 55000 48500 4
N 54100 48500 54100 49000 4
{
T 53600 49000 5 10 1 1 0 0 1
netname=+3.3
}
C 54100 49000 1 90 0 busripper-1.sym
U 54300 49200 42500 49200 10 0
T 41900 49100 9 10 1 0 0 0 1
Power
U 45700 48000 56000 48000 10 0
T 56100 47800 9 10 1 0 0 0 1
Control
T 50400 40200 9 10 1 0 0 0 1
18
U 41500 46300 41500 47500 10 0
N 40500 44600 42600 44600 4
{
T 42200 44500 5 10 1 1 180 0 1
netname=SEQB+
}
C 41700 44600 1 180 0 busripper-1.sym
N 41400 45000 42600 45000 4
{
T 42200 44900 5 10 1 1 180 0 1
netname=SEQB-
}
C 41700 45000 1 180 0 busripper-1.sym
N 40500 43800 42600 43800 4
{
T 42200 43700 5 10 1 1 180 0 1
netname=TMS-
}
C 41700 43800 1 180 0 busripper-1.sym
N 41400 44200 42600 44200 4
{
T 42200 44100 5 10 1 1 180 0 1
netname=TMS+
}
C 41700 44200 1 180 0 busripper-1.sym
U 41500 46200 41500 43000 10 0
N 45900 45400 47700 45400 4
{
T 47600 45300 5 10 1 1 180 0 1
netname=DVCS+
}
C 47100 45400 1 180 0 busripper-1.sym
N 46800 45800 47700 45800 4
{
T 47600 45700 5 10 1 1 180 0 1
netname=DVCS-
}
C 47100 45800 1 180 0 busripper-1.sym
N 45900 44600 47700 44600 4
{
T 47600 44500 5 10 1 1 180 0 1
netname=TCS-
}
C 47100 44600 1 180 0 busripper-1.sym
N 46800 45000 47700 45000 4
{
T 47600 44900 5 10 1 1 180 0 1
netname=TCS+
}
C 47100 45000 1 180 0 busripper-1.sym
N 45900 43800 47700 43800 4
{
T 47600 43700 5 10 1 1 180 0 1
netname=TCD-
}
C 47100 43800 1 180 0 busripper-1.sym
N 46800 44200 47700 44200 4
{
T 47600 44100 5 10 1 1 180 0 1
netname=TCD+
}
C 47100 44200 1 180 0 busripper-1.sym
C 40300 42700 1 0 0 Connector.sym
{
T 40600 43000 5 10 1 1 0 4 1
refdes=J2
T 40900 42700 5 10 0 0 0 0 1
footprint=MDM51S
}
U 46900 46600 46900 43000 10 0
N 45900 46200 47700 46200 4
{
T 47600 46100 5 10 1 1 180 0 1
netname=ISV+
}
C 47100 46200 1 180 0 busripper-1.sym
N 46800 46600 47700 46600 4
{
T 47600 46500 5 10 1 1 180 0 1
netname=ISV-
}
C 47100 46600 1 180 0 busripper-1.sym
N 51000 45400 52800 45400 4
{
T 52700 45300 5 10 1 1 180 0 1
netname=PCLK-
}
C 52200 45400 1 180 0 busripper-1.sym
N 51900 45800 52800 45800 4
{
T 52700 45700 5 10 1 1 180 0 1
netname=PCLK+
}
C 52200 45800 1 180 0 busripper-1.sym
N 51000 44600 52800 44600 4
{
T 52700 44500 5 10 1 1 180 0 1
netname=SCLK+
}
C 52200 44600 1 180 0 busripper-1.sym
N 51900 45000 52800 45000 4
{
T 52700 44900 5 10 1 1 180 0 1
netname=SCLK-
}
C 52200 45000 1 180 0 busripper-1.sym
N 51000 43800 52800 43800 4
{
T 52700 43700 5 10 1 1 180 0 1
netname=SYNC-
}
C 52200 43800 1 180 0 busripper-1.sym
N 51900 44200 52800 44200 4
{
T 52700 44100 5 10 1 1 180 0 1
netname=SYNC+
}
C 52200 44200 1 180 0 busripper-1.sym
U 52000 46600 52000 43000 10 0
N 52800 46200 51000 46200 4
{
T 52700 46100 5 10 1 1 180 0 1
netname=VCRD+
}
C 52200 46200 1 180 0 busripper-1.sym
N 52800 46600 51900 46600 4
{
T 52700 46500 5 10 1 1 180 0 1
netname=VCRD-
}
C 52200 46600 1 180 0 busripper-1.sym
C 51900 46500 1 0 1 resistor.sym
{
T 51600 46900 5 10 0 0 0 6 1
device=RESISTOR
T 51400 46700 5 10 1 1 0 6 1
refdes=R65
T 51900 46700 5 10 1 1 0 6 1
value=100
}
C 51900 45700 1 0 1 resistor.sym
{
T 51600 46100 5 10 0 0 0 6 1
device=RESISTOR
T 51500 45500 5 10 1 1 0 6 1
refdes=R66
T 51900 45500 5 10 1 1 0 6 1
value=100
}
N 51000 46200 51000 46600 4
N 51000 45400 51000 45800 4
C 51900 44900 1 0 1 resistor.sym
{
T 51600 45300 5 10 0 0 0 6 1
device=RESISTOR
T 51400 45100 5 10 1 1 0 6 1
refdes=R57
T 51900 45100 5 10 1 1 0 6 1
value=100
}
C 51900 44100 1 0 1 resistor.sym
{
T 51600 44500 5 10 0 0 0 6 1
device=RESISTOR
T 51500 43900 5 10 1 1 0 6 1
refdes=R58
T 51900 43900 5 10 1 1 0 6 1
value=100
}
N 51000 44600 51000 45000 4
N 51000 43800 51000 44200 4
C 45900 46500 1 0 0 resistor.sym
{
T 46200 46900 5 10 0 0 0 0 1
device=RESISTOR
T 46400 46700 5 10 1 1 0 0 1
refdes=R90
T 45900 46700 5 10 1 1 0 0 1
value=100
}
C 45900 45700 1 0 0 resistor.sym
{
T 46200 46100 5 10 0 0 0 0 1
device=RESISTOR
T 46300 45500 5 10 1 1 0 0 1
refdes=R62
T 45900 45500 5 10 1 1 0 0 1
value=100
}
N 45900 46200 45900 46600 4
N 45900 45400 45900 45800 4
C 45900 44900 1 0 0 resistor.sym
{
T 46200 45300 5 10 0 0 0 0 1
device=RESISTOR
T 46400 45100 5 10 1 1 0 0 1
refdes=R64
T 45900 45100 5 10 1 1 0 0 1
value=100
}
C 45900 44100 1 0 0 resistor.sym
{
T 46200 44500 5 10 0 0 0 0 1
device=RESISTOR
T 46300 43900 5 10 1 1 0 0 1
refdes=R63
T 45900 43900 5 10 1 1 0 0 1
value=100
}
N 45900 44600 45900 45000 4
N 45900 43800 45900 44200 4
C 40500 44900 1 0 0 resistor.sym
{
T 40800 45300 5 10 0 0 0 0 1
device=RESISTOR
T 41000 45100 5 10 1 1 0 0 1
refdes=R60
T 40500 45100 5 10 1 1 0 0 1
value=100
}
C 41400 44100 1 0 1 resistor.sym
{
T 41100 44500 5 10 0 0 0 6 1
device=RESISTOR
T 41000 43900 5 10 1 1 0 6 1
refdes=R68
T 41400 43900 5 10 1 1 0 6 1
value=100
}
N 40500 44600 40500 45000 4
N 40500 43800 40500 44200 4
U 52000 43000 40900 43000 10 0
T 52000 40200 9 10 1 0 0 0 1
20
C 41200 47500 1 0 0 Connector.sym
{
T 41500 47800 5 10 1 1 0 4 1
refdes=J5
T 41800 47500 5 10 0 0 0 0 1
footprint=MDM25S
}
C 44600 43500 1 0 0 DGND.sym
C 49700 43500 1 0 0 DGND.sym
C 54800 43500 1 0 0 DGND.sym
C 55900 48200 1 0 0 DGND.sym
C 50800 48200 1 0 0 DGND.sym
C 45700 48200 1 0 0 DGND.sym
C 50600 45600 1 0 1 resistor-1.sym
{
T 50600 45600 5 10 0 0 0 6 1
device=RESISTOR
T 50400 45800 5 10 1 1 0 6 1
refdes=RA6
T 50600 45600 5 10 1 1 0 6 1
value=51
T 50600 45600 5 10 0 1 0 6 1
spec=5% 1/10W
T 50600 45600 5 10 0 0 0 6 1
footprint=0603
}
C 50600 44400 1 0 1 resistor-1.sym
{
T 50600 44400 5 10 0 0 0 6 1
device=RESISTOR
T 50400 44600 5 10 1 1 0 6 1
refdes=RA8
T 50600 44400 5 10 1 1 0 6 1
value=51
T 50600 44400 5 10 0 1 0 6 1
spec=5% 1/10W
T 50600 44400 5 10 0 0 0 6 1
footprint=0603
}
C 50600 44000 1 0 1 resistor-1.sym
{
T 50600 44000 5 10 0 0 0 6 1
device=RESISTOR
T 50400 43900 5 10 1 1 0 6 1
refdes=RA7
T 50600 44000 5 10 1 1 0 6 1
value=51
T 50600 44000 5 10 0 1 0 6 1
spec=5% 1/10W
T 50600 44000 5 10 0 0 0 6 1
footprint=0603
}
C 55700 46200 1 0 1 resistor-1.sym
{
T 55700 46200 5 10 0 0 0 6 1
device=RESISTOR
T 55500 46400 5 10 1 1 0 6 1
refdes=RA1
T 55700 46200 5 10 1 1 0 6 1
value=51
T 55700 46200 5 10 0 1 0 6 1
spec=5% 1/10W
T 55700 46200 5 10 0 0 0 6 1
footprint=0603
}
C 55700 45800 1 0 1 resistor-1.sym
{
T 55700 45800 5 10 0 0 0 6 1
device=RESISTOR
T 55500 46000 5 10 1 1 0 6 1
refdes=RA2
T 55700 45800 5 10 1 1 0 6 1
value=51
T 55700 45800 5 10 0 1 0 6 1
spec=5% 1/10W
T 55700 45800 5 10 0 0 0 6 1
footprint=0603
}
C 55700 44600 1 0 1 resistor-1.sym
{
T 55700 44900 5 10 0 0 0 6 1
device=RESISTOR
T 55500 44900 5 10 1 1 0 6 1
refdes=RA9
T 55700 44600 5 10 1 1 0 6 1
value=51
T 55700 44600 5 10 0 1 0 6 1
spec=5% 1/10W
T 55700 44600 5 10 0 0 0 6 1
footprint=0603
}
C 55700 44200 1 0 1 resistor-1.sym
{
T 55700 44200 5 10 0 0 0 6 1
device=RESISTOR
T 55500 44500 5 10 1 1 0 6 1
refdes=RA10
T 55700 44200 5 10 1 1 0 6 1
value=51
T 55700 44200 5 10 0 1 0 6 1
spec=5% 1/10W
T 55700 44200 5 10 0 0 0 6 1
footprint=0603
}
C 45500 44000 1 0 1 resistor-1.sym
{
T 45500 44000 5 10 0 0 0 6 1
device=RESISTOR
T 45200 43800 5 10 1 1 0 6 1
refdes=RA4
T 45500 44000 5 10 1 1 0 6 1
value=51
T 45500 44000 5 10 0 1 0 6 1
spec=5% 1/10W
T 45500 44000 5 10 0 0 0 6 1
footprint=0603
}
N 45500 44100 45500 44200 4
{
T 45400 43900 5 10 1 1 0 0 1
netname=TMS
}
N 44600 44100 44600 44200 4
C 45500 44400 1 0 1 resistor-1.sym
{
T 45500 44400 5 10 0 0 0 6 1
device=RESISTOR
T 45200 44600 5 10 1 1 0 6 1
refdes=RA12
T 45500 44400 5 10 1 1 0 6 1
value=51
T 45500 44400 5 10 0 1 0 6 1
spec=5% 1/10W
T 45500 44400 5 10 0 0 0 6 1
footprint=0603
}
N 45500 44500 45500 44600 4
{
T 45500 44500 5 10 1 1 0 0 1
netname=SEQB
}
N 44600 44500 44600 44600 4
C 50600 46200 1 0 1 resistor-1.sym
{
T 50600 46200 5 10 0 0 0 6 1
device=RESISTOR
T 50400 46400 5 10 1 1 0 6 1
refdes=RA14
T 50600 46200 5 10 1 1 0 6 1
value=51
T 50600 46200 5 10 0 1 0 6 1
spec=5% 1/10W
T 50600 46200 5 10 0 0 0 6 1
footprint=0603
}
N 50600 46300 50600 46200 4
{
T 50300 46400 5 10 1 1 0 0 1
netname=LISV
}
N 49700 46300 49700 46200 4
N 49700 45700 49700 45800 4
N 49700 44500 49700 44600 4
N 49700 44100 49700 44200 4
N 54800 46300 54800 46200 4
N 54800 45900 54800 45800 4
N 54800 44700 54800 44600 4
N 54800 44300 54800 44200 4
N 42600 45400 42600 46600 4
C 42400 45100 1 0 0 DGND.sym
