Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 23:40:15 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/matrix_times_two_vectors_18_10_1_672_16_1/post_route_power.rpt
| Design           : matrix_times_two_vectors_18_10_1_672_16_1
| Device           : xc7z020clg484-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 342.138      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 236.012      |
| Device Static (mW)       | 106.126      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 96.1         |
| Junction Temperature (C) | 28.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+------------+----------+-----------+-----------------+
| On-Chip                 | Power (mW) | Used     | Available | Utilization (%) |
+-------------------------+------------+----------+-----------+-----------------+
| Clocks                  |    58.315  |        3 |       --- |             --- |
| Slice Logic             |    46.209  |    14957 |       --- |             --- |
|   LUT as Logic          |    29.067  |     3505 |     53200 |            6.59 |
|   Register              |     8.045  |     9149 |    106400 |            8.60 |
|   CARRY4                |     6.470  |      969 |     13300 |            7.29 |
|   LUT as Shift Register |     2.627  |      331 |     17400 |            1.90 |
|   Others                |     0.000  |      396 |       --- |             --- |
| Signals                 |    71.960  |    11599 |       --- |             --- |
| DSPs                    |    59.528  |       60 |       220 |           27.27 |
| Static Power            |   106.126  |          |           |                 |
| Total                   |   342.138  |          |           |                 |
+-------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.244 |       0.236 |      0.008 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------+------------+
| Name                                                      | Power (mW) |
+-----------------------------------------------------------+------------+
| matrix_times_two_vectors_18_10_1_672_16_1                 |   236.012  |
|   multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst |   236.012  |
|     c_matrix_vec_mult_core_18_10_16_1_1_inst              |   157.217  |
|       dft_16_top_18_inst                                  |    49.901  |
|       elementwise_add_core_18_18_9_inst_0                 |     7.439  |
|       elementwise_mult_core_18_1810_9_1_inst_0_imag_imag  |    15.666  |
|       elementwise_mult_core_18_1810_9_1_inst_0_imag_real  |    17.412  |
|       elementwise_mult_core_18_1810_9_1_inst_0_real_imag  |    16.393  |
|       elementwise_mult_core_18_1810_9_1_inst_0_real_real  |    20.600  |
|       elementwise_sub_core_18_18_9_inst_0                 |     8.470  |
|       shift_register_group_18_910_inst_0_imag             |     4.121  |
|       shift_register_group_18_910_inst_0_real             |     4.642  |
|     idft_16_top_18_inst_0                                 |    60.195  |
|       codeBlock98050_18_inst                              |    46.308  |
|       codeBlock99168_18_inst                              |    13.888  |
|     shift_register_group_18_16_1_inst_imag_0              |     3.215  |
|       shift_register_unit_18_1_inst_1                     |     0.219  |
|       shift_register_unit_18_1_inst_10                    |     0.219  |
|       shift_register_unit_18_1_inst_11                    |     0.224  |
|       shift_register_unit_18_1_inst_12                    |     0.223  |
|       shift_register_unit_18_1_inst_13                    |     0.256  |
|       shift_register_unit_18_1_inst_14                    |     0.231  |
|       shift_register_unit_18_1_inst_15                    |     0.231  |
|       shift_register_unit_18_1_inst_2                     |     0.226  |
|       shift_register_unit_18_1_inst_3                     |     0.225  |
|       shift_register_unit_18_1_inst_4                     |     0.228  |
|       shift_register_unit_18_1_inst_5                     |     0.221  |
|       shift_register_unit_18_1_inst_6                     |     0.241  |
|       shift_register_unit_18_1_inst_7                     |     0.241  |
|       shift_register_unit_18_1_inst_9                     |     0.230  |
|     shift_register_group_18_16_1_inst_real_0              |     3.703  |
|       shift_register_unit_18_1_inst_0                     |     0.226  |
|       shift_register_unit_18_1_inst_1                     |     0.243  |
|       shift_register_unit_18_1_inst_10                    |     0.227  |
|       shift_register_unit_18_1_inst_11                    |     0.232  |
|       shift_register_unit_18_1_inst_12                    |     0.237  |
|       shift_register_unit_18_1_inst_13                    |     0.225  |
|       shift_register_unit_18_1_inst_14                    |     0.229  |
|       shift_register_unit_18_1_inst_15                    |     0.234  |
|       shift_register_unit_18_1_inst_2                     |     0.238  |
|       shift_register_unit_18_1_inst_3                     |     0.235  |
|       shift_register_unit_18_1_inst_4                     |     0.222  |
|       shift_register_unit_18_1_inst_5                     |     0.231  |
|       shift_register_unit_18_1_inst_6                     |     0.225  |
|       shift_register_unit_18_1_inst_7                     |     0.237  |
|       shift_register_unit_18_1_inst_8                     |     0.224  |
|       shift_register_unit_18_1_inst_9                     |     0.239  |
|     sum_complex_vector_unit_18_18_16_42_inst_0            |    10.879  |
+-----------------------------------------------------------+------------+


