# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"uart_transceiver_tb_time_impl.v" \
"../../../../../project_2.srcs/sim_4/new/uart_transceiver_tb.v" \

# Do not sort compile order
nosort
