// Seed: 3224874829
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  assign id_1[1] = (id_2[1'b0]) ? 1 : 1;
  logic id_3;
  assign id_3 = 1;
  assign id_1[1'd0] = id_2[1];
endmodule
