// Seed: 608471318
`define pp_2 0
`timescale 1 ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  logic id_3 = 1'b0;
  logic id_4;
  logic id_5 = 1;
  logic id_6;
endmodule
