Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/testPipeline_isim_beh.exe" -prj "C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/testPipeline_beh.prj" "work.testPipeline" "work.glbl" 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/SumadorPC.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/storeTypes.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/ShiftSalto.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/SaltosMUX.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/SaltosALU.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/RegistrosMUX.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/Registros.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/Pc.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/muxRegData.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/MuxReg.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/muxJumpReg.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/mux3a1.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/MEM_WB.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/memoriaDeInstrucciones.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/MemoriaDeDatos.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/loadTypes.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/jrMux.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/IF_ID.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/ID_EX.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/Hazard.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/EX_MEM.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/ExtensionSigno.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/EscRegMux.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/debug.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/DatosMUX.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/Cortocircuito.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/ControlALU.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/Control.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/comparadorReg.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/Branch.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/baud_gen.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/AluMUX.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/ALU.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/pipeline.v\" into library work
Analyzing Verilog file \"C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/testPipeline.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/pipeline.v" Line 101: Port inst is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/pipeline.v" Line 70: Size mismatch in connection of port <direccion>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/pipeline.v" Line 399: Size mismatch in connection of port <direccion>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/pipeline.v" Line 400: Size mismatch in connection of port <direccion_dbg>. Formal port size is 10-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module SaltosMUX
Compiling module Pc
Compiling module memoriaDeInstrucciones
Compiling module SumadorPC
Compiling module IF_ID
Compiling module muxJumpReg
Compiling module muxRegData
Compiling module Registros
Compiling module EscRegMux
Compiling module ExtensionSigno
Compiling module Control
Compiling module SaltosALU
Compiling module Hazard
Compiling module jrMux
Compiling module ShiftSalto
Compiling module comparadorReg
Compiling module Branch
Compiling module MuxReg
Compiling module ID_EX
Compiling module RegistrosMUX
Compiling module mux3a1
Compiling module AluMUX
Compiling module ALU
Compiling module Cortocircuito
Compiling module ControlALU
Compiling module EX_MEM
Compiling module MemoriaDeDatos
Compiling module storeTypes
Compiling module loadTypes
Compiling module MEM_WB
Compiling module DatosMUX
Compiling module baud_gen
Compiling module debug
Compiling module pipeline
Compiling module testPipeline
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 16 sub-compilation(s) to finish...
Compiled 36 Verilog Units
Built simulation executable C:/Users/Mariano/Desktop/pipeline-arquitectura-2013/Pipeline/testPipeline_isim_beh.exe
Fuse Memory Usage: 18380 KB
Fuse CPU Usage: 452 ms
