module Rcg
  class VhdlGenerator
    def generate circuit
      puts "[+] generating circuit"
    end
  end
end
