|processador
addr_in[0] => ram:DM.address_b[0]
addr_in[1] => ram:DM.address_b[1]
addr_in[2] => ram:DM.address_b[2]
addr_in[3] => ram:DM.address_b[3]
addr_in[4] => ram:DM.address_b[4]
addr_in[5] => ram:DM.address_b[5]
addr_in[6] => ram:DM.address_b[6]
addr_in[7] => ram:DM.address_b[7]
clk => CLK_Div:div.clk_in
r => control_unity:CU.r
hex0[0] <= seg7:disp1.SD[0]
hex0[1] <= seg7:disp1.SD[1]
hex0[2] <= seg7:disp1.SD[2]
hex0[3] <= seg7:disp1.SD[3]
hex0[4] <= seg7:disp1.SD[4]
hex0[5] <= seg7:disp1.SD[5]
hex0[6] <= seg7:disp1.SD[6]
hex1[0] <= seg7:disp2.SD[0]
hex1[1] <= seg7:disp2.SD[1]
hex1[2] <= seg7:disp2.SD[2]
hex1[3] <= seg7:disp2.SD[3]
hex1[4] <= seg7:disp2.SD[4]
hex1[5] <= seg7:disp2.SD[5]
hex1[6] <= seg7:disp2.SD[6]
hex2[0] <= seg7:disp3.SD[0]
hex2[1] <= seg7:disp3.SD[1]
hex2[2] <= seg7:disp3.SD[2]
hex2[3] <= seg7:disp3.SD[3]
hex2[4] <= seg7:disp3.SD[4]
hex2[5] <= seg7:disp3.SD[5]
hex2[6] <= seg7:disp3.SD[6]
hex3[0] <= seg7:disp4.SD[0]
hex3[1] <= seg7:disp4.SD[1]
hex3[2] <= seg7:disp4.SD[2]
hex3[3] <= seg7:disp4.SD[3]
hex3[4] <= seg7:disp4.SD[4]
hex3[5] <= seg7:disp4.SD[5]
hex3[6] <= seg7:disp4.SD[6]
rom_addr_t[0] <= control_unity:CU.addr[0]
rom_addr_t[1] <= control_unity:CU.addr[1]
rom_addr_t[2] <= control_unity:CU.addr[2]
rom_addr_t[3] <= control_unity:CU.addr[3]
rom_addr_t[4] <= control_unity:CU.addr[4]
rom_addr_t[5] <= control_unity:CU.addr[5]
rom_addr_t[6] <= control_unity:CU.addr[6]
rom_addr_t[7] <= control_unity:CU.addr[7]
rom_rd_t <= control_unity:CU.I_rd
rom_data_t[0] <= rom:IM.q[0]
rom_data_t[1] <= rom:IM.q[1]
rom_data_t[2] <= rom:IM.q[2]
rom_data_t[3] <= rom:IM.q[3]
rom_data_t[4] <= rom:IM.q[4]
rom_data_t[5] <= rom:IM.q[5]
rom_data_t[6] <= rom:IM.q[6]
rom_data_t[7] <= rom:IM.q[7]
rom_data_t[8] <= rom:IM.q[8]
rom_data_t[9] <= rom:IM.q[9]
rom_data_t[10] <= rom:IM.q[10]
rom_data_t[11] <= rom:IM.q[11]
rom_data_t[12] <= rom:IM.q[12]
rom_data_t[13] <= rom:IM.q[13]
rom_data_t[14] <= rom:IM.q[14]
rom_data_t[15] <= rom:IM.q[15]
R_data_t[0] <= ram:DM.q_a[0]
R_data_t[1] <= ram:DM.q_a[1]
R_data_t[2] <= ram:DM.q_a[2]
R_data_t[3] <= ram:DM.q_a[3]
R_data_t[4] <= ram:DM.q_a[4]
R_data_t[5] <= ram:DM.q_a[5]
R_data_t[6] <= ram:DM.q_a[6]
R_data_t[7] <= ram:DM.q_a[7]
R_data_t[8] <= ram:DM.q_a[8]
R_data_t[9] <= ram:DM.q_a[9]
R_data_t[10] <= ram:DM.q_a[10]
R_data_t[11] <= ram:DM.q_a[11]
R_data_t[12] <= ram:DM.q_a[12]
R_data_t[13] <= ram:DM.q_a[13]
R_data_t[14] <= ram:DM.q_a[14]
R_data_t[15] <= ram:DM.q_a[15]
RAM_W_data_t[0] <= datapath:BO.RAM_W_data[0]
RAM_W_data_t[1] <= datapath:BO.RAM_W_data[1]
RAM_W_data_t[2] <= datapath:BO.RAM_W_data[2]
RAM_W_data_t[3] <= datapath:BO.RAM_W_data[3]
RAM_W_data_t[4] <= datapath:BO.RAM_W_data[4]
RAM_W_data_t[5] <= datapath:BO.RAM_W_data[5]
RAM_W_data_t[6] <= datapath:BO.RAM_W_data[6]
RAM_W_data_t[7] <= datapath:BO.RAM_W_data[7]
RAM_W_data_t[8] <= datapath:BO.RAM_W_data[8]
RAM_W_data_t[9] <= datapath:BO.RAM_W_data[9]
RAM_W_data_t[10] <= datapath:BO.RAM_W_data[10]
RAM_W_data_t[11] <= datapath:BO.RAM_W_data[11]
RAM_W_data_t[12] <= datapath:BO.RAM_W_data[12]
RAM_W_data_t[13] <= datapath:BO.RAM_W_data[13]
RAM_W_data_t[14] <= datapath:BO.RAM_W_data[14]
RAM_W_data_t[15] <= datapath:BO.RAM_W_data[15]
I_rd_t <= comb.DB_MAX_OUTPUT_PORT_TYPE
RF_s_t <= control_unity:CU.RF_s
RF_W_wr_t <= control_unity:CU.RF_W_wr
RF_Rp_rd_t <= control_unity:CU.RF_Rp_rd
RF_Rq_rd_t <= control_unity:CU.RF_Rq_rd
alu_s0_t <= control_unity:CU.alu_s0
D_rd_t <= control_unity:CU.D_rd
D_wr_t <= control_unity:CU.D_wr
RF_W_addr_t[0] <= control_unity:CU.RF_W_addr[0]
RF_W_addr_t[1] <= control_unity:CU.RF_W_addr[1]
RF_W_addr_t[2] <= control_unity:CU.RF_W_addr[2]
RF_W_addr_t[3] <= control_unity:CU.RF_W_addr[3]
RF_Rp_addr_t[0] <= control_unity:CU.RF_Rp_addr[0]
RF_Rp_addr_t[1] <= control_unity:CU.RF_Rp_addr[1]
RF_Rp_addr_t[2] <= control_unity:CU.RF_Rp_addr[2]
RF_Rp_addr_t[3] <= control_unity:CU.RF_Rp_addr[3]
RF_Rq_addr_t[0] <= control_unity:CU.RF_Rq_addr[0]
RF_Rq_addr_t[1] <= control_unity:CU.RF_Rq_addr[1]
RF_Rq_addr_t[2] <= control_unity:CU.RF_Rq_addr[2]
RF_Rq_addr_t[3] <= control_unity:CU.RF_Rq_addr[3]
D_addr_t[0] <= control_unity:CU.D_addr[0]
D_addr_t[1] <= control_unity:CU.D_addr[1]
D_addr_t[2] <= control_unity:CU.D_addr[2]
D_addr_t[3] <= control_unity:CU.D_addr[3]
D_addr_t[4] <= control_unity:CU.D_addr[4]
D_addr_t[5] <= control_unity:CU.D_addr[5]
D_addr_t[6] <= control_unity:CU.D_addr[6]
D_addr_t[7] <= control_unity:CU.D_addr[7]


|processador|rom:IM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|processador|rom:IM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1281:auto_generated.address_a[0]
address_a[1] => altsyncram_1281:auto_generated.address_a[1]
address_a[2] => altsyncram_1281:auto_generated.address_a[2]
address_a[3] => altsyncram_1281:auto_generated.address_a[3]
address_a[4] => altsyncram_1281:auto_generated.address_a[4]
address_a[5] => altsyncram_1281:auto_generated.address_a[5]
address_a[6] => altsyncram_1281:auto_generated.address_a[6]
address_a[7] => altsyncram_1281:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1281:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1281:auto_generated.q_a[0]
q_a[1] <= altsyncram_1281:auto_generated.q_a[1]
q_a[2] <= altsyncram_1281:auto_generated.q_a[2]
q_a[3] <= altsyncram_1281:auto_generated.q_a[3]
q_a[4] <= altsyncram_1281:auto_generated.q_a[4]
q_a[5] <= altsyncram_1281:auto_generated.q_a[5]
q_a[6] <= altsyncram_1281:auto_generated.q_a[6]
q_a[7] <= altsyncram_1281:auto_generated.q_a[7]
q_a[8] <= altsyncram_1281:auto_generated.q_a[8]
q_a[9] <= altsyncram_1281:auto_generated.q_a[9]
q_a[10] <= altsyncram_1281:auto_generated.q_a[10]
q_a[11] <= altsyncram_1281:auto_generated.q_a[11]
q_a[12] <= altsyncram_1281:auto_generated.q_a[12]
q_a[13] <= altsyncram_1281:auto_generated.q_a[13]
q_a[14] <= altsyncram_1281:auto_generated.q_a[14]
q_a[15] <= altsyncram_1281:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processador|rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|processador|control_unity:CU
r => control_block:BC.r
clk => control_block:BC.clk
clk => contador:PC.clock
clk => registrador:IR.clk
addr[0] <= contador:PC.q[0]
addr[1] <= contador:PC.q[1]
addr[2] <= contador:PC.q[2]
addr[3] <= contador:PC.q[3]
addr[4] <= contador:PC.q[4]
addr[5] <= contador:PC.q[5]
addr[6] <= contador:PC.q[6]
addr[7] <= contador:PC.q[7]
data[0] => registrador:IR.data_in[0]
data[1] => registrador:IR.data_in[1]
data[2] => registrador:IR.data_in[2]
data[3] => registrador:IR.data_in[3]
data[4] => registrador:IR.data_in[4]
data[5] => registrador:IR.data_in[5]
data[6] => registrador:IR.data_in[6]
data[7] => registrador:IR.data_in[7]
data[8] => registrador:IR.data_in[8]
data[9] => registrador:IR.data_in[9]
data[10] => registrador:IR.data_in[10]
data[11] => registrador:IR.data_in[11]
data[12] => registrador:IR.data_in[12]
data[13] => registrador:IR.data_in[13]
data[14] => registrador:IR.data_in[14]
data[15] => registrador:IR.data_in[15]
I_rd <= control_block:BC.I_rd
RF_s <= control_block:BC.RF_s
RF_W_wr <= control_block:BC.RF_W_wr
RF_Rp_rd <= control_block:BC.RF_Rp_rd
RF_Rq_rd <= control_block:BC.RF_Rq_rd
alu_s0 <= control_block:BC.alu_s0
D_rd <= control_block:BC.D_rd
D_wr <= control_block:BC.D_wr
RF_W_addr[0] <= control_block:BC.RF_W_addr[0]
RF_W_addr[1] <= control_block:BC.RF_W_addr[1]
RF_W_addr[2] <= control_block:BC.RF_W_addr[2]
RF_W_addr[3] <= control_block:BC.RF_W_addr[3]
RF_Rp_addr[0] <= control_block:BC.RF_Rp_addr[0]
RF_Rp_addr[1] <= control_block:BC.RF_Rp_addr[1]
RF_Rp_addr[2] <= control_block:BC.RF_Rp_addr[2]
RF_Rp_addr[3] <= control_block:BC.RF_Rp_addr[3]
RF_Rq_addr[0] <= control_block:BC.RF_Rq_addr[0]
RF_Rq_addr[1] <= control_block:BC.RF_Rq_addr[1]
RF_Rq_addr[2] <= control_block:BC.RF_Rq_addr[2]
RF_Rq_addr[3] <= control_block:BC.RF_Rq_addr[3]
D_addr[0] <= control_block:BC.D_addr[0]
D_addr[1] <= control_block:BC.D_addr[1]
D_addr[2] <= control_block:BC.D_addr[2]
D_addr[3] <= control_block:BC.D_addr[3]
D_addr[4] <= control_block:BC.D_addr[4]
D_addr[5] <= control_block:BC.D_addr[5]
D_addr[6] <= control_block:BC.D_addr[6]
D_addr[7] <= control_block:BC.D_addr[7]


|processador|control_unity:CU|control_block:BC
r => y_present~3.DATAIN
clk => y_present~1.DATAIN
PC_inc <= PC_inc.DB_MAX_OUTPUT_PORT_TYPE
PC_clr <= PC_clr.DB_MAX_OUTPUT_PORT_TYPE
IR_ld <= IR_ld.DB_MAX_OUTPUT_PORT_TYPE
I_rd <= I_rd.DB_MAX_OUTPUT_PORT_TYPE
IR[0] => D_addr.DATAB
IR[0] => RF_Rq_addr.DATAB
IR[1] => D_addr.DATAB
IR[1] => RF_Rq_addr.DATAB
IR[2] => D_addr.DATAB
IR[2] => RF_Rq_addr.DATAB
IR[3] => D_addr.DATAB
IR[3] => RF_Rq_addr.DATAB
IR[4] => D_addr.DATAB
IR[4] => RF_Rp_addr.DATAB
IR[5] => D_addr.DATAB
IR[5] => RF_Rp_addr.DATAB
IR[6] => D_addr.DATAB
IR[6] => RF_Rp_addr.DATAB
IR[7] => D_addr.DATAB
IR[7] => RF_Rp_addr.DATAB
IR[8] => RF_W_addr.DATAB
IR[8] => RF_Rp_addr.DATAB
IR[9] => RF_W_addr.DATAB
IR[9] => RF_Rp_addr.DATAB
IR[10] => RF_W_addr.DATAB
IR[10] => RF_Rp_addr.DATAB
IR[11] => RF_W_addr.DATAB
IR[11] => RF_Rp_addr.DATAB
IR[12] => decode:decoder.data[0]
IR[13] => decode:decoder.data[1]
IR[14] => decode:decoder.data[2]
IR[15] => decode:decoder.data[3]
RF_s <= RF_s.DB_MAX_OUTPUT_PORT_TYPE
RF_W_wr <= RF_W_wr.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_rd <= RF_Rp_rd.DB_MAX_OUTPUT_PORT_TYPE
RF_Rq_rd <= RF_Rq_rd.DB_MAX_OUTPUT_PORT_TYPE
alu_s0 <= alu_s0.DB_MAX_OUTPUT_PORT_TYPE
D_rd <= D_rd.DB_MAX_OUTPUT_PORT_TYPE
D_wr <= D_wr.DB_MAX_OUTPUT_PORT_TYPE
RF_W_addr[0] <= RF_W_addr.DB_MAX_OUTPUT_PORT_TYPE
RF_W_addr[1] <= RF_W_addr.DB_MAX_OUTPUT_PORT_TYPE
RF_W_addr[2] <= RF_W_addr.DB_MAX_OUTPUT_PORT_TYPE
RF_W_addr[3] <= RF_W_addr.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_addr[0] <= RF_Rp_addr.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_addr[1] <= RF_Rp_addr.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_addr[2] <= RF_Rp_addr.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_addr[3] <= RF_Rp_addr.DB_MAX_OUTPUT_PORT_TYPE
RF_Rq_addr[0] <= RF_Rq_addr.DB_MAX_OUTPUT_PORT_TYPE
RF_Rq_addr[1] <= RF_Rq_addr.DB_MAX_OUTPUT_PORT_TYPE
RF_Rq_addr[2] <= RF_Rq_addr.DB_MAX_OUTPUT_PORT_TYPE
RF_Rq_addr[3] <= RF_Rq_addr.DB_MAX_OUTPUT_PORT_TYPE
D_addr[0] <= D_addr.DB_MAX_OUTPUT_PORT_TYPE
D_addr[1] <= D_addr.DB_MAX_OUTPUT_PORT_TYPE
D_addr[2] <= D_addr.DB_MAX_OUTPUT_PORT_TYPE
D_addr[3] <= D_addr.DB_MAX_OUTPUT_PORT_TYPE
D_addr[4] <= D_addr.DB_MAX_OUTPUT_PORT_TYPE
D_addr[5] <= D_addr.DB_MAX_OUTPUT_PORT_TYPE
D_addr[6] <= D_addr.DB_MAX_OUTPUT_PORT_TYPE
D_addr[7] <= D_addr.DB_MAX_OUTPUT_PORT_TYPE


|processador|control_unity:CU|control_block:BC|decode:decoder
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]


|processador|control_unity:CU|control_block:BC|decode:decoder|lpm_decode:LPM_DECODE_component
data[0] => decode_c8f:auto_generated.data[0]
data[1] => decode_c8f:auto_generated.data[1]
data[2] => decode_c8f:auto_generated.data[2]
data[3] => decode_c8f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_c8f:auto_generated.eq[0]
eq[1] <= decode_c8f:auto_generated.eq[1]
eq[2] <= decode_c8f:auto_generated.eq[2]
eq[3] <= decode_c8f:auto_generated.eq[3]
eq[4] <= decode_c8f:auto_generated.eq[4]
eq[5] <= decode_c8f:auto_generated.eq[5]
eq[6] <= decode_c8f:auto_generated.eq[6]
eq[7] <= decode_c8f:auto_generated.eq[7]
eq[8] <= decode_c8f:auto_generated.eq[8]
eq[9] <= decode_c8f:auto_generated.eq[9]
eq[10] <= decode_c8f:auto_generated.eq[10]
eq[11] <= decode_c8f:auto_generated.eq[11]
eq[12] <= decode_c8f:auto_generated.eq[12]
eq[13] <= decode_c8f:auto_generated.eq[13]
eq[14] <= decode_c8f:auto_generated.eq[14]
eq[15] <= decode_c8f:auto_generated.eq[15]


|processador|control_unity:CU|control_block:BC|decode:decoder|lpm_decode:LPM_DECODE_component|decode_c8f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|processador|control_unity:CU|contador:PC
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]


|processador|control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component
clock => cntr_7oi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7oi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7oi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7oi:auto_generated.q[0]
q[1] <= cntr_7oi:auto_generated.q[1]
q[2] <= cntr_7oi:auto_generated.q[2]
q[3] <= cntr_7oi:auto_generated.q[3]
q[4] <= cntr_7oi:auto_generated.q[4]
q[5] <= cntr_7oi:auto_generated.q[5]
q[6] <= cntr_7oi:auto_generated.q[6]
q[7] <= cntr_7oi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|processador|control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|processador|control_unity:CU|registrador:IR
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
ld => data_out[0]~reg0.ENA
ld => data_out[1]~reg0.ENA
ld => data_out[2]~reg0.ENA
ld => data_out[3]~reg0.ENA
ld => data_out[4]~reg0.ENA
ld => data_out[5]~reg0.ENA
ld => data_out[6]~reg0.ENA
ld => data_out[7]~reg0.ENA
ld => data_out[8]~reg0.ENA
ld => data_out[9]~reg0.ENA
ld => data_out[10]~reg0.ENA
ld => data_out[11]~reg0.ENA
ld => data_out[12]~reg0.ENA
ld => data_out[13]~reg0.ENA
ld => data_out[14]~reg0.ENA
ld => data_out[15]~reg0.ENA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:BO
R_data[0] => mux1:mux.data1x[0]
R_data[1] => mux1:mux.data1x[1]
R_data[2] => mux1:mux.data1x[2]
R_data[3] => mux1:mux.data1x[3]
R_data[4] => mux1:mux.data1x[4]
R_data[5] => mux1:mux.data1x[5]
R_data[6] => mux1:mux.data1x[6]
R_data[7] => mux1:mux.data1x[7]
R_data[8] => mux1:mux.data1x[8]
R_data[9] => mux1:mux.data1x[9]
R_data[10] => mux1:mux.data1x[10]
R_data[11] => mux1:mux.data1x[11]
R_data[12] => mux1:mux.data1x[12]
R_data[13] => mux1:mux.data1x[13]
R_data[14] => mux1:mux.data1x[14]
R_data[15] => mux1:mux.data1x[15]
clk => register_bank:bank.clk
RF_s => mux1:mux.sel
RF_W_wr => register_bank:bank.W_wr
RF_Rp_rd => register_bank:bank.Rp_rd
RF_Rq_rd => register_bank:bank.Rq_rd
alu_s0 => ALU:ari.s0
RF_W_addr[0] => register_bank:bank.W_addr[0]
RF_W_addr[1] => register_bank:bank.W_addr[1]
RF_W_addr[2] => register_bank:bank.W_addr[2]
RF_W_addr[3] => register_bank:bank.W_addr[3]
RF_Rp_addr[0] => register_bank:bank.Rp_addr[0]
RF_Rp_addr[1] => register_bank:bank.Rp_addr[1]
RF_Rp_addr[2] => register_bank:bank.Rp_addr[2]
RF_Rp_addr[3] => register_bank:bank.Rp_addr[3]
RF_Rq_addr[0] => register_bank:bank.Rq_addr[0]
RF_Rq_addr[1] => register_bank:bank.Rq_addr[1]
RF_Rq_addr[2] => register_bank:bank.Rq_addr[2]
RF_Rq_addr[3] => register_bank:bank.Rq_addr[3]
RAM_W_data[0] <= register_bank:bank.Rp_data[0]
RAM_W_data[1] <= register_bank:bank.Rp_data[1]
RAM_W_data[2] <= register_bank:bank.Rp_data[2]
RAM_W_data[3] <= register_bank:bank.Rp_data[3]
RAM_W_data[4] <= register_bank:bank.Rp_data[4]
RAM_W_data[5] <= register_bank:bank.Rp_data[5]
RAM_W_data[6] <= register_bank:bank.Rp_data[6]
RAM_W_data[7] <= register_bank:bank.Rp_data[7]
RAM_W_data[8] <= register_bank:bank.Rp_data[8]
RAM_W_data[9] <= register_bank:bank.Rp_data[9]
RAM_W_data[10] <= register_bank:bank.Rp_data[10]
RAM_W_data[11] <= register_bank:bank.Rp_data[11]
RAM_W_data[12] <= register_bank:bank.Rp_data[12]
RAM_W_data[13] <= register_bank:bank.Rp_data[13]
RAM_W_data[14] <= register_bank:bank.Rp_data[14]
RAM_W_data[15] <= register_bank:bank.Rp_data[15]


|processador|datapath:BO|mux1:mux
data0x[0] => result.DATAB
data0x[1] => result.DATAB
data0x[2] => result.DATAB
data0x[3] => result.DATAB
data0x[4] => result.DATAB
data0x[5] => result.DATAB
data0x[6] => result.DATAB
data0x[7] => result.DATAB
data0x[8] => result.DATAB
data0x[9] => result.DATAB
data0x[10] => result.DATAB
data0x[11] => result.DATAB
data0x[12] => result.DATAB
data0x[13] => result.DATAB
data0x[14] => result.DATAB
data0x[15] => result.DATAB
data1x[0] => result.DATAA
data1x[1] => result.DATAA
data1x[2] => result.DATAA
data1x[3] => result.DATAA
data1x[4] => result.DATAA
data1x[5] => result.DATAA
data1x[6] => result.DATAA
data1x[7] => result.DATAA
data1x[8] => result.DATAA
data1x[9] => result.DATAA
data1x[10] => result.DATAA
data1x[11] => result.DATAA
data1x[12] => result.DATAA
data1x[13] => result.DATAA
data1x[14] => result.DATAA
data1x[15] => result.DATAA
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
sel => result.OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:BO|register_bank:bank
Rp_data[0] <= Rp_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[1] <= Rp_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[2] <= Rp_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[3] <= Rp_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[4] <= Rp_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[5] <= Rp_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[6] <= Rp_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[7] <= Rp_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[8] <= Rp_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[9] <= Rp_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[10] <= Rp_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[11] <= Rp_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[12] <= Rp_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[13] <= Rp_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[14] <= Rp_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[15] <= Rp_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[0] <= Rq_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[1] <= Rq_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[2] <= Rq_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[3] <= Rq_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[4] <= Rq_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[5] <= Rq_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[6] <= Rq_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[7] <= Rq_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[8] <= Rq_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[9] <= Rq_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[10] <= Rq_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[11] <= Rq_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[12] <= Rq_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[13] <= Rq_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[14] <= Rq_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[15] <= Rq_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[0] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[1] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[2] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[3] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[4] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[5] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[6] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[7] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[8] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[9] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[10] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[11] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[12] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[13] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[14] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_data[15] => data.DATAB
W_addr[0] => Decoder0.IN3
W_addr[1] => Decoder0.IN2
W_addr[2] => Decoder0.IN1
W_addr[3] => Decoder0.IN0
Rp_addr[0] => Mux0.IN19
Rp_addr[0] => Mux1.IN19
Rp_addr[0] => Mux2.IN19
Rp_addr[0] => Mux3.IN19
Rp_addr[0] => Mux4.IN19
Rp_addr[0] => Mux5.IN19
Rp_addr[0] => Mux6.IN19
Rp_addr[0] => Mux7.IN19
Rp_addr[0] => Mux8.IN19
Rp_addr[0] => Mux9.IN19
Rp_addr[0] => Mux10.IN19
Rp_addr[0] => Mux11.IN19
Rp_addr[0] => Mux12.IN19
Rp_addr[0] => Mux13.IN19
Rp_addr[0] => Mux14.IN19
Rp_addr[0] => Mux15.IN19
Rp_addr[1] => Mux0.IN18
Rp_addr[1] => Mux1.IN18
Rp_addr[1] => Mux2.IN18
Rp_addr[1] => Mux3.IN18
Rp_addr[1] => Mux4.IN18
Rp_addr[1] => Mux5.IN18
Rp_addr[1] => Mux6.IN18
Rp_addr[1] => Mux7.IN18
Rp_addr[1] => Mux8.IN18
Rp_addr[1] => Mux9.IN18
Rp_addr[1] => Mux10.IN18
Rp_addr[1] => Mux11.IN18
Rp_addr[1] => Mux12.IN18
Rp_addr[1] => Mux13.IN18
Rp_addr[1] => Mux14.IN18
Rp_addr[1] => Mux15.IN18
Rp_addr[2] => Mux0.IN17
Rp_addr[2] => Mux1.IN17
Rp_addr[2] => Mux2.IN17
Rp_addr[2] => Mux3.IN17
Rp_addr[2] => Mux4.IN17
Rp_addr[2] => Mux5.IN17
Rp_addr[2] => Mux6.IN17
Rp_addr[2] => Mux7.IN17
Rp_addr[2] => Mux8.IN17
Rp_addr[2] => Mux9.IN17
Rp_addr[2] => Mux10.IN17
Rp_addr[2] => Mux11.IN17
Rp_addr[2] => Mux12.IN17
Rp_addr[2] => Mux13.IN17
Rp_addr[2] => Mux14.IN17
Rp_addr[2] => Mux15.IN17
Rp_addr[3] => Mux0.IN16
Rp_addr[3] => Mux1.IN16
Rp_addr[3] => Mux2.IN16
Rp_addr[3] => Mux3.IN16
Rp_addr[3] => Mux4.IN16
Rp_addr[3] => Mux5.IN16
Rp_addr[3] => Mux6.IN16
Rp_addr[3] => Mux7.IN16
Rp_addr[3] => Mux8.IN16
Rp_addr[3] => Mux9.IN16
Rp_addr[3] => Mux10.IN16
Rp_addr[3] => Mux11.IN16
Rp_addr[3] => Mux12.IN16
Rp_addr[3] => Mux13.IN16
Rp_addr[3] => Mux14.IN16
Rp_addr[3] => Mux15.IN16
Rq_addr[0] => Mux16.IN19
Rq_addr[0] => Mux17.IN19
Rq_addr[0] => Mux18.IN19
Rq_addr[0] => Mux19.IN19
Rq_addr[0] => Mux20.IN19
Rq_addr[0] => Mux21.IN19
Rq_addr[0] => Mux22.IN19
Rq_addr[0] => Mux23.IN19
Rq_addr[0] => Mux24.IN19
Rq_addr[0] => Mux25.IN19
Rq_addr[0] => Mux26.IN19
Rq_addr[0] => Mux27.IN19
Rq_addr[0] => Mux28.IN19
Rq_addr[0] => Mux29.IN19
Rq_addr[0] => Mux30.IN19
Rq_addr[0] => Mux31.IN19
Rq_addr[1] => Mux16.IN18
Rq_addr[1] => Mux17.IN18
Rq_addr[1] => Mux18.IN18
Rq_addr[1] => Mux19.IN18
Rq_addr[1] => Mux20.IN18
Rq_addr[1] => Mux21.IN18
Rq_addr[1] => Mux22.IN18
Rq_addr[1] => Mux23.IN18
Rq_addr[1] => Mux24.IN18
Rq_addr[1] => Mux25.IN18
Rq_addr[1] => Mux26.IN18
Rq_addr[1] => Mux27.IN18
Rq_addr[1] => Mux28.IN18
Rq_addr[1] => Mux29.IN18
Rq_addr[1] => Mux30.IN18
Rq_addr[1] => Mux31.IN18
Rq_addr[2] => Mux16.IN17
Rq_addr[2] => Mux17.IN17
Rq_addr[2] => Mux18.IN17
Rq_addr[2] => Mux19.IN17
Rq_addr[2] => Mux20.IN17
Rq_addr[2] => Mux21.IN17
Rq_addr[2] => Mux22.IN17
Rq_addr[2] => Mux23.IN17
Rq_addr[2] => Mux24.IN17
Rq_addr[2] => Mux25.IN17
Rq_addr[2] => Mux26.IN17
Rq_addr[2] => Mux27.IN17
Rq_addr[2] => Mux28.IN17
Rq_addr[2] => Mux29.IN17
Rq_addr[2] => Mux30.IN17
Rq_addr[2] => Mux31.IN17
Rq_addr[3] => Mux16.IN16
Rq_addr[3] => Mux17.IN16
Rq_addr[3] => Mux18.IN16
Rq_addr[3] => Mux19.IN16
Rq_addr[3] => Mux20.IN16
Rq_addr[3] => Mux21.IN16
Rq_addr[3] => Mux22.IN16
Rq_addr[3] => Mux23.IN16
Rq_addr[3] => Mux24.IN16
Rq_addr[3] => Mux25.IN16
Rq_addr[3] => Mux26.IN16
Rq_addr[3] => Mux27.IN16
Rq_addr[3] => Mux28.IN16
Rq_addr[3] => Mux29.IN16
Rq_addr[3] => Mux30.IN16
Rq_addr[3] => Mux31.IN16
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
W_wr => data.OUTPUTSELECT
Rp_rd => Rp_data[4]~reg0.ENA
Rp_rd => Rp_data[3]~reg0.ENA
Rp_rd => Rp_data[2]~reg0.ENA
Rp_rd => Rp_data[1]~reg0.ENA
Rp_rd => Rp_data[0]~reg0.ENA
Rp_rd => Rp_data[5]~reg0.ENA
Rp_rd => Rp_data[6]~reg0.ENA
Rp_rd => Rp_data[7]~reg0.ENA
Rp_rd => Rp_data[8]~reg0.ENA
Rp_rd => Rp_data[9]~reg0.ENA
Rp_rd => Rp_data[10]~reg0.ENA
Rp_rd => Rp_data[11]~reg0.ENA
Rp_rd => Rp_data[12]~reg0.ENA
Rp_rd => Rp_data[13]~reg0.ENA
Rp_rd => Rp_data[14]~reg0.ENA
Rp_rd => Rp_data[15]~reg0.ENA
Rq_rd => Rq_data[15]~reg0.ENA
Rq_rd => Rq_data[14]~reg0.ENA
Rq_rd => Rq_data[13]~reg0.ENA
Rq_rd => Rq_data[12]~reg0.ENA
Rq_rd => Rq_data[11]~reg0.ENA
Rq_rd => Rq_data[10]~reg0.ENA
Rq_rd => Rq_data[9]~reg0.ENA
Rq_rd => Rq_data[8]~reg0.ENA
Rq_rd => Rq_data[7]~reg0.ENA
Rq_rd => Rq_data[6]~reg0.ENA
Rq_rd => Rq_data[5]~reg0.ENA
Rq_rd => Rq_data[4]~reg0.ENA
Rq_rd => Rq_data[3]~reg0.ENA
Rq_rd => Rq_data[2]~reg0.ENA
Rq_rd => Rq_data[1]~reg0.ENA
Rq_rd => Rq_data[0]~reg0.ENA
clk => Rq_data[0]~reg0.CLK
clk => Rq_data[1]~reg0.CLK
clk => Rq_data[2]~reg0.CLK
clk => Rq_data[3]~reg0.CLK
clk => Rq_data[4]~reg0.CLK
clk => Rq_data[5]~reg0.CLK
clk => Rq_data[6]~reg0.CLK
clk => Rq_data[7]~reg0.CLK
clk => Rq_data[8]~reg0.CLK
clk => Rq_data[9]~reg0.CLK
clk => Rq_data[10]~reg0.CLK
clk => Rq_data[11]~reg0.CLK
clk => Rq_data[12]~reg0.CLK
clk => Rq_data[13]~reg0.CLK
clk => Rq_data[14]~reg0.CLK
clk => Rq_data[15]~reg0.CLK
clk => Rp_data[0]~reg0.CLK
clk => Rp_data[1]~reg0.CLK
clk => Rp_data[2]~reg0.CLK
clk => Rp_data[3]~reg0.CLK
clk => Rp_data[4]~reg0.CLK
clk => Rp_data[5]~reg0.CLK
clk => Rp_data[6]~reg0.CLK
clk => Rp_data[7]~reg0.CLK
clk => Rp_data[8]~reg0.CLK
clk => Rp_data[9]~reg0.CLK
clk => Rp_data[10]~reg0.CLK
clk => Rp_data[11]~reg0.CLK
clk => Rp_data[12]~reg0.CLK
clk => Rp_data[13]~reg0.CLK
clk => Rp_data[14]~reg0.CLK
clk => Rp_data[15]~reg0.CLK
clk => data[15][0].CLK
clk => data[15][1].CLK
clk => data[15][2].CLK
clk => data[15][3].CLK
clk => data[15][4].CLK
clk => data[15][5].CLK
clk => data[15][6].CLK
clk => data[15][7].CLK
clk => data[15][8].CLK
clk => data[15][9].CLK
clk => data[15][10].CLK
clk => data[15][11].CLK
clk => data[15][12].CLK
clk => data[15][13].CLK
clk => data[15][14].CLK
clk => data[15][15].CLK
clk => data[14][0].CLK
clk => data[14][1].CLK
clk => data[14][2].CLK
clk => data[14][3].CLK
clk => data[14][4].CLK
clk => data[14][5].CLK
clk => data[14][6].CLK
clk => data[14][7].CLK
clk => data[14][8].CLK
clk => data[14][9].CLK
clk => data[14][10].CLK
clk => data[14][11].CLK
clk => data[14][12].CLK
clk => data[14][13].CLK
clk => data[14][14].CLK
clk => data[14][15].CLK
clk => data[13][0].CLK
clk => data[13][1].CLK
clk => data[13][2].CLK
clk => data[13][3].CLK
clk => data[13][4].CLK
clk => data[13][5].CLK
clk => data[13][6].CLK
clk => data[13][7].CLK
clk => data[13][8].CLK
clk => data[13][9].CLK
clk => data[13][10].CLK
clk => data[13][11].CLK
clk => data[13][12].CLK
clk => data[13][13].CLK
clk => data[13][14].CLK
clk => data[13][15].CLK
clk => data[12][0].CLK
clk => data[12][1].CLK
clk => data[12][2].CLK
clk => data[12][3].CLK
clk => data[12][4].CLK
clk => data[12][5].CLK
clk => data[12][6].CLK
clk => data[12][7].CLK
clk => data[12][8].CLK
clk => data[12][9].CLK
clk => data[12][10].CLK
clk => data[12][11].CLK
clk => data[12][12].CLK
clk => data[12][13].CLK
clk => data[12][14].CLK
clk => data[12][15].CLK
clk => data[11][0].CLK
clk => data[11][1].CLK
clk => data[11][2].CLK
clk => data[11][3].CLK
clk => data[11][4].CLK
clk => data[11][5].CLK
clk => data[11][6].CLK
clk => data[11][7].CLK
clk => data[11][8].CLK
clk => data[11][9].CLK
clk => data[11][10].CLK
clk => data[11][11].CLK
clk => data[11][12].CLK
clk => data[11][13].CLK
clk => data[11][14].CLK
clk => data[11][15].CLK
clk => data[10][0].CLK
clk => data[10][1].CLK
clk => data[10][2].CLK
clk => data[10][3].CLK
clk => data[10][4].CLK
clk => data[10][5].CLK
clk => data[10][6].CLK
clk => data[10][7].CLK
clk => data[10][8].CLK
clk => data[10][9].CLK
clk => data[10][10].CLK
clk => data[10][11].CLK
clk => data[10][12].CLK
clk => data[10][13].CLK
clk => data[10][14].CLK
clk => data[10][15].CLK
clk => data[9][0].CLK
clk => data[9][1].CLK
clk => data[9][2].CLK
clk => data[9][3].CLK
clk => data[9][4].CLK
clk => data[9][5].CLK
clk => data[9][6].CLK
clk => data[9][7].CLK
clk => data[9][8].CLK
clk => data[9][9].CLK
clk => data[9][10].CLK
clk => data[9][11].CLK
clk => data[9][12].CLK
clk => data[9][13].CLK
clk => data[9][14].CLK
clk => data[9][15].CLK
clk => data[8][0].CLK
clk => data[8][1].CLK
clk => data[8][2].CLK
clk => data[8][3].CLK
clk => data[8][4].CLK
clk => data[8][5].CLK
clk => data[8][6].CLK
clk => data[8][7].CLK
clk => data[8][8].CLK
clk => data[8][9].CLK
clk => data[8][10].CLK
clk => data[8][11].CLK
clk => data[8][12].CLK
clk => data[8][13].CLK
clk => data[8][14].CLK
clk => data[8][15].CLK
clk => data[7][0].CLK
clk => data[7][1].CLK
clk => data[7][2].CLK
clk => data[7][3].CLK
clk => data[7][4].CLK
clk => data[7][5].CLK
clk => data[7][6].CLK
clk => data[7][7].CLK
clk => data[7][8].CLK
clk => data[7][9].CLK
clk => data[7][10].CLK
clk => data[7][11].CLK
clk => data[7][12].CLK
clk => data[7][13].CLK
clk => data[7][14].CLK
clk => data[7][15].CLK
clk => data[6][0].CLK
clk => data[6][1].CLK
clk => data[6][2].CLK
clk => data[6][3].CLK
clk => data[6][4].CLK
clk => data[6][5].CLK
clk => data[6][6].CLK
clk => data[6][7].CLK
clk => data[6][8].CLK
clk => data[6][9].CLK
clk => data[6][10].CLK
clk => data[6][11].CLK
clk => data[6][12].CLK
clk => data[6][13].CLK
clk => data[6][14].CLK
clk => data[6][15].CLK
clk => data[5][0].CLK
clk => data[5][1].CLK
clk => data[5][2].CLK
clk => data[5][3].CLK
clk => data[5][4].CLK
clk => data[5][5].CLK
clk => data[5][6].CLK
clk => data[5][7].CLK
clk => data[5][8].CLK
clk => data[5][9].CLK
clk => data[5][10].CLK
clk => data[5][11].CLK
clk => data[5][12].CLK
clk => data[5][13].CLK
clk => data[5][14].CLK
clk => data[5][15].CLK
clk => data[4][0].CLK
clk => data[4][1].CLK
clk => data[4][2].CLK
clk => data[4][3].CLK
clk => data[4][4].CLK
clk => data[4][5].CLK
clk => data[4][6].CLK
clk => data[4][7].CLK
clk => data[4][8].CLK
clk => data[4][9].CLK
clk => data[4][10].CLK
clk => data[4][11].CLK
clk => data[4][12].CLK
clk => data[4][13].CLK
clk => data[4][14].CLK
clk => data[4][15].CLK
clk => data[3][0].CLK
clk => data[3][1].CLK
clk => data[3][2].CLK
clk => data[3][3].CLK
clk => data[3][4].CLK
clk => data[3][5].CLK
clk => data[3][6].CLK
clk => data[3][7].CLK
clk => data[3][8].CLK
clk => data[3][9].CLK
clk => data[3][10].CLK
clk => data[3][11].CLK
clk => data[3][12].CLK
clk => data[3][13].CLK
clk => data[3][14].CLK
clk => data[3][15].CLK
clk => data[2][0].CLK
clk => data[2][1].CLK
clk => data[2][2].CLK
clk => data[2][3].CLK
clk => data[2][4].CLK
clk => data[2][5].CLK
clk => data[2][6].CLK
clk => data[2][7].CLK
clk => data[2][8].CLK
clk => data[2][9].CLK
clk => data[2][10].CLK
clk => data[2][11].CLK
clk => data[2][12].CLK
clk => data[2][13].CLK
clk => data[2][14].CLK
clk => data[2][15].CLK
clk => data[1][0].CLK
clk => data[1][1].CLK
clk => data[1][2].CLK
clk => data[1][3].CLK
clk => data[1][4].CLK
clk => data[1][5].CLK
clk => data[1][6].CLK
clk => data[1][7].CLK
clk => data[1][8].CLK
clk => data[1][9].CLK
clk => data[1][10].CLK
clk => data[1][11].CLK
clk => data[1][12].CLK
clk => data[1][13].CLK
clk => data[1][14].CLK
clk => data[1][15].CLK
clk => data[0][0].CLK
clk => data[0][1].CLK
clk => data[0][2].CLK
clk => data[0][3].CLK
clk => data[0][4].CLK
clk => data[0][5].CLK
clk => data[0][6].CLK
clk => data[0][7].CLK
clk => data[0][8].CLK
clk => data[0][9].CLK
clk => data[0][10].CLK
clk => data[0][11].CLK
clk => data[0][12].CLK
clk => data[0][13].CLK
clk => data[0][14].CLK
clk => data[0][15].CLK
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT
clr => data.OUTPUTSELECT


|processador|datapath:BO|ALU:ari
A[0] => saida.DATAB
A[0] => somador:somador1.dataa[0]
A[1] => saida.DATAB
A[1] => somador:somador1.dataa[1]
A[2] => saida.DATAB
A[2] => somador:somador1.dataa[2]
A[3] => saida.DATAB
A[3] => somador:somador1.dataa[3]
A[4] => saida.DATAB
A[4] => somador:somador1.dataa[4]
A[5] => saida.DATAB
A[5] => somador:somador1.dataa[5]
A[6] => saida.DATAB
A[6] => somador:somador1.dataa[6]
A[7] => saida.DATAB
A[7] => somador:somador1.dataa[7]
A[8] => saida.DATAB
A[8] => somador:somador1.dataa[8]
A[9] => saida.DATAB
A[9] => somador:somador1.dataa[9]
A[10] => saida.DATAB
A[10] => somador:somador1.dataa[10]
A[11] => saida.DATAB
A[11] => somador:somador1.dataa[11]
A[12] => saida.DATAB
A[12] => somador:somador1.dataa[12]
A[13] => saida.DATAB
A[13] => somador:somador1.dataa[13]
A[14] => saida.DATAB
A[14] => somador:somador1.dataa[14]
A[15] => saida.DATAB
A[15] => somador:somador1.dataa[15]
B[0] => somador:somador1.datab[0]
B[1] => somador:somador1.datab[1]
B[2] => somador:somador1.datab[2]
B[3] => somador:somador1.datab[3]
B[4] => somador:somador1.datab[4]
B[5] => somador:somador1.datab[5]
B[6] => somador:somador1.datab[6]
B[7] => somador:somador1.datab[7]
B[8] => somador:somador1.datab[8]
B[9] => somador:somador1.datab[9]
B[10] => somador:somador1.datab[10]
B[11] => somador:somador1.datab[11]
B[12] => somador:somador1.datab[12]
B[13] => somador:somador1.datab[13]
B[14] => somador:somador1.datab[14]
B[15] => somador:somador1.datab[15]
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
s0 => saida.OUTPUTSELECT
saida[0] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:BO|ALU:ari|somador:somador1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|processador|datapath:BO|ALU:ari|somador:somador1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_rlh:auto_generated.dataa[0]
dataa[1] => add_sub_rlh:auto_generated.dataa[1]
dataa[2] => add_sub_rlh:auto_generated.dataa[2]
dataa[3] => add_sub_rlh:auto_generated.dataa[3]
dataa[4] => add_sub_rlh:auto_generated.dataa[4]
dataa[5] => add_sub_rlh:auto_generated.dataa[5]
dataa[6] => add_sub_rlh:auto_generated.dataa[6]
dataa[7] => add_sub_rlh:auto_generated.dataa[7]
dataa[8] => add_sub_rlh:auto_generated.dataa[8]
dataa[9] => add_sub_rlh:auto_generated.dataa[9]
dataa[10] => add_sub_rlh:auto_generated.dataa[10]
dataa[11] => add_sub_rlh:auto_generated.dataa[11]
dataa[12] => add_sub_rlh:auto_generated.dataa[12]
dataa[13] => add_sub_rlh:auto_generated.dataa[13]
dataa[14] => add_sub_rlh:auto_generated.dataa[14]
dataa[15] => add_sub_rlh:auto_generated.dataa[15]
datab[0] => add_sub_rlh:auto_generated.datab[0]
datab[1] => add_sub_rlh:auto_generated.datab[1]
datab[2] => add_sub_rlh:auto_generated.datab[2]
datab[3] => add_sub_rlh:auto_generated.datab[3]
datab[4] => add_sub_rlh:auto_generated.datab[4]
datab[5] => add_sub_rlh:auto_generated.datab[5]
datab[6] => add_sub_rlh:auto_generated.datab[6]
datab[7] => add_sub_rlh:auto_generated.datab[7]
datab[8] => add_sub_rlh:auto_generated.datab[8]
datab[9] => add_sub_rlh:auto_generated.datab[9]
datab[10] => add_sub_rlh:auto_generated.datab[10]
datab[11] => add_sub_rlh:auto_generated.datab[11]
datab[12] => add_sub_rlh:auto_generated.datab[12]
datab[13] => add_sub_rlh:auto_generated.datab[13]
datab[14] => add_sub_rlh:auto_generated.datab[14]
datab[15] => add_sub_rlh:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_rlh:auto_generated.result[0]
result[1] <= add_sub_rlh:auto_generated.result[1]
result[2] <= add_sub_rlh:auto_generated.result[2]
result[3] <= add_sub_rlh:auto_generated.result[3]
result[4] <= add_sub_rlh:auto_generated.result[4]
result[5] <= add_sub_rlh:auto_generated.result[5]
result[6] <= add_sub_rlh:auto_generated.result[6]
result[7] <= add_sub_rlh:auto_generated.result[7]
result[8] <= add_sub_rlh:auto_generated.result[8]
result[9] <= add_sub_rlh:auto_generated.result[9]
result[10] <= add_sub_rlh:auto_generated.result[10]
result[11] <= add_sub_rlh:auto_generated.result[11]
result[12] <= add_sub_rlh:auto_generated.result[12]
result[13] <= add_sub_rlh:auto_generated.result[13]
result[14] <= add_sub_rlh:auto_generated.result[14]
result[15] <= add_sub_rlh:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|processador|datapath:BO|ALU:ari|somador:somador1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_rlh:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|processador|ram:DM
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|processador|ram:DM|altsyncram:altsyncram_component
wren_a => altsyncram_u792:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_u792:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_u792:auto_generated.data_a[0]
data_a[1] => altsyncram_u792:auto_generated.data_a[1]
data_a[2] => altsyncram_u792:auto_generated.data_a[2]
data_a[3] => altsyncram_u792:auto_generated.data_a[3]
data_a[4] => altsyncram_u792:auto_generated.data_a[4]
data_a[5] => altsyncram_u792:auto_generated.data_a[5]
data_a[6] => altsyncram_u792:auto_generated.data_a[6]
data_a[7] => altsyncram_u792:auto_generated.data_a[7]
data_a[8] => altsyncram_u792:auto_generated.data_a[8]
data_a[9] => altsyncram_u792:auto_generated.data_a[9]
data_a[10] => altsyncram_u792:auto_generated.data_a[10]
data_a[11] => altsyncram_u792:auto_generated.data_a[11]
data_a[12] => altsyncram_u792:auto_generated.data_a[12]
data_a[13] => altsyncram_u792:auto_generated.data_a[13]
data_a[14] => altsyncram_u792:auto_generated.data_a[14]
data_a[15] => altsyncram_u792:auto_generated.data_a[15]
data_b[0] => altsyncram_u792:auto_generated.data_b[0]
data_b[1] => altsyncram_u792:auto_generated.data_b[1]
data_b[2] => altsyncram_u792:auto_generated.data_b[2]
data_b[3] => altsyncram_u792:auto_generated.data_b[3]
data_b[4] => altsyncram_u792:auto_generated.data_b[4]
data_b[5] => altsyncram_u792:auto_generated.data_b[5]
data_b[6] => altsyncram_u792:auto_generated.data_b[6]
data_b[7] => altsyncram_u792:auto_generated.data_b[7]
data_b[8] => altsyncram_u792:auto_generated.data_b[8]
data_b[9] => altsyncram_u792:auto_generated.data_b[9]
data_b[10] => altsyncram_u792:auto_generated.data_b[10]
data_b[11] => altsyncram_u792:auto_generated.data_b[11]
data_b[12] => altsyncram_u792:auto_generated.data_b[12]
data_b[13] => altsyncram_u792:auto_generated.data_b[13]
data_b[14] => altsyncram_u792:auto_generated.data_b[14]
data_b[15] => altsyncram_u792:auto_generated.data_b[15]
address_a[0] => altsyncram_u792:auto_generated.address_a[0]
address_a[1] => altsyncram_u792:auto_generated.address_a[1]
address_a[2] => altsyncram_u792:auto_generated.address_a[2]
address_a[3] => altsyncram_u792:auto_generated.address_a[3]
address_a[4] => altsyncram_u792:auto_generated.address_a[4]
address_a[5] => altsyncram_u792:auto_generated.address_a[5]
address_a[6] => altsyncram_u792:auto_generated.address_a[6]
address_a[7] => altsyncram_u792:auto_generated.address_a[7]
address_b[0] => altsyncram_u792:auto_generated.address_b[0]
address_b[1] => altsyncram_u792:auto_generated.address_b[1]
address_b[2] => altsyncram_u792:auto_generated.address_b[2]
address_b[3] => altsyncram_u792:auto_generated.address_b[3]
address_b[4] => altsyncram_u792:auto_generated.address_b[4]
address_b[5] => altsyncram_u792:auto_generated.address_b[5]
address_b[6] => altsyncram_u792:auto_generated.address_b[6]
address_b[7] => altsyncram_u792:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u792:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u792:auto_generated.q_a[0]
q_a[1] <= altsyncram_u792:auto_generated.q_a[1]
q_a[2] <= altsyncram_u792:auto_generated.q_a[2]
q_a[3] <= altsyncram_u792:auto_generated.q_a[3]
q_a[4] <= altsyncram_u792:auto_generated.q_a[4]
q_a[5] <= altsyncram_u792:auto_generated.q_a[5]
q_a[6] <= altsyncram_u792:auto_generated.q_a[6]
q_a[7] <= altsyncram_u792:auto_generated.q_a[7]
q_a[8] <= altsyncram_u792:auto_generated.q_a[8]
q_a[9] <= altsyncram_u792:auto_generated.q_a[9]
q_a[10] <= altsyncram_u792:auto_generated.q_a[10]
q_a[11] <= altsyncram_u792:auto_generated.q_a[11]
q_a[12] <= altsyncram_u792:auto_generated.q_a[12]
q_a[13] <= altsyncram_u792:auto_generated.q_a[13]
q_a[14] <= altsyncram_u792:auto_generated.q_a[14]
q_a[15] <= altsyncram_u792:auto_generated.q_a[15]
q_b[0] <= altsyncram_u792:auto_generated.q_b[0]
q_b[1] <= altsyncram_u792:auto_generated.q_b[1]
q_b[2] <= altsyncram_u792:auto_generated.q_b[2]
q_b[3] <= altsyncram_u792:auto_generated.q_b[3]
q_b[4] <= altsyncram_u792:auto_generated.q_b[4]
q_b[5] <= altsyncram_u792:auto_generated.q_b[5]
q_b[6] <= altsyncram_u792:auto_generated.q_b[6]
q_b[7] <= altsyncram_u792:auto_generated.q_b[7]
q_b[8] <= altsyncram_u792:auto_generated.q_b[8]
q_b[9] <= altsyncram_u792:auto_generated.q_b[9]
q_b[10] <= altsyncram_u792:auto_generated.q_b[10]
q_b[11] <= altsyncram_u792:auto_generated.q_b[11]
q_b[12] <= altsyncram_u792:auto_generated.q_b[12]
q_b[13] <= altsyncram_u792:auto_generated.q_b[13]
q_b[14] <= altsyncram_u792:auto_generated.q_b[14]
q_b[15] <= altsyncram_u792:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processador|ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE


|processador|BINBCD16:BINBDC
BINBCD_in[0] => BINBCD_out[0].DATAIN
BINBCD_in[1] => ADD3:add12.ADD3_in[0]
BINBCD_in[2] => ADD3:add11.ADD3_in[0]
BINBCD_in[3] => ADD3:add10.ADD3_in[0]
BINBCD_in[4] => ADD3:add9.ADD3_in[0]
BINBCD_in[5] => ADD3:add8.ADD3_in[0]
BINBCD_in[6] => ADD3:add7.ADD3_in[0]
BINBCD_in[7] => ADD3:add6.ADD3_in[0]
BINBCD_in[8] => ADD3:add5.ADD3_in[0]
BINBCD_in[9] => ADD3:add4.ADD3_in[0]
BINBCD_in[10] => ADD3:add3_3.ADD3_in[0]
BINBCD_in[11] => ADD3:add2.ADD3_in[0]
BINBCD_in[12] => ADD3:add1.ADD3_in[0]
BINBCD_in[13] => ADD3:add0.ADD3_in[0]
BINBCD_in[14] => ADD3:add0.ADD3_in[1]
BINBCD_in[15] => ADD3:add0.ADD3_in[2]
BINBCD_out[0] <= BINBCD_in[0].DB_MAX_OUTPUT_PORT_TYPE
BINBCD_out[1] <= ADD3:add12.ADD3_out[0]
BINBCD_out[2] <= ADD3:add12.ADD3_out[1]
BINBCD_out[3] <= ADD3:add12.ADD3_out[2]
BINBCD_out[4] <= ADD3:add12.ADD3_out[3]
BINBCD_out[5] <= ADD3:add22.ADD3_out[0]
BINBCD_out[6] <= ADD3:add22.ADD3_out[1]
BINBCD_out[7] <= ADD3:add22.ADD3_out[2]
BINBCD_out[8] <= ADD3:add22.ADD3_out[3]
BINBCD_out[9] <= ADD3:add29.ADD3_out[0]
BINBCD_out[10] <= ADD3:add29.ADD3_out[1]
BINBCD_out[11] <= ADD3:add29.ADD3_out[2]
BINBCD_out[12] <= ADD3:add29.ADD3_out[3]
BINBCD_out[13] <= ADD3:add33.ADD3_out[0]
BINBCD_out[14] <= ADD3:add33.ADD3_out[1]
BINBCD_out[15] <= ADD3:add33.ADD3_out[2]
BINBCD_out[16] <= ADD3:add33.ADD3_out[3]
BINBCD_out[17] <= ADD3:add32.ADD3_out[3]
BINBCD_out[18] <= ADD3:add31.ADD3_out[3]
BINBCD_out[19] <= ADD3:add30.ADD3_out[3]


|processador|BINBCD16:BINBDC|ADD3:add0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add2
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add3_3
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add4
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add5
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add6
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add7
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add8
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add9
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add10
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add11
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add12
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add13
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add14
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add15
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add16
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add17
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add18
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add19
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add20
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add21
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add22
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add23
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add24
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add25
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add26
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add27
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add28
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add29
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add30
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add31
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add32
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|BINBCD16:BINBDC|ADD3:add33
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN1
ADD3_in[0] => ADD3_out.IN0
ADD3_in[0] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN0
ADD3_in[1] => ADD3_out.IN1
ADD3_in[1] => ADD3_out.IN0
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN1
ADD3_in[2] => ADD3_out.IN0
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_in[3] => ADD3_out.IN1
ADD3_out[0] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[1] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[2] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE
ADD3_out[3] <= ADD3_out.DB_MAX_OUTPUT_PORT_TYPE


|processador|CLK_Div:div
clk_in => ax.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_in => cnt[4].CLK
clk_in => cnt[5].CLK
clk_in => cnt[6].CLK
clk_in => cnt[7].CLK
clk_in => cnt[8].CLK
clk_in => cnt[9].CLK
clk_in => cnt[10].CLK
clk_in => cnt[11].CLK
clk_in => cnt[12].CLK
clk_in => cnt[13].CLK
clk_in => cnt[14].CLK
clk_in => cnt[15].CLK
clk_in => cnt[16].CLK
clk_in => cnt[17].CLK
clk_in => cnt[18].CLK
clk_in => cnt[19].CLK
clk_in => cnt[20].CLK
clk_out <= ax.DB_MAX_OUTPUT_PORT_TYPE


|processador|seg7:disp1
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN1
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN0
A[1] => SD.IN1
A[1] => SD.IN1
A[1] => SD.IN1
A[1] => SD.IN0
A[1] => SD.IN0
A[1] => SD.IN1
A[1] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN0
A[2] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN0
A[3] => SD.IN1
A[3] => SD.IN1
A[3] => SD.IN1
A[3] => SD.IN1
A[3] => SD.IN1
SD[0] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[1] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[2] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[3] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[4] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[5] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[6] <= SD.DB_MAX_OUTPUT_PORT_TYPE


|processador|seg7:disp2
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN1
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN0
A[1] => SD.IN1
A[1] => SD.IN1
A[1] => SD.IN1
A[1] => SD.IN0
A[1] => SD.IN0
A[1] => SD.IN1
A[1] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN0
A[2] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN0
A[3] => SD.IN1
A[3] => SD.IN1
A[3] => SD.IN1
A[3] => SD.IN1
A[3] => SD.IN1
SD[0] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[1] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[2] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[3] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[4] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[5] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[6] <= SD.DB_MAX_OUTPUT_PORT_TYPE


|processador|seg7:disp3
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN1
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN0
A[1] => SD.IN1
A[1] => SD.IN1
A[1] => SD.IN1
A[1] => SD.IN0
A[1] => SD.IN0
A[1] => SD.IN1
A[1] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN0
A[2] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN0
A[3] => SD.IN1
A[3] => SD.IN1
A[3] => SD.IN1
A[3] => SD.IN1
A[3] => SD.IN1
SD[0] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[1] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[2] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[3] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[4] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[5] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[6] <= SD.DB_MAX_OUTPUT_PORT_TYPE


|processador|seg7:disp4
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN1
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN0
A[0] => SD.IN0
A[1] => SD.IN1
A[1] => SD.IN1
A[1] => SD.IN1
A[1] => SD.IN0
A[1] => SD.IN0
A[1] => SD.IN1
A[1] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN0
A[2] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN1
A[2] => SD.IN0
A[3] => SD.IN1
A[3] => SD.IN1
A[3] => SD.IN1
A[3] => SD.IN1
A[3] => SD.IN1
SD[0] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[1] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[2] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[3] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[4] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[5] <= SD.DB_MAX_OUTPUT_PORT_TYPE
SD[6] <= SD.DB_MAX_OUTPUT_PORT_TYPE


