<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/include/asm/perf_event_p4.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/include/asm</a> - perf_event_p4.h<span style="font-size: 80%;"> (source / <a href="perf_event_p4.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">33</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-22 12:43:58</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* SPDX-License-Identifier: GPL-2.0 */</a>
<a name="2"><span class="lineNum">       2 </span>            : /*</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Netburst Performance Events (P4, old Xeon)</a>
<a name="4"><span class="lineNum">       4 </span>            :  */</a>
<a name="5"><span class="lineNum">       5 </span>            : </a>
<a name="6"><span class="lineNum">       6 </span>            : #ifndef PERF_EVENT_P4_H</a>
<a name="7"><span class="lineNum">       7 </span>            : #define PERF_EVENT_P4_H</a>
<a name="8"><span class="lineNum">       8 </span>            : </a>
<a name="9"><span class="lineNum">       9 </span>            : #include &lt;linux/cpu.h&gt;</a>
<a name="10"><span class="lineNum">      10 </span>            : #include &lt;linux/bitops.h&gt;</a>
<a name="11"><span class="lineNum">      11 </span>            : </a>
<a name="12"><span class="lineNum">      12 </span>            : /*</a>
<a name="13"><span class="lineNum">      13 </span>            :  * NetBurst has performance MSRs shared between</a>
<a name="14"><span class="lineNum">      14 </span>            :  * threads if HT is turned on, ie for both logical</a>
<a name="15"><span class="lineNum">      15 </span>            :  * processors (mem: in turn in Atom with HT support</a>
<a name="16"><span class="lineNum">      16 </span>            :  * perf-MSRs are not shared and every thread has its</a>
<a name="17"><span class="lineNum">      17 </span>            :  * own perf-MSRs set)</a>
<a name="18"><span class="lineNum">      18 </span>            :  */</a>
<a name="19"><span class="lineNum">      19 </span>            : #define ARCH_P4_TOTAL_ESCR      (46)</a>
<a name="20"><span class="lineNum">      20 </span>            : #define ARCH_P4_RESERVED_ESCR   (2) /* IQ_ESCR(0,1) not always present */</a>
<a name="21"><span class="lineNum">      21 </span>            : #define ARCH_P4_MAX_ESCR        (ARCH_P4_TOTAL_ESCR - ARCH_P4_RESERVED_ESCR)</a>
<a name="22"><span class="lineNum">      22 </span>            : #define ARCH_P4_MAX_CCCR        (18)</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #define ARCH_P4_CNTRVAL_BITS    (40)</a>
<a name="25"><span class="lineNum">      25 </span>            : #define ARCH_P4_CNTRVAL_MASK    ((1ULL &lt;&lt; ARCH_P4_CNTRVAL_BITS) - 1)</a>
<a name="26"><span class="lineNum">      26 </span>            : #define ARCH_P4_UNFLAGGED_BIT   ((1ULL) &lt;&lt; (ARCH_P4_CNTRVAL_BITS - 1))</a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            : #define P4_ESCR_EVENT_MASK      0x7e000000ULL</a>
<a name="29"><span class="lineNum">      29 </span>            : #define P4_ESCR_EVENT_SHIFT     25</a>
<a name="30"><span class="lineNum">      30 </span>            : #define P4_ESCR_EVENTMASK_MASK  0x01fffe00ULL</a>
<a name="31"><span class="lineNum">      31 </span>            : #define P4_ESCR_EVENTMASK_SHIFT 9</a>
<a name="32"><span class="lineNum">      32 </span>            : #define P4_ESCR_TAG_MASK        0x000001e0ULL</a>
<a name="33"><span class="lineNum">      33 </span>            : #define P4_ESCR_TAG_SHIFT       5</a>
<a name="34"><span class="lineNum">      34 </span>            : #define P4_ESCR_TAG_ENABLE      0x00000010ULL</a>
<a name="35"><span class="lineNum">      35 </span>            : #define P4_ESCR_T0_OS           0x00000008ULL</a>
<a name="36"><span class="lineNum">      36 </span>            : #define P4_ESCR_T0_USR          0x00000004ULL</a>
<a name="37"><span class="lineNum">      37 </span>            : #define P4_ESCR_T1_OS           0x00000002ULL</a>
<a name="38"><span class="lineNum">      38 </span>            : #define P4_ESCR_T1_USR          0x00000001ULL</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            : #define P4_ESCR_EVENT(v)        ((v) &lt;&lt; P4_ESCR_EVENT_SHIFT)</a>
<a name="41"><span class="lineNum">      41 </span>            : #define P4_ESCR_EMASK(v)        ((v) &lt;&lt; P4_ESCR_EVENTMASK_SHIFT)</a>
<a name="42"><span class="lineNum">      42 </span>            : #define P4_ESCR_TAG(v)          ((v) &lt;&lt; P4_ESCR_TAG_SHIFT)</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : #define P4_CCCR_OVF                     0x80000000ULL</a>
<a name="45"><span class="lineNum">      45 </span>            : #define P4_CCCR_CASCADE                 0x40000000ULL</a>
<a name="46"><span class="lineNum">      46 </span>            : #define P4_CCCR_OVF_PMI_T0              0x04000000ULL</a>
<a name="47"><span class="lineNum">      47 </span>            : #define P4_CCCR_OVF_PMI_T1              0x08000000ULL</a>
<a name="48"><span class="lineNum">      48 </span>            : #define P4_CCCR_FORCE_OVF               0x02000000ULL</a>
<a name="49"><span class="lineNum">      49 </span>            : #define P4_CCCR_EDGE                    0x01000000ULL</a>
<a name="50"><span class="lineNum">      50 </span>            : #define P4_CCCR_THRESHOLD_MASK          0x00f00000ULL</a>
<a name="51"><span class="lineNum">      51 </span>            : #define P4_CCCR_THRESHOLD_SHIFT         20</a>
<a name="52"><span class="lineNum">      52 </span>            : #define P4_CCCR_COMPLEMENT              0x00080000ULL</a>
<a name="53"><span class="lineNum">      53 </span>            : #define P4_CCCR_COMPARE                 0x00040000ULL</a>
<a name="54"><span class="lineNum">      54 </span>            : #define P4_CCCR_ESCR_SELECT_MASK        0x0000e000ULL</a>
<a name="55"><span class="lineNum">      55 </span>            : #define P4_CCCR_ESCR_SELECT_SHIFT       13</a>
<a name="56"><span class="lineNum">      56 </span>            : #define P4_CCCR_ENABLE                  0x00001000ULL</a>
<a name="57"><span class="lineNum">      57 </span>            : #define P4_CCCR_THREAD_SINGLE           0x00010000ULL</a>
<a name="58"><span class="lineNum">      58 </span>            : #define P4_CCCR_THREAD_BOTH             0x00020000ULL</a>
<a name="59"><span class="lineNum">      59 </span>            : #define P4_CCCR_THREAD_ANY              0x00030000ULL</a>
<a name="60"><span class="lineNum">      60 </span>            : #define P4_CCCR_RESERVED                0x00000fffULL</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            : #define P4_CCCR_THRESHOLD(v)            ((v) &lt;&lt; P4_CCCR_THRESHOLD_SHIFT)</a>
<a name="63"><span class="lineNum">      63 </span>            : #define P4_CCCR_ESEL(v)                 ((v) &lt;&lt; P4_CCCR_ESCR_SELECT_SHIFT)</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            : #define P4_GEN_ESCR_EMASK(class, name, bit)     \</a>
<a name="66"><span class="lineNum">      66 </span>            :         class##__##name = ((1ULL &lt;&lt; bit) &lt;&lt; P4_ESCR_EVENTMASK_SHIFT)</a>
<a name="67"><span class="lineNum">      67 </span>            : #define P4_ESCR_EMASK_BIT(class, name)          class##__##name</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            : /*</a>
<a name="70"><span class="lineNum">      70 </span>            :  * config field is 64bit width and consists of</a>
<a name="71"><span class="lineNum">      71 </span>            :  * HT &lt;&lt; 63 | ESCR &lt;&lt; 32 | CCCR</a>
<a name="72"><span class="lineNum">      72 </span>            :  * where HT is HyperThreading bit (since ESCR</a>
<a name="73"><span class="lineNum">      73 </span>            :  * has it reserved we may use it for own purpose)</a>
<a name="74"><span class="lineNum">      74 </span>            :  *</a>
<a name="75"><span class="lineNum">      75 </span>            :  * note that this is NOT the addresses of respective</a>
<a name="76"><span class="lineNum">      76 </span>            :  * ESCR and CCCR but rather an only packed value should</a>
<a name="77"><span class="lineNum">      77 </span>            :  * be unpacked and written to a proper addresses</a>
<a name="78"><span class="lineNum">      78 </span>            :  *</a>
<a name="79"><span class="lineNum">      79 </span>            :  * the base idea is to pack as much info as possible</a>
<a name="80"><span class="lineNum">      80 </span>            :  */</a>
<a name="81"><span class="lineNum">      81 </span>            : #define p4_config_pack_escr(v)          (((u64)(v)) &lt;&lt; 32)</a>
<a name="82"><span class="lineNum">      82 </span>            : #define p4_config_pack_cccr(v)          (((u64)(v)) &amp; 0xffffffffULL)</a>
<a name="83"><span class="lineNum">      83 </span>            : #define p4_config_unpack_escr(v)        (((u64)(v)) &gt;&gt; 32)</a>
<a name="84"><span class="lineNum">      84 </span>            : #define p4_config_unpack_cccr(v)        (((u64)(v)) &amp; 0xffffffffULL)</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span>            : #define p4_config_unpack_emask(v)                       \</a>
<a name="87"><span class="lineNum">      87 </span>            :         ({                                              \</a>
<a name="88"><span class="lineNum">      88 </span>            :                 u32 t = p4_config_unpack_escr((v));     \</a>
<a name="89"><span class="lineNum">      89 </span>            :                 t = t &amp;  P4_ESCR_EVENTMASK_MASK;    \</a>
<a name="90"><span class="lineNum">      90 </span>            :                 t = t &gt;&gt; P4_ESCR_EVENTMASK_SHIFT; \</a>
<a name="91"><span class="lineNum">      91 </span>            :                 t;                                      \</a>
<a name="92"><span class="lineNum">      92 </span>            :         })</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span>            : #define p4_config_unpack_event(v)                       \</a>
<a name="95"><span class="lineNum">      95 </span>            :         ({                                              \</a>
<a name="96"><span class="lineNum">      96 </span>            :                 u32 t = p4_config_unpack_escr((v));     \</a>
<a name="97"><span class="lineNum">      97 </span>            :                 t = t &amp;  P4_ESCR_EVENT_MASK;                \</a>
<a name="98"><span class="lineNum">      98 </span>            :                 t = t &gt;&gt; P4_ESCR_EVENT_SHIFT;             \</a>
<a name="99"><span class="lineNum">      99 </span>            :                 t;                                      \</a>
<a name="100"><span class="lineNum">     100 </span>            :         })</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span>            : #define P4_CONFIG_HT_SHIFT              63</a>
<a name="103"><span class="lineNum">     103 </span>            : #define P4_CONFIG_HT                    (1ULL &lt;&lt; P4_CONFIG_HT_SHIFT)</a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span>            : /*</a>
<a name="106"><span class="lineNum">     106 </span>            :  * If an event has alias it should be marked</a>
<a name="107"><span class="lineNum">     107 </span>            :  * with a special bit. (Don't forget to check</a>
<a name="108"><span class="lineNum">     108 </span>            :  * P4_PEBS_CONFIG_MASK and related bits on</a>
<a name="109"><span class="lineNum">     109 </span>            :  * modification.)</a>
<a name="110"><span class="lineNum">     110 </span>            :  */</a>
<a name="111"><span class="lineNum">     111 </span>            : #define P4_CONFIG_ALIASABLE             (1ULL &lt;&lt; 9)</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            : /*</a>
<a name="114"><span class="lineNum">     114 </span>            :  * The bits we allow to pass for RAW events</a>
<a name="115"><span class="lineNum">     115 </span>            :  */</a>
<a name="116"><span class="lineNum">     116 </span>            : #define P4_CONFIG_MASK_ESCR             \</a>
<a name="117"><span class="lineNum">     117 </span>            :         P4_ESCR_EVENT_MASK      |       \</a>
<a name="118"><span class="lineNum">     118 </span>            :         P4_ESCR_EVENTMASK_MASK  |       \</a>
<a name="119"><span class="lineNum">     119 </span>            :         P4_ESCR_TAG_MASK        |       \</a>
<a name="120"><span class="lineNum">     120 </span>            :         P4_ESCR_TAG_ENABLE</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span>            : #define P4_CONFIG_MASK_CCCR             \</a>
<a name="123"><span class="lineNum">     123 </span>            :         P4_CCCR_EDGE            |       \</a>
<a name="124"><span class="lineNum">     124 </span>            :         P4_CCCR_THRESHOLD_MASK  |       \</a>
<a name="125"><span class="lineNum">     125 </span>            :         P4_CCCR_COMPLEMENT      |       \</a>
<a name="126"><span class="lineNum">     126 </span>            :         P4_CCCR_COMPARE         |       \</a>
<a name="127"><span class="lineNum">     127 </span>            :         P4_CCCR_THREAD_ANY      |       \</a>
<a name="128"><span class="lineNum">     128 </span>            :         P4_CCCR_RESERVED</a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span>            : /* some dangerous bits are reserved for kernel internals */</a>
<a name="131"><span class="lineNum">     131 </span>            : #define P4_CONFIG_MASK                                    \</a>
<a name="132"><span class="lineNum">     132 </span>            :         (p4_config_pack_escr(P4_CONFIG_MASK_ESCR))      | \</a>
<a name="133"><span class="lineNum">     133 </span>            :         (p4_config_pack_cccr(P4_CONFIG_MASK_CCCR))</a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span>            : /*</a>
<a name="136"><span class="lineNum">     136 </span>            :  * In case of event aliasing we need to preserve some</a>
<a name="137"><span class="lineNum">     137 </span>            :  * caller bits, otherwise the mapping won't be complete.</a>
<a name="138"><span class="lineNum">     138 </span>            :  */</a>
<a name="139"><span class="lineNum">     139 </span>            : #define P4_CONFIG_EVENT_ALIAS_MASK                        \</a>
<a name="140"><span class="lineNum">     140 </span>            :         (p4_config_pack_escr(P4_CONFIG_MASK_ESCR)       | \</a>
<a name="141"><span class="lineNum">     141 </span>            :          p4_config_pack_cccr(P4_CCCR_EDGE               | \</a>
<a name="142"><span class="lineNum">     142 </span>            :                              P4_CCCR_THRESHOLD_MASK     | \</a>
<a name="143"><span class="lineNum">     143 </span>            :                              P4_CCCR_COMPLEMENT         | \</a>
<a name="144"><span class="lineNum">     144 </span>            :                              P4_CCCR_COMPARE))</a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span>            : #define  P4_CONFIG_EVENT_ALIAS_IMMUTABLE_BITS             \</a>
<a name="147"><span class="lineNum">     147 </span>            :         ((P4_CONFIG_HT)                                 | \</a>
<a name="148"><span class="lineNum">     148 </span>            :          p4_config_pack_escr(P4_ESCR_T0_OS              | \</a>
<a name="149"><span class="lineNum">     149 </span>            :                              P4_ESCR_T0_USR             | \</a>
<a name="150"><span class="lineNum">     150 </span>            :                              P4_ESCR_T1_OS              | \</a>
<a name="151"><span class="lineNum">     151 </span>            :                              P4_ESCR_T1_USR)            | \</a>
<a name="152"><span class="lineNum">     152 </span>            :          p4_config_pack_cccr(P4_CCCR_OVF                | \</a>
<a name="153"><span class="lineNum">     153 </span>            :                              P4_CCCR_CASCADE            | \</a>
<a name="154"><span class="lineNum">     154 </span>            :                              P4_CCCR_FORCE_OVF          | \</a>
<a name="155"><span class="lineNum">     155 </span>            :                              P4_CCCR_THREAD_ANY         | \</a>
<a name="156"><span class="lineNum">     156 </span>            :                              P4_CCCR_OVF_PMI_T0         | \</a>
<a name="157"><span class="lineNum">     157 </span>            :                              P4_CCCR_OVF_PMI_T1         | \</a>
<a name="158"><span class="lineNum">     158 </span>            :                              P4_CONFIG_ALIASABLE))</a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 : static inline bool p4_is_event_cascaded(u64 config)</span></a>
<a name="161"><span class="lineNum">     161 </span>            : {</a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :         u32 cccr = p4_config_unpack_cccr(config);</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :         return !!(cccr &amp; P4_CCCR_CASCADE);</span></a>
<a name="164"><span class="lineNum">     164 </span>            : }</a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 : static inline int p4_ht_config_thread(u64 config)</span></a>
<a name="167"><span class="lineNum">     167 </span>            : {</a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :         return !!(config &amp; P4_CONFIG_HT);</span></a>
<a name="169"><span class="lineNum">     169 </span>            : }</a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 : static inline u64 p4_set_ht_bit(u64 config)</span></a>
<a name="172"><span class="lineNum">     172 </span>            : {</a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :         return config | P4_CONFIG_HT;</span></a>
<a name="174"><span class="lineNum">     174 </span>            : }</a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 : static inline u64 p4_clear_ht_bit(u64 config)</span></a>
<a name="177"><span class="lineNum">     177 </span>            : {</a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :         return config &amp; ~P4_CONFIG_HT;</span></a>
<a name="179"><span class="lineNum">     179 </span>            : }</a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 : static inline int p4_ht_active(void)</span></a>
<a name="182"><span class="lineNum">     182 </span>            : {</a>
<a name="183"><span class="lineNum">     183 </span>            : #ifdef CONFIG_SMP</a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :         return smp_num_siblings &gt; 1;</span></a>
<a name="185"><span class="lineNum">     185 </span>            : #endif</a>
<a name="186"><span class="lineNum">     186 </span>            :         return 0;</a>
<a name="187"><span class="lineNum">     187 </span>            : }</a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 : static inline int p4_ht_thread(int cpu)</span></a>
<a name="190"><span class="lineNum">     190 </span>            : {</a>
<a name="191"><span class="lineNum">     191 </span>            : #ifdef CONFIG_SMP</a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :         if (smp_num_siblings == 2)</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :                 return cpu != cpumask_first(this_cpu_cpumask_var_ptr(cpu_sibling_map));</span></a>
<a name="194"><span class="lineNum">     194 </span>            : #endif</a>
<a name="195"><span class="lineNum">     195 </span>            :         return 0;</a>
<a name="196"><span class="lineNum">     196 </span>            : }</a>
<a name="197"><span class="lineNum">     197 </span>            : </a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 : static inline int p4_should_swap_ts(u64 config, int cpu)</span></a>
<a name="199"><span class="lineNum">     199 </span>            : {</a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :         return p4_ht_config_thread(config) ^ p4_ht_thread(cpu);</span></a>
<a name="201"><span class="lineNum">     201 </span>            : }</a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 : static inline u32 p4_default_cccr_conf(int cpu)</span></a>
<a name="204"><span class="lineNum">     204 </span>            : {</a>
<a name="205"><span class="lineNum">     205 </span>            :         /*</a>
<a name="206"><span class="lineNum">     206 </span>            :          * Note that P4_CCCR_THREAD_ANY is &quot;required&quot; on</a>
<a name="207"><span class="lineNum">     207 </span>            :          * non-HT machines (on HT machines we count TS events</a>
<a name="208"><span class="lineNum">     208 </span>            :          * regardless the state of second logical processor</a>
<a name="209"><span class="lineNum">     209 </span>            :          */</a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :         u32 cccr = P4_CCCR_THREAD_ANY;</span></a>
<a name="211"><span class="lineNum">     211 </span>            : </a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :         if (!p4_ht_thread(cpu))</span></a>
<a name="213"><span class="lineNum">     213 </span>            :                 cccr |= P4_CCCR_OVF_PMI_T0;</a>
<a name="214"><span class="lineNum">     214 </span>            :         else</a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :                 cccr |= P4_CCCR_OVF_PMI_T1;</span></a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :         return cccr;</span></a>
<a name="218"><span class="lineNum">     218 </span>            : }</a>
<a name="219"><span class="lineNum">     219 </span>            : </a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 : static inline u32 p4_default_escr_conf(int cpu, int exclude_os, int exclude_usr)</span></a>
<a name="221"><span class="lineNum">     221 </span>            : {</a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :         u32 escr = 0;</span></a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :         if (!p4_ht_thread(cpu)) {</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :                 if (!exclude_os)</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :                         escr |= P4_ESCR_T0_OS;</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 if (!exclude_usr)</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :                         escr |= P4_ESCR_T0_USR;</span></a>
<a name="229"><span class="lineNum">     229 </span>            :         } else {</a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :                 if (!exclude_os)</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :                         escr |= P4_ESCR_T1_OS;</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :                 if (!exclude_usr)</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :                         escr |= P4_ESCR_T1_USR;</span></a>
<a name="234"><span class="lineNum">     234 </span>            :         }</a>
<a name="235"><span class="lineNum">     235 </span>            : </a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :         return escr;</span></a>
<a name="237"><span class="lineNum">     237 </span>            : }</a>
<a name="238"><span class="lineNum">     238 </span>            : </a>
<a name="239"><span class="lineNum">     239 </span>            : /*</a>
<a name="240"><span class="lineNum">     240 </span>            :  * This are the events which should be used in &quot;Event Select&quot;</a>
<a name="241"><span class="lineNum">     241 </span>            :  * field of ESCR register, they are like unique keys which allow</a>
<a name="242"><span class="lineNum">     242 </span>            :  * the kernel to determinate which CCCR and COUNTER should be</a>
<a name="243"><span class="lineNum">     243 </span>            :  * used to track an event</a>
<a name="244"><span class="lineNum">     244 </span>            :  */</a>
<a name="245"><span class="lineNum">     245 </span>            : enum P4_EVENTS {</a>
<a name="246"><span class="lineNum">     246 </span>            :         P4_EVENT_TC_DELIVER_MODE,</a>
<a name="247"><span class="lineNum">     247 </span>            :         P4_EVENT_BPU_FETCH_REQUEST,</a>
<a name="248"><span class="lineNum">     248 </span>            :         P4_EVENT_ITLB_REFERENCE,</a>
<a name="249"><span class="lineNum">     249 </span>            :         P4_EVENT_MEMORY_CANCEL,</a>
<a name="250"><span class="lineNum">     250 </span>            :         P4_EVENT_MEMORY_COMPLETE,</a>
<a name="251"><span class="lineNum">     251 </span>            :         P4_EVENT_LOAD_PORT_REPLAY,</a>
<a name="252"><span class="lineNum">     252 </span>            :         P4_EVENT_STORE_PORT_REPLAY,</a>
<a name="253"><span class="lineNum">     253 </span>            :         P4_EVENT_MOB_LOAD_REPLAY,</a>
<a name="254"><span class="lineNum">     254 </span>            :         P4_EVENT_PAGE_WALK_TYPE,</a>
<a name="255"><span class="lineNum">     255 </span>            :         P4_EVENT_BSQ_CACHE_REFERENCE,</a>
<a name="256"><span class="lineNum">     256 </span>            :         P4_EVENT_IOQ_ALLOCATION,</a>
<a name="257"><span class="lineNum">     257 </span>            :         P4_EVENT_IOQ_ACTIVE_ENTRIES,</a>
<a name="258"><span class="lineNum">     258 </span>            :         P4_EVENT_FSB_DATA_ACTIVITY,</a>
<a name="259"><span class="lineNum">     259 </span>            :         P4_EVENT_BSQ_ALLOCATION,</a>
<a name="260"><span class="lineNum">     260 </span>            :         P4_EVENT_BSQ_ACTIVE_ENTRIES,</a>
<a name="261"><span class="lineNum">     261 </span>            :         P4_EVENT_SSE_INPUT_ASSIST,</a>
<a name="262"><span class="lineNum">     262 </span>            :         P4_EVENT_PACKED_SP_UOP,</a>
<a name="263"><span class="lineNum">     263 </span>            :         P4_EVENT_PACKED_DP_UOP,</a>
<a name="264"><span class="lineNum">     264 </span>            :         P4_EVENT_SCALAR_SP_UOP,</a>
<a name="265"><span class="lineNum">     265 </span>            :         P4_EVENT_SCALAR_DP_UOP,</a>
<a name="266"><span class="lineNum">     266 </span>            :         P4_EVENT_64BIT_MMX_UOP,</a>
<a name="267"><span class="lineNum">     267 </span>            :         P4_EVENT_128BIT_MMX_UOP,</a>
<a name="268"><span class="lineNum">     268 </span>            :         P4_EVENT_X87_FP_UOP,</a>
<a name="269"><span class="lineNum">     269 </span>            :         P4_EVENT_TC_MISC,</a>
<a name="270"><span class="lineNum">     270 </span>            :         P4_EVENT_GLOBAL_POWER_EVENTS,</a>
<a name="271"><span class="lineNum">     271 </span>            :         P4_EVENT_TC_MS_XFER,</a>
<a name="272"><span class="lineNum">     272 </span>            :         P4_EVENT_UOP_QUEUE_WRITES,</a>
<a name="273"><span class="lineNum">     273 </span>            :         P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE,</a>
<a name="274"><span class="lineNum">     274 </span>            :         P4_EVENT_RETIRED_BRANCH_TYPE,</a>
<a name="275"><span class="lineNum">     275 </span>            :         P4_EVENT_RESOURCE_STALL,</a>
<a name="276"><span class="lineNum">     276 </span>            :         P4_EVENT_WC_BUFFER,</a>
<a name="277"><span class="lineNum">     277 </span>            :         P4_EVENT_B2B_CYCLES,</a>
<a name="278"><span class="lineNum">     278 </span>            :         P4_EVENT_BNR,</a>
<a name="279"><span class="lineNum">     279 </span>            :         P4_EVENT_SNOOP,</a>
<a name="280"><span class="lineNum">     280 </span>            :         P4_EVENT_RESPONSE,</a>
<a name="281"><span class="lineNum">     281 </span>            :         P4_EVENT_FRONT_END_EVENT,</a>
<a name="282"><span class="lineNum">     282 </span>            :         P4_EVENT_EXECUTION_EVENT,</a>
<a name="283"><span class="lineNum">     283 </span>            :         P4_EVENT_REPLAY_EVENT,</a>
<a name="284"><span class="lineNum">     284 </span>            :         P4_EVENT_INSTR_RETIRED,</a>
<a name="285"><span class="lineNum">     285 </span>            :         P4_EVENT_UOPS_RETIRED,</a>
<a name="286"><span class="lineNum">     286 </span>            :         P4_EVENT_UOP_TYPE,</a>
<a name="287"><span class="lineNum">     287 </span>            :         P4_EVENT_BRANCH_RETIRED,</a>
<a name="288"><span class="lineNum">     288 </span>            :         P4_EVENT_MISPRED_BRANCH_RETIRED,</a>
<a name="289"><span class="lineNum">     289 </span>            :         P4_EVENT_X87_ASSIST,</a>
<a name="290"><span class="lineNum">     290 </span>            :         P4_EVENT_MACHINE_CLEAR,</a>
<a name="291"><span class="lineNum">     291 </span>            :         P4_EVENT_INSTR_COMPLETED,</a>
<a name="292"><span class="lineNum">     292 </span>            : };</a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span>            : #define P4_OPCODE(event)                event##_OPCODE</a>
<a name="295"><span class="lineNum">     295 </span>            : #define P4_OPCODE_ESEL(opcode)          ((opcode &amp; 0x00ff) &gt;&gt; 0)</a>
<a name="296"><span class="lineNum">     296 </span>            : #define P4_OPCODE_EVNT(opcode)          ((opcode &amp; 0xff00) &gt;&gt; 8)</a>
<a name="297"><span class="lineNum">     297 </span>            : #define P4_OPCODE_PACK(event, sel)      (((event) &lt;&lt; 8) | sel)</a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span>            : /*</a>
<a name="300"><span class="lineNum">     300 </span>            :  * Comments below the event represent ESCR restriction</a>
<a name="301"><span class="lineNum">     301 </span>            :  * for this event and counter index per ESCR</a>
<a name="302"><span class="lineNum">     302 </span>            :  *</a>
<a name="303"><span class="lineNum">     303 </span>            :  * MSR_P4_IQ_ESCR0 and MSR_P4_IQ_ESCR1 are available only on early</a>
<a name="304"><span class="lineNum">     304 </span>            :  * processor builds (family 0FH, models 01H-02H). These MSRs</a>
<a name="305"><span class="lineNum">     305 </span>            :  * are not available on later versions, so that we don't use</a>
<a name="306"><span class="lineNum">     306 </span>            :  * them completely</a>
<a name="307"><span class="lineNum">     307 </span>            :  *</a>
<a name="308"><span class="lineNum">     308 </span>            :  * Also note that CCCR1 do not have P4_CCCR_ENABLE bit properly</a>
<a name="309"><span class="lineNum">     309 </span>            :  * working so that we should not use this CCCR and respective</a>
<a name="310"><span class="lineNum">     310 </span>            :  * counter as result</a>
<a name="311"><span class="lineNum">     311 </span>            :  */</a>
<a name="312"><span class="lineNum">     312 </span>            : enum P4_EVENT_OPCODES {</a>
<a name="313"><span class="lineNum">     313 </span>            :         P4_OPCODE(P4_EVENT_TC_DELIVER_MODE)             = P4_OPCODE_PACK(0x01, 0x01),</a>
<a name="314"><span class="lineNum">     314 </span>            :         /*</a>
<a name="315"><span class="lineNum">     315 </span>            :          * MSR_P4_TC_ESCR0:     4, 5</a>
<a name="316"><span class="lineNum">     316 </span>            :          * MSR_P4_TC_ESCR1:     6, 7</a>
<a name="317"><span class="lineNum">     317 </span>            :          */</a>
<a name="318"><span class="lineNum">     318 </span>            : </a>
<a name="319"><span class="lineNum">     319 </span>            :         P4_OPCODE(P4_EVENT_BPU_FETCH_REQUEST)           = P4_OPCODE_PACK(0x03, 0x00),</a>
<a name="320"><span class="lineNum">     320 </span>            :         /*</a>
<a name="321"><span class="lineNum">     321 </span>            :          * MSR_P4_BPU_ESCR0:    0, 1</a>
<a name="322"><span class="lineNum">     322 </span>            :          * MSR_P4_BPU_ESCR1:    2, 3</a>
<a name="323"><span class="lineNum">     323 </span>            :          */</a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span>            :         P4_OPCODE(P4_EVENT_ITLB_REFERENCE)              = P4_OPCODE_PACK(0x18, 0x03),</a>
<a name="326"><span class="lineNum">     326 </span>            :         /*</a>
<a name="327"><span class="lineNum">     327 </span>            :          * MSR_P4_ITLB_ESCR0:   0, 1</a>
<a name="328"><span class="lineNum">     328 </span>            :          * MSR_P4_ITLB_ESCR1:   2, 3</a>
<a name="329"><span class="lineNum">     329 </span>            :          */</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span>            :         P4_OPCODE(P4_EVENT_MEMORY_CANCEL)               = P4_OPCODE_PACK(0x02, 0x05),</a>
<a name="332"><span class="lineNum">     332 </span>            :         /*</a>
<a name="333"><span class="lineNum">     333 </span>            :          * MSR_P4_DAC_ESCR0:    8, 9</a>
<a name="334"><span class="lineNum">     334 </span>            :          * MSR_P4_DAC_ESCR1:    10, 11</a>
<a name="335"><span class="lineNum">     335 </span>            :          */</a>
<a name="336"><span class="lineNum">     336 </span>            : </a>
<a name="337"><span class="lineNum">     337 </span>            :         P4_OPCODE(P4_EVENT_MEMORY_COMPLETE)             = P4_OPCODE_PACK(0x08, 0x02),</a>
<a name="338"><span class="lineNum">     338 </span>            :         /*</a>
<a name="339"><span class="lineNum">     339 </span>            :          * MSR_P4_SAAT_ESCR0:   8, 9</a>
<a name="340"><span class="lineNum">     340 </span>            :          * MSR_P4_SAAT_ESCR1:   10, 11</a>
<a name="341"><span class="lineNum">     341 </span>            :          */</a>
<a name="342"><span class="lineNum">     342 </span>            : </a>
<a name="343"><span class="lineNum">     343 </span>            :         P4_OPCODE(P4_EVENT_LOAD_PORT_REPLAY)            = P4_OPCODE_PACK(0x04, 0x02),</a>
<a name="344"><span class="lineNum">     344 </span>            :         /*</a>
<a name="345"><span class="lineNum">     345 </span>            :          * MSR_P4_SAAT_ESCR0:   8, 9</a>
<a name="346"><span class="lineNum">     346 </span>            :          * MSR_P4_SAAT_ESCR1:   10, 11</a>
<a name="347"><span class="lineNum">     347 </span>            :          */</a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span>            :         P4_OPCODE(P4_EVENT_STORE_PORT_REPLAY)           = P4_OPCODE_PACK(0x05, 0x02),</a>
<a name="350"><span class="lineNum">     350 </span>            :         /*</a>
<a name="351"><span class="lineNum">     351 </span>            :          * MSR_P4_SAAT_ESCR0:   8, 9</a>
<a name="352"><span class="lineNum">     352 </span>            :          * MSR_P4_SAAT_ESCR1:   10, 11</a>
<a name="353"><span class="lineNum">     353 </span>            :          */</a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span>            :         P4_OPCODE(P4_EVENT_MOB_LOAD_REPLAY)             = P4_OPCODE_PACK(0x03, 0x02),</a>
<a name="356"><span class="lineNum">     356 </span>            :         /*</a>
<a name="357"><span class="lineNum">     357 </span>            :          * MSR_P4_MOB_ESCR0:    0, 1</a>
<a name="358"><span class="lineNum">     358 </span>            :          * MSR_P4_MOB_ESCR1:    2, 3</a>
<a name="359"><span class="lineNum">     359 </span>            :          */</a>
<a name="360"><span class="lineNum">     360 </span>            : </a>
<a name="361"><span class="lineNum">     361 </span>            :         P4_OPCODE(P4_EVENT_PAGE_WALK_TYPE)              = P4_OPCODE_PACK(0x01, 0x04),</a>
<a name="362"><span class="lineNum">     362 </span>            :         /*</a>
<a name="363"><span class="lineNum">     363 </span>            :          * MSR_P4_PMH_ESCR0:    0, 1</a>
<a name="364"><span class="lineNum">     364 </span>            :          * MSR_P4_PMH_ESCR1:    2, 3</a>
<a name="365"><span class="lineNum">     365 </span>            :          */</a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span>            :         P4_OPCODE(P4_EVENT_BSQ_CACHE_REFERENCE)         = P4_OPCODE_PACK(0x0c, 0x07),</a>
<a name="368"><span class="lineNum">     368 </span>            :         /*</a>
<a name="369"><span class="lineNum">     369 </span>            :          * MSR_P4_BSU_ESCR0:    0, 1</a>
<a name="370"><span class="lineNum">     370 </span>            :          * MSR_P4_BSU_ESCR1:    2, 3</a>
<a name="371"><span class="lineNum">     371 </span>            :          */</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span>            :         P4_OPCODE(P4_EVENT_IOQ_ALLOCATION)              = P4_OPCODE_PACK(0x03, 0x06),</a>
<a name="374"><span class="lineNum">     374 </span>            :         /*</a>
<a name="375"><span class="lineNum">     375 </span>            :          * MSR_P4_FSB_ESCR0:    0, 1</a>
<a name="376"><span class="lineNum">     376 </span>            :          * MSR_P4_FSB_ESCR1:    2, 3</a>
<a name="377"><span class="lineNum">     377 </span>            :          */</a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span>            :         P4_OPCODE(P4_EVENT_IOQ_ACTIVE_ENTRIES)          = P4_OPCODE_PACK(0x1a, 0x06),</a>
<a name="380"><span class="lineNum">     380 </span>            :         /*</a>
<a name="381"><span class="lineNum">     381 </span>            :          * MSR_P4_FSB_ESCR1:    2, 3</a>
<a name="382"><span class="lineNum">     382 </span>            :          */</a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span>            :         P4_OPCODE(P4_EVENT_FSB_DATA_ACTIVITY)           = P4_OPCODE_PACK(0x17, 0x06),</a>
<a name="385"><span class="lineNum">     385 </span>            :         /*</a>
<a name="386"><span class="lineNum">     386 </span>            :          * MSR_P4_FSB_ESCR0:    0, 1</a>
<a name="387"><span class="lineNum">     387 </span>            :          * MSR_P4_FSB_ESCR1:    2, 3</a>
<a name="388"><span class="lineNum">     388 </span>            :          */</a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span>            :         P4_OPCODE(P4_EVENT_BSQ_ALLOCATION)              = P4_OPCODE_PACK(0x05, 0x07),</a>
<a name="391"><span class="lineNum">     391 </span>            :         /*</a>
<a name="392"><span class="lineNum">     392 </span>            :          * MSR_P4_BSU_ESCR0:    0, 1</a>
<a name="393"><span class="lineNum">     393 </span>            :          */</a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span>            :         P4_OPCODE(P4_EVENT_BSQ_ACTIVE_ENTRIES)          = P4_OPCODE_PACK(0x06, 0x07),</a>
<a name="396"><span class="lineNum">     396 </span>            :         /*</a>
<a name="397"><span class="lineNum">     397 </span>            :          * NOTE: no ESCR name in docs, it's guessed</a>
<a name="398"><span class="lineNum">     398 </span>            :          * MSR_P4_BSU_ESCR1:    2, 3</a>
<a name="399"><span class="lineNum">     399 </span>            :          */</a>
<a name="400"><span class="lineNum">     400 </span>            : </a>
<a name="401"><span class="lineNum">     401 </span>            :         P4_OPCODE(P4_EVENT_SSE_INPUT_ASSIST)            = P4_OPCODE_PACK(0x34, 0x01),</a>
<a name="402"><span class="lineNum">     402 </span>            :         /*</a>
<a name="403"><span class="lineNum">     403 </span>            :          * MSR_P4_FIRM_ESCR0:   8, 9</a>
<a name="404"><span class="lineNum">     404 </span>            :          * MSR_P4_FIRM_ESCR1:   10, 11</a>
<a name="405"><span class="lineNum">     405 </span>            :          */</a>
<a name="406"><span class="lineNum">     406 </span>            : </a>
<a name="407"><span class="lineNum">     407 </span>            :         P4_OPCODE(P4_EVENT_PACKED_SP_UOP)               = P4_OPCODE_PACK(0x08, 0x01),</a>
<a name="408"><span class="lineNum">     408 </span>            :         /*</a>
<a name="409"><span class="lineNum">     409 </span>            :          * MSR_P4_FIRM_ESCR0:   8, 9</a>
<a name="410"><span class="lineNum">     410 </span>            :          * MSR_P4_FIRM_ESCR1:   10, 11</a>
<a name="411"><span class="lineNum">     411 </span>            :          */</a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span>            :         P4_OPCODE(P4_EVENT_PACKED_DP_UOP)               = P4_OPCODE_PACK(0x0c, 0x01),</a>
<a name="414"><span class="lineNum">     414 </span>            :         /*</a>
<a name="415"><span class="lineNum">     415 </span>            :          * MSR_P4_FIRM_ESCR0:   8, 9</a>
<a name="416"><span class="lineNum">     416 </span>            :          * MSR_P4_FIRM_ESCR1:   10, 11</a>
<a name="417"><span class="lineNum">     417 </span>            :          */</a>
<a name="418"><span class="lineNum">     418 </span>            : </a>
<a name="419"><span class="lineNum">     419 </span>            :         P4_OPCODE(P4_EVENT_SCALAR_SP_UOP)               = P4_OPCODE_PACK(0x0a, 0x01),</a>
<a name="420"><span class="lineNum">     420 </span>            :         /*</a>
<a name="421"><span class="lineNum">     421 </span>            :          * MSR_P4_FIRM_ESCR0:   8, 9</a>
<a name="422"><span class="lineNum">     422 </span>            :          * MSR_P4_FIRM_ESCR1:   10, 11</a>
<a name="423"><span class="lineNum">     423 </span>            :          */</a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span>            :         P4_OPCODE(P4_EVENT_SCALAR_DP_UOP)               = P4_OPCODE_PACK(0x0e, 0x01),</a>
<a name="426"><span class="lineNum">     426 </span>            :         /*</a>
<a name="427"><span class="lineNum">     427 </span>            :          * MSR_P4_FIRM_ESCR0:   8, 9</a>
<a name="428"><span class="lineNum">     428 </span>            :          * MSR_P4_FIRM_ESCR1:   10, 11</a>
<a name="429"><span class="lineNum">     429 </span>            :          */</a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span>            :         P4_OPCODE(P4_EVENT_64BIT_MMX_UOP)               = P4_OPCODE_PACK(0x02, 0x01),</a>
<a name="432"><span class="lineNum">     432 </span>            :         /*</a>
<a name="433"><span class="lineNum">     433 </span>            :          * MSR_P4_FIRM_ESCR0:   8, 9</a>
<a name="434"><span class="lineNum">     434 </span>            :          * MSR_P4_FIRM_ESCR1:   10, 11</a>
<a name="435"><span class="lineNum">     435 </span>            :          */</a>
<a name="436"><span class="lineNum">     436 </span>            : </a>
<a name="437"><span class="lineNum">     437 </span>            :         P4_OPCODE(P4_EVENT_128BIT_MMX_UOP)              = P4_OPCODE_PACK(0x1a, 0x01),</a>
<a name="438"><span class="lineNum">     438 </span>            :         /*</a>
<a name="439"><span class="lineNum">     439 </span>            :          * MSR_P4_FIRM_ESCR0:   8, 9</a>
<a name="440"><span class="lineNum">     440 </span>            :          * MSR_P4_FIRM_ESCR1:   10, 11</a>
<a name="441"><span class="lineNum">     441 </span>            :          */</a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span>            :         P4_OPCODE(P4_EVENT_X87_FP_UOP)                  = P4_OPCODE_PACK(0x04, 0x01),</a>
<a name="444"><span class="lineNum">     444 </span>            :         /*</a>
<a name="445"><span class="lineNum">     445 </span>            :          * MSR_P4_FIRM_ESCR0:   8, 9</a>
<a name="446"><span class="lineNum">     446 </span>            :          * MSR_P4_FIRM_ESCR1:   10, 11</a>
<a name="447"><span class="lineNum">     447 </span>            :          */</a>
<a name="448"><span class="lineNum">     448 </span>            : </a>
<a name="449"><span class="lineNum">     449 </span>            :         P4_OPCODE(P4_EVENT_TC_MISC)                     = P4_OPCODE_PACK(0x06, 0x01),</a>
<a name="450"><span class="lineNum">     450 </span>            :         /*</a>
<a name="451"><span class="lineNum">     451 </span>            :          * MSR_P4_TC_ESCR0:     4, 5</a>
<a name="452"><span class="lineNum">     452 </span>            :          * MSR_P4_TC_ESCR1:     6, 7</a>
<a name="453"><span class="lineNum">     453 </span>            :          */</a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span>            :         P4_OPCODE(P4_EVENT_GLOBAL_POWER_EVENTS)         = P4_OPCODE_PACK(0x13, 0x06),</a>
<a name="456"><span class="lineNum">     456 </span>            :         /*</a>
<a name="457"><span class="lineNum">     457 </span>            :          * MSR_P4_FSB_ESCR0:    0, 1</a>
<a name="458"><span class="lineNum">     458 </span>            :          * MSR_P4_FSB_ESCR1:    2, 3</a>
<a name="459"><span class="lineNum">     459 </span>            :          */</a>
<a name="460"><span class="lineNum">     460 </span>            : </a>
<a name="461"><span class="lineNum">     461 </span>            :         P4_OPCODE(P4_EVENT_TC_MS_XFER)                  = P4_OPCODE_PACK(0x05, 0x00),</a>
<a name="462"><span class="lineNum">     462 </span>            :         /*</a>
<a name="463"><span class="lineNum">     463 </span>            :          * MSR_P4_MS_ESCR0:     4, 5</a>
<a name="464"><span class="lineNum">     464 </span>            :          * MSR_P4_MS_ESCR1:     6, 7</a>
<a name="465"><span class="lineNum">     465 </span>            :          */</a>
<a name="466"><span class="lineNum">     466 </span>            : </a>
<a name="467"><span class="lineNum">     467 </span>            :         P4_OPCODE(P4_EVENT_UOP_QUEUE_WRITES)            = P4_OPCODE_PACK(0x09, 0x00),</a>
<a name="468"><span class="lineNum">     468 </span>            :         /*</a>
<a name="469"><span class="lineNum">     469 </span>            :          * MSR_P4_MS_ESCR0:     4, 5</a>
<a name="470"><span class="lineNum">     470 </span>            :          * MSR_P4_MS_ESCR1:     6, 7</a>
<a name="471"><span class="lineNum">     471 </span>            :          */</a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span>            :         P4_OPCODE(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE) = P4_OPCODE_PACK(0x05, 0x02),</a>
<a name="474"><span class="lineNum">     474 </span>            :         /*</a>
<a name="475"><span class="lineNum">     475 </span>            :          * MSR_P4_TBPU_ESCR0:   4, 5</a>
<a name="476"><span class="lineNum">     476 </span>            :          * MSR_P4_TBPU_ESCR1:   6, 7</a>
<a name="477"><span class="lineNum">     477 </span>            :          */</a>
<a name="478"><span class="lineNum">     478 </span>            : </a>
<a name="479"><span class="lineNum">     479 </span>            :         P4_OPCODE(P4_EVENT_RETIRED_BRANCH_TYPE)         = P4_OPCODE_PACK(0x04, 0x02),</a>
<a name="480"><span class="lineNum">     480 </span>            :         /*</a>
<a name="481"><span class="lineNum">     481 </span>            :          * MSR_P4_TBPU_ESCR0:   4, 5</a>
<a name="482"><span class="lineNum">     482 </span>            :          * MSR_P4_TBPU_ESCR1:   6, 7</a>
<a name="483"><span class="lineNum">     483 </span>            :          */</a>
<a name="484"><span class="lineNum">     484 </span>            : </a>
<a name="485"><span class="lineNum">     485 </span>            :         P4_OPCODE(P4_EVENT_RESOURCE_STALL)              = P4_OPCODE_PACK(0x01, 0x01),</a>
<a name="486"><span class="lineNum">     486 </span>            :         /*</a>
<a name="487"><span class="lineNum">     487 </span>            :          * MSR_P4_ALF_ESCR0:    12, 13, 16</a>
<a name="488"><span class="lineNum">     488 </span>            :          * MSR_P4_ALF_ESCR1:    14, 15, 17</a>
<a name="489"><span class="lineNum">     489 </span>            :          */</a>
<a name="490"><span class="lineNum">     490 </span>            : </a>
<a name="491"><span class="lineNum">     491 </span>            :         P4_OPCODE(P4_EVENT_WC_BUFFER)                   = P4_OPCODE_PACK(0x05, 0x05),</a>
<a name="492"><span class="lineNum">     492 </span>            :         /*</a>
<a name="493"><span class="lineNum">     493 </span>            :          * MSR_P4_DAC_ESCR0:    8, 9</a>
<a name="494"><span class="lineNum">     494 </span>            :          * MSR_P4_DAC_ESCR1:    10, 11</a>
<a name="495"><span class="lineNum">     495 </span>            :          */</a>
<a name="496"><span class="lineNum">     496 </span>            : </a>
<a name="497"><span class="lineNum">     497 </span>            :         P4_OPCODE(P4_EVENT_B2B_CYCLES)                  = P4_OPCODE_PACK(0x16, 0x03),</a>
<a name="498"><span class="lineNum">     498 </span>            :         /*</a>
<a name="499"><span class="lineNum">     499 </span>            :          * MSR_P4_FSB_ESCR0:    0, 1</a>
<a name="500"><span class="lineNum">     500 </span>            :          * MSR_P4_FSB_ESCR1:    2, 3</a>
<a name="501"><span class="lineNum">     501 </span>            :          */</a>
<a name="502"><span class="lineNum">     502 </span>            : </a>
<a name="503"><span class="lineNum">     503 </span>            :         P4_OPCODE(P4_EVENT_BNR)                         = P4_OPCODE_PACK(0x08, 0x03),</a>
<a name="504"><span class="lineNum">     504 </span>            :         /*</a>
<a name="505"><span class="lineNum">     505 </span>            :          * MSR_P4_FSB_ESCR0:    0, 1</a>
<a name="506"><span class="lineNum">     506 </span>            :          * MSR_P4_FSB_ESCR1:    2, 3</a>
<a name="507"><span class="lineNum">     507 </span>            :          */</a>
<a name="508"><span class="lineNum">     508 </span>            : </a>
<a name="509"><span class="lineNum">     509 </span>            :         P4_OPCODE(P4_EVENT_SNOOP)                       = P4_OPCODE_PACK(0x06, 0x03),</a>
<a name="510"><span class="lineNum">     510 </span>            :         /*</a>
<a name="511"><span class="lineNum">     511 </span>            :          * MSR_P4_FSB_ESCR0:    0, 1</a>
<a name="512"><span class="lineNum">     512 </span>            :          * MSR_P4_FSB_ESCR1:    2, 3</a>
<a name="513"><span class="lineNum">     513 </span>            :          */</a>
<a name="514"><span class="lineNum">     514 </span>            : </a>
<a name="515"><span class="lineNum">     515 </span>            :         P4_OPCODE(P4_EVENT_RESPONSE)                    = P4_OPCODE_PACK(0x04, 0x03),</a>
<a name="516"><span class="lineNum">     516 </span>            :         /*</a>
<a name="517"><span class="lineNum">     517 </span>            :          * MSR_P4_FSB_ESCR0:    0, 1</a>
<a name="518"><span class="lineNum">     518 </span>            :          * MSR_P4_FSB_ESCR1:    2, 3</a>
<a name="519"><span class="lineNum">     519 </span>            :          */</a>
<a name="520"><span class="lineNum">     520 </span>            : </a>
<a name="521"><span class="lineNum">     521 </span>            :         P4_OPCODE(P4_EVENT_FRONT_END_EVENT)             = P4_OPCODE_PACK(0x08, 0x05),</a>
<a name="522"><span class="lineNum">     522 </span>            :         /*</a>
<a name="523"><span class="lineNum">     523 </span>            :          * MSR_P4_CRU_ESCR2:    12, 13, 16</a>
<a name="524"><span class="lineNum">     524 </span>            :          * MSR_P4_CRU_ESCR3:    14, 15, 17</a>
<a name="525"><span class="lineNum">     525 </span>            :          */</a>
<a name="526"><span class="lineNum">     526 </span>            : </a>
<a name="527"><span class="lineNum">     527 </span>            :         P4_OPCODE(P4_EVENT_EXECUTION_EVENT)             = P4_OPCODE_PACK(0x0c, 0x05),</a>
<a name="528"><span class="lineNum">     528 </span>            :         /*</a>
<a name="529"><span class="lineNum">     529 </span>            :          * MSR_P4_CRU_ESCR2:    12, 13, 16</a>
<a name="530"><span class="lineNum">     530 </span>            :          * MSR_P4_CRU_ESCR3:    14, 15, 17</a>
<a name="531"><span class="lineNum">     531 </span>            :          */</a>
<a name="532"><span class="lineNum">     532 </span>            : </a>
<a name="533"><span class="lineNum">     533 </span>            :         P4_OPCODE(P4_EVENT_REPLAY_EVENT)                = P4_OPCODE_PACK(0x09, 0x05),</a>
<a name="534"><span class="lineNum">     534 </span>            :         /*</a>
<a name="535"><span class="lineNum">     535 </span>            :          * MSR_P4_CRU_ESCR2:    12, 13, 16</a>
<a name="536"><span class="lineNum">     536 </span>            :          * MSR_P4_CRU_ESCR3:    14, 15, 17</a>
<a name="537"><span class="lineNum">     537 </span>            :          */</a>
<a name="538"><span class="lineNum">     538 </span>            : </a>
<a name="539"><span class="lineNum">     539 </span>            :         P4_OPCODE(P4_EVENT_INSTR_RETIRED)               = P4_OPCODE_PACK(0x02, 0x04),</a>
<a name="540"><span class="lineNum">     540 </span>            :         /*</a>
<a name="541"><span class="lineNum">     541 </span>            :          * MSR_P4_CRU_ESCR0:    12, 13, 16</a>
<a name="542"><span class="lineNum">     542 </span>            :          * MSR_P4_CRU_ESCR1:    14, 15, 17</a>
<a name="543"><span class="lineNum">     543 </span>            :          */</a>
<a name="544"><span class="lineNum">     544 </span>            : </a>
<a name="545"><span class="lineNum">     545 </span>            :         P4_OPCODE(P4_EVENT_UOPS_RETIRED)                = P4_OPCODE_PACK(0x01, 0x04),</a>
<a name="546"><span class="lineNum">     546 </span>            :         /*</a>
<a name="547"><span class="lineNum">     547 </span>            :          * MSR_P4_CRU_ESCR0:    12, 13, 16</a>
<a name="548"><span class="lineNum">     548 </span>            :          * MSR_P4_CRU_ESCR1:    14, 15, 17</a>
<a name="549"><span class="lineNum">     549 </span>            :          */</a>
<a name="550"><span class="lineNum">     550 </span>            : </a>
<a name="551"><span class="lineNum">     551 </span>            :         P4_OPCODE(P4_EVENT_UOP_TYPE)                    = P4_OPCODE_PACK(0x02, 0x02),</a>
<a name="552"><span class="lineNum">     552 </span>            :         /*</a>
<a name="553"><span class="lineNum">     553 </span>            :          * MSR_P4_RAT_ESCR0:    12, 13, 16</a>
<a name="554"><span class="lineNum">     554 </span>            :          * MSR_P4_RAT_ESCR1:    14, 15, 17</a>
<a name="555"><span class="lineNum">     555 </span>            :          */</a>
<a name="556"><span class="lineNum">     556 </span>            : </a>
<a name="557"><span class="lineNum">     557 </span>            :         P4_OPCODE(P4_EVENT_BRANCH_RETIRED)              = P4_OPCODE_PACK(0x06, 0x05),</a>
<a name="558"><span class="lineNum">     558 </span>            :         /*</a>
<a name="559"><span class="lineNum">     559 </span>            :          * MSR_P4_CRU_ESCR2:    12, 13, 16</a>
<a name="560"><span class="lineNum">     560 </span>            :          * MSR_P4_CRU_ESCR3:    14, 15, 17</a>
<a name="561"><span class="lineNum">     561 </span>            :          */</a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span>            :         P4_OPCODE(P4_EVENT_MISPRED_BRANCH_RETIRED)      = P4_OPCODE_PACK(0x03, 0x04),</a>
<a name="564"><span class="lineNum">     564 </span>            :         /*</a>
<a name="565"><span class="lineNum">     565 </span>            :          * MSR_P4_CRU_ESCR0:    12, 13, 16</a>
<a name="566"><span class="lineNum">     566 </span>            :          * MSR_P4_CRU_ESCR1:    14, 15, 17</a>
<a name="567"><span class="lineNum">     567 </span>            :          */</a>
<a name="568"><span class="lineNum">     568 </span>            : </a>
<a name="569"><span class="lineNum">     569 </span>            :         P4_OPCODE(P4_EVENT_X87_ASSIST)                  = P4_OPCODE_PACK(0x03, 0x05),</a>
<a name="570"><span class="lineNum">     570 </span>            :         /*</a>
<a name="571"><span class="lineNum">     571 </span>            :          * MSR_P4_CRU_ESCR2:    12, 13, 16</a>
<a name="572"><span class="lineNum">     572 </span>            :          * MSR_P4_CRU_ESCR3:    14, 15, 17</a>
<a name="573"><span class="lineNum">     573 </span>            :          */</a>
<a name="574"><span class="lineNum">     574 </span>            : </a>
<a name="575"><span class="lineNum">     575 </span>            :         P4_OPCODE(P4_EVENT_MACHINE_CLEAR)               = P4_OPCODE_PACK(0x02, 0x05),</a>
<a name="576"><span class="lineNum">     576 </span>            :         /*</a>
<a name="577"><span class="lineNum">     577 </span>            :          * MSR_P4_CRU_ESCR2:    12, 13, 16</a>
<a name="578"><span class="lineNum">     578 </span>            :          * MSR_P4_CRU_ESCR3:    14, 15, 17</a>
<a name="579"><span class="lineNum">     579 </span>            :          */</a>
<a name="580"><span class="lineNum">     580 </span>            : </a>
<a name="581"><span class="lineNum">     581 </span>            :         P4_OPCODE(P4_EVENT_INSTR_COMPLETED)             = P4_OPCODE_PACK(0x07, 0x04),</a>
<a name="582"><span class="lineNum">     582 </span>            :         /*</a>
<a name="583"><span class="lineNum">     583 </span>            :          * MSR_P4_CRU_ESCR0:    12, 13, 16</a>
<a name="584"><span class="lineNum">     584 </span>            :          * MSR_P4_CRU_ESCR1:    14, 15, 17</a>
<a name="585"><span class="lineNum">     585 </span>            :          */</a>
<a name="586"><span class="lineNum">     586 </span>            : };</a>
<a name="587"><span class="lineNum">     587 </span>            : </a>
<a name="588"><span class="lineNum">     588 </span>            : /*</a>
<a name="589"><span class="lineNum">     589 </span>            :  * a caller should use P4_ESCR_EMASK_NAME helper to</a>
<a name="590"><span class="lineNum">     590 </span>            :  * pick the EventMask needed, for example</a>
<a name="591"><span class="lineNum">     591 </span>            :  *</a>
<a name="592"><span class="lineNum">     592 </span>            :  *      P4_ESCR_EMASK_BIT(P4_EVENT_TC_DELIVER_MODE, DD)</a>
<a name="593"><span class="lineNum">     593 </span>            :  */</a>
<a name="594"><span class="lineNum">     594 </span>            : enum P4_ESCR_EMASKS {</a>
<a name="595"><span class="lineNum">     595 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, DD, 0),</a>
<a name="596"><span class="lineNum">     596 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, DB, 1),</a>
<a name="597"><span class="lineNum">     597 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, DI, 2),</a>
<a name="598"><span class="lineNum">     598 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, BD, 3),</a>
<a name="599"><span class="lineNum">     599 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, BB, 4),</a>
<a name="600"><span class="lineNum">     600 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, BI, 5),</a>
<a name="601"><span class="lineNum">     601 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, ID, 6),</a>
<a name="602"><span class="lineNum">     602 </span>            : </a>
<a name="603"><span class="lineNum">     603 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BPU_FETCH_REQUEST, TCMISS, 0),</a>
<a name="604"><span class="lineNum">     604 </span>            : </a>
<a name="605"><span class="lineNum">     605 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_ITLB_REFERENCE, HIT, 0),</a>
<a name="606"><span class="lineNum">     606 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_ITLB_REFERENCE, MISS, 1),</a>
<a name="607"><span class="lineNum">     607 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_ITLB_REFERENCE, HIT_UK, 2),</a>
<a name="608"><span class="lineNum">     608 </span>            : </a>
<a name="609"><span class="lineNum">     609 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_CANCEL, ST_RB_FULL, 2),</a>
<a name="610"><span class="lineNum">     610 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_CANCEL, 64K_CONF, 3),</a>
<a name="611"><span class="lineNum">     611 </span>            : </a>
<a name="612"><span class="lineNum">     612 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_COMPLETE, LSC, 0),</a>
<a name="613"><span class="lineNum">     613 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_COMPLETE, SSC, 1),</a>
<a name="614"><span class="lineNum">     614 </span>            : </a>
<a name="615"><span class="lineNum">     615 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_LOAD_PORT_REPLAY, SPLIT_LD, 1),</a>
<a name="616"><span class="lineNum">     616 </span>            : </a>
<a name="617"><span class="lineNum">     617 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_STORE_PORT_REPLAY, SPLIT_ST, 1),</a>
<a name="618"><span class="lineNum">     618 </span>            : </a>
<a name="619"><span class="lineNum">     619 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, NO_STA, 1),</a>
<a name="620"><span class="lineNum">     620 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, NO_STD, 3),</a>
<a name="621"><span class="lineNum">     621 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, PARTIAL_DATA, 4),</a>
<a name="622"><span class="lineNum">     622 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, UNALGN_ADDR, 5),</a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_PAGE_WALK_TYPE, DTMISS, 0),</a>
<a name="625"><span class="lineNum">     625 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_PAGE_WALK_TYPE, ITMISS, 1),</a>
<a name="626"><span class="lineNum">     626 </span>            : </a>
<a name="627"><span class="lineNum">     627 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITS, 0),</a>
<a name="628"><span class="lineNum">     628 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITE, 1),</a>
<a name="629"><span class="lineNum">     629 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITM, 2),</a>
<a name="630"><span class="lineNum">     630 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITS, 3),</a>
<a name="631"><span class="lineNum">     631 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITE, 4),</a>
<a name="632"><span class="lineNum">     632 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITM, 5),</a>
<a name="633"><span class="lineNum">     633 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_MISS, 8),</a>
<a name="634"><span class="lineNum">     634 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_MISS, 9),</a>
<a name="635"><span class="lineNum">     635 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, WR_2ndL_MISS, 10),</a>
<a name="636"><span class="lineNum">     636 </span>            : </a>
<a name="637"><span class="lineNum">     637 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, DEFAULT, 0),</a>
<a name="638"><span class="lineNum">     638 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, ALL_READ, 5),</a>
<a name="639"><span class="lineNum">     639 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, ALL_WRITE, 6),</a>
<a name="640"><span class="lineNum">     640 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_UC, 7),</a>
<a name="641"><span class="lineNum">     641 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WC, 8),</a>
<a name="642"><span class="lineNum">     642 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WT, 9),</a>
<a name="643"><span class="lineNum">     643 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WP, 10),</a>
<a name="644"><span class="lineNum">     644 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WB, 11),</a>
<a name="645"><span class="lineNum">     645 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, OWN, 13),</a>
<a name="646"><span class="lineNum">     646 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, OTHER, 14),</a>
<a name="647"><span class="lineNum">     647 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, PREFETCH, 15),</a>
<a name="648"><span class="lineNum">     648 </span>            : </a>
<a name="649"><span class="lineNum">     649 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, DEFAULT, 0),</a>
<a name="650"><span class="lineNum">     650 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, ALL_READ, 5),</a>
<a name="651"><span class="lineNum">     651 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, ALL_WRITE, 6),</a>
<a name="652"><span class="lineNum">     652 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_UC, 7),</a>
<a name="653"><span class="lineNum">     653 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WC, 8),</a>
<a name="654"><span class="lineNum">     654 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WT, 9),</a>
<a name="655"><span class="lineNum">     655 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WP, 10),</a>
<a name="656"><span class="lineNum">     656 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WB, 11),</a>
<a name="657"><span class="lineNum">     657 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, OWN, 13),</a>
<a name="658"><span class="lineNum">     658 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, OTHER, 14),</a>
<a name="659"><span class="lineNum">     659 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, PREFETCH, 15),</a>
<a name="660"><span class="lineNum">     660 </span>            : </a>
<a name="661"><span class="lineNum">     661 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_DRV, 0),</a>
<a name="662"><span class="lineNum">     662 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_OWN, 1),</a>
<a name="663"><span class="lineNum">     663 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_OTHER, 2),</a>
<a name="664"><span class="lineNum">     664 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_DRV, 3),</a>
<a name="665"><span class="lineNum">     665 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_OWN, 4),</a>
<a name="666"><span class="lineNum">     666 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_OTHER, 5),</a>
<a name="667"><span class="lineNum">     667 </span>            : </a>
<a name="668"><span class="lineNum">     668 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_TYPE0, 0),</a>
<a name="669"><span class="lineNum">     669 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_TYPE1, 1),</a>
<a name="670"><span class="lineNum">     670 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_LEN0, 2),</a>
<a name="671"><span class="lineNum">     671 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_LEN1, 3),</a>
<a name="672"><span class="lineNum">     672 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_IO_TYPE, 5),</a>
<a name="673"><span class="lineNum">     673 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_LOCK_TYPE, 6),</a>
<a name="674"><span class="lineNum">     674 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_CACHE_TYPE, 7),</a>
<a name="675"><span class="lineNum">     675 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_SPLIT_TYPE, 8),</a>
<a name="676"><span class="lineNum">     676 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_DEM_TYPE, 9),</a>
<a name="677"><span class="lineNum">     677 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_ORD_TYPE, 10),</a>
<a name="678"><span class="lineNum">     678 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE0, 11),</a>
<a name="679"><span class="lineNum">     679 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE1, 12),</a>
<a name="680"><span class="lineNum">     680 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE2, 13),</a>
<a name="681"><span class="lineNum">     681 </span>            : </a>
<a name="682"><span class="lineNum">     682 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_TYPE0, 0),</a>
<a name="683"><span class="lineNum">     683 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_TYPE1, 1),</a>
<a name="684"><span class="lineNum">     684 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LEN0, 2),</a>
<a name="685"><span class="lineNum">     685 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LEN1, 3),</a>
<a name="686"><span class="lineNum">     686 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_IO_TYPE, 5),</a>
<a name="687"><span class="lineNum">     687 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LOCK_TYPE, 6),</a>
<a name="688"><span class="lineNum">     688 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_CACHE_TYPE, 7),</a>
<a name="689"><span class="lineNum">     689 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_SPLIT_TYPE, 8),</a>
<a name="690"><span class="lineNum">     690 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_DEM_TYPE, 9),</a>
<a name="691"><span class="lineNum">     691 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_ORD_TYPE, 10),</a>
<a name="692"><span class="lineNum">     692 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE0, 11),</a>
<a name="693"><span class="lineNum">     693 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE1, 12),</a>
<a name="694"><span class="lineNum">     694 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE2, 13),</a>
<a name="695"><span class="lineNum">     695 </span>            : </a>
<a name="696"><span class="lineNum">     696 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_SSE_INPUT_ASSIST, ALL, 15),</a>
<a name="697"><span class="lineNum">     697 </span>            : </a>
<a name="698"><span class="lineNum">     698 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_PACKED_SP_UOP, ALL, 15),</a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_PACKED_DP_UOP, ALL, 15),</a>
<a name="701"><span class="lineNum">     701 </span>            : </a>
<a name="702"><span class="lineNum">     702 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_SCALAR_SP_UOP, ALL, 15),</a>
<a name="703"><span class="lineNum">     703 </span>            : </a>
<a name="704"><span class="lineNum">     704 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_SCALAR_DP_UOP, ALL, 15),</a>
<a name="705"><span class="lineNum">     705 </span>            : </a>
<a name="706"><span class="lineNum">     706 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_64BIT_MMX_UOP, ALL, 15),</a>
<a name="707"><span class="lineNum">     707 </span>            : </a>
<a name="708"><span class="lineNum">     708 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_128BIT_MMX_UOP, ALL, 15),</a>
<a name="709"><span class="lineNum">     709 </span>            : </a>
<a name="710"><span class="lineNum">     710 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_X87_FP_UOP, ALL, 15),</a>
<a name="711"><span class="lineNum">     711 </span>            : </a>
<a name="712"><span class="lineNum">     712 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_TC_MISC, FLUSH, 4),</a>
<a name="713"><span class="lineNum">     713 </span>            : </a>
<a name="714"><span class="lineNum">     714 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_GLOBAL_POWER_EVENTS, RUNNING, 0),</a>
<a name="715"><span class="lineNum">     715 </span>            : </a>
<a name="716"><span class="lineNum">     716 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_TC_MS_XFER, CISC, 0),</a>
<a name="717"><span class="lineNum">     717 </span>            : </a>
<a name="718"><span class="lineNum">     718 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_UOP_QUEUE_WRITES, FROM_TC_BUILD, 0),</a>
<a name="719"><span class="lineNum">     719 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_UOP_QUEUE_WRITES, FROM_TC_DELIVER, 1),</a>
<a name="720"><span class="lineNum">     720 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_UOP_QUEUE_WRITES, FROM_ROM, 2),</a>
<a name="721"><span class="lineNum">     721 </span>            : </a>
<a name="722"><span class="lineNum">     722 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, CONDITIONAL, 1),</a>
<a name="723"><span class="lineNum">     723 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, CALL, 2),</a>
<a name="724"><span class="lineNum">     724 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, RETURN, 3),</a>
<a name="725"><span class="lineNum">     725 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, INDIRECT, 4),</a>
<a name="726"><span class="lineNum">     726 </span>            : </a>
<a name="727"><span class="lineNum">     727 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, CONDITIONAL, 1),</a>
<a name="728"><span class="lineNum">     728 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, CALL, 2),</a>
<a name="729"><span class="lineNum">     729 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, RETURN, 3),</a>
<a name="730"><span class="lineNum">     730 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, INDIRECT, 4),</a>
<a name="731"><span class="lineNum">     731 </span>            : </a>
<a name="732"><span class="lineNum">     732 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_RESOURCE_STALL, SBFULL, 5),</a>
<a name="733"><span class="lineNum">     733 </span>            : </a>
<a name="734"><span class="lineNum">     734 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_WC_BUFFER, WCB_EVICTS, 0),</a>
<a name="735"><span class="lineNum">     735 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_WC_BUFFER, WCB_FULL_EVICTS, 1),</a>
<a name="736"><span class="lineNum">     736 </span>            : </a>
<a name="737"><span class="lineNum">     737 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_FRONT_END_EVENT, NBOGUS, 0),</a>
<a name="738"><span class="lineNum">     738 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_FRONT_END_EVENT, BOGUS, 1),</a>
<a name="739"><span class="lineNum">     739 </span>            : </a>
<a name="740"><span class="lineNum">     740 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS0, 0),</a>
<a name="741"><span class="lineNum">     741 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS1, 1),</a>
<a name="742"><span class="lineNum">     742 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS2, 2),</a>
<a name="743"><span class="lineNum">     743 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS3, 3),</a>
<a name="744"><span class="lineNum">     744 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS0, 4),</a>
<a name="745"><span class="lineNum">     745 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS1, 5),</a>
<a name="746"><span class="lineNum">     746 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS2, 6),</a>
<a name="747"><span class="lineNum">     747 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS3, 7),</a>
<a name="748"><span class="lineNum">     748 </span>            : </a>
<a name="749"><span class="lineNum">     749 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_REPLAY_EVENT, NBOGUS, 0),</a>
<a name="750"><span class="lineNum">     750 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_REPLAY_EVENT, BOGUS, 1),</a>
<a name="751"><span class="lineNum">     751 </span>            : </a>
<a name="752"><span class="lineNum">     752 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, NBOGUSNTAG, 0),</a>
<a name="753"><span class="lineNum">     753 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, NBOGUSTAG, 1),</a>
<a name="754"><span class="lineNum">     754 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, BOGUSNTAG, 2),</a>
<a name="755"><span class="lineNum">     755 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, BOGUSTAG, 3),</a>
<a name="756"><span class="lineNum">     756 </span>            : </a>
<a name="757"><span class="lineNum">     757 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_UOPS_RETIRED, NBOGUS, 0),</a>
<a name="758"><span class="lineNum">     758 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_UOPS_RETIRED, BOGUS, 1),</a>
<a name="759"><span class="lineNum">     759 </span>            : </a>
<a name="760"><span class="lineNum">     760 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_UOP_TYPE, TAGLOADS, 1),</a>
<a name="761"><span class="lineNum">     761 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_UOP_TYPE, TAGSTORES, 2),</a>
<a name="762"><span class="lineNum">     762 </span>            : </a>
<a name="763"><span class="lineNum">     763 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMNP, 0),</a>
<a name="764"><span class="lineNum">     764 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMNM, 1),</a>
<a name="765"><span class="lineNum">     765 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMTP, 2),</a>
<a name="766"><span class="lineNum">     766 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMTM, 3),</a>
<a name="767"><span class="lineNum">     767 </span>            : </a>
<a name="768"><span class="lineNum">     768 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_MISPRED_BRANCH_RETIRED, NBOGUS, 0),</a>
<a name="769"><span class="lineNum">     769 </span>            : </a>
<a name="770"><span class="lineNum">     770 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, FPSU, 0),</a>
<a name="771"><span class="lineNum">     771 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, FPSO, 1),</a>
<a name="772"><span class="lineNum">     772 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, POAO, 2),</a>
<a name="773"><span class="lineNum">     773 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, POAU, 3),</a>
<a name="774"><span class="lineNum">     774 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, PREA, 4),</a>
<a name="775"><span class="lineNum">     775 </span>            : </a>
<a name="776"><span class="lineNum">     776 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_MACHINE_CLEAR, CLEAR, 0),</a>
<a name="777"><span class="lineNum">     777 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_MACHINE_CLEAR, MOCLEAR, 1),</a>
<a name="778"><span class="lineNum">     778 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_MACHINE_CLEAR, SMCLEAR, 2),</a>
<a name="779"><span class="lineNum">     779 </span>            : </a>
<a name="780"><span class="lineNum">     780 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_COMPLETED, NBOGUS, 0),</a>
<a name="781"><span class="lineNum">     781 </span>            :         P4_GEN_ESCR_EMASK(P4_EVENT_INSTR_COMPLETED, BOGUS, 1),</a>
<a name="782"><span class="lineNum">     782 </span>            : };</a>
<a name="783"><span class="lineNum">     783 </span>            : </a>
<a name="784"><span class="lineNum">     784 </span>            : /*</a>
<a name="785"><span class="lineNum">     785 </span>            :  * Note we have UOP and PEBS bits reserved for now</a>
<a name="786"><span class="lineNum">     786 </span>            :  * just in case if we will need them once</a>
<a name="787"><span class="lineNum">     787 </span>            :  */</a>
<a name="788"><span class="lineNum">     788 </span>            : #define P4_PEBS_CONFIG_ENABLE           (1ULL &lt;&lt; 7)</a>
<a name="789"><span class="lineNum">     789 </span>            : #define P4_PEBS_CONFIG_UOP_TAG          (1ULL &lt;&lt; 8)</a>
<a name="790"><span class="lineNum">     790 </span>            : #define P4_PEBS_CONFIG_METRIC_MASK      0x3FLL</a>
<a name="791"><span class="lineNum">     791 </span>            : #define P4_PEBS_CONFIG_MASK             0xFFLL</a>
<a name="792"><span class="lineNum">     792 </span>            : </a>
<a name="793"><span class="lineNum">     793 </span>            : /*</a>
<a name="794"><span class="lineNum">     794 </span>            :  * mem: Only counters MSR_IQ_COUNTER4 (16) and</a>
<a name="795"><span class="lineNum">     795 </span>            :  * MSR_IQ_COUNTER5 (17) are allowed for PEBS sampling</a>
<a name="796"><span class="lineNum">     796 </span>            :  */</a>
<a name="797"><span class="lineNum">     797 </span>            : #define P4_PEBS_ENABLE                  0x02000000ULL</a>
<a name="798"><span class="lineNum">     798 </span>            : #define P4_PEBS_ENABLE_UOP_TAG          0x01000000ULL</a>
<a name="799"><span class="lineNum">     799 </span>            : </a>
<a name="800"><span class="lineNum">     800 </span>            : #define p4_config_unpack_metric(v)      (((u64)(v)) &amp; P4_PEBS_CONFIG_METRIC_MASK)</a>
<a name="801"><span class="lineNum">     801 </span>            : #define p4_config_unpack_pebs(v)        (((u64)(v)) &amp; P4_PEBS_CONFIG_MASK)</a>
<a name="802"><span class="lineNum">     802 </span>            : </a>
<a name="803"><span class="lineNum">     803 </span>            : #define p4_config_pebs_has(v, mask)     (p4_config_unpack_pebs(v) &amp; (mask))</a>
<a name="804"><span class="lineNum">     804 </span>            : </a>
<a name="805"><span class="lineNum">     805 </span>            : enum P4_PEBS_METRIC {</a>
<a name="806"><span class="lineNum">     806 </span>            :         P4_PEBS_METRIC__none,</a>
<a name="807"><span class="lineNum">     807 </span>            : </a>
<a name="808"><span class="lineNum">     808 </span>            :         P4_PEBS_METRIC__1stl_cache_load_miss_retired,</a>
<a name="809"><span class="lineNum">     809 </span>            :         P4_PEBS_METRIC__2ndl_cache_load_miss_retired,</a>
<a name="810"><span class="lineNum">     810 </span>            :         P4_PEBS_METRIC__dtlb_load_miss_retired,</a>
<a name="811"><span class="lineNum">     811 </span>            :         P4_PEBS_METRIC__dtlb_store_miss_retired,</a>
<a name="812"><span class="lineNum">     812 </span>            :         P4_PEBS_METRIC__dtlb_all_miss_retired,</a>
<a name="813"><span class="lineNum">     813 </span>            :         P4_PEBS_METRIC__tagged_mispred_branch,</a>
<a name="814"><span class="lineNum">     814 </span>            :         P4_PEBS_METRIC__mob_load_replay_retired,</a>
<a name="815"><span class="lineNum">     815 </span>            :         P4_PEBS_METRIC__split_load_retired,</a>
<a name="816"><span class="lineNum">     816 </span>            :         P4_PEBS_METRIC__split_store_retired,</a>
<a name="817"><span class="lineNum">     817 </span>            : </a>
<a name="818"><span class="lineNum">     818 </span>            :         P4_PEBS_METRIC__max</a>
<a name="819"><span class="lineNum">     819 </span>            : };</a>
<a name="820"><span class="lineNum">     820 </span>            : </a>
<a name="821"><span class="lineNum">     821 </span>            : /*</a>
<a name="822"><span class="lineNum">     822 </span>            :  * Notes on internal configuration of ESCR+CCCR tuples</a>
<a name="823"><span class="lineNum">     823 </span>            :  *</a>
<a name="824"><span class="lineNum">     824 </span>            :  * Since P4 has quite the different architecture of</a>
<a name="825"><span class="lineNum">     825 </span>            :  * performance registers in compare with &quot;architectural&quot;</a>
<a name="826"><span class="lineNum">     826 </span>            :  * once and we have on 64 bits to keep configuration</a>
<a name="827"><span class="lineNum">     827 </span>            :  * of performance event, the following trick is used.</a>
<a name="828"><span class="lineNum">     828 </span>            :  *</a>
<a name="829"><span class="lineNum">     829 </span>            :  * 1) Since both ESCR and CCCR registers have only low</a>
<a name="830"><span class="lineNum">     830 </span>            :  *    32 bits valuable, we pack them into a single 64 bit</a>
<a name="831"><span class="lineNum">     831 </span>            :  *    configuration. Low 32 bits of such config correspond</a>
<a name="832"><span class="lineNum">     832 </span>            :  *    to low 32 bits of CCCR register and high 32 bits</a>
<a name="833"><span class="lineNum">     833 </span>            :  *    correspond to low 32 bits of ESCR register.</a>
<a name="834"><span class="lineNum">     834 </span>            :  *</a>
<a name="835"><span class="lineNum">     835 </span>            :  * 2) The meaning of every bit of such config field can</a>
<a name="836"><span class="lineNum">     836 </span>            :  *    be found in Intel SDM but it should be noted that</a>
<a name="837"><span class="lineNum">     837 </span>            :  *    we &quot;borrow&quot; some reserved bits for own usage and</a>
<a name="838"><span class="lineNum">     838 </span>            :  *    clean them or set to a proper value when we do</a>
<a name="839"><span class="lineNum">     839 </span>            :  *    a real write to hardware registers.</a>
<a name="840"><span class="lineNum">     840 </span>            :  *</a>
<a name="841"><span class="lineNum">     841 </span>            :  * 3) The format of bits of config is the following</a>
<a name="842"><span class="lineNum">     842 </span>            :  *    and should be either 0 or set to some predefined</a>
<a name="843"><span class="lineNum">     843 </span>            :  *    values:</a>
<a name="844"><span class="lineNum">     844 </span>            :  *</a>
<a name="845"><span class="lineNum">     845 </span>            :  *    Low 32 bits</a>
<a name="846"><span class="lineNum">     846 </span>            :  *    -----------</a>
<a name="847"><span class="lineNum">     847 </span>            :  *      0-6: P4_PEBS_METRIC enum</a>
<a name="848"><span class="lineNum">     848 </span>            :  *     7-11:                    reserved</a>
<a name="849"><span class="lineNum">     849 </span>            :  *       12:                    reserved (Enable)</a>
<a name="850"><span class="lineNum">     850 </span>            :  *    13-15:                    reserved (ESCR select)</a>
<a name="851"><span class="lineNum">     851 </span>            :  *    16-17: Active Thread</a>
<a name="852"><span class="lineNum">     852 </span>            :  *       18: Compare</a>
<a name="853"><span class="lineNum">     853 </span>            :  *       19: Complement</a>
<a name="854"><span class="lineNum">     854 </span>            :  *    20-23: Threshold</a>
<a name="855"><span class="lineNum">     855 </span>            :  *       24: Edge</a>
<a name="856"><span class="lineNum">     856 </span>            :  *       25:                    reserved (FORCE_OVF)</a>
<a name="857"><span class="lineNum">     857 </span>            :  *       26:                    reserved (OVF_PMI_T0)</a>
<a name="858"><span class="lineNum">     858 </span>            :  *       27:                    reserved (OVF_PMI_T1)</a>
<a name="859"><span class="lineNum">     859 </span>            :  *    28-29:                    reserved</a>
<a name="860"><span class="lineNum">     860 </span>            :  *       30:                    reserved (Cascade)</a>
<a name="861"><span class="lineNum">     861 </span>            :  *       31:                    reserved (OVF)</a>
<a name="862"><span class="lineNum">     862 </span>            :  *</a>
<a name="863"><span class="lineNum">     863 </span>            :  *    High 32 bits</a>
<a name="864"><span class="lineNum">     864 </span>            :  *    ------------</a>
<a name="865"><span class="lineNum">     865 </span>            :  *        0:                    reserved (T1_USR)</a>
<a name="866"><span class="lineNum">     866 </span>            :  *        1:                    reserved (T1_OS)</a>
<a name="867"><span class="lineNum">     867 </span>            :  *        2:                    reserved (T0_USR)</a>
<a name="868"><span class="lineNum">     868 </span>            :  *        3:                    reserved (T0_OS)</a>
<a name="869"><span class="lineNum">     869 </span>            :  *        4: Tag Enable</a>
<a name="870"><span class="lineNum">     870 </span>            :  *      5-8: Tag Value</a>
<a name="871"><span class="lineNum">     871 </span>            :  *     9-24: Event Mask (may use P4_ESCR_EMASK_BIT helper)</a>
<a name="872"><span class="lineNum">     872 </span>            :  *    25-30: enum P4_EVENTS</a>
<a name="873"><span class="lineNum">     873 </span>            :  *       31:                    reserved (HT thread)</a>
<a name="874"><span class="lineNum">     874 </span>            :  */</a>
<a name="875"><span class="lineNum">     875 </span>            : </a>
<a name="876"><span class="lineNum">     876 </span>            : #endif /* PERF_EVENT_P4_H */</a>
<a name="877"><span class="lineNum">     877 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
