// Seed: 1975351387
module module_0 (
    output tri0 id_0,
    output tri id_1,
    input wand id_2,
    input uwire id_3,
    input wand id_4,
    output supply0 id_5,
    output tri1 id_6,
    input tri id_7,
    output supply0 id_8,
    input tri0 id_9,
    output uwire id_10,
    output tri0 id_11,
    output wor id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri1 id_15,
    output supply0 id_16,
    input wire id_17,
    input wire id_18
);
  wire id_20;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output wor id_2,
    output wand id_3,
    output tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    output wor id_8,
    input tri0 id_9,
    output supply0 id_10,
    input tri id_11
);
  assign id_3 = id_11;
  module_0(
      id_10,
      id_4,
      id_9,
      id_1,
      id_6,
      id_5,
      id_5,
      id_7,
      id_5,
      id_7,
      id_0,
      id_10,
      id_5,
      id_7,
      id_11,
      id_7,
      id_5,
      id_6,
      id_1
  );
endmodule
