// Seed: 1476722717
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_3 = 0;
  input wire id_1;
  wire id_11;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    output uwire id_2,
    output tri0  id_3,
    input  wor   id_4
);
  wire id_6 = id_0;
  xor primCall (id_3, id_0, id_6, id_7, id_1, id_8, id_4);
  localparam id_7 = -1;
  assign id_2 = 1;
  tri id_8 = 1;
  always assign id_3 = id_0;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_7,
      id_6
  );
endmodule
