
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001028                       # Number of seconds simulated
sim_ticks                                  1027872474                       # Number of ticks simulated
final_tick                               398756223729                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203178                       # Simulator instruction rate (inst/s)
host_op_rate                                   262604                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  35332                       # Simulator tick rate (ticks/s)
host_mem_usage                               67343392                       # Number of bytes of host memory used
host_seconds                                 29091.45                       # Real time elapsed on the host
sim_insts                                  5910751163                       # Number of instructions simulated
sim_ops                                    7639538632                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         9600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        15232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        12800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         9728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        37120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        60800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        21120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        59904                       # Number of bytes read from this memory
system.physmem.bytes_read::total               245120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           18816                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       120704                       # Number of bytes written to this memory
system.physmem.bytes_written::total            120704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           75                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          119                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          100                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           76                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          290                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          475                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          165                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          468                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1915                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             943                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  943                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3237756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9339680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1867936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14818959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3362285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12452907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3237756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9464209                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1743407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     36113429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1618878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     59151307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1618878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     20547296                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1618878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     58279603                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               238473163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3237756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1867936                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3362285                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3237756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1743407                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1618878                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1618878                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1618878                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18305773                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         117430910                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              117430910                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         117430910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3237756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9339680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1867936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14818959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3362285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12452907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3237756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9464209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1743407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     36113429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1618878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     59151307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1618878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     20547296                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1618878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     58279603                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              355904073                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2464923                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224753                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       186997                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21824                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84649                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79948                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23732                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          989                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1943585                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1232746                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224753                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103680                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               256228                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61615                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         55778                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           122064                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2295177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.660764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.041012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2038949     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15536      0.68%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19695      0.86%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31401      1.37%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12663      0.55%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16854      0.73%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19460      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9192      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131427      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2295177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091181                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.500115                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1932216                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        68556                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254920                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          110                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39369                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34169                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1505823                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39369                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1934647                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5333                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        57436                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252577                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5810                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1495511                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           691                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4114                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2089273                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6950226                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6950226                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          370421                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            21167                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72450                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          771                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        16066                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1458259                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1388455                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1771                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       194794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       413684                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2295177                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.604945                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.326984                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1708127     74.42%     74.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266366     11.61%     86.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110418      4.81%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61402      2.68%     93.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82898      3.61%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        25953      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25505      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13404      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1104      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2295177                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9724     79.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1333     10.83%     89.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1252     10.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1169680     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18839      1.36%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127704      9.20%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72062      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1388455                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.563285                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12309                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008865                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5086167                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1653430                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1350650                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1400764                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          953                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        29732                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1543                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39369                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4048                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          484                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1458618                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1164                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141440                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72450                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           398                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12058                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12725                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24783                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1363286                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125212                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25169                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197234                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192458                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             72022                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.553074                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1350682                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1350650                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809020                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2173094                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547948                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372289                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       226505                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21798                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2255808                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.546192                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.365488                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1733734     76.86%     76.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       265034     11.75%     88.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95839      4.25%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47746      2.12%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43740      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18476      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18183      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8731      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24325      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2255808                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24325                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3690080                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2956606                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 169746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.464911                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.464911                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.405694                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.405694                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6131097                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1889075                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1391232                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2464917                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          200842                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       164524                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21483                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        82767                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           76772                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20415                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1926875                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1148635                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             200842                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        97187                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               251225                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          61519                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         53122                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           120300                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21277                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2270914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.619271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.974709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2019689     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           26465      1.17%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           30966      1.36%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           17171      0.76%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           19547      0.86%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           11084      0.49%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7595      0.33%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           19953      0.88%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          118444      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2270914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081480                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.465993                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1911246                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        69303                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           249159                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1856                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         39346                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        32599                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          346                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1401957                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1877                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         39346                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1914497                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          13840                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46868                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           247800                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8559                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1400401                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1942                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4162                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1948604                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6519666                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6519666                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1634394                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          314210                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          360                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            24842                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       134107                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        71967                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1672                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        15825                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1397123                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1312459                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1846                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       191881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       444415                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2270914                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.577943                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270198                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1719425     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       221311      9.75%     85.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       118925      5.24%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        82240      3.62%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        72523      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        37209      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         8892      0.39%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6023      0.27%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4366      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2270914                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            343     11.33%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1365     45.08%     56.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1320     43.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1099313     83.76%     83.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20492      1.56%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          159      0.01%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       121058      9.22%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        71437      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1312459                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532456                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3028                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002307                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4900706                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1589399                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1288860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1315487                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3345                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        25946                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2000                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         39346                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           9801                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1015                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1397485                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       134107                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        71967                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11782                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12498                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24280                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1291657                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       113328                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20802                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              184743                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          179665                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             71415                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.524016                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1288934                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1288860                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           767454                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2012077                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.522882                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381424                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       959440                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1177128                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       220360                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21459                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2231568                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.527489                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.346601                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1750908     78.46%     78.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       222992      9.99%     88.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        93452      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        55753      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        38802      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        25163      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        13328      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10378      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        20792      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2231568                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       959440                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1177128                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                178128                       # Number of memory references committed
system.switch_cpus1.commit.loads               108161                       # Number of loads committed
system.switch_cpus1.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            168392                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1061310                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        23955                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        20792                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3608264                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2834326                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 194003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             959440                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1177128                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       959440                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.569121                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.569121                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.389238                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.389238                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5825358                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1791978                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1306361                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2464923                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          203607                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       166695                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21786                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        81483                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           77540                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20502                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          971                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1955092                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1138509                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             203607                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        98042                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               236071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          60187                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         42830                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           121263                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21667                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2272150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.962860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2036079     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10877      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           17006      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           22892      1.01%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           24273      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           20582      0.91%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           10755      0.47%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           17354      0.76%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          112332      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2272150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082602                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.461884                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1935324                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        63026                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           235488                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          383                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37925                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        33232                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1395128                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37925                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1941002                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          14166                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        36306                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           230186                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12561                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1394027                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1654                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5511                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1947062                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6479396                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6479396                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1657609                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          289453                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            39425                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       131302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        69676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          824                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        32235                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1391468                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1311757                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          261                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       170368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       415359                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2272150                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.577320                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.261001                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1704659     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       243282     10.71%     85.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       120969      5.32%     91.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        82001      3.61%     94.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        65439      2.88%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27567      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17919      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9083      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1231      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2272150                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            313     13.12%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           873     36.59%     49.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1200     50.29%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1104102     84.17%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        19427      1.48%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       118678      9.05%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        69387      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1311757                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532170                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2386                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001819                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4898311                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1562187                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1289901                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1314143                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2571                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        23580                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1157                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37925                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          11412                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1139                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1391811                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       131302                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        69676                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           954                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11835                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12904                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24739                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1291991                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       111601                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19766                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              180976                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          183215                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             69375                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.524151                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1289979                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1289901                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           741735                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1997624                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.523303                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371309                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       966119                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1188815                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       203003                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21834                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2234225                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.532093                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.359783                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1735508     77.68%     77.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       252651     11.31%     88.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        90154      4.04%     93.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        43216      1.93%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        43438      1.94%     96.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21593      0.97%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        14247      0.64%     98.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8335      0.37%     98.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        25083      1.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2234225                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       966119                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1188815                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                176241                       # Number of memory references committed
system.switch_cpus2.commit.loads               107722                       # Number of loads committed
system.switch_cpus2.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            171410                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1071123                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        24480                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        25083                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3600947                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2821566                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 192773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             966119                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1188815                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       966119                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.551366                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.551366                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.391947                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.391947                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5811785                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1799618                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1292579                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2464923                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          224717                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       187064                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21884                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        84542                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           79884                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           23700                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          992                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1943648                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1232541                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             224717                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       103584                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               256065                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          61841                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         55515                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           122097                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        20812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2294980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.660673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.041088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2038915     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           15529      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           19615      0.85%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           31315      1.36%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           12655      0.55%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           16839      0.73%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           19511      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            9162      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          131439      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2294980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.091166                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.500032                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1932354                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        68183                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           254778                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          124                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39535                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        34066                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1505696                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39535                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1934763                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           5376                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        57044                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           252465                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         5792                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1495666                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           707                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4058                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2089238                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6951041                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6951041                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1717837                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          371359                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            21155                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       141545                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        72328                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          807                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        15986                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1458189                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1388286                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1848                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       195498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       414609                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2294980                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.604923                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.327336                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1708260     74.43%     74.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       266219     11.60%     86.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       110070      4.80%     90.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        61513      2.68%     93.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        82910      3.61%     97.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        25937      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        25538      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        13429      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1104      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2294980                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           9753     78.92%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1352     10.94%     89.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1253     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1169580     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        18814      1.36%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       127758      9.20%     94.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        71964      5.18%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1388286                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.563217                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              12358                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008902                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5085757                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1654064                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1350250                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1400644                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1014                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        29913                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1470                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39535                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           4069                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          491                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1458548                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1046                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       141545                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        72328                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           414                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12103                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12751                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24854                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1362949                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       125206                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        25336                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              197128                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          192265                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             71922                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.552938                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1350285                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1350250                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           808767                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2173527                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.547786                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372099                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       999430                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1231375                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       227150                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21858                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2255445                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.545957                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.365392                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1733779     76.87%     76.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       264711     11.74%     88.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        95915      4.25%     92.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        47627      2.11%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        43739      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        18452      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        18164      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8711      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24347      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2255445                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       999430                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1231375                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                182487                       # Number of memory references committed
system.switch_cpus3.commit.loads               111629                       # Number of loads committed
system.switch_cpus3.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            178544                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1108540                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        25405                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24347                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3689610                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2956619                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30928                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 169943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             999430                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1231375                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       999430                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.466329                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.466329                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.405461                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.405461                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6129933                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1888503                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1390880                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2464923                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          193059                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       173869                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        12025                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        73603                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           66740                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           10513                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          558                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2023164                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1211988                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             193059                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        77253                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               238820                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          38287                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         46620                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           118023                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        11881                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2334595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.610017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.944520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2095775     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            8503      0.36%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           17376      0.74%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            7023      0.30%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           38874      1.67%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           34952      1.50%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            6471      0.28%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           14232      0.61%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          111389      4.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2334595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078323                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491694                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2011778                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        58463                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           237772                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          791                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         25785                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        17028                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1420751                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1266                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         25785                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2014500                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          39386                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        11965                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           235916                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         7037                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1418588                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          2580                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         2778                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           36                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1675102                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6675669                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6675669                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1444078                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          231018                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          171                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            20032                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       330875                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       165953                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1548                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8110                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1413192                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          171                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1345518                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          982                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       133406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       327122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2334595                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.576339                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.374035                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1856849     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       142781      6.12%     85.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       117345      5.03%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        50900      2.18%     92.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        64631      2.77%     95.63% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        62174      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        35179      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3009      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1727      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2334595                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3396     11.15%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         26253     86.20%     97.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          806      2.65%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       848337     63.05%     63.05% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        11741      0.87%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           80      0.01%     63.93% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.93% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.93% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.93% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       320058     23.79%     87.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       165302     12.29%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1345518                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.545866                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              30455                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022634                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5057068                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1546820                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1331724                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1375973                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2329                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        16784                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1631                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         25785                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          35872                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1828                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1413363                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       330875                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       165953                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           91                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1285                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         6138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         7606                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        13744                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1334513                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       318800                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        11005                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              484071                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          174281                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            165271                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.541401                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1331867                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1331724                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           721043                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1426456                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.540270                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.505479                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1071511                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1259365                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       154180                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        12050                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2308810                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.545461                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.367771                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1851663     80.20%     80.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       167116      7.24%     87.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        78221      3.39%     90.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        77400      3.35%     94.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        20770      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        89875      3.89%     98.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7008      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         4952      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        11805      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2308810                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1071511                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1259365                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                478405                       # Number of memory references committed
system.switch_cpus4.commit.loads               314088                       # Number of loads committed
system.switch_cpus4.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            166255                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1120020                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        12244                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        11805                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3710550                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2852893                       # The number of ROB writes
system.switch_cpus4.timesIdled                  45890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 130328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1071511                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1259365                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1071511                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.300418                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.300418                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.434704                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.434704                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6588547                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1552494                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1681241                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           160                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2464923                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          193288                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       157791                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        20538                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        79186                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           73565                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           19263                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          893                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1875560                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1143197                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             193288                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        92828                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               234602                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          63987                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         59799                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           117202                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        20586                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2212683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.628254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.995106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1978081     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           12355      0.56%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19638      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           29671      1.34%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12299      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           14488      0.65%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           15319      0.69%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           10723      0.48%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          120109      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2212683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078415                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463786                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1852500                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        83513                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           232949                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1315                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         42405                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        31239                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1386321                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1097                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         42405                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1857113                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          38681                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        31098                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           229794                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        13589                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1383291                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          703                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2398                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         6962                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          906                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1893644                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6447983                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6447983                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1562191                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          331453                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          303                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          161                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            40624                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       139778                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        77263                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3800                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        14892                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1378508                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          303                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1286343                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1885                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       211569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       489592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2212683                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581350                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.267002                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1665253     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       221932     10.03%     85.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       122384      5.53%     90.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        80700      3.65%     94.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        73707      3.33%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        22822      1.03%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        16337      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5801      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3747      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2212683                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            380     11.93%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1311     41.15%     53.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1495     46.92%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1059536     82.37%     82.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        23669      1.84%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          142      0.01%     84.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       127252      9.89%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        75744      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1286343                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.521859                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3186                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002477                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4790440                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1590443                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1262682                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1289529                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         5948                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        29250                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         4899                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1021                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         42405                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          29135                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1593                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1378811                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           26                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       139778                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        77263                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          161                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           916                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11163                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12646                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        23809                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1267400                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       120309                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        18943                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              195933                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          171792                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             75624                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.514174                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1262788                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1262682                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           747157                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1897477                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.512260                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.393763                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       935829                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1141213                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       238790                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        20899                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2170278                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.525837                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.376693                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1708102     78.70%     78.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       219975     10.14%     88.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        91319      4.21%     93.05% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        46705      2.15%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        34967      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        20009      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        12382      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10272      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        26547      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2170278                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       935829                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1141213                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                182892                       # Number of memory references committed
system.switch_cpus5.commit.loads               110528                       # Number of loads committed
system.switch_cpus5.commit.membars                142                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            158465                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1031762                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        22253                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        26547                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3523734                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2802419                       # The number of ROB writes
system.switch_cpus5.timesIdled                  33370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 252240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             935829                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1141213                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       935829                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.633946                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.633946                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.379659                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.379659                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5751665                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1726432                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1312765                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           284                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2464923                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          192460                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       169101                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        17610                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       117526                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          114484                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           12654                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          591                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1968957                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1090751                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             192460                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       127138                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               240495                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          57183                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         27173                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           121220                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        17124                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2276106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.544731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.813198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2035611     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           33874      1.49%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20112      0.88%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           33117      1.45%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12287      0.54%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           30281      1.33%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            5360      0.24%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           10009      0.44%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8           95455      4.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2276106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078080                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.442509                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1953931                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        42901                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           239847                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          302                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39121                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        20492                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1235664                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1409                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39121                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1955967                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          22146                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        14917                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           237944                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6007                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1233270                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1046                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4243                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1635680                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      5614068                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      5614068                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1289289                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          346375                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            16185                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       207288                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        39150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          373                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8853                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1224616                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1134244                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1179                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       244486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       516957                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.issued_per_cycle::samples      2276106                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.498327                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.124256                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1783354     78.35%     78.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       161534      7.10%     85.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       154477      6.79%     92.23% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        92392      4.06%     96.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        53199      2.34%     98.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        14199      0.62%     99.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        16201      0.71%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7          417      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8          333      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2276106                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2280     59.70%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           840     22.00%     81.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          699     18.30%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       899434     79.30%     79.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult         9713      0.86%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           88      0.01%     80.16% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     80.16% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.16% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.16% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       186376     16.43%     96.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        38633      3.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1134244                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.460154                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3819                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.003367                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4549592                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1469283                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1102019                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1138063                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1049                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        47324                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1408                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39121                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          16386                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          772                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1224788                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           47                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       207288                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        39150                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           434                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        10299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         8349                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        18648                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1116658                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       182926                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        17586                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              221551                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          167586                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             38625                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.453019                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1102474                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1102019                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           663658                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1510011                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.447080                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.439505                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       856948                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps       977602                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       247217                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        17336                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2236985                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.437018                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.296574                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1865697     83.40%     83.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       150711      6.74%     90.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        91480      4.09%     94.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        30156      1.35%     95.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        46947      2.10%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        10282      0.46%     98.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         6745      0.30%     98.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5941      0.27%     98.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        29026      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2236985                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       856948                       # Number of instructions committed
system.switch_cpus6.commit.committedOps        977602                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                197703                       # Number of memory references committed
system.switch_cpus6.commit.loads               159961                       # Number of loads committed
system.switch_cpus6.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            148690                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           858284                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        13423                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        29026                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3432778                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2488797                       # The number of ROB writes
system.switch_cpus6.timesIdled                  44763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 188817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             856948                       # Number of Instructions Simulated
system.switch_cpus6.committedOps               977602                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       856948                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.876397                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.876397                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.347657                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.347657                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5162105                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1452942                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1283217                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2464923                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          193302                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       157692                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20533                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        79307                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           73708                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19235                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          899                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1876725                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1143676                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             193302                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        92943                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               234854                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          63839                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         58260                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           117272                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        20615                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2212409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.628622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.995403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1977555     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           12436      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           19656      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           29745      1.34%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           12464      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           14441      0.65%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           15217      0.69%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           10736      0.49%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          120159      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2212409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078421                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463980                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1854018                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        81633                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           233209                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1296                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         42252                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        31335                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1386940                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1097                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         42252                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1858540                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          37878                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        30163                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           230106                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        13467                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1383880                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          520                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2410                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         7063                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          740                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1894709                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6451101                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6451101                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1564035                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          330674                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          303                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          161                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            40442                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       139798                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        77311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3801                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        14907                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1379098                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          303                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1287552                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1894                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       210535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       485976                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2212409                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581968                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.266927                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1664358     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       221900     10.03%     85.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       122862      5.55%     90.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        80877      3.66%     94.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        73728      3.33%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        22904      1.04%     98.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        16338      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5699      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3743      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2212409                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            369     11.57%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1334     41.82%     53.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1487     46.61%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1060656     82.38%     82.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        23756      1.85%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          142      0.01%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       127158      9.88%     94.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        75840      5.89%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1287552                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.522350                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3190                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002478                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4792597                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1590001                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1264161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1290742                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         5992                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        29155                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4876                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1001                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         42252                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          27975                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1611                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1379401                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           81                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       139798                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        77311                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          161                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           892                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11089                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12646                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        23735                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1268827                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       120446                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18725                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              196144                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          172067                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             75698                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.514753                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1264255                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1264161                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           748285                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1899269                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.512860                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.393986                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       936894                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1142528                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       237947                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20902                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2170157                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.526473                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.377437                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1707444     78.68%     78.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       220229     10.15%     88.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        91339      4.21%     93.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        46963      2.16%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        34994      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19887      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        12363      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10361      0.48%     98.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        26577      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2170157                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       936894                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1142528                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                183078                       # Number of memory references committed
system.switch_cpus7.commit.loads               110643                       # Number of loads committed
system.switch_cpus7.commit.membars                142                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            158642                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1032956                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        22281                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        26577                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3524055                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2803212                       # The number of ROB writes
system.switch_cpus7.timesIdled                  33403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 252514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             936894                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1142528                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       936894                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.630952                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.630952                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.380091                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.380091                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5758241                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1728660                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1313467                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           284                       # number of misc regfile writes
system.l2.replacements                           1915                       # number of replacements
system.l2.tagsinuse                      32751.738295                       # Cycle average of tags in use
system.l2.total_refs                          1001413                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34668                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.885802                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1983.724267                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     16.870732                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     37.184335                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.618536                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     61.088286                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     26.409561                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     51.615759                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     16.874186                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     36.534503                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     13.377527                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    148.110327                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     12.548421                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    203.012486                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     12.306738                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     91.266910                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     12.549081                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    201.213666                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2255.428151                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3551.645598                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2861.867618                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2271.198663                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4856.719388                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4858.108532                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4349.822791                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4807.642232                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.060538                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001135                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001864                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001575                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001115                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000408                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.004520                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.006195                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.002785                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.006141                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.068830                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.108388                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.087337                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.069311                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.148215                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.148258                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.132746                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.146718                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999504                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          264                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          367                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          301                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          263                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          493                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          565                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          323                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          562                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3143                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1696                       # number of Writeback hits
system.l2.Writeback_hits::total                  1696                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          267                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          367                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          266                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          493                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          565                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          323                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          562                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3152                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          267                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          367                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          304                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          266                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          493                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          565                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          323                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          562                       # number of overall hits
system.l2.overall_hits::total                    3152                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           75                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          119                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          100                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data           76                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          290                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          427                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          165                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          415                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1814                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 101                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           75                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          119                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          100                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           76                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          290                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          475                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          165                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          468                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1915                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           75                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          119                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          100                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           76                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          290                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          475                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          165                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          468                       # number of overall misses
system.l2.overall_misses::total                  1915                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4170393                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     11519491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2149461                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     17745232                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3913718                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     15317538                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3931814                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     11475230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2197961                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     43561607                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2021827                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     64086436                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      1939771                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     24820621                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      1909208                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     62542671                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       273302979                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data      7303479                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      7746508                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15049987                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4170393                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     11519491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2149461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     17745232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3913718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     15317538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3931814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     11475230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2197961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     43561607                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2021827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     71389915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      1939771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     24820621                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      1909208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     70289179                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        288352966                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4170393                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     11519491                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2149461                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     17745232                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3913718                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     15317538                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3931814                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     11475230                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2197961                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     43561607                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2021827                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     71389915                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      1939771                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     24820621                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      1909208                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     70289179                       # number of overall miss cycles
system.l2.overall_miss_latency::total       288352966                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          783                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          992                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          488                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          977                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4957                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1696                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1696                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               110                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          342                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          486                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          342                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          783                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         1040                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          488                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         1030                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5067                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          342                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          486                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          342                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          783                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         1040                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          488                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         1030                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5067                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.221239                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.244856                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.249377                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.224189                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.370370                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.430444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.338115                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.424770                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.365947                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918182                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.219298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.244856                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.247525                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.370370                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.456731                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.338115                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.454369                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.377936                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.219298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.244856                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.247525                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.370370                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.456731                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.338115                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.454369                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.377936                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 160399.730769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 153593.213333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 143297.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 149119.596639                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 144952.518519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 153175.380000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151223.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150989.868421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 156997.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150212.437931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 155525.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150085.330211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149213.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150428.006061                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 146862.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150705.231325                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150663.163727                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 152155.812500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 146160.528302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149009.772277                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 160399.730769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 153593.213333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 143297.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149119.596639                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 144952.518519                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 153175.380000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151223.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150989.868421                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 156997.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150212.437931                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 155525.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150294.557895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149213.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150428.006061                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 146862.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150190.553419                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150575.961358                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 160399.730769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 153593.213333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 143297.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149119.596639                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 144952.518519                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 153175.380000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151223.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150989.868421                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 156997.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150212.437931                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 155525.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150294.557895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149213.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150428.006061                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 146862.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150190.553419                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150575.961358                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  943                       # number of writebacks
system.l2.writebacks::total                       943                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           75                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          119                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data           76                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          290                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          427                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          165                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          415                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1814                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            101                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1915                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1915                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2659999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      7157190                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1274265                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     10811999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2341927                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      9501178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2419008                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      7055998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1383325                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     26668841                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1265458                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     39226910                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1182230                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     15201716                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1150964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     38385002                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    167686010                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      4505565                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data      4656828                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9162393                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2659999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      7157190                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1274265                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     10811999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2341927                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      9501178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2419008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      7055998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1383325                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     26668841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1265458                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     43732475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1182230                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     15201716                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1150964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     43041830                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    176848403                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2659999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      7157190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1274265                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     10811999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2341927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      9501178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2419008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      7055998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1383325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     26668841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1265458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     43732475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1182230                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     15201716                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1150964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     43041830                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    176848403                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.221239                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244856                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.249377                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.224189                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.370370                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.430444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.338115                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.424770                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.365947                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918182                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.219298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.244856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.247525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.222222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.370370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.456731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.338115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.454369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.377936                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.219298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.244856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.247525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.222222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.370370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.456731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.338115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.454369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.377936                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 102307.653846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95429.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        84951                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90857.134454                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 86738.037037                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95011.780000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93038.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92842.078947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 98808.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91961.520690                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 97342.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91866.299766                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 90940.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92131.612121                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 88535.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92493.980723                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92439.917310                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 93865.937500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 87864.679245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90716.762376                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 102307.653846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 95429.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        84951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 90857.134454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 86738.037037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 95011.780000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93038.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92842.078947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 98808.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91961.520690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 97342.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92068.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 90940.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92131.612121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 88535.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 91969.722222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92349.035509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 102307.653846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 95429.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        84951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 90857.134454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 86738.037037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 95011.780000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93038.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92842.078947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 98808.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91961.520690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 97342.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92068.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 90940.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92131.612121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 88535.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 91969.722222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92349.035509                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               472.693361                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750129994                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1553064.169772                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    17.693361                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.028355                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.757521                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122027                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122027                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122027                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122027                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122027                       # number of overall hits
system.cpu0.icache.overall_hits::total         122027                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.cpu0.icache.overall_misses::total           37                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5872296                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5872296                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5872296                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5872296                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5872296                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5872296                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122064                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122064                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122064                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122064                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122064                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122064                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158710.702703                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158710.702703                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158710.702703                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158710.702703                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158710.702703                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158710.702703                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           28                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           28                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           28                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4617485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4617485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4617485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4617485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4617485                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4617485                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 164910.178571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 164910.178571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 164910.178571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 164910.178571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 164910.178571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 164910.178571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   342                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893251                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   598                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              182095.737458                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   116.851802                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   139.148198                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.456452                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.543548                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96228                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96228                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166772                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166772                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166772                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166772                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          838                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          838                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          850                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           850                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          850                       # number of overall misses
system.cpu0.dcache.overall_misses::total          850                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     82226447                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     82226447                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       990512                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       990512                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     83216959                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     83216959                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     83216959                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     83216959                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97066                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97066                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167622                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167622                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167622                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167622                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008633                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008633                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005071                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005071                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005071                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005071                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 98122.251790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98122.251790                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82542.666667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82542.666667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 97902.304706                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97902.304706                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 97902.304706                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97902.304706                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu0.dcache.writebacks::total               77                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          499                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          499                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          508                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          508                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          508                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          508                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          339                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          342                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          342                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     30100693                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     30100693                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208167                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208167                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     30308860                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     30308860                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     30308860                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     30308860                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003492                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003492                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002040                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002040                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002040                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002040                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88792.604720                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88792.604720                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        69389                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        69389                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88622.397661                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88622.397661                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88622.397661                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88622.397661                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.617679                       # Cycle average of tags in use
system.cpu1.icache.total_refs               747247558                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1503516.213280                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.617679                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023426                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.795862                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       120281                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         120281                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       120281                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          120281                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       120281                       # number of overall hits
system.cpu1.icache.overall_hits::total         120281                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2895502                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2895502                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2895502                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2895502                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2895502                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2895502                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       120300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       120300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       120300                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       120300                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       120300                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       120300                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000158                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000158                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 152394.842105                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 152394.842105                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 152394.842105                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 152394.842105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 152394.842105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 152394.842105                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2280684                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2280684                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2280684                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2280684                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2280684                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2280684                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 152045.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 152045.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 152045.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 152045.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 152045.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 152045.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   486                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               117749555                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   742                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              158692.122642                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   160.181350                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    95.818650                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.625708                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.374292                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        82944                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          82944                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        69564                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         69564                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          178                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          160                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       152508                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          152508                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       152508                       # number of overall hits
system.cpu1.dcache.overall_hits::total         152508                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1680                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1680                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           68                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1748                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1748                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1748                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1748                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    187589303                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    187589303                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6940740                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6940740                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    194530043                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    194530043                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    194530043                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    194530043                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        84624                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        84624                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        69632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        69632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       154256                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       154256                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       154256                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       154256                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.019853                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019853                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000977                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000977                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011332                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011332                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011332                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011332                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111660.299405                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111660.299405                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 102069.705882                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102069.705882                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111287.209954                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111287.209954                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111287.209954                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111287.209954                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          190                       # number of writebacks
system.cpu1.dcache.writebacks::total              190                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1194                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1194                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           68                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1262                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1262                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1262                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1262                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          486                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          486                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          486                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     43224503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     43224503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     43224503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     43224503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     43224503                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     43224503                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003151                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003151                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003151                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003151                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88939.306584                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88939.306584                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88939.306584                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88939.306584                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88939.306584                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88939.306584                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.393668                       # Cycle average of tags in use
system.cpu2.icache.total_refs               746682769                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1484458.785288                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    27.393668                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.043900                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805118                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       121231                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         121231                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       121231                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          121231                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       121231                       # number of overall hits
system.cpu2.icache.overall_hits::total         121231                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.cpu2.icache.overall_misses::total           32                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4916698                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4916698                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4916698                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4916698                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4916698                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4916698                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       121263                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       121263                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       121263                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       121263                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       121263                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       121263                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000264                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000264                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 153646.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 153646.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 153646.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 153646.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 153646.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 153646.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4264184                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4264184                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4264184                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4264184                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4264184                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4264184                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 152292.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 152292.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 152292.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 152292.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 152292.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 152292.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   404                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               112794463                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              170900.701515                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   158.885488                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    97.114512                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.620646                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.379354                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        81847                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          81847                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        68185                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         68185                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          165                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          164                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       150032                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          150032                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       150032                       # number of overall hits
system.cpu2.dcache.overall_hits::total         150032                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1308                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1308                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           14                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1322                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1322                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1322                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1322                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    144234889                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    144234889                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1155210                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1155210                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    145390099                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    145390099                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    145390099                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    145390099                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        83155                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        83155                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        68199                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        68199                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       151354                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       151354                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       151354                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       151354                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015730                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015730                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000205                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008734                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008734                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008734                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008734                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110271.321865                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110271.321865                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data        82515                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        82515                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109977.381997                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109977.381997                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109977.381997                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109977.381997                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           85                       # number of writebacks
system.cpu2.dcache.writebacks::total               85                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          907                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          907                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          918                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          918                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          918                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          918                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          401                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          404                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          404                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     36149243                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     36149243                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     36341543                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     36341543                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     36341543                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     36341543                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004822                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004822                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002669                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002669                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002669                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002669                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90147.738155                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90147.738155                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89954.314356                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89954.314356                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89954.314356                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89954.314356                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               472.697211                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750130027                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1553064.238095                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    17.697211                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.028361                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.757528                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       122060                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         122060                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       122060                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          122060                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       122060                       # number of overall hits
system.cpu3.icache.overall_hits::total         122060                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.cpu3.icache.overall_misses::total           37                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5635174                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5635174                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5635174                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5635174                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5635174                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5635174                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       122097                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       122097                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       122097                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       122097                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       122097                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       122097                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000303                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000303                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       152302                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       152302                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       152302                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       152302                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       152302                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       152302                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4426794                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4426794                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4426794                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4426794                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4426794                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4426794                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158099.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158099.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158099.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158099.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158099.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158099.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   342                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               108893138                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   598                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              182095.548495                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   116.867090                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   139.132910                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.456512                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.543488                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        96164                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          96164                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        70495                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         70495                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          177                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          172                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       166659                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          166659                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       166659                       # number of overall hits
system.cpu3.dcache.overall_hits::total         166659                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          854                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          854                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           12                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          866                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           866                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          866                       # number of overall misses
system.cpu3.dcache.overall_misses::total          866                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     82373450                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     82373450                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1090667                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1090667                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data     83464117                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     83464117                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data     83464117                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     83464117                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        97018                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        97018                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        70507                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        70507                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       167525                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       167525                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       167525                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       167525                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008802                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008802                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000170                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005169                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005169                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005169                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005169                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 96456.030445                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 96456.030445                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 90888.916667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 90888.916667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 96378.887991                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96378.887991                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 96378.887991                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96378.887991                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu3.dcache.writebacks::total               77                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          515                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          515                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          524                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          524                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          524                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          524                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          339                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          342                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          342                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     29906884                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     29906884                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       235011                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       235011                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     30141895                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     30141895                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     30141895                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     30141895                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003494                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003494                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002041                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002041                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002041                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002041                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88220.896755                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88220.896755                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        78337                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        78337                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88134.195906                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88134.195906                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88134.195906                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88134.195906                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               556.376728                       # Cycle average of tags in use
system.cpu4.icache.total_refs               765694023                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1374675.086176                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.376728                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          543                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.021437                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.870192                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.891629                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       118006                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         118006                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       118006                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          118006                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       118006                       # number of overall hits
system.cpu4.icache.overall_hits::total         118006                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           17                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           17                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           17                       # number of overall misses
system.cpu4.icache.overall_misses::total           17                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2771761                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2771761                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2771761                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2771761                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2771761                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2771761                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       118023                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       118023                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       118023                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       118023                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       118023                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       118023                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000144                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000144                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 163044.764706                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 163044.764706                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 163044.764706                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 163044.764706                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 163044.764706                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 163044.764706                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            3                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2321480                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2321480                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2321480                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2321480                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2321480                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2321480                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       165820                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total       165820                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst       165820                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total       165820                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst       165820                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total       165820                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   783                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               287984888                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1039                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              277175.060635                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   102.218772                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   153.781228                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.399292                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.600708                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       300899                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         300899                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       164156                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        164156                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           81                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           80                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       465055                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          465055                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       465055                       # number of overall hits
system.cpu4.dcache.overall_hits::total         465055                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2795                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2795                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2795                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2795                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2795                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2795                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    314362813                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    314362813                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    314362813                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    314362813                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    314362813                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    314362813                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       303694                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       303694                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       164156                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       164156                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       467850                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       467850                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       467850                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       467850                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009203                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009203                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005974                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005974                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005974                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005974                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112473.278354                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112473.278354                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112473.278354                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112473.278354                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112473.278354                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112473.278354                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          151                       # number of writebacks
system.cpu4.dcache.writebacks::total              151                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         2012                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2012                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         2012                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2012                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         2012                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2012                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          783                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          783                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          783                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          783                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          783                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          783                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     80635882                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     80635882                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     80635882                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     80635882                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     80635882                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     80635882                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002578                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002578                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001674                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001674                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001674                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001674                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 102983.246488                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 102983.246488                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 102983.246488                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 102983.246488                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 102983.246488                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 102983.246488                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               501.547678                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750409637                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1494839.914343                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.547678                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          489                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.020108                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.783654                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.803762                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       117187                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         117187                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       117187                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          117187                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       117187                       # number of overall hits
system.cpu5.icache.overall_hits::total         117187                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           15                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           15                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           15                       # number of overall misses
system.cpu5.icache.overall_misses::total           15                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2379849                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2379849                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2379849                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2379849                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2379849                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2379849                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       117202                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       117202                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       117202                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       117202                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       117202                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       117202                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000128                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000128                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 158656.600000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 158656.600000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 158656.600000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 158656.600000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 158656.600000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 158656.600000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            2                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            2                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2137664                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2137664                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2137664                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2137664                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2137664                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2137664                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 164435.692308                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 164435.692308                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 164435.692308                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 164435.692308                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 164435.692308                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 164435.692308                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1040                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125071766                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1296                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              96505.992284                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   183.852056                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    72.147944                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.718172                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.281828                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        88380                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          88380                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        71623                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         71623                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          145                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          145                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          142                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       160003                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          160003                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       160003                       # number of overall hits
system.cpu5.dcache.overall_hits::total         160003                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2355                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2355                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          362                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          362                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2717                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2717                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2717                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2717                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    299552650                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    299552650                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     65068833                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     65068833                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    364621483                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    364621483                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    364621483                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    364621483                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        90735                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        90735                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        71985                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        71985                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       162720                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       162720                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       162720                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       162720                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.025955                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.025955                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005029                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005029                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.016697                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.016697                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.016697                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.016697                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 127198.577495                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 127198.577495                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 179748.157459                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 179748.157459                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 134200.030548                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 134200.030548                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 134200.030548                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 134200.030548                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          533                       # number of writebacks
system.cpu5.dcache.writebacks::total              533                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1363                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          314                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          314                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1677                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1677                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1677                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1677                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          992                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          992                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           48                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1040                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1040                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1040                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1040                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    107003329                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    107003329                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      7758859                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      7758859                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    114762188                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    114762188                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    114762188                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    114762188                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.010933                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.010933                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000667                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000667                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006391                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006391                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006391                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006391                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 107866.259073                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 107866.259073                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 161642.895833                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 161642.895833                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 110348.257692                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 110348.257692                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 110348.257692                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 110348.257692                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               538.306001                       # Cycle average of tags in use
system.cpu6.icache.total_refs               643368242                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1193633.102041                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.306001                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          526                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.019721                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.842949                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.862670                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       121206                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         121206                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       121206                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          121206                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       121206                       # number of overall hits
system.cpu6.icache.overall_hits::total         121206                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.cpu6.icache.overall_misses::total           14                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2290437                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2290437                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2290437                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2290437                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2290437                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2290437                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       121220                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       121220                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       121220                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       121220                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       121220                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       121220                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000115                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000115                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 163602.642857                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 163602.642857                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 163602.642857                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 163602.642857                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 163602.642857                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 163602.642857                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            1                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            1                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            1                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2047671                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2047671                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2047671                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2047671                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2047671                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2047671                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 157513.153846                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 157513.153846                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 157513.153846                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 157513.153846                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 157513.153846                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 157513.153846                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   488                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               150642413                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   744                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              202476.361559                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   144.429139                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   111.570861                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.564176                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.435824                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       164737                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         164737                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        37568                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         37568                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           86                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           86                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       202305                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          202305                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       202305                       # number of overall hits
system.cpu6.dcache.overall_hits::total         202305                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1705                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1705                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1705                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1705                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1705                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1705                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    179219897                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    179219897                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    179219897                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    179219897                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    179219897                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    179219897                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       166442                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       166442                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        37568                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        37568                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       204010                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       204010                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       204010                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       204010                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010244                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010244                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008357                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008357                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008357                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008357                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 105114.309091                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 105114.309091                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 105114.309091                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 105114.309091                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 105114.309091                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 105114.309091                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           53                       # number of writebacks
system.cpu6.dcache.writebacks::total               53                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1217                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1217                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1217                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1217                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1217                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1217                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          488                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          488                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          488                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          488                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          488                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          488                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     47971357                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     47971357                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     47971357                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     47971357                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     47971357                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     47971357                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002932                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002932                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002392                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002392                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002392                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002392                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 98301.961066                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 98301.961066                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 98301.961066                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 98301.961066                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 98301.961066                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 98301.961066                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               501.548343                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750409707                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1494840.053785                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.548343                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          489                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.020110                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783654                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.803763                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       117257                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         117257                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       117257                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          117257                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       117257                       # number of overall hits
system.cpu7.icache.overall_hits::total         117257                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.cpu7.icache.overall_misses::total           15                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2244851                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2244851                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2244851                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2244851                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2244851                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2244851                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       117272                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       117272                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       117272                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       117272                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       117272                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       117272                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000128                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000128                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 149656.733333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 149656.733333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 149656.733333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 149656.733333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 149656.733333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 149656.733333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2025171                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2025171                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2025171                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2025171                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2025171                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2025171                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 155782.384615                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 155782.384615                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 155782.384615                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 155782.384615                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 155782.384615                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 155782.384615                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  1030                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               125071926                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1286                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              97256.552100                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   183.684931                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    72.315069                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.717519                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.282481                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        88497                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          88497                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        71664                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         71664                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          147                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          147                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          142                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       160161                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          160161                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       160161                       # number of overall hits
system.cpu7.dcache.overall_hits::total         160161                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2321                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2321                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          392                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          392                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2713                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2713                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2713                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2713                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    292469980                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    292469980                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     68205764                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     68205764                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    360675744                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    360675744                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    360675744                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    360675744                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        90818                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        90818                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        72056                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        72056                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       162874                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       162874                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       162874                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       162874                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.025557                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.025557                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005440                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005440                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.016657                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.016657                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.016657                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.016657                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 126010.331754                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 126010.331754                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 173994.295918                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 173994.295918                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 132943.510505                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 132943.510505                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 132943.510505                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 132943.510505                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          530                       # number of writebacks
system.cpu7.dcache.writebacks::total              530                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1344                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1344                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          339                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          339                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1683                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1683                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1683                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1683                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          977                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          977                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           53                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         1030                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         1030                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         1030                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         1030                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    104871895                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    104871895                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8221397                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8221397                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    113093292                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    113093292                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    113093292                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    113093292                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010758                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010758                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000736                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000736                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006324                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006324                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006324                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006324                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 107340.731832                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 107340.731832                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 155120.698113                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 155120.698113                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 109799.312621                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 109799.312621                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 109799.312621                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 109799.312621                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
