INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/FA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/BIN_HEX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BIN_HEX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/SEGMENT_ADDER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEGMENT_ADDER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/HA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/RCA_FA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_FA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/Validity_Check.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Validity_Check
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/Adder_Subtractor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Subtractor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sim_1/new/RLC_FA_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_FA_TB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sim_1/new/Validity_Check_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Validity_Check_TB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sim_1/new/Adder_Subtractor_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Subtractor_TB
WARNING: [VRFC 10-3824] variable 'test_cases' must explicitly be declared as automatic or static [Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sim_1/new/Adder_Subtractor_TB.sv:81]
