
Loading design for application trce from file osc00_osc0.ncd.
Design name: osc00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri Mar 11 23:45:32 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o osc00_osc0.twr -gui osc00_osc0.ncd osc00_osc0.prf 
Design file:     osc00_osc0.ncd
Preference file: osc00_osc0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.167ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[10]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:              15.452ns  (41.8% logic, 58.2% route), 20 logic levels.

 Constraint Details:

     15.452ns physical path delay D01/SLICE_7 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.167ns

 Physical Path Details:

      Data path D01/SLICE_7 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C15B.CLK to     R18C15B.Q1 D01/SLICE_7 (from sclk)
ROUTE         3     0.918     R18C15B.Q1 to     R17C15C.B1 D01/sdiv[10]
CTOF_DEL    ---     0.452     R17C15C.B1 to     R17C15C.F1 D01/SLICE_30
ROUTE         2     0.868     R17C15C.F1 to     R17C15A.A0 D01/N_3_13
CTOF_DEL    ---     0.452     R17C15A.A0 to     R17C15A.F0 D01/SLICE_14
ROUTE         6     1.591     R17C15A.F0 to     R16C15B.B0 D01/N_3_19
CTOF_DEL    ---     0.452     R16C15B.B0 to     R16C15B.F0 D01/SLICE_33
ROUTE         1     1.149     R16C15B.F0 to     R15C16D.A0 D01/N_6
CTOF_DEL    ---     0.452     R15C16D.A0 to     R15C16D.F0 D01/SLICE_21
ROUTE         2     0.667     R15C16D.F0 to     R15C16B.C0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C16B.C0 to     R15C16B.F0 D01/SLICE_20
ROUTE         1     1.189     R15C16B.F0 to     R14C18C.D1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18C.D1 to     R14C18C.F1 D01/SLICE_13
ROUTE         2     0.881     R14C18C.F1 to     R14C16B.A0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C16B.A0 to     R14C16B.F0 D01/SLICE_17
ROUTE         1     1.734     R14C16B.F0 to     R18C14A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C14A.B0 to    R18C14A.FCO D01/SLICE_0
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO D01/SLICE_11
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO D01/SLICE_10
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO D01/SLICE_9
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO D01/SLICE_8
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO D01/SLICE_7
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C15C.FCI to    R18C15C.FCO D01/SLICE_6
ROUTE         1     0.000    R18C15C.FCO to    R18C15D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C15D.FCI to    R18C15D.FCO D01/SLICE_5
ROUTE         1     0.000    R18C15D.FCO to    R18C16A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C16A.FCI to    R18C16A.FCO D01/SLICE_4
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO D01/SLICE_3
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO D01/SLICE_2
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R18C16D.FCI to     R18C16D.F0 D01/SLICE_1
ROUTE         1     0.000     R18C16D.F0 to    R18C16D.DI0 D01/sdiv_11[21] (to sclk)
                  --------
                   15.452   (41.8% logic, 58.2% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C15B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C16D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.221ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[8]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:              15.398ns  (41.9% logic, 58.1% route), 20 logic levels.

 Constraint Details:

     15.398ns physical path delay D01/SLICE_8 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.221ns

 Physical Path Details:

      Data path D01/SLICE_8 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C15A.CLK to     R18C15A.Q1 D01/SLICE_8 (from sclk)
ROUTE         3     0.864     R18C15A.Q1 to     R17C15C.A1 D01/sdiv[8]
CTOF_DEL    ---     0.452     R17C15C.A1 to     R17C15C.F1 D01/SLICE_30
ROUTE         2     0.868     R17C15C.F1 to     R17C15A.A0 D01/N_3_13
CTOF_DEL    ---     0.452     R17C15A.A0 to     R17C15A.F0 D01/SLICE_14
ROUTE         6     1.591     R17C15A.F0 to     R16C15B.B0 D01/N_3_19
CTOF_DEL    ---     0.452     R16C15B.B0 to     R16C15B.F0 D01/SLICE_33
ROUTE         1     1.149     R16C15B.F0 to     R15C16D.A0 D01/N_6
CTOF_DEL    ---     0.452     R15C16D.A0 to     R15C16D.F0 D01/SLICE_21
ROUTE         2     0.667     R15C16D.F0 to     R15C16B.C0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C16B.C0 to     R15C16B.F0 D01/SLICE_20
ROUTE         1     1.189     R15C16B.F0 to     R14C18C.D1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18C.D1 to     R14C18C.F1 D01/SLICE_13
ROUTE         2     0.881     R14C18C.F1 to     R14C16B.A0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C16B.A0 to     R14C16B.F0 D01/SLICE_17
ROUTE         1     1.734     R14C16B.F0 to     R18C14A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C14A.B0 to    R18C14A.FCO D01/SLICE_0
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO D01/SLICE_11
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO D01/SLICE_10
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO D01/SLICE_9
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO D01/SLICE_8
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO D01/SLICE_7
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C15C.FCI to    R18C15C.FCO D01/SLICE_6
ROUTE         1     0.000    R18C15C.FCO to    R18C15D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C15D.FCI to    R18C15D.FCO D01/SLICE_5
ROUTE         1     0.000    R18C15D.FCO to    R18C16A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C16A.FCI to    R18C16A.FCO D01/SLICE_4
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO D01/SLICE_3
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO D01/SLICE_2
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R18C16D.FCI to     R18C16D.F0 D01/SLICE_1
ROUTE         1     0.000     R18C16D.F0 to    R18C16D.DI0 D01/sdiv_11[21] (to sclk)
                  --------
                   15.398   (41.9% logic, 58.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C15A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C16D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[7]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:              15.369ns  (42.0% logic, 58.0% route), 20 logic levels.

 Constraint Details:

     15.369ns physical path delay D01/SLICE_8 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.250ns

 Physical Path Details:

      Data path D01/SLICE_8 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C15A.CLK to     R18C15A.Q0 D01/SLICE_8 (from sclk)
ROUTE         2     1.311     R18C15A.Q0 to     R17C14C.C0 D01/sdiv[7]
CTOF_DEL    ---     0.452     R17C14C.C0 to     R17C14C.F0 D01/SLICE_34
ROUTE         2     0.392     R17C14C.F0 to     R17C15A.C0 D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R17C15A.C0 to     R17C15A.F0 D01/SLICE_14
ROUTE         6     1.591     R17C15A.F0 to     R16C15B.B0 D01/N_3_19
CTOF_DEL    ---     0.452     R16C15B.B0 to     R16C15B.F0 D01/SLICE_33
ROUTE         1     1.149     R16C15B.F0 to     R15C16D.A0 D01/N_6
CTOF_DEL    ---     0.452     R15C16D.A0 to     R15C16D.F0 D01/SLICE_21
ROUTE         2     0.667     R15C16D.F0 to     R15C16B.C0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C16B.C0 to     R15C16B.F0 D01/SLICE_20
ROUTE         1     1.189     R15C16B.F0 to     R14C18C.D1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18C.D1 to     R14C18C.F1 D01/SLICE_13
ROUTE         2     0.881     R14C18C.F1 to     R14C16B.A0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C16B.A0 to     R14C16B.F0 D01/SLICE_17
ROUTE         1     1.734     R14C16B.F0 to     R18C14A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C14A.B0 to    R18C14A.FCO D01/SLICE_0
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO D01/SLICE_11
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO D01/SLICE_10
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO D01/SLICE_9
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO D01/SLICE_8
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO D01/SLICE_7
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C15C.FCI to    R18C15C.FCO D01/SLICE_6
ROUTE         1     0.000    R18C15C.FCO to    R18C15D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C15D.FCI to    R18C15D.FCO D01/SLICE_5
ROUTE         1     0.000    R18C15D.FCO to    R18C16A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C16A.FCI to    R18C16A.FCO D01/SLICE_4
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO D01/SLICE_3
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO D01/SLICE_2
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R18C16D.FCI to     R18C16D.F0 D01/SLICE_1
ROUTE         1     0.000     R18C16D.F0 to    R18C16D.DI0 D01/sdiv_11[21] (to sclk)
                  --------
                   15.369   (42.0% logic, 58.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C15A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C16D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[10]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[20]  (to sclk +)

   Delay:              15.358ns  (41.4% logic, 58.6% route), 19 logic levels.

 Constraint Details:

     15.358ns physical path delay D01/SLICE_7 to D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.261ns

 Physical Path Details:

      Data path D01/SLICE_7 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C15B.CLK to     R18C15B.Q1 D01/SLICE_7 (from sclk)
ROUTE         3     0.918     R18C15B.Q1 to     R17C15C.B1 D01/sdiv[10]
CTOF_DEL    ---     0.452     R17C15C.B1 to     R17C15C.F1 D01/SLICE_30
ROUTE         2     0.868     R17C15C.F1 to     R17C15A.A0 D01/N_3_13
CTOF_DEL    ---     0.452     R17C15A.A0 to     R17C15A.F0 D01/SLICE_14
ROUTE         6     1.591     R17C15A.F0 to     R16C15B.B0 D01/N_3_19
CTOF_DEL    ---     0.452     R16C15B.B0 to     R16C15B.F0 D01/SLICE_33
ROUTE         1     1.149     R16C15B.F0 to     R15C16D.A0 D01/N_6
CTOF_DEL    ---     0.452     R15C16D.A0 to     R15C16D.F0 D01/SLICE_21
ROUTE         2     0.667     R15C16D.F0 to     R15C16B.C0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C16B.C0 to     R15C16B.F0 D01/SLICE_20
ROUTE         1     1.189     R15C16B.F0 to     R14C18C.D1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18C.D1 to     R14C18C.F1 D01/SLICE_13
ROUTE         2     0.881     R14C18C.F1 to     R14C16B.A0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C16B.A0 to     R14C16B.F0 D01/SLICE_17
ROUTE         1     1.734     R14C16B.F0 to     R18C14A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C14A.B0 to    R18C14A.FCO D01/SLICE_0
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO D01/SLICE_11
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO D01/SLICE_10
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO D01/SLICE_9
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO D01/SLICE_8
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO D01/SLICE_7
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C15C.FCI to    R18C15C.FCO D01/SLICE_6
ROUTE         1     0.000    R18C15C.FCO to    R18C15D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C15D.FCI to    R18C15D.FCO D01/SLICE_5
ROUTE         1     0.000    R18C15D.FCO to    R18C16A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C16A.FCI to    R18C16A.FCO D01/SLICE_4
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO D01/SLICE_3
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C16C.FCI to     R18C16C.F1 D01/SLICE_2
ROUTE         1     0.000     R18C16C.F1 to    R18C16C.DI1 D01/sdiv_11[20] (to sclk)
                  --------
                   15.358   (41.4% logic, 58.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C15B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C16C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.300ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[6]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:              15.319ns  (42.1% logic, 57.9% route), 20 logic levels.

 Constraint Details:

     15.319ns physical path delay D01/SLICE_9 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.300ns

 Physical Path Details:

      Data path D01/SLICE_9 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C14D.CLK to     R18C14D.Q1 D01/SLICE_9 (from sclk)
ROUTE         2     1.261     R18C14D.Q1 to     R17C14C.B0 D01/sdiv[6]
CTOF_DEL    ---     0.452     R17C14C.B0 to     R17C14C.F0 D01/SLICE_34
ROUTE         2     0.392     R17C14C.F0 to     R17C15A.C0 D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R17C15A.C0 to     R17C15A.F0 D01/SLICE_14
ROUTE         6     1.591     R17C15A.F0 to     R16C15B.B0 D01/N_3_19
CTOF_DEL    ---     0.452     R16C15B.B0 to     R16C15B.F0 D01/SLICE_33
ROUTE         1     1.149     R16C15B.F0 to     R15C16D.A0 D01/N_6
CTOF_DEL    ---     0.452     R15C16D.A0 to     R15C16D.F0 D01/SLICE_21
ROUTE         2     0.667     R15C16D.F0 to     R15C16B.C0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C16B.C0 to     R15C16B.F0 D01/SLICE_20
ROUTE         1     1.189     R15C16B.F0 to     R14C18C.D1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18C.D1 to     R14C18C.F1 D01/SLICE_13
ROUTE         2     0.881     R14C18C.F1 to     R14C16B.A0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C16B.A0 to     R14C16B.F0 D01/SLICE_17
ROUTE         1     1.734     R14C16B.F0 to     R18C14A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C14A.B0 to    R18C14A.FCO D01/SLICE_0
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO D01/SLICE_11
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO D01/SLICE_10
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO D01/SLICE_9
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO D01/SLICE_8
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO D01/SLICE_7
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C15C.FCI to    R18C15C.FCO D01/SLICE_6
ROUTE         1     0.000    R18C15C.FCO to    R18C15D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C15D.FCI to    R18C15D.FCO D01/SLICE_5
ROUTE         1     0.000    R18C15D.FCO to    R18C16A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C16A.FCI to    R18C16A.FCO D01/SLICE_4
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO D01/SLICE_3
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO D01/SLICE_2
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R18C16D.FCI to     R18C16D.F0 D01/SLICE_1
ROUTE         1     0.000     R18C16D.F0 to    R18C16D.DI0 D01/sdiv_11[21] (to sclk)
                  --------
                   15.319   (42.1% logic, 57.9% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C14D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C16D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.313ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[10]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[19]  (to sclk +)

   Delay:              15.306ns  (41.2% logic, 58.8% route), 19 logic levels.

 Constraint Details:

     15.306ns physical path delay D01/SLICE_7 to D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.313ns

 Physical Path Details:

      Data path D01/SLICE_7 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C15B.CLK to     R18C15B.Q1 D01/SLICE_7 (from sclk)
ROUTE         3     0.918     R18C15B.Q1 to     R17C15C.B1 D01/sdiv[10]
CTOF_DEL    ---     0.452     R17C15C.B1 to     R17C15C.F1 D01/SLICE_30
ROUTE         2     0.868     R17C15C.F1 to     R17C15A.A0 D01/N_3_13
CTOF_DEL    ---     0.452     R17C15A.A0 to     R17C15A.F0 D01/SLICE_14
ROUTE         6     1.591     R17C15A.F0 to     R16C15B.B0 D01/N_3_19
CTOF_DEL    ---     0.452     R16C15B.B0 to     R16C15B.F0 D01/SLICE_33
ROUTE         1     1.149     R16C15B.F0 to     R15C16D.A0 D01/N_6
CTOF_DEL    ---     0.452     R15C16D.A0 to     R15C16D.F0 D01/SLICE_21
ROUTE         2     0.667     R15C16D.F0 to     R15C16B.C0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C16B.C0 to     R15C16B.F0 D01/SLICE_20
ROUTE         1     1.189     R15C16B.F0 to     R14C18C.D1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18C.D1 to     R14C18C.F1 D01/SLICE_13
ROUTE         2     0.881     R14C18C.F1 to     R14C16B.A0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C16B.A0 to     R14C16B.F0 D01/SLICE_17
ROUTE         1     1.734     R14C16B.F0 to     R18C14A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C14A.B0 to    R18C14A.FCO D01/SLICE_0
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO D01/SLICE_11
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO D01/SLICE_10
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO D01/SLICE_9
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO D01/SLICE_8
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO D01/SLICE_7
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C15C.FCI to    R18C15C.FCO D01/SLICE_6
ROUTE         1     0.000    R18C15C.FCO to    R18C15D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C15D.FCI to    R18C15D.FCO D01/SLICE_5
ROUTE         1     0.000    R18C15D.FCO to    R18C16A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C16A.FCI to    R18C16A.FCO D01/SLICE_4
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO D01/SLICE_3
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C16C.FCI to     R18C16C.F0 D01/SLICE_2
ROUTE         1     0.000     R18C16C.F0 to    R18C16C.DI0 D01/sdiv_11[19] (to sclk)
                  --------
                   15.306   (41.2% logic, 58.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C15B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C16C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.315ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[8]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[20]  (to sclk +)

   Delay:              15.304ns  (41.6% logic, 58.4% route), 19 logic levels.

 Constraint Details:

     15.304ns physical path delay D01/SLICE_8 to D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.315ns

 Physical Path Details:

      Data path D01/SLICE_8 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C15A.CLK to     R18C15A.Q1 D01/SLICE_8 (from sclk)
ROUTE         3     0.864     R18C15A.Q1 to     R17C15C.A1 D01/sdiv[8]
CTOF_DEL    ---     0.452     R17C15C.A1 to     R17C15C.F1 D01/SLICE_30
ROUTE         2     0.868     R17C15C.F1 to     R17C15A.A0 D01/N_3_13
CTOF_DEL    ---     0.452     R17C15A.A0 to     R17C15A.F0 D01/SLICE_14
ROUTE         6     1.591     R17C15A.F0 to     R16C15B.B0 D01/N_3_19
CTOF_DEL    ---     0.452     R16C15B.B0 to     R16C15B.F0 D01/SLICE_33
ROUTE         1     1.149     R16C15B.F0 to     R15C16D.A0 D01/N_6
CTOF_DEL    ---     0.452     R15C16D.A0 to     R15C16D.F0 D01/SLICE_21
ROUTE         2     0.667     R15C16D.F0 to     R15C16B.C0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C16B.C0 to     R15C16B.F0 D01/SLICE_20
ROUTE         1     1.189     R15C16B.F0 to     R14C18C.D1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18C.D1 to     R14C18C.F1 D01/SLICE_13
ROUTE         2     0.881     R14C18C.F1 to     R14C16B.A0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C16B.A0 to     R14C16B.F0 D01/SLICE_17
ROUTE         1     1.734     R14C16B.F0 to     R18C14A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C14A.B0 to    R18C14A.FCO D01/SLICE_0
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO D01/SLICE_11
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO D01/SLICE_10
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO D01/SLICE_9
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO D01/SLICE_8
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO D01/SLICE_7
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C15C.FCI to    R18C15C.FCO D01/SLICE_6
ROUTE         1     0.000    R18C15C.FCO to    R18C15D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C15D.FCI to    R18C15D.FCO D01/SLICE_5
ROUTE         1     0.000    R18C15D.FCO to    R18C16A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C16A.FCI to    R18C16A.FCO D01/SLICE_4
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO D01/SLICE_3
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C16C.FCI to     R18C16C.F1 D01/SLICE_2
ROUTE         1     0.000     R18C16C.F1 to    R18C16C.DI1 D01/sdiv_11[20] (to sclk)
                  --------
                   15.304   (41.6% logic, 58.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C15A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C16C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.344ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[7]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[20]  (to sclk +)

   Delay:              15.275ns  (41.6% logic, 58.4% route), 19 logic levels.

 Constraint Details:

     15.275ns physical path delay D01/SLICE_8 to D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.344ns

 Physical Path Details:

      Data path D01/SLICE_8 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C15A.CLK to     R18C15A.Q0 D01/SLICE_8 (from sclk)
ROUTE         2     1.311     R18C15A.Q0 to     R17C14C.C0 D01/sdiv[7]
CTOF_DEL    ---     0.452     R17C14C.C0 to     R17C14C.F0 D01/SLICE_34
ROUTE         2     0.392     R17C14C.F0 to     R17C15A.C0 D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R17C15A.C0 to     R17C15A.F0 D01/SLICE_14
ROUTE         6     1.591     R17C15A.F0 to     R16C15B.B0 D01/N_3_19
CTOF_DEL    ---     0.452     R16C15B.B0 to     R16C15B.F0 D01/SLICE_33
ROUTE         1     1.149     R16C15B.F0 to     R15C16D.A0 D01/N_6
CTOF_DEL    ---     0.452     R15C16D.A0 to     R15C16D.F0 D01/SLICE_21
ROUTE         2     0.667     R15C16D.F0 to     R15C16B.C0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C16B.C0 to     R15C16B.F0 D01/SLICE_20
ROUTE         1     1.189     R15C16B.F0 to     R14C18C.D1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18C.D1 to     R14C18C.F1 D01/SLICE_13
ROUTE         2     0.881     R14C18C.F1 to     R14C16B.A0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C16B.A0 to     R14C16B.F0 D01/SLICE_17
ROUTE         1     1.734     R14C16B.F0 to     R18C14A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C14A.B0 to    R18C14A.FCO D01/SLICE_0
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO D01/SLICE_11
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO D01/SLICE_10
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO D01/SLICE_9
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO D01/SLICE_8
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO D01/SLICE_7
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C15C.FCI to    R18C15C.FCO D01/SLICE_6
ROUTE         1     0.000    R18C15C.FCO to    R18C15D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C15D.FCI to    R18C15D.FCO D01/SLICE_5
ROUTE         1     0.000    R18C15D.FCO to    R18C16A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C16A.FCI to    R18C16A.FCO D01/SLICE_4
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO D01/SLICE_3
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C16C.FCI to     R18C16C.F1 D01/SLICE_2
ROUTE         1     0.000     R18C16C.F1 to    R18C16C.DI1 D01/sdiv_11[20] (to sclk)
                  --------
                   15.275   (41.6% logic, 58.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C15A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C16C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.367ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[8]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[19]  (to sclk +)

   Delay:              15.252ns  (41.4% logic, 58.6% route), 19 logic levels.

 Constraint Details:

     15.252ns physical path delay D01/SLICE_8 to D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.367ns

 Physical Path Details:

      Data path D01/SLICE_8 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C15A.CLK to     R18C15A.Q1 D01/SLICE_8 (from sclk)
ROUTE         3     0.864     R18C15A.Q1 to     R17C15C.A1 D01/sdiv[8]
CTOF_DEL    ---     0.452     R17C15C.A1 to     R17C15C.F1 D01/SLICE_30
ROUTE         2     0.868     R17C15C.F1 to     R17C15A.A0 D01/N_3_13
CTOF_DEL    ---     0.452     R17C15A.A0 to     R17C15A.F0 D01/SLICE_14
ROUTE         6     1.591     R17C15A.F0 to     R16C15B.B0 D01/N_3_19
CTOF_DEL    ---     0.452     R16C15B.B0 to     R16C15B.F0 D01/SLICE_33
ROUTE         1     1.149     R16C15B.F0 to     R15C16D.A0 D01/N_6
CTOF_DEL    ---     0.452     R15C16D.A0 to     R15C16D.F0 D01/SLICE_21
ROUTE         2     0.667     R15C16D.F0 to     R15C16B.C0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C16B.C0 to     R15C16B.F0 D01/SLICE_20
ROUTE         1     1.189     R15C16B.F0 to     R14C18C.D1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18C.D1 to     R14C18C.F1 D01/SLICE_13
ROUTE         2     0.881     R14C18C.F1 to     R14C16B.A0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C16B.A0 to     R14C16B.F0 D01/SLICE_17
ROUTE         1     1.734     R14C16B.F0 to     R18C14A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C14A.B0 to    R18C14A.FCO D01/SLICE_0
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO D01/SLICE_11
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO D01/SLICE_10
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO D01/SLICE_9
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO D01/SLICE_8
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO D01/SLICE_7
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C15C.FCI to    R18C15C.FCO D01/SLICE_6
ROUTE         1     0.000    R18C15C.FCO to    R18C15D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C15D.FCI to    R18C15D.FCO D01/SLICE_5
ROUTE         1     0.000    R18C15D.FCO to    R18C16A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C16A.FCI to    R18C16A.FCO D01/SLICE_4
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO D01/SLICE_3
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C16C.FCI to     R18C16C.F0 D01/SLICE_2
ROUTE         1     0.000     R18C16C.F0 to    R18C16C.DI0 D01/sdiv_11[19] (to sclk)
                  --------
                   15.252   (41.4% logic, 58.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C15A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C16C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.369ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[15]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:              15.250ns  (42.3% logic, 57.7% route), 20 logic levels.

 Constraint Details:

     15.250ns physical path delay D01/SLICE_4 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.369ns

 Physical Path Details:

      Data path D01/SLICE_4 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C16A.CLK to     R18C16A.Q0 D01/SLICE_4 (from sclk)
ROUTE         4     0.974     R18C16A.Q0 to     R17C15A.C1 D01/sdiv[15]
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 D01/SLICE_14
ROUTE         1     0.610     R17C15A.F1 to     R17C15A.B0 D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R17C15A.B0 to     R17C15A.F0 D01/SLICE_14
ROUTE         6     1.591     R17C15A.F0 to     R16C15B.B0 D01/N_3_19
CTOF_DEL    ---     0.452     R16C15B.B0 to     R16C15B.F0 D01/SLICE_33
ROUTE         1     1.149     R16C15B.F0 to     R15C16D.A0 D01/N_6
CTOF_DEL    ---     0.452     R15C16D.A0 to     R15C16D.F0 D01/SLICE_21
ROUTE         2     0.667     R15C16D.F0 to     R15C16B.C0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C16B.C0 to     R15C16B.F0 D01/SLICE_20
ROUTE         1     1.189     R15C16B.F0 to     R14C18C.D1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18C.D1 to     R14C18C.F1 D01/SLICE_13
ROUTE         2     0.881     R14C18C.F1 to     R14C16B.A0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C16B.A0 to     R14C16B.F0 D01/SLICE_17
ROUTE         1     1.734     R14C16B.F0 to     R18C14A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C14A.B0 to    R18C14A.FCO D01/SLICE_0
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO D01/SLICE_11
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO D01/SLICE_10
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO D01/SLICE_9
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO D01/SLICE_8
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO D01/SLICE_7
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C15C.FCI to    R18C15C.FCO D01/SLICE_6
ROUTE         1     0.000    R18C15C.FCO to    R18C15D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C15D.FCI to    R18C15D.FCO D01/SLICE_5
ROUTE         1     0.000    R18C15D.FCO to    R18C16A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C16A.FCI to    R18C16A.FCO D01/SLICE_4
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO D01/SLICE_3
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO D01/SLICE_2
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R18C16D.FCI to     R18C16D.F0 D01/SLICE_1
ROUTE         1     0.000     R18C16D.F0 to    R18C16D.DI0 D01/sdiv_11[21] (to sclk)
                  --------
                   15.250   (42.3% logic, 57.7% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C16A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C16D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   64.094MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sclk" 2.080000 MHz ;     |    2.080 MHz|   64.094 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: sclk   Source: D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5825 paths, 1 nets, and 203 connections (79.30% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri Mar 11 23:45:32 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o osc00_osc0.twr -gui osc00_osc0.ncd osc00_osc0.prf 
Design file:     osc00_osc0.ncd
Preference file: osc00_osc0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[21]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_1 to D01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_1 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16D.CLK to     R18C16D.Q0 D01/SLICE_1 (from sclk)
ROUTE         6     0.132     R18C16D.Q0 to     R18C16D.A0 D01/sdiv[21]
CTOF_DEL    ---     0.101     R18C16D.A0 to     R18C16D.F0 D01/SLICE_1
ROUTE         1     0.000     R18C16D.F0 to    R18C16D.DI0 D01/sdiv_11[21] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C16D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C16D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[17]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[17]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_3 to D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_3 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16B.CLK to     R18C16B.Q0 D01/SLICE_3 (from sclk)
ROUTE         6     0.132     R18C16B.Q0 to     R18C16B.A0 D01/sdiv[17]
CTOF_DEL    ---     0.101     R18C16B.A0 to     R18C16B.F0 D01/SLICE_3
ROUTE         1     0.000     R18C16B.F0 to    R18C16B.DI0 D01/sdiv_11[17] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C16B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C16B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[13]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[13]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_5 to D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_5 to D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15D.CLK to     R18C15D.Q0 D01/SLICE_5 (from sclk)
ROUTE         4     0.132     R18C15D.Q0 to     R18C15D.A0 D01/sdiv[13]
CTOF_DEL    ---     0.101     R18C15D.A0 to     R18C15D.F0 D01/SLICE_5
ROUTE         1     0.000     R18C15D.F0 to    R18C15D.DI0 D01/sdiv_11[13] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C15D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C15D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[4]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[4]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_10 to D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_10 to D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C14C.CLK to     R18C14C.Q1 D01/SLICE_10 (from sclk)
ROUTE         2     0.132     R18C14C.Q1 to     R18C14C.A1 D01/sdiv[4]
CTOF_DEL    ---     0.101     R18C14C.A1 to     R18C14C.F1 D01/SLICE_10
ROUTE         1     0.000     R18C14C.F1 to    R18C14C.DI1 D01/sdiv_11[4] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C14C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C14C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[20]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_2 to D01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_2 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16C.CLK to     R18C16C.Q1 D01/SLICE_2 (from sclk)
ROUTE         6     0.132     R18C16C.Q1 to     R18C16C.A1 D01/sdiv[20]
CTOF_DEL    ---     0.101     R18C16C.A1 to     R18C16C.F1 D01/SLICE_2
ROUTE         1     0.000     R18C16C.F1 to    R18C16C.DI1 D01/sdiv_11[20] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C16C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C16C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/oscout  (from sclk +)
   Destination:    FF         Data in        D01/oscout  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_12 to D01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_12 to D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16A.CLK to     R14C16A.Q0 D01/SLICE_12 (from sclk)
ROUTE         2     0.132     R14C16A.Q0 to     R14C16A.A0 oscout0_c
CTOF_DEL    ---     0.101     R14C16A.A0 to     R14C16A.F0 D01/SLICE_12
ROUTE         1     0.000     R14C16A.F0 to    R14C16A.DI0 D01/oscout_0 (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R14C16A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R14C16A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[15]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[15]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_4 to D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_4 to D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16A.CLK to     R18C16A.Q0 D01/SLICE_4 (from sclk)
ROUTE         4     0.132     R18C16A.Q0 to     R18C16A.A0 D01/sdiv[15]
CTOF_DEL    ---     0.101     R18C16A.A0 to     R18C16A.F0 D01/SLICE_4
ROUTE         1     0.000     R18C16A.F0 to    R18C16A.DI0 D01/sdiv_11[15] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C16A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C16A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[19]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[19]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_2 to D01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_2 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16C.CLK to     R18C16C.Q0 D01/SLICE_2 (from sclk)
ROUTE         8     0.132     R18C16C.Q0 to     R18C16C.A0 D01/sdiv[19]
CTOF_DEL    ---     0.101     R18C16C.A0 to     R18C16C.F0 D01/SLICE_2
ROUTE         1     0.000     R18C16C.F0 to    R18C16C.DI0 D01/sdiv_11[19] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C16C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C16C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[1]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[1]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_11 to D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_11 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C14B.CLK to     R18C14B.Q0 D01/SLICE_11 (from sclk)
ROUTE         2     0.132     R18C14B.Q0 to     R18C14B.A0 D01/sdiv[1]
CTOF_DEL    ---     0.101     R18C14B.A0 to     R18C14B.F0 D01/SLICE_11
ROUTE         1     0.000     R18C14B.F0 to    R18C14B.DI0 D01/sdiv_11[1] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C14B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C14B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[11]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[11]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_6 to D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_6 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15C.CLK to     R18C15C.Q0 D01/SLICE_6 (from sclk)
ROUTE         3     0.132     R18C15C.Q0 to     R18C15C.A0 D01/sdiv[11]
CTOF_DEL    ---     0.101     R18C15C.A0 to     R18C15C.F0 D01/SLICE_6
ROUTE         1     0.000     R18C15C.F0 to    R18C15C.DI0 D01/sdiv_11[11] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C15C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C15C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sclk" 2.080000 MHz ;     |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: sclk   Source: D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5825 paths, 1 nets, and 203 connections (79.30% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

