===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.1976 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3370 ( 13.5%)    0.3370 ( 15.3%)  FIR Parser
    1.7168 ( 68.9%)    1.4404 ( 65.5%)  'firrtl.circuit' Pipeline
    1.0077 ( 40.5%)    1.0077 ( 45.9%)    LowerFIRRTLTypes
    0.6045 ( 24.3%)    0.3287 ( 15.0%)    'firrtl.module' Pipeline
    0.0846 (  3.4%)    0.0477 (  2.2%)      ExpandWhens
    0.1102 (  4.4%)    0.0583 (  2.7%)      CSE
    0.0025 (  0.1%)    0.0015 (  0.1%)        (A) DominanceInfo
    0.4097 ( 16.4%)    0.2227 ( 10.1%)      SimpleCanonicalizer
    0.0284 (  1.1%)    0.0284 (  1.3%)    IMConstProp
    0.0120 (  0.5%)    0.0120 (  0.5%)    BlackBoxReader
    0.0126 (  0.5%)    0.0121 (  0.6%)    'firrtl.module' Pipeline
    0.0126 (  0.5%)    0.0121 (  0.6%)      CheckWidths
    0.0897 (  3.6%)    0.0897 (  4.1%)  LowerFIRRTLToHW
    0.0218 (  0.9%)    0.0218 (  1.0%)  HWMemSimImpl
    0.1362 (  5.5%)    0.1220 (  5.6%)  'hw.module' Pipeline
    0.0197 (  0.8%)    0.0172 (  0.8%)    HWCleanup
    0.0645 (  2.6%)    0.0563 (  2.6%)    CSE
    0.0020 (  0.1%)    0.0019 (  0.1%)      (A) DominanceInfo
    0.0520 (  2.1%)    0.0484 (  2.2%)    SimpleCanonicalizer
    0.0423 (  1.7%)    0.0423 (  1.9%)  HWLegalizeNames
    0.0219 (  0.9%)    0.0191 (  0.9%)  'hw.module' Pipeline
    0.0219 (  0.9%)    0.0191 (  0.9%)    PrettifyVerilog
    0.0715 (  2.9%)    0.0715 (  3.3%)  Output
    0.0007 (  0.0%)    0.0007 (  0.0%)  Rest
    2.4909 (100.0%)    2.1976 (100.0%)  Total

{
  totalTime: 2.208,
  maxMemory: 117313536
}
