{
  "module_name": "qcom,gcc-ipq8074.h",
  "hash_id": "16b2fd21d4ddc9a380fa553b480bdd4bd51c49ade68dfdd8fbee9cb31b28548d",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,gcc-ipq8074.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_IPQ_GCC_8074_H\n#define _DT_BINDINGS_CLOCK_IPQ_GCC_8074_H\n\n#define GPLL0\t\t\t\t\t0\n#define GPLL0_MAIN\t\t\t\t1\n#define GCC_SLEEP_CLK_SRC\t\t\t2\n#define BLSP1_QUP1_I2C_APPS_CLK_SRC\t\t3\n#define BLSP1_QUP1_SPI_APPS_CLK_SRC\t\t4\n#define BLSP1_QUP2_I2C_APPS_CLK_SRC\t\t5\n#define BLSP1_QUP2_SPI_APPS_CLK_SRC\t\t6\n#define BLSP1_QUP3_I2C_APPS_CLK_SRC\t\t7\n#define BLSP1_QUP3_SPI_APPS_CLK_SRC\t\t8\n#define BLSP1_QUP4_I2C_APPS_CLK_SRC\t\t9\n#define BLSP1_QUP4_SPI_APPS_CLK_SRC\t\t10\n#define BLSP1_QUP5_I2C_APPS_CLK_SRC\t\t11\n#define BLSP1_QUP5_SPI_APPS_CLK_SRC\t\t12\n#define BLSP1_QUP6_I2C_APPS_CLK_SRC\t\t13\n#define BLSP1_QUP6_SPI_APPS_CLK_SRC\t\t14\n#define BLSP1_UART1_APPS_CLK_SRC\t\t15\n#define BLSP1_UART2_APPS_CLK_SRC\t\t16\n#define BLSP1_UART3_APPS_CLK_SRC\t\t17\n#define BLSP1_UART4_APPS_CLK_SRC\t\t18\n#define BLSP1_UART5_APPS_CLK_SRC\t\t19\n#define BLSP1_UART6_APPS_CLK_SRC\t\t20\n#define GCC_BLSP1_AHB_CLK\t\t\t21\n#define GCC_BLSP1_QUP1_I2C_APPS_CLK\t\t22\n#define GCC_BLSP1_QUP1_SPI_APPS_CLK\t\t23\n#define GCC_BLSP1_QUP2_I2C_APPS_CLK\t\t24\n#define GCC_BLSP1_QUP2_SPI_APPS_CLK\t\t25\n#define GCC_BLSP1_QUP3_I2C_APPS_CLK\t\t26\n#define GCC_BLSP1_QUP3_SPI_APPS_CLK\t\t27\n#define GCC_BLSP1_QUP4_I2C_APPS_CLK\t\t28\n#define GCC_BLSP1_QUP4_SPI_APPS_CLK\t\t29\n#define GCC_BLSP1_QUP5_I2C_APPS_CLK\t\t30\n#define GCC_BLSP1_QUP5_SPI_APPS_CLK\t\t31\n#define GCC_BLSP1_QUP6_I2C_APPS_CLK\t\t32\n#define GCC_BLSP1_QUP6_SPI_APPS_CLK\t\t33\n#define GCC_BLSP1_UART1_APPS_CLK\t\t34\n#define GCC_BLSP1_UART2_APPS_CLK\t\t35\n#define GCC_BLSP1_UART3_APPS_CLK\t\t36\n#define GCC_BLSP1_UART4_APPS_CLK\t\t37\n#define GCC_BLSP1_UART5_APPS_CLK\t\t38\n#define GCC_BLSP1_UART6_APPS_CLK\t\t39\n#define GCC_PRNG_AHB_CLK\t\t\t40\n#define GCC_QPIC_AHB_CLK\t\t\t41\n#define GCC_QPIC_CLK\t\t\t\t42\n#define PCNOC_BFDCD_CLK_SRC\t\t\t43\n#define GPLL2_MAIN\t\t\t\t44\n#define GPLL2\t\t\t\t\t45\n#define GPLL4_MAIN\t\t\t\t46\n#define GPLL4\t\t\t\t\t47\n#define GPLL6_MAIN\t\t\t\t48\n#define GPLL6\t\t\t\t\t49\n#define UBI32_PLL_MAIN\t\t\t\t50\n#define UBI32_PLL\t\t\t\t51\n#define NSS_CRYPTO_PLL_MAIN\t\t\t52\n#define NSS_CRYPTO_PLL\t\t\t\t53\n#define PCIE0_AXI_CLK_SRC\t\t\t54\n#define PCIE0_AUX_CLK_SRC\t\t\t55\n#define PCIE0_PIPE_CLK_SRC\t\t\t56\n#define PCIE1_AXI_CLK_SRC\t\t\t57\n#define PCIE1_AUX_CLK_SRC\t\t\t58\n#define PCIE1_PIPE_CLK_SRC\t\t\t59\n#define SDCC1_APPS_CLK_SRC\t\t\t60\n#define SDCC1_ICE_CORE_CLK_SRC\t\t\t61\n#define SDCC2_APPS_CLK_SRC\t\t\t62\n#define USB0_MASTER_CLK_SRC\t\t\t63\n#define USB0_AUX_CLK_SRC\t\t\t64\n#define USB0_MOCK_UTMI_CLK_SRC\t\t\t65\n#define USB0_PIPE_CLK_SRC\t\t\t66\n#define USB1_MASTER_CLK_SRC\t\t\t67\n#define USB1_AUX_CLK_SRC\t\t\t68\n#define USB1_MOCK_UTMI_CLK_SRC\t\t\t69\n#define USB1_PIPE_CLK_SRC\t\t\t70\n#define GCC_XO_CLK_SRC\t\t\t\t71\n#define SYSTEM_NOC_BFDCD_CLK_SRC\t\t72\n#define NSS_CE_CLK_SRC\t\t\t\t73\n#define NSS_NOC_BFDCD_CLK_SRC\t\t\t74\n#define NSS_CRYPTO_CLK_SRC\t\t\t75\n#define NSS_UBI0_CLK_SRC\t\t\t76\n#define NSS_UBI0_DIV_CLK_SRC\t\t\t77\n#define NSS_UBI1_CLK_SRC\t\t\t78\n#define NSS_UBI1_DIV_CLK_SRC\t\t\t79\n#define UBI_MPT_CLK_SRC\t\t\t\t80\n#define NSS_IMEM_CLK_SRC\t\t\t81\n#define NSS_PPE_CLK_SRC\t\t\t\t82\n#define NSS_PORT1_RX_CLK_SRC\t\t\t83\n#define NSS_PORT1_RX_DIV_CLK_SRC\t\t84\n#define NSS_PORT1_TX_CLK_SRC\t\t\t85\n#define NSS_PORT1_TX_DIV_CLK_SRC\t\t86\n#define NSS_PORT2_RX_CLK_SRC\t\t\t87\n#define NSS_PORT2_RX_DIV_CLK_SRC\t\t88\n#define NSS_PORT2_TX_CLK_SRC\t\t\t89\n#define NSS_PORT2_TX_DIV_CLK_SRC\t\t90\n#define NSS_PORT3_RX_CLK_SRC\t\t\t91\n#define NSS_PORT3_RX_DIV_CLK_SRC\t\t92\n#define NSS_PORT3_TX_CLK_SRC\t\t\t93\n#define NSS_PORT3_TX_DIV_CLK_SRC\t\t94\n#define NSS_PORT4_RX_CLK_SRC\t\t\t95\n#define NSS_PORT4_RX_DIV_CLK_SRC\t\t96\n#define NSS_PORT4_TX_CLK_SRC\t\t\t97\n#define NSS_PORT4_TX_DIV_CLK_SRC\t\t98\n#define NSS_PORT5_RX_CLK_SRC\t\t\t99\n#define NSS_PORT5_RX_DIV_CLK_SRC\t\t100\n#define NSS_PORT5_TX_CLK_SRC\t\t\t101\n#define NSS_PORT5_TX_DIV_CLK_SRC\t\t102\n#define NSS_PORT6_RX_CLK_SRC\t\t\t103\n#define NSS_PORT6_RX_DIV_CLK_SRC\t\t104\n#define NSS_PORT6_TX_CLK_SRC\t\t\t105\n#define NSS_PORT6_TX_DIV_CLK_SRC\t\t106\n#define CRYPTO_CLK_SRC\t\t\t\t107\n#define GP1_CLK_SRC\t\t\t\t108\n#define GP2_CLK_SRC\t\t\t\t109\n#define GP3_CLK_SRC\t\t\t\t110\n#define GCC_PCIE0_AHB_CLK\t\t\t111\n#define GCC_PCIE0_AUX_CLK\t\t\t112\n#define GCC_PCIE0_AXI_M_CLK\t\t\t113\n#define GCC_PCIE0_AXI_S_CLK\t\t\t114\n#define GCC_PCIE0_PIPE_CLK\t\t\t115\n#define GCC_SYS_NOC_PCIE0_AXI_CLK\t\t116\n#define GCC_PCIE1_AHB_CLK\t\t\t117\n#define GCC_PCIE1_AUX_CLK\t\t\t118\n#define GCC_PCIE1_AXI_M_CLK\t\t\t119\n#define GCC_PCIE1_AXI_S_CLK\t\t\t120\n#define GCC_PCIE1_PIPE_CLK\t\t\t121\n#define GCC_SYS_NOC_PCIE1_AXI_CLK\t\t122\n#define GCC_USB0_AUX_CLK\t\t\t123\n#define GCC_SYS_NOC_USB0_AXI_CLK\t\t124\n#define GCC_USB0_MASTER_CLK\t\t\t125\n#define GCC_USB0_MOCK_UTMI_CLK\t\t\t126\n#define GCC_USB0_PHY_CFG_AHB_CLK\t\t127\n#define GCC_USB0_PIPE_CLK\t\t\t128\n#define GCC_USB0_SLEEP_CLK\t\t\t129\n#define GCC_USB1_AUX_CLK\t\t\t130\n#define GCC_SYS_NOC_USB1_AXI_CLK\t\t131\n#define GCC_USB1_MASTER_CLK\t\t\t132\n#define GCC_USB1_MOCK_UTMI_CLK\t\t\t133\n#define GCC_USB1_PHY_CFG_AHB_CLK\t\t134\n#define GCC_USB1_PIPE_CLK\t\t\t135\n#define GCC_USB1_SLEEP_CLK\t\t\t136\n#define GCC_SDCC1_AHB_CLK\t\t\t137\n#define GCC_SDCC1_APPS_CLK\t\t\t138\n#define GCC_SDCC1_ICE_CORE_CLK\t\t\t139\n#define GCC_SDCC2_AHB_CLK\t\t\t140\n#define GCC_SDCC2_APPS_CLK\t\t\t141\n#define GCC_MEM_NOC_NSS_AXI_CLK\t\t\t142\n#define GCC_NSS_CE_APB_CLK\t\t\t143\n#define GCC_NSS_CE_AXI_CLK\t\t\t144\n#define GCC_NSS_CFG_CLK\t\t\t\t145\n#define GCC_NSS_CRYPTO_CLK\t\t\t146\n#define GCC_NSS_CSR_CLK\t\t\t\t147\n#define GCC_NSS_EDMA_CFG_CLK\t\t\t148\n#define GCC_NSS_EDMA_CLK\t\t\t149\n#define GCC_NSS_IMEM_CLK\t\t\t150\n#define GCC_NSS_NOC_CLK\t\t\t\t151\n#define GCC_NSS_PPE_BTQ_CLK\t\t\t152\n#define GCC_NSS_PPE_CFG_CLK\t\t\t153\n#define GCC_NSS_PPE_CLK\t\t\t\t154\n#define GCC_NSS_PPE_IPE_CLK\t\t\t155\n#define GCC_NSS_PTP_REF_CLK\t\t\t156\n#define GCC_NSSNOC_CE_APB_CLK\t\t\t157\n#define GCC_NSSNOC_CE_AXI_CLK\t\t\t158\n#define GCC_NSSNOC_CRYPTO_CLK\t\t\t159\n#define GCC_NSSNOC_PPE_CFG_CLK\t\t\t160\n#define GCC_NSSNOC_PPE_CLK\t\t\t161\n#define GCC_NSSNOC_QOSGEN_REF_CLK\t\t162\n#define GCC_NSSNOC_SNOC_CLK\t\t\t163\n#define GCC_NSSNOC_TIMEOUT_REF_CLK\t\t164\n#define GCC_NSSNOC_UBI0_AHB_CLK\t\t\t165\n#define GCC_NSSNOC_UBI1_AHB_CLK\t\t\t166\n#define GCC_UBI0_AHB_CLK\t\t\t167\n#define GCC_UBI0_AXI_CLK\t\t\t168\n#define GCC_UBI0_NC_AXI_CLK\t\t\t169\n#define GCC_UBI0_CORE_CLK\t\t\t170\n#define GCC_UBI0_MPT_CLK\t\t\t171\n#define GCC_UBI1_AHB_CLK\t\t\t172\n#define GCC_UBI1_AXI_CLK\t\t\t173\n#define GCC_UBI1_NC_AXI_CLK\t\t\t174\n#define GCC_UBI1_CORE_CLK\t\t\t175\n#define GCC_UBI1_MPT_CLK\t\t\t176\n#define GCC_CMN_12GPLL_AHB_CLK\t\t\t177\n#define GCC_CMN_12GPLL_SYS_CLK\t\t\t178\n#define GCC_MDIO_AHB_CLK\t\t\t179\n#define GCC_UNIPHY0_AHB_CLK\t\t\t180\n#define GCC_UNIPHY0_SYS_CLK\t\t\t181\n#define GCC_UNIPHY1_AHB_CLK\t\t\t182\n#define GCC_UNIPHY1_SYS_CLK\t\t\t183\n#define GCC_UNIPHY2_AHB_CLK\t\t\t184\n#define GCC_UNIPHY2_SYS_CLK\t\t\t185\n#define GCC_NSS_PORT1_RX_CLK\t\t\t186\n#define GCC_NSS_PORT1_TX_CLK\t\t\t187\n#define GCC_NSS_PORT2_RX_CLK\t\t\t188\n#define GCC_NSS_PORT2_TX_CLK\t\t\t189\n#define GCC_NSS_PORT3_RX_CLK\t\t\t190\n#define GCC_NSS_PORT3_TX_CLK\t\t\t191\n#define GCC_NSS_PORT4_RX_CLK\t\t\t192\n#define GCC_NSS_PORT4_TX_CLK\t\t\t193\n#define GCC_NSS_PORT5_RX_CLK\t\t\t194\n#define GCC_NSS_PORT5_TX_CLK\t\t\t195\n#define GCC_NSS_PORT6_RX_CLK\t\t\t196\n#define GCC_NSS_PORT6_TX_CLK\t\t\t197\n#define GCC_PORT1_MAC_CLK\t\t\t198\n#define GCC_PORT2_MAC_CLK\t\t\t199\n#define GCC_PORT3_MAC_CLK\t\t\t200\n#define GCC_PORT4_MAC_CLK\t\t\t201\n#define GCC_PORT5_MAC_CLK\t\t\t202\n#define GCC_PORT6_MAC_CLK\t\t\t203\n#define GCC_UNIPHY0_PORT1_RX_CLK\t\t204\n#define GCC_UNIPHY0_PORT1_TX_CLK\t\t205\n#define GCC_UNIPHY0_PORT2_RX_CLK\t\t206\n#define GCC_UNIPHY0_PORT2_TX_CLK\t\t207\n#define GCC_UNIPHY0_PORT3_RX_CLK\t\t208\n#define GCC_UNIPHY0_PORT3_TX_CLK\t\t209\n#define GCC_UNIPHY0_PORT4_RX_CLK\t\t210\n#define GCC_UNIPHY0_PORT4_TX_CLK\t\t211\n#define GCC_UNIPHY0_PORT5_RX_CLK\t\t212\n#define GCC_UNIPHY0_PORT5_TX_CLK\t\t213\n#define GCC_UNIPHY1_PORT5_RX_CLK\t\t214\n#define GCC_UNIPHY1_PORT5_TX_CLK\t\t215\n#define GCC_UNIPHY2_PORT6_RX_CLK\t\t216\n#define GCC_UNIPHY2_PORT6_TX_CLK\t\t217\n#define GCC_CRYPTO_AHB_CLK\t\t\t218\n#define GCC_CRYPTO_AXI_CLK\t\t\t219\n#define GCC_CRYPTO_CLK\t\t\t\t220\n#define GCC_GP1_CLK\t\t\t\t221\n#define GCC_GP2_CLK\t\t\t\t222\n#define GCC_GP3_CLK\t\t\t\t223\n#define GCC_PCIE0_AXI_S_BRIDGE_CLK\t\t224\n#define GCC_PCIE0_RCHNG_CLK_SRC\t\t\t225\n#define GCC_PCIE0_RCHNG_CLK\t\t\t226\n#define GCC_CRYPTO_PPE_CLK\t\t\t227\n\n#define GCC_BLSP1_BCR\t\t\t\t0\n#define GCC_BLSP1_QUP1_BCR\t\t\t1\n#define GCC_BLSP1_UART1_BCR\t\t\t2\n#define GCC_BLSP1_QUP2_BCR\t\t\t3\n#define GCC_BLSP1_UART2_BCR\t\t\t4\n#define GCC_BLSP1_QUP3_BCR\t\t\t5\n#define GCC_BLSP1_UART3_BCR\t\t\t6\n#define GCC_BLSP1_QUP4_BCR\t\t\t7\n#define GCC_BLSP1_UART4_BCR\t\t\t8\n#define GCC_BLSP1_QUP5_BCR\t\t\t9\n#define GCC_BLSP1_UART5_BCR\t\t\t10\n#define GCC_BLSP1_QUP6_BCR\t\t\t11\n#define GCC_BLSP1_UART6_BCR\t\t\t12\n#define GCC_IMEM_BCR\t\t\t\t13\n#define GCC_SMMU_BCR\t\t\t\t14\n#define GCC_APSS_TCU_BCR\t\t\t15\n#define GCC_SMMU_XPU_BCR\t\t\t16\n#define GCC_PCNOC_TBU_BCR\t\t\t17\n#define GCC_SMMU_CFG_BCR\t\t\t18\n#define GCC_PRNG_BCR\t\t\t\t19\n#define GCC_BOOT_ROM_BCR\t\t\t20\n#define GCC_CRYPTO_BCR\t\t\t\t21\n#define GCC_WCSS_BCR\t\t\t\t22\n#define GCC_WCSS_Q6_BCR\t\t\t\t23\n#define GCC_NSS_BCR\t\t\t\t24\n#define GCC_SEC_CTRL_BCR\t\t\t25\n#define GCC_ADSS_BCR\t\t\t\t26\n#define GCC_DDRSS_BCR\t\t\t\t27\n#define GCC_SYSTEM_NOC_BCR\t\t\t28\n#define GCC_PCNOC_BCR\t\t\t\t29\n#define GCC_TCSR_BCR\t\t\t\t30\n#define GCC_QDSS_BCR\t\t\t\t31\n#define GCC_DCD_BCR\t\t\t\t32\n#define GCC_MSG_RAM_BCR\t\t\t\t33\n#define GCC_MPM_BCR\t\t\t\t34\n#define GCC_SPMI_BCR\t\t\t\t35\n#define GCC_SPDM_BCR\t\t\t\t36\n#define GCC_RBCPR_BCR\t\t\t\t37\n#define GCC_RBCPR_MX_BCR\t\t\t38\n#define GCC_TLMM_BCR\t\t\t\t39\n#define GCC_RBCPR_WCSS_BCR\t\t\t40\n#define GCC_USB0_PHY_BCR\t\t\t41\n#define GCC_USB3PHY_0_PHY_BCR\t\t\t42\n#define GCC_USB0_BCR\t\t\t\t43\n#define GCC_USB1_PHY_BCR\t\t\t44\n#define GCC_USB3PHY_1_PHY_BCR\t\t\t45\n#define GCC_USB1_BCR\t\t\t\t46\n#define GCC_QUSB2_0_PHY_BCR\t\t\t47\n#define GCC_QUSB2_1_PHY_BCR\t\t\t48\n#define GCC_SDCC1_BCR\t\t\t\t49\n#define GCC_SDCC2_BCR\t\t\t\t50\n#define GCC_SNOC_BUS_TIMEOUT0_BCR\t\t51\n#define GCC_SNOC_BUS_TIMEOUT2_BCR\t\t52\n#define GCC_SNOC_BUS_TIMEOUT3_BCR\t\t53\n#define GCC_PCNOC_BUS_TIMEOUT0_BCR\t\t54\n#define GCC_PCNOC_BUS_TIMEOUT1_BCR\t\t55\n#define GCC_PCNOC_BUS_TIMEOUT2_BCR\t\t56\n#define GCC_PCNOC_BUS_TIMEOUT3_BCR\t\t57\n#define GCC_PCNOC_BUS_TIMEOUT4_BCR\t\t58\n#define GCC_PCNOC_BUS_TIMEOUT5_BCR\t\t59\n#define GCC_PCNOC_BUS_TIMEOUT6_BCR\t\t60\n#define GCC_PCNOC_BUS_TIMEOUT7_BCR\t\t61\n#define GCC_PCNOC_BUS_TIMEOUT8_BCR\t\t62\n#define GCC_PCNOC_BUS_TIMEOUT9_BCR\t\t63\n#define GCC_UNIPHY0_BCR\t\t\t\t64\n#define GCC_UNIPHY1_BCR\t\t\t\t65\n#define GCC_UNIPHY2_BCR\t\t\t\t66\n#define GCC_CMN_12GPLL_BCR\t\t\t67\n#define GCC_QPIC_BCR\t\t\t\t68\n#define GCC_MDIO_BCR\t\t\t\t69\n#define GCC_PCIE1_TBU_BCR\t\t\t70\n#define GCC_WCSS_CORE_TBU_BCR\t\t\t71\n#define GCC_WCSS_Q6_TBU_BCR\t\t\t72\n#define GCC_USB0_TBU_BCR\t\t\t73\n#define GCC_USB1_TBU_BCR\t\t\t74\n#define GCC_PCIE0_TBU_BCR\t\t\t75\n#define GCC_NSS_NOC_TBU_BCR\t\t\t76\n#define GCC_PCIE0_BCR\t\t\t\t77\n#define GCC_PCIE0_PHY_BCR\t\t\t78\n#define GCC_PCIE0PHY_PHY_BCR\t\t\t79\n#define GCC_PCIE0_LINK_DOWN_BCR\t\t\t80\n#define GCC_PCIE1_BCR\t\t\t\t81\n#define GCC_PCIE1_PHY_BCR\t\t\t82\n#define GCC_PCIE1PHY_PHY_BCR\t\t\t83\n#define GCC_PCIE1_LINK_DOWN_BCR\t\t\t84\n#define GCC_DCC_BCR\t\t\t\t85\n#define GCC_APC0_VOLTAGE_DROOP_DETECTOR_BCR\t86\n#define GCC_APC1_VOLTAGE_DROOP_DETECTOR_BCR\t87\n#define GCC_SMMU_CATS_BCR\t\t\t88\n#define GCC_UBI0_AXI_ARES\t\t\t89\n#define GCC_UBI0_AHB_ARES\t\t\t90\n#define GCC_UBI0_NC_AXI_ARES\t\t\t91\n#define GCC_UBI0_DBG_ARES\t\t\t92\n#define GCC_UBI0_CORE_CLAMP_ENABLE\t\t93\n#define GCC_UBI0_CLKRST_CLAMP_ENABLE\t\t94\n#define GCC_UBI1_AXI_ARES\t\t\t95\n#define GCC_UBI1_AHB_ARES\t\t\t96\n#define GCC_UBI1_NC_AXI_ARES\t\t\t97\n#define GCC_UBI1_DBG_ARES\t\t\t98\n#define GCC_UBI1_CORE_CLAMP_ENABLE\t\t99\n#define GCC_UBI1_CLKRST_CLAMP_ENABLE\t\t100\n#define GCC_NSS_CFG_ARES\t\t\t101\n#define GCC_NSS_IMEM_ARES\t\t\t102\n#define GCC_NSS_NOC_ARES\t\t\t103\n#define GCC_NSS_CRYPTO_ARES\t\t\t104\n#define GCC_NSS_CSR_ARES\t\t\t105\n#define GCC_NSS_CE_APB_ARES\t\t\t106\n#define GCC_NSS_CE_AXI_ARES\t\t\t107\n#define GCC_NSSNOC_CE_APB_ARES\t\t\t108\n#define GCC_NSSNOC_CE_AXI_ARES\t\t\t109\n#define GCC_NSSNOC_UBI0_AHB_ARES\t\t110\n#define GCC_NSSNOC_UBI1_AHB_ARES\t\t111\n#define GCC_NSSNOC_SNOC_ARES\t\t\t112\n#define GCC_NSSNOC_CRYPTO_ARES\t\t\t113\n#define GCC_NSSNOC_ATB_ARES\t\t\t114\n#define GCC_NSSNOC_QOSGEN_REF_ARES\t\t115\n#define GCC_NSSNOC_TIMEOUT_REF_ARES\t\t116\n#define GCC_PCIE0_PIPE_ARES\t\t\t117\n#define GCC_PCIE0_SLEEP_ARES\t\t\t118\n#define GCC_PCIE0_CORE_STICKY_ARES\t\t119\n#define GCC_PCIE0_AXI_MASTER_ARES\t\t120\n#define GCC_PCIE0_AXI_SLAVE_ARES\t\t121\n#define GCC_PCIE0_AHB_ARES\t\t\t122\n#define GCC_PCIE0_AXI_MASTER_STICKY_ARES\t123\n#define GCC_PCIE1_PIPE_ARES\t\t\t124\n#define GCC_PCIE1_SLEEP_ARES\t\t\t125\n#define GCC_PCIE1_CORE_STICKY_ARES\t\t126\n#define GCC_PCIE1_AXI_MASTER_ARES\t\t127\n#define GCC_PCIE1_AXI_SLAVE_ARES\t\t128\n#define GCC_PCIE1_AHB_ARES\t\t\t129\n#define GCC_PCIE1_AXI_MASTER_STICKY_ARES\t130\n#define GCC_PCIE0_AXI_SLAVE_STICKY_ARES\t\t131\n#define GCC_PPE_FULL_RESET\t\t\t132\n#define GCC_UNIPHY0_SOFT_RESET\t\t\t133\n#define GCC_UNIPHY0_XPCS_RESET\t\t\t134\n#define GCC_UNIPHY1_SOFT_RESET\t\t\t135\n#define GCC_UNIPHY1_XPCS_RESET\t\t\t136\n#define GCC_UNIPHY2_SOFT_RESET\t\t\t137\n#define GCC_UNIPHY2_XPCS_RESET\t\t\t138\n#define GCC_EDMA_HW_RESET\t\t\t139\n#define GCC_NSSPORT1_RESET\t\t\t140\n#define GCC_NSSPORT2_RESET\t\t\t141\n#define GCC_NSSPORT3_RESET\t\t\t142\n#define GCC_NSSPORT4_RESET\t\t\t143\n#define GCC_NSSPORT5_RESET\t\t\t144\n#define GCC_NSSPORT6_RESET\t\t\t145\n\n#define USB0_GDSC\t\t\t\t0\n#define USB1_GDSC\t\t\t\t1\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}