Warning (10268): Verilog HDL information at Color_Mapper.sv(347): always construct contains both blocking and non-blocking assignments File: C:/Users/BILLCHEN/Desktop/ece385_final/Color_Mapper.sv Line: 347
Info (10281): Verilog HDL Declaration information at Color_Mapper.sv(167): object "WINNER" differs only in case from object "winner" in the same scope File: C:/Users/BILLCHEN/Desktop/ece385_final/Color_Mapper.sv Line: 167
Info (10281): Verilog HDL Declaration information at Color_Mapper.sv(160): object "GAMEOVER" differs only in case from object "gameover" in the same scope File: C:/Users/BILLCHEN/Desktop/ece385_final/Color_Mapper.sv Line: 160
Info (10281): Verilog HDL Declaration information at Color_Mapper.sv(168): object "TITLE" differs only in case from object "title" in the same scope File: C:/Users/BILLCHEN/Desktop/ece385_final/Color_Mapper.sv Line: 168
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/BILLCHEN/Desktop/ece385_final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/BILLCHEN/Desktop/ece385_final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/BILLCHEN/Desktop/ece385_final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/BILLCHEN/Desktop/ece385_final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/BILLCHEN/Desktop/ece385_final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/BILLCHEN/Desktop/ece385_final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/BILLCHEN/Desktop/ece385_final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/BILLCHEN/Desktop/ece385_final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at lab8_soc_sdram_test_component.v(238): extended using "x" or "z" File: C:/Users/BILLCHEN/Desktop/ece385_final/lab8_soc/synthesis/submodules/lab8_soc_sdram_test_component.v Line: 238
Warning (10273): Verilog HDL warning at lab8_soc_sdram_test_component.v(239): extended using "x" or "z" File: C:/Users/BILLCHEN/Desktop/ece385_final/lab8_soc/synthesis/submodules/lab8_soc_sdram_test_component.v Line: 239
Warning (10273): Verilog HDL warning at lab8_soc_sdram_test_component.v(240): extended using "x" or "z" File: C:/Users/BILLCHEN/Desktop/ece385_final/lab8_soc/synthesis/submodules/lab8_soc_sdram_test_component.v Line: 240
Warning (10273): Verilog HDL warning at lab8_soc_sdram_test_component.v(241): extended using "x" or "z" File: C:/Users/BILLCHEN/Desktop/ece385_final/lab8_soc/synthesis/submodules/lab8_soc_sdram_test_component.v Line: 241
Warning (10273): Verilog HDL warning at hpi_io_intf.sv(43): extended using "x" or "z" File: C:/Users/BILLCHEN/Desktop/ece385_final/hpi_io_intf.sv Line: 43
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/BILLCHEN/Desktop/ece385_final/HexDriver.sv Line: 23
Warning (10268): Verilog HDL information at rtc.sv(6): always construct contains both blocking and non-blocking assignments File: C:/Users/BILLCHEN/Desktop/ece385_final/rtc.sv Line: 6
Warning (10268): Verilog HDL information at rtc.sv(26): always construct contains both blocking and non-blocking assignments File: C:/Users/BILLCHEN/Desktop/ece385_final/rtc.sv Line: 26
Warning (10268): Verilog HDL information at bullet.sv(52): always construct contains both blocking and non-blocking assignments File: C:/Users/BILLCHEN/Desktop/ece385_final/bullet.sv Line: 52
Warning (10268): Verilog HDL information at Spike_Array_1.sv(104): always construct contains both blocking and non-blocking assignments File: C:/Users/BILLCHEN/Desktop/ece385_final/Spike_Array_1.sv Line: 104
Warning (10268): Verilog HDL information at Spike_Array_2.sv(65): always construct contains both blocking and non-blocking assignments File: C:/Users/BILLCHEN/Desktop/ece385_final/Spike_Array_2.sv Line: 65
