Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jul  1 03:10:46 2025
| Host         : DESKTOP-93GTNQD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.859      -89.487                     52                 2932        0.028        0.000                      0                 2918        1.845        0.000                       0                  1708  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                              -10.859      -84.582                      8                  572        0.083        0.000                      0                  558        3.020        0.000                       0                   397  
clk_fpga_0                                             2.049        0.000                      0                 2333        0.028        0.000                      0                 2333        3.020        0.000                       0                  1303  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.223       -4.906                     44                  131        0.354        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            8  Failing Endpoints,  Worst Slack      -10.859ns,  Total Violation      -84.582ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.859ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 9.907ns (52.679%)  route 8.899ns (47.321%))
  Logic Levels:           31  (CARRY4=21 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.671     4.832    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X21Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     5.288 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/Q
                         net (fo=5, routed)           0.671     5.959    system_i/freq_to_voltage_0/inst/frequency_in[3]
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.479 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.479    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.802 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.761     7.564    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X21Y40         LUT2 (Prop_lut2_I0_O)        0.306     7.870 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.870    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.420 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.534 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.534    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/freq_to_voltage_0/inst/voltage_out2_carry__3_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.982 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__4/O[1]
                         net (fo=3, routed)           0.485     9.467    system_i/freq_to_voltage_0/inst/voltage_out2_carry__4_n_6
    SLICE_X15Y43         LUT3 (Prop_lut3_I0_O)        0.303     9.770 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1/O
                         net (fo=1, routed)           0.478    10.247    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.632 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.632    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.966 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2/O[1]
                         net (fo=3, routed)           0.998    11.964    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2_n_6
    SLICE_X13Y42         LUT5 (Prop_lut5_I0_O)        0.303    12.267 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1/O
                         net (fo=2, routed)           0.755    13.022    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.407 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.407    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.720 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[3]
                         net (fo=10, routed)          0.805    14.525    system_i/freq_to_voltage_0/inst/voltage_out2[31]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.306    14.831 r  system_i/freq_to_voltage_0/inst/i__carry__6_i_1/O
                         net (fo=1, routed)           0.000    14.831    system_i/freq_to_voltage_0/inst/i__carry__6_i_1_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.363 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.363    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.585 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          1.010    16.595    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.299    16.894 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.894    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.444    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.601 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/CO[1]
                         net (fo=3, routed)           0.699    18.300    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_2
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.329    18.629 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1/O
                         net (fo=1, routed)           0.462    19.092    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.477 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.477    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.591    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.925 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[1]
                         net (fo=3, routed)           0.864    20.788    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_6
    SLICE_X12Y45         LUT4 (Prop_lut4_I2_O)        0.303    21.091 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    21.091    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.624 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.624    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.741    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.858    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.112 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.449    22.561    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X13Y49         LUT3 (Prop_lut3_I0_O)        0.367    22.928 r  system_i/freq_to_voltage_0/inst/voltage_out[3]_i_2/O
                         net (fo=3, routed)           0.311    23.239    system_i/freq_to_voltage_0/inst/voltage_out[3]_i_2_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.363 r  system_i/freq_to_voltage_0/inst/voltage_out[7]_i_2/O
                         net (fo=1, routed)           0.151    23.514    system_i/freq_to_voltage_0/inst/voltage_out0[7]
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.124    23.638 r  system_i/freq_to_voltage_0/inst/voltage_out[7]_i_1/O
                         net (fo=1, routed)           0.000    23.638    system_i/freq_to_voltage_0/inst/voltage_out[7]_i_1_n_0
    SLICE_X13Y48         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.508    12.420    system_i/freq_to_voltage_0/inst/clk
    SLICE_X13Y48         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[7]/C
                         clock pessimism              0.364    12.784    
                         clock uncertainty           -0.035    12.749    
    SLICE_X13Y48         FDSE (Setup_fdse_C_D)        0.031    12.780    system_i/freq_to_voltage_0/inst/voltage_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -23.638    
  -------------------------------------------------------------------
                         slack                                -10.859    

Slack (VIOLATED) :        -10.756ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.745ns  (logic 9.783ns (52.191%)  route 8.962ns (47.809%))
  Logic Levels:           30  (CARRY4=21 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.671     4.832    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X21Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     5.288 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/Q
                         net (fo=5, routed)           0.671     5.959    system_i/freq_to_voltage_0/inst/frequency_in[3]
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.479 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.479    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.802 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.761     7.564    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X21Y40         LUT2 (Prop_lut2_I0_O)        0.306     7.870 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.870    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.420 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.534 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.534    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/freq_to_voltage_0/inst/voltage_out2_carry__3_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.982 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__4/O[1]
                         net (fo=3, routed)           0.485     9.467    system_i/freq_to_voltage_0/inst/voltage_out2_carry__4_n_6
    SLICE_X15Y43         LUT3 (Prop_lut3_I0_O)        0.303     9.770 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1/O
                         net (fo=1, routed)           0.478    10.247    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.632 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.632    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.966 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2/O[1]
                         net (fo=3, routed)           0.998    11.964    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2_n_6
    SLICE_X13Y42         LUT5 (Prop_lut5_I0_O)        0.303    12.267 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1/O
                         net (fo=2, routed)           0.755    13.022    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.407 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.407    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.720 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[3]
                         net (fo=10, routed)          0.805    14.525    system_i/freq_to_voltage_0/inst/voltage_out2[31]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.306    14.831 r  system_i/freq_to_voltage_0/inst/i__carry__6_i_1/O
                         net (fo=1, routed)           0.000    14.831    system_i/freq_to_voltage_0/inst/i__carry__6_i_1_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.363 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.363    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.585 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          1.010    16.595    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.299    16.894 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.894    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.444    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.601 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/CO[1]
                         net (fo=3, routed)           0.699    18.300    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_2
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.329    18.629 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1/O
                         net (fo=1, routed)           0.462    19.092    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.477 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.477    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.591    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.925 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[1]
                         net (fo=3, routed)           0.864    20.788    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_6
    SLICE_X12Y45         LUT4 (Prop_lut4_I2_O)        0.303    21.091 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    21.091    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.624 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.624    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.741    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.858    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.112 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.360    22.473    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.367    22.840 r  system_i/freq_to_voltage_0/inst/voltage_out[6]_i_2/O
                         net (fo=2, routed)           0.613    23.453    system_i/freq_to_voltage_0/inst/voltage_out[6]_i_2_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.577 r  system_i/freq_to_voltage_0/inst/voltage_out[5]_i_1/O
                         net (fo=1, routed)           0.000    23.577    system_i/freq_to_voltage_0/inst/voltage_out[5]_i_1_n_0
    SLICE_X16Y49         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.501    12.413    system_i/freq_to_voltage_0/inst/clk
    SLICE_X16Y49         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[5]/C
                         clock pessimism              0.364    12.777    
                         clock uncertainty           -0.035    12.742    
    SLICE_X16Y49         FDSE (Setup_fdse_C_D)        0.079    12.821    system_i/freq_to_voltage_0/inst/voltage_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -23.577    
  -------------------------------------------------------------------
                         slack                                -10.756    

Slack (VIOLATED) :        -10.752ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.741ns  (logic 9.783ns (52.202%)  route 8.958ns (47.798%))
  Logic Levels:           30  (CARRY4=21 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.671     4.832    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X21Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     5.288 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/Q
                         net (fo=5, routed)           0.671     5.959    system_i/freq_to_voltage_0/inst/frequency_in[3]
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.479 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.479    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.802 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.761     7.564    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X21Y40         LUT2 (Prop_lut2_I0_O)        0.306     7.870 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.870    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.420 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.534 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.534    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/freq_to_voltage_0/inst/voltage_out2_carry__3_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.982 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__4/O[1]
                         net (fo=3, routed)           0.485     9.467    system_i/freq_to_voltage_0/inst/voltage_out2_carry__4_n_6
    SLICE_X15Y43         LUT3 (Prop_lut3_I0_O)        0.303     9.770 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1/O
                         net (fo=1, routed)           0.478    10.247    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.632 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.632    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.966 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2/O[1]
                         net (fo=3, routed)           0.998    11.964    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2_n_6
    SLICE_X13Y42         LUT5 (Prop_lut5_I0_O)        0.303    12.267 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1/O
                         net (fo=2, routed)           0.755    13.022    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.407 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.407    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.720 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[3]
                         net (fo=10, routed)          0.805    14.525    system_i/freq_to_voltage_0/inst/voltage_out2[31]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.306    14.831 r  system_i/freq_to_voltage_0/inst/i__carry__6_i_1/O
                         net (fo=1, routed)           0.000    14.831    system_i/freq_to_voltage_0/inst/i__carry__6_i_1_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.363 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.363    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.585 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          1.010    16.595    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.299    16.894 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.894    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.444    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.601 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/CO[1]
                         net (fo=3, routed)           0.699    18.300    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_2
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.329    18.629 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1/O
                         net (fo=1, routed)           0.462    19.092    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.477 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.477    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.591    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.925 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[1]
                         net (fo=3, routed)           0.864    20.788    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_6
    SLICE_X12Y45         LUT4 (Prop_lut4_I2_O)        0.303    21.091 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    21.091    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.624 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.624    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.741    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.858    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.112 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.360    22.473    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.367    22.840 r  system_i/freq_to_voltage_0/inst/voltage_out[6]_i_2/O
                         net (fo=2, routed)           0.609    23.449    system_i/freq_to_voltage_0/inst/voltage_out[6]_i_2_n_0
    SLICE_X16Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.573 r  system_i/freq_to_voltage_0/inst/voltage_out[4]_i_1/O
                         net (fo=1, routed)           0.000    23.573    system_i/freq_to_voltage_0/inst/voltage_out[4]_i_1_n_0
    SLICE_X16Y49         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.501    12.413    system_i/freq_to_voltage_0/inst/clk
    SLICE_X16Y49         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[4]/C
                         clock pessimism              0.364    12.777    
                         clock uncertainty           -0.035    12.742    
    SLICE_X16Y49         FDSE (Setup_fdse_C_D)        0.079    12.821    system_i/freq_to_voltage_0/inst/voltage_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -23.573    
  -------------------------------------------------------------------
                         slack                                -10.752    

Slack (VIOLATED) :        -10.667ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.609ns  (logic 9.783ns (52.571%)  route 8.826ns (47.429%))
  Logic Levels:           30  (CARRY4=21 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.671     4.832    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X21Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     5.288 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/Q
                         net (fo=5, routed)           0.671     5.959    system_i/freq_to_voltage_0/inst/frequency_in[3]
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.479 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.479    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.802 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.761     7.564    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X21Y40         LUT2 (Prop_lut2_I0_O)        0.306     7.870 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.870    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.420 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.534 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.534    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/freq_to_voltage_0/inst/voltage_out2_carry__3_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.982 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__4/O[1]
                         net (fo=3, routed)           0.485     9.467    system_i/freq_to_voltage_0/inst/voltage_out2_carry__4_n_6
    SLICE_X15Y43         LUT3 (Prop_lut3_I0_O)        0.303     9.770 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1/O
                         net (fo=1, routed)           0.478    10.247    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.632 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.632    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.966 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2/O[1]
                         net (fo=3, routed)           0.998    11.964    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2_n_6
    SLICE_X13Y42         LUT5 (Prop_lut5_I0_O)        0.303    12.267 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1/O
                         net (fo=2, routed)           0.755    13.022    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.407 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.407    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.720 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[3]
                         net (fo=10, routed)          0.805    14.525    system_i/freq_to_voltage_0/inst/voltage_out2[31]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.306    14.831 r  system_i/freq_to_voltage_0/inst/i__carry__6_i_1/O
                         net (fo=1, routed)           0.000    14.831    system_i/freq_to_voltage_0/inst/i__carry__6_i_1_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.363 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.363    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.585 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          1.010    16.595    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.299    16.894 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.894    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.444    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.601 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/CO[1]
                         net (fo=3, routed)           0.699    18.300    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_2
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.329    18.629 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1/O
                         net (fo=1, routed)           0.462    19.092    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.477 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.477    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.591    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.925 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[1]
                         net (fo=3, routed)           0.864    20.788    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_6
    SLICE_X12Y45         LUT4 (Prop_lut4_I2_O)        0.303    21.091 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    21.091    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.624 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.624    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.741    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.858    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.112 f  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.500    22.613    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.367    22.980 r  system_i/freq_to_voltage_0/inst/voltage_out[6]_i_3/O
                         net (fo=3, routed)           0.338    23.317    system_i/freq_to_voltage_0/inst/voltage_out[6]_i_3_n_0
    SLICE_X17Y49         LUT6 (Prop_lut6_I2_O)        0.124    23.441 r  system_i/freq_to_voltage_0/inst/voltage_out[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    23.441    system_i/freq_to_voltage_0/inst/voltage_out[6]_i_1_n_0
    SLICE_X17Y49         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.501    12.413    system_i/freq_to_voltage_0/inst/clk
    SLICE_X17Y49         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[6]/C
                         clock pessimism              0.364    12.777    
                         clock uncertainty           -0.035    12.742    
    SLICE_X17Y49         FDSE (Setup_fdse_C_D)        0.032    12.774    system_i/freq_to_voltage_0/inst/voltage_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                         -23.441    
  -------------------------------------------------------------------
                         slack                                -10.667    

Slack (VIOLATED) :        -10.590ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.536ns  (logic 9.783ns (52.779%)  route 8.753ns (47.221%))
  Logic Levels:           30  (CARRY4=21 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.671     4.832    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X21Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     5.288 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/Q
                         net (fo=5, routed)           0.671     5.959    system_i/freq_to_voltage_0/inst/frequency_in[3]
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.479 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.479    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.802 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.761     7.564    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X21Y40         LUT2 (Prop_lut2_I0_O)        0.306     7.870 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.870    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.420 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.534 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.534    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/freq_to_voltage_0/inst/voltage_out2_carry__3_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.982 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__4/O[1]
                         net (fo=3, routed)           0.485     9.467    system_i/freq_to_voltage_0/inst/voltage_out2_carry__4_n_6
    SLICE_X15Y43         LUT3 (Prop_lut3_I0_O)        0.303     9.770 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1/O
                         net (fo=1, routed)           0.478    10.247    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.632 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.632    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.966 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2/O[1]
                         net (fo=3, routed)           0.998    11.964    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2_n_6
    SLICE_X13Y42         LUT5 (Prop_lut5_I0_O)        0.303    12.267 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1/O
                         net (fo=2, routed)           0.755    13.022    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.407 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.407    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.720 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[3]
                         net (fo=10, routed)          0.805    14.525    system_i/freq_to_voltage_0/inst/voltage_out2[31]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.306    14.831 r  system_i/freq_to_voltage_0/inst/i__carry__6_i_1/O
                         net (fo=1, routed)           0.000    14.831    system_i/freq_to_voltage_0/inst/i__carry__6_i_1_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.363 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.363    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.585 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          1.010    16.595    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.299    16.894 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.894    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.444    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.601 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/CO[1]
                         net (fo=3, routed)           0.699    18.300    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_2
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.329    18.629 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1/O
                         net (fo=1, routed)           0.462    19.092    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.477 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.477    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.591    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.925 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[1]
                         net (fo=3, routed)           0.864    20.788    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_6
    SLICE_X12Y45         LUT4 (Prop_lut4_I2_O)        0.303    21.091 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    21.091    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.624 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.624    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.741    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.858    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.112 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.449    22.561    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X13Y49         LUT3 (Prop_lut3_I0_O)        0.367    22.928 r  system_i/freq_to_voltage_0/inst/voltage_out[3]_i_2/O
                         net (fo=3, routed)           0.316    23.244    system_i/freq_to_voltage_0/inst/voltage_out[3]_i_2_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I3_O)        0.124    23.368 r  system_i/freq_to_voltage_0/inst/voltage_out[3]_i_1/O
                         net (fo=1, routed)           0.000    23.368    system_i/freq_to_voltage_0/inst/voltage_out[3]_i_1_n_0
    SLICE_X13Y48         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.508    12.420    system_i/freq_to_voltage_0/inst/clk
    SLICE_X13Y48         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[3]/C
                         clock pessimism              0.364    12.784    
                         clock uncertainty           -0.035    12.749    
    SLICE_X13Y48         FDSE (Setup_fdse_C_D)        0.029    12.778    system_i/freq_to_voltage_0/inst/voltage_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -23.368    
  -------------------------------------------------------------------
                         slack                                -10.590    

Slack (VIOLATED) :        -10.587ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.536ns  (logic 9.783ns (52.779%)  route 8.753ns (47.221%))
  Logic Levels:           30  (CARRY4=21 LUT2=2 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.671     4.832    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X21Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     5.288 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/Q
                         net (fo=5, routed)           0.671     5.959    system_i/freq_to_voltage_0/inst/frequency_in[3]
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.479 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.479    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.802 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.761     7.564    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X21Y40         LUT2 (Prop_lut2_I0_O)        0.306     7.870 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.870    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.420 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.534 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.534    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/freq_to_voltage_0/inst/voltage_out2_carry__3_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.982 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__4/O[1]
                         net (fo=3, routed)           0.485     9.467    system_i/freq_to_voltage_0/inst/voltage_out2_carry__4_n_6
    SLICE_X15Y43         LUT3 (Prop_lut3_I0_O)        0.303     9.770 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1/O
                         net (fo=1, routed)           0.478    10.247    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.632 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.632    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.966 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2/O[1]
                         net (fo=3, routed)           0.998    11.964    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2_n_6
    SLICE_X13Y42         LUT5 (Prop_lut5_I0_O)        0.303    12.267 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1/O
                         net (fo=2, routed)           0.755    13.022    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.407 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.407    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.720 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[3]
                         net (fo=10, routed)          0.805    14.525    system_i/freq_to_voltage_0/inst/voltage_out2[31]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.306    14.831 r  system_i/freq_to_voltage_0/inst/i__carry__6_i_1/O
                         net (fo=1, routed)           0.000    14.831    system_i/freq_to_voltage_0/inst/i__carry__6_i_1_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.363 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.363    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.585 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          1.010    16.595    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.299    16.894 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.894    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.444    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.601 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/CO[1]
                         net (fo=3, routed)           0.699    18.300    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_2
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.329    18.629 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1/O
                         net (fo=1, routed)           0.462    19.092    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.477 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.477    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.591    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.925 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[1]
                         net (fo=3, routed)           0.864    20.788    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_6
    SLICE_X12Y45         LUT4 (Prop_lut4_I2_O)        0.303    21.091 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    21.091    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.624 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.624    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.741    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.858    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.112 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.449    22.561    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X13Y49         LUT3 (Prop_lut3_I0_O)        0.367    22.928 r  system_i/freq_to_voltage_0/inst/voltage_out[3]_i_2/O
                         net (fo=3, routed)           0.316    23.244    system_i/freq_to_voltage_0/inst/voltage_out[3]_i_2_n_0
    SLICE_X13Y48         LUT5 (Prop_lut5_I3_O)        0.124    23.368 r  system_i/freq_to_voltage_0/inst/voltage_out[2]_i_1/O
                         net (fo=1, routed)           0.000    23.368    system_i/freq_to_voltage_0/inst/voltage_out[2]_i_1_n_0
    SLICE_X13Y48         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.508    12.420    system_i/freq_to_voltage_0/inst/clk
    SLICE_X13Y48         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[2]/C
                         clock pessimism              0.364    12.784    
                         clock uncertainty           -0.035    12.749    
    SLICE_X13Y48         FDSE (Setup_fdse_C_D)        0.032    12.781    system_i/freq_to_voltage_0/inst/voltage_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -23.368    
  -------------------------------------------------------------------
                         slack                                -10.587    

Slack (VIOLATED) :        -10.338ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.279ns  (logic 9.659ns (52.843%)  route 8.620ns (47.157%))
  Logic Levels:           29  (CARRY4=21 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.671     4.832    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X21Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     5.288 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/Q
                         net (fo=5, routed)           0.671     5.959    system_i/freq_to_voltage_0/inst/frequency_in[3]
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.479 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.479    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.802 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.761     7.564    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X21Y40         LUT2 (Prop_lut2_I0_O)        0.306     7.870 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.870    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.420 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.534 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.534    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/freq_to_voltage_0/inst/voltage_out2_carry__3_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.982 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__4/O[1]
                         net (fo=3, routed)           0.485     9.467    system_i/freq_to_voltage_0/inst/voltage_out2_carry__4_n_6
    SLICE_X15Y43         LUT3 (Prop_lut3_I0_O)        0.303     9.770 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1/O
                         net (fo=1, routed)           0.478    10.247    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.632 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.632    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.966 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2/O[1]
                         net (fo=3, routed)           0.998    11.964    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2_n_6
    SLICE_X13Y42         LUT5 (Prop_lut5_I0_O)        0.303    12.267 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1/O
                         net (fo=2, routed)           0.755    13.022    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.407 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.407    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.720 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[3]
                         net (fo=10, routed)          0.805    14.525    system_i/freq_to_voltage_0/inst/voltage_out2[31]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.306    14.831 r  system_i/freq_to_voltage_0/inst/i__carry__6_i_1/O
                         net (fo=1, routed)           0.000    14.831    system_i/freq_to_voltage_0/inst/i__carry__6_i_1_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.363 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.363    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.585 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          1.010    16.595    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.299    16.894 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.894    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.444    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.601 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/CO[1]
                         net (fo=3, routed)           0.699    18.300    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_2
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.329    18.629 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1/O
                         net (fo=1, routed)           0.462    19.092    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.477 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.477    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.591    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.925 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[1]
                         net (fo=3, routed)           0.864    20.788    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_6
    SLICE_X12Y45         LUT4 (Prop_lut4_I2_O)        0.303    21.091 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    21.091    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.624 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.624    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.741    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.858    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.112 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.632    22.744    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X17Y49         LUT6 (Prop_lut6_I2_O)        0.367    23.111 r  system_i/freq_to_voltage_0/inst/voltage_out[1]_i_1/O
                         net (fo=1, routed)           0.000    23.111    system_i/freq_to_voltage_0/inst/voltage_out[1]_i_1_n_0
    SLICE_X17Y49         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.501    12.413    system_i/freq_to_voltage_0/inst/clk
    SLICE_X17Y49         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[1]/C
                         clock pessimism              0.364    12.777    
                         clock uncertainty           -0.035    12.742    
    SLICE_X17Y49         FDSE (Setup_fdse_C_D)        0.031    12.773    system_i/freq_to_voltage_0/inst/voltage_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -23.111    
  -------------------------------------------------------------------
                         slack                                -10.338    

Slack (VIOLATED) :        -10.032ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.980ns  (logic 9.659ns (53.721%)  route 8.321ns (46.279%))
  Logic Levels:           29  (CARRY4=21 LUT2=2 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.671     4.832    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X21Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     5.288 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/Q
                         net (fo=5, routed)           0.671     5.959    system_i/freq_to_voltage_0/inst/frequency_in[3]
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.479 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.479    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.802 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.761     7.564    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X21Y40         LUT2 (Prop_lut2_I0_O)        0.306     7.870 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.870    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.420 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.534 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.534    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/freq_to_voltage_0/inst/voltage_out2_carry__3_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.982 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__4/O[1]
                         net (fo=3, routed)           0.485     9.467    system_i/freq_to_voltage_0/inst/voltage_out2_carry__4_n_6
    SLICE_X15Y43         LUT3 (Prop_lut3_I0_O)        0.303     9.770 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1/O
                         net (fo=1, routed)           0.478    10.247    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.632 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.632    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.966 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2/O[1]
                         net (fo=3, routed)           0.998    11.964    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__2_n_6
    SLICE_X13Y42         LUT5 (Prop_lut5_I0_O)        0.303    12.267 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1/O
                         net (fo=2, routed)           0.755    13.022    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_i_1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.407 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.407    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.720 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[3]
                         net (fo=10, routed)          0.805    14.525    system_i/freq_to_voltage_0/inst/voltage_out2[31]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.306    14.831 r  system_i/freq_to_voltage_0/inst/i__carry__6_i_1/O
                         net (fo=1, routed)           0.000    14.831    system_i/freq_to_voltage_0/inst/i__carry__6_i_1_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.363 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.363    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.585 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          1.010    16.595    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.299    16.894 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.894    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.444    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.601 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/CO[1]
                         net (fo=3, routed)           0.699    18.300    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_2
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.329    18.629 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1/O
                         net (fo=1, routed)           0.462    19.092    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.477 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.477    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.591    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.925 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[1]
                         net (fo=3, routed)           0.864    20.788    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_6
    SLICE_X12Y45         LUT4 (Prop_lut4_I2_O)        0.303    21.091 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    21.091    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.624 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.624    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.741    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.858    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.112 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.333    22.445    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.367    22.812 r  system_i/freq_to_voltage_0/inst/voltage_out[0]_i_2/O
                         net (fo=1, routed)           0.000    22.812    system_i/freq_to_voltage_0/inst/voltage_out0[0]
    SLICE_X13Y49         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.508    12.420    system_i/freq_to_voltage_0/inst/clk
    SLICE_X13Y49         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/C
                         clock pessimism              0.364    12.784    
                         clock uncertainty           -0.035    12.749    
    SLICE_X13Y49         FDSE (Setup_fdse_C_D)        0.031    12.780    system_i/freq_to_voltage_0/inst/voltage_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -22.812    
  -------------------------------------------------------------------
                         slack                                -10.032    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 1.164ns (17.141%)  route 5.627ns (82.859%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.670     4.831    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.518     5.349 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/Q
                         net (fo=37, routed)          2.318     7.667    system_i/freq_to_voltage_0/inst/frequency_in[0]
    SLICE_X16Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.791 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_8/O
                         net (fo=1, routed)           0.586     8.377    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_8_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.501 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_7/O
                         net (fo=1, routed)           1.311     9.812    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_7_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.936 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_4/O
                         net (fo=1, routed)           0.162    10.098    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_4_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.124    10.222 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_2/O
                         net (fo=2, routed)           0.452    10.674    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_2_n_0
    SLICE_X20Y48         LUT4 (Prop_lut4_I3_O)        0.150    10.824 r  system_i/freq_to_voltage_0/inst/voltage_out[0]_i_1/O
                         net (fo=1, routed)           0.798    11.622    system_i/freq_to_voltage_0/inst/voltage_out[0]_i_1_n_0
    SLICE_X13Y49         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.508    12.420    system_i/freq_to_voltage_0/inst/clk
    SLICE_X13Y49         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/C
                         clock pessimism              0.364    12.784    
                         clock uncertainty           -0.035    12.749    
    SLICE_X13Y49         FDSE (Setup_fdse_C_S)       -0.633    12.116    system_i/freq_to_voltage_0/inst/voltage_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 1.138ns (16.705%)  route 5.674ns (83.295%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.670     4.831    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.518     5.349 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/Q
                         net (fo=37, routed)          2.318     7.667    system_i/freq_to_voltage_0/inst/frequency_in[0]
    SLICE_X16Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.791 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_8/O
                         net (fo=1, routed)           0.586     8.377    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_8_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.501 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_7/O
                         net (fo=1, routed)           1.311     9.812    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_7_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.936 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_4/O
                         net (fo=1, routed)           0.162    10.098    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_4_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.124    10.222 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_2/O
                         net (fo=2, routed)           0.452    10.674    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_2_n_0
    SLICE_X20Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.798 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_1/O
                         net (fo=7, routed)           0.845    11.643    system_i/freq_to_voltage_0/inst/voltage_out10_in
    SLICE_X16Y49         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.501    12.413    system_i/freq_to_voltage_0/inst/clk
    SLICE_X16Y49         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[4]/C
                         clock pessimism              0.364    12.777    
                         clock uncertainty           -0.035    12.742    
    SLICE_X16Y49         FDSE (Setup_fdse_C_S)       -0.524    12.218    system_i/freq_to_voltage_0/inst/voltage_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                  0.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.292ns (64.084%)  route 0.164ns (35.916%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.561     1.616    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/aclk
    SLICE_X22Y49         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.128     1.744 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=1, routed)           0.164     1.908    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/opt_has_pipe.first_q_reg[27][18]
    SLICE_X22Y50         LUT2 (Prop_lut2_I1_O)        0.098     2.006 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/opt_has_pipe.first_q[19]_i_3/O
                         net (fo=1, routed)           0.000     2.006    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/opt_has_pipe.first_q[19]_i_3_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.072 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/opt_has_pipe.first_q_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.072    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/D[18]
    SLICE_X22Y50         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.828     1.974    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X22Y50         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism             -0.090     1.884    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.989    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.269%)  route 0.254ns (60.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.559     1.614    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/CLK
    SLICE_X24Y50         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg[3]/Q
                         net (fo=3, routed)           0.254     2.032    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/DITHER[2]
    SLICE_X24Y49         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.829     1.975    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/CLK
    SLICE_X24Y49         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg[13]/C
                         clock pessimism             -0.090     1.885    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.060     1.945    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.287ns (61.845%)  route 0.177ns (38.155%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.561     1.616    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X22Y49         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.177     1.934    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/out[9]
    SLICE_X23Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.080 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/opt_has_pipe.first_q_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.080    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[28]_0[16]
    SLICE_X23Y50         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.828     1.974    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/aclk
    SLICE_X23Y50         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.090     1.884    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     1.989    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[9]_replica/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.630%)  route 0.278ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.559     1.614    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X23Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.278     2.033    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[9]
    SLICE_X18Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[9]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X18Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[9]_replica/C
                         clock pessimism             -0.095     1.881    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.059     1.940    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.892%)  route 0.119ns (25.108%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.561     1.616    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X23Y49         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=3, routed)           0.118     1.875    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/out[15]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.920 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/opt_has_pipe.first_q[15]_i_2/O
                         net (fo=1, routed)           0.000     1.920    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/opt_has_pipe.first_q[15]_i_2_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.035 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.036    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.090 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/opt_has_pipe.first_q_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.090    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/D[16]
    SLICE_X22Y50         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.828     1.974    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X22Y50         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.090     1.884    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.989    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.298%)  route 0.296ns (67.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.560     1.615    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X23Y45         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[25]/Q
                         net (fo=2, routed)           0.296     2.052    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[25]
    SLICE_X21Y45         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X21Y45         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[25]/C
                         clock pessimism             -0.095     1.881    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.061     1.942    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.308ns (63.497%)  route 0.177ns (36.503%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.561     1.616    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X22Y49         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.177     1.934    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/out[9]
    SLICE_X23Y50         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     2.101 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/opt_has_pipe.first_q_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.101    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[28]_0[17]
    SLICE_X23Y50         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.828     1.974    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/aclk
    SLICE_X23Y50         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.090     1.884    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     1.989    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.217%)  route 0.210ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.557     1.612    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X35Y63         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/Q
                         net (fo=1, routed)           0.210     1.963    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[8]
    RAMB18_X2Y26         RAMB18E1                                     r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.864     2.010    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y26         RAMB18E1                                     r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.345     1.666    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.849    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.325ns (66.509%)  route 0.164ns (33.491%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.561     1.616    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/aclk
    SLICE_X22Y49         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.128     1.744 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=1, routed)           0.164     1.908    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/opt_has_pipe.first_q_reg[27][18]
    SLICE_X22Y50         LUT2 (Prop_lut2_I1_O)        0.098     2.006 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/opt_has_pipe.first_q[19]_i_3/O
                         net (fo=1, routed)           0.000     2.006    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/opt_has_pipe.first_q[19]_i_3_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.105 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/opt_has_pipe.first_q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.105    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/D[19]
    SLICE_X22Y50         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.828     1.974    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X22Y50         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism             -0.090     1.884    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.989    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.583     1.638    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls/aclk
    SLICE_X39Y66         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.056     1.835    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/D[6]
    SLICE_X39Y66         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.851     1.997    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/aclk
    SLICE_X39Y66         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.359     1.638    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.075     1.713    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y26   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y26   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y65   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y64   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y63   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y58   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_rst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y57   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_sel/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y59   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y59   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y41   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y41   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y42   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y42   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y42   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y42   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y62   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y62   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y59   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y59   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y46   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y45   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y46   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y46   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y46   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y46   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y43   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y45   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[20]_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 0.766ns (13.504%)  route 4.907ns (86.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.676     2.984    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X10Y35         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/Q
                         net (fo=33, routed)          3.956     7.458    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0
    SLICE_X16Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.582 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[7]_i_2/O
                         net (fo=1, routed)           0.950     8.533    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[7]_i_2_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.657 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[7]_i_1/O
                         net (fo=1, routed)           0.000     8.657    system_i/axi_gpio_0/U0/GPIO_DBus[7]
    SLICE_X14Y52         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.492    10.684    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X14Y52         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X14Y52         FDRE (Setup_fdre_C_D)        0.031    10.706    system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 2.179ns (37.907%)  route 3.569ns (62.093%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=23, routed)          1.374     4.866    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.153     5.019 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2/O
                         net (fo=1, routed)           0.674     5.693    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.327     6.020 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          1.085     7.106    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.230 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.230    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.610 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.727    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.042 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.436     8.477    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.307     8.784 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.784    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.506    10.698    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.031    10.835    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 2.186ns (38.172%)  route 3.541ns (61.828%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=23, routed)          1.374     4.866    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.153     5.019 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2/O
                         net (fo=1, routed)           0.674     5.693    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.327     6.020 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          1.085     7.106    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.230 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.230    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.610 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.727    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.050 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.407     8.457    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.306     8.763 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.763    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.506    10.698    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.032    10.836    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 2.097ns (37.200%)  route 3.540ns (62.800%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=23, routed)          1.374     4.866    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.153     5.019 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2/O
                         net (fo=1, routed)           0.674     5.693    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.327     6.020 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          1.085     7.106    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.230 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.230    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.610 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.727    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.966 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.407     8.372    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.301     8.673 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.673    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.506    10.698    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.029    10.833    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.833    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.085ns (21.178%)  route 4.038ns (78.822%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 10.730 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=23, routed)          1.374     4.866    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.153     5.019 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2/O
                         net (fo=1, routed)           0.674     5.693    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.327     6.020 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.927     6.947    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.149     7.096 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=32, routed)          1.064     8.159    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X0Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.538    10.730    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                         clock pessimism              0.116    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X0Y52          FDRE (Setup_fdre_C_CE)      -0.377    10.344    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.085ns (21.178%)  route 4.038ns (78.822%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 10.730 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=23, routed)          1.374     4.866    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.153     5.019 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2/O
                         net (fo=1, routed)           0.674     5.693    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.327     6.020 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.927     6.947    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.149     7.096 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=32, routed)          1.064     8.159    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X0Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.538    10.730    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism              0.116    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X0Y52          FDRE (Setup_fdre_C_CE)      -0.377    10.344    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.085ns (21.178%)  route 4.038ns (78.822%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 10.730 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=23, routed)          1.374     4.866    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.153     5.019 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2/O
                         net (fo=1, routed)           0.674     5.693    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.327     6.020 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.927     6.947    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.149     7.096 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=32, routed)          1.064     8.159    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X0Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.538    10.730    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                         clock pessimism              0.116    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X0Y52          FDRE (Setup_fdre_C_CE)      -0.377    10.344    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.085ns (21.178%)  route 4.038ns (78.822%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 10.730 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=23, routed)          1.374     4.866    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.153     5.019 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2/O
                         net (fo=1, routed)           0.674     5.693    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.327     6.020 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.927     6.947    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.149     7.096 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=32, routed)          1.064     8.159    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X0Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.538    10.730    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                         clock pessimism              0.116    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X0Y52          FDRE (Setup_fdre_C_CE)      -0.377    10.344    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 1.085ns (21.314%)  route 4.005ns (78.686%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=23, routed)          1.374     4.866    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.153     5.019 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2/O
                         net (fo=1, routed)           0.674     5.693    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.327     6.020 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.927     6.947    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.149     7.096 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=32, routed)          1.031     8.126    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.542    10.734    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X2Y52          FDRE (Setup_fdre_C_CE)      -0.413    10.312    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         10.312    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 1.085ns (21.314%)  route 4.005ns (78.686%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=23, routed)          1.374     4.866    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.153     5.019 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2/O
                         net (fo=1, routed)           0.674     5.693    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.327     6.020 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.927     6.947    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.149     7.096 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=32, routed)          1.031     8.126    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.542    10.734    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X2Y52          FDRE (Setup_fdre_C_CE)      -0.413    10.312    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         10.312    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  2.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[15].reg2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.665%)  route 0.204ns (52.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.564     0.905    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y49         FDSE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDSE (Prop_fdse_C_Q)         0.141     1.046 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/Q
                         net (fo=2, routed)           0.204     1.250    system_i/axi_gpio_0/U0/gpio_core_1/gpio_io_t[16]
    SLICE_X13Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.295 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[15].reg2[15]_i_1/O
                         net (fo=1, routed)           0.000     1.295    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[15].reg2[15]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[15].reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.834     1.204    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y50         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[15].reg2_reg[15]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.092     1.267    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[15].reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.040%)  route 0.208ns (55.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X10Y51         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/Q
                         net (fo=1, routed)           0.208     1.278    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[25]
    SLICE_X9Y48          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.835     1.205    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y48          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.047     1.223    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.115     1.180    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y44          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y44          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.940    
    SLICE_X0Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.051%)  route 0.209ns (49.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.567     0.908    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y49          FDSE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDSE (Prop_fdse_C_Q)         0.164     1.072 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[18]/Q
                         net (fo=2, routed)           0.209     1.280    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_t[13]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.325 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[18].reg3[18]_i_1/O
                         net (fo=1, routed)           0.000     1.325    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[18].reg3[18]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.834     1.204    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y50          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.091     1.266    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.132%)  route 0.235ns (58.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y51         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/Q
                         net (fo=1, routed)           0.235     1.304    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[16]
    SLICE_X12Y45         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.834     1.204    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y45         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.063     1.238    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.500%)  route 0.251ns (60.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X10Y51         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/Q
                         net (fo=1, routed)           0.251     1.321    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[27]
    SLICE_X9Y48          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.835     1.205    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y48          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.071     1.247    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.764%)  route 0.243ns (63.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.243     1.308    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.246ns (52.745%)  route 0.220ns (47.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y52          FDSE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDSE (Prop_fdse_C_Q)         0.148     1.054 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/Q
                         net (fo=2, routed)           0.220     1.274    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_t[26]
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.098     1.372 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].reg3[5]_i_1/O
                         net (fo=1, routed)           0.000     1.372    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].reg3[5]_i_1_n_0
    SLICE_X8Y49          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.835     1.205    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y49          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.121     1.297    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.636%)  route 0.260ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y51         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]/Q
                         net (fo=1, routed)           0.260     1.330    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[21]
    SLICE_X7Y48          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.835     1.205    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y48          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.070     1.246    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.485%)  route 0.256ns (64.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.256     1.322    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y50    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y50    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y48    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y48    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y50    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y50    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :           44  Failing Endpoints,  Worst Slack       -0.223ns,  Total Violation       -4.906ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 3.264ns (37.178%)  route 5.515ns (62.822%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.679     2.987    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          2.050     5.493    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X16Y32         LUT5 (Prop_lut5_I2_O)        0.148     5.641 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.611     6.252    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.036 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.036    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.150    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.264    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.378    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.492    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.606    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.999     8.938    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X21Y35         LUT4 (Prop_lut4_I1_O)        0.303     9.241 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.241    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.890    10.681    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.119    10.800 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.966    11.766    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.488    12.400    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[4]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X20Y30         FDRE (Setup_fdre_C_R)       -0.732    11.543    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 3.264ns (37.178%)  route 5.515ns (62.822%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.679     2.987    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          2.050     5.493    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X16Y32         LUT5 (Prop_lut5_I2_O)        0.148     5.641 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.611     6.252    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.036 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.036    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.150    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.264    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.378    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.492    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.606    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.999     8.938    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X21Y35         LUT4 (Prop_lut4_I1_O)        0.303     9.241 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.241    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.890    10.681    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.119    10.800 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.966    11.766    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.488    12.400    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[5]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X20Y30         FDRE (Setup_fdre_C_R)       -0.732    11.543    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[5]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 3.264ns (37.178%)  route 5.515ns (62.822%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.679     2.987    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          2.050     5.493    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X16Y32         LUT5 (Prop_lut5_I2_O)        0.148     5.641 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.611     6.252    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.036 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.036    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.150    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.264    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.378    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.492    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.606    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.999     8.938    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X21Y35         LUT4 (Prop_lut4_I1_O)        0.303     9.241 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.241    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.890    10.681    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.119    10.800 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.966    11.766    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.488    12.400    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[6]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X20Y30         FDRE (Setup_fdre_C_R)       -0.732    11.543    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[6]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 3.264ns (37.178%)  route 5.515ns (62.822%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.679     2.987    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          2.050     5.493    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X16Y32         LUT5 (Prop_lut5_I2_O)        0.148     5.641 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.611     6.252    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.036 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.036    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.150    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.264    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.378    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.492    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.606    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.999     8.938    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X21Y35         LUT4 (Prop_lut4_I1_O)        0.303     9.241 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.241    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.890    10.681    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.119    10.800 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.966    11.766    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.488    12.400    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X20Y30         FDRE (Setup_fdre_C_R)       -0.732    11.543    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 3.264ns (36.923%)  route 5.576ns (63.077%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.679     2.987    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          2.050     5.493    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X16Y32         LUT5 (Prop_lut5_I2_O)        0.148     5.641 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.611     6.252    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.036 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.036    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.150    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.264    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.378    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.492    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.606    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.999     8.938    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X21Y35         LUT4 (Prop_lut4_I1_O)        0.303     9.241 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.241    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.890    10.681    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.119    10.800 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          1.027    11.827    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.495    12.407    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X23Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[16]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X23Y43         FDRE (Setup_fdre_C_R)       -0.637    11.645    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 3.264ns (36.923%)  route 5.576ns (63.077%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.679     2.987    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          2.050     5.493    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X16Y32         LUT5 (Prop_lut5_I2_O)        0.148     5.641 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.611     6.252    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.036 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.036    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.150    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.264    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.378    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.492    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.606    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.999     8.938    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X21Y35         LUT4 (Prop_lut4_I1_O)        0.303     9.241 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.241    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.890    10.681    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.119    10.800 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          1.027    11.827    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.495    12.407    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X23Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[17]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X23Y43         FDRE (Setup_fdre_C_R)       -0.637    11.645    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 3.264ns (36.923%)  route 5.576ns (63.077%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.679     2.987    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          2.050     5.493    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X16Y32         LUT5 (Prop_lut5_I2_O)        0.148     5.641 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.611     6.252    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.036 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.036    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.150    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.264    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.378    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.492    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.606    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.999     8.938    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X21Y35         LUT4 (Prop_lut4_I1_O)        0.303     9.241 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.241    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.890    10.681    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.119    10.800 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          1.027    11.827    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.495    12.407    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X23Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[18]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X23Y43         FDRE (Setup_fdre_C_R)       -0.637    11.645    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 3.264ns (36.923%)  route 5.576ns (63.077%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.679     2.987    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          2.050     5.493    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X16Y32         LUT5 (Prop_lut5_I2_O)        0.148     5.641 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.611     6.252    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.036 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.036    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.150    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.264    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.378    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.492    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.606    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.999     8.938    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X21Y35         LUT4 (Prop_lut4_I1_O)        0.303     9.241 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.241    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.890    10.681    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.119    10.800 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          1.027    11.827    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.495    12.407    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X23Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[19]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X23Y43         FDRE (Setup_fdre_C_R)       -0.637    11.645    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 3.264ns (37.483%)  route 5.444ns (62.517%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.679     2.987    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          2.050     5.493    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X16Y32         LUT5 (Prop_lut5_I2_O)        0.148     5.641 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.611     6.252    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.036 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.036    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.150    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.264    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.378    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.492    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.606    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.999     8.938    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X21Y35         LUT4 (Prop_lut4_I1_O)        0.303     9.241 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.241    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.890    10.681    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.119    10.800 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.895    11.695    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.493    12.405    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[20]/C
                         clock pessimism              0.000    12.405    
                         clock uncertainty           -0.125    12.280    
    SLICE_X20Y34         FDRE (Setup_fdre_C_R)       -0.732    11.548    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[20]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 3.264ns (37.483%)  route 5.444ns (62.517%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.679     2.987    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          2.050     5.493    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X16Y32         LUT5 (Prop_lut5_I2_O)        0.148     5.641 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.611     6.252    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.036 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.036    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.150    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.264    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.378    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.492    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.606    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.999     8.938    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X21Y35         LUT4 (Prop_lut4_I1_O)        0.303     9.241 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.241    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.890    10.681    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.119    10.800 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.895    11.695    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         1.493    12.405    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[21]/C
                         clock pessimism              0.000    12.405    
                         clock uncertainty           -0.125    12.280    
    SLICE_X20Y34         FDRE (Setup_fdre_C_R)       -0.732    11.548    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[21]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                 -0.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.164ns (10.173%)  route 1.448ns (89.827%))
  Logic Levels:           0  
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y39         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=35, routed)          1.448     2.514    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/s_axis_phase_tdata[0]
    SLICE_X21Y43         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.830     1.976    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/aclk
    SLICE_X21Y43         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.059     2.160    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.187ns (11.728%)  route 1.407ns (88.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.566     0.907    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y45         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q
                         net (fo=3, routed)           0.618     1.665    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[11]
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.046     1.711 r  system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[11]_hold_fix/O
                         net (fo=1, routed)           0.790     2.501    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/gpio2_io_o[11]_hold_fix_1_alias
    SLICE_X22Y48         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.829     1.975    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/aclk
    SLICE_X22Y48         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.005     2.105    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.164ns (9.865%)  route 1.498ns (90.135%))
  Logic Levels:           0  
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y39         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=35, routed)          1.498     2.564    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/s_axis_phase_tdata[4]
    SLICE_X21Y43         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.830     1.976    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/aclk
    SLICE_X21Y43         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.059     2.160    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.141ns (8.367%)  route 1.544ns (91.633%))
  Logic Levels:           0  
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          1.544     2.591    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/s_axis_phase_tdata[1]
    SLICE_X21Y40         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.829     1.975    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/aclk
    SLICE_X21Y40         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X21Y40         FDRE (Hold_fdre_C_D)         0.061     2.161    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.496ns (30.320%)  route 1.140ns (69.679%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=35, routed)          0.243     1.286    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.331 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.331    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.397 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.365     1.761    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y35         LUT4 (Prop_lut4_I2_O)        0.107     1.868 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.868    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.960 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.282     2.242    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.045     2.287 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=40, routed)          0.250     2.537    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X20Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.828     1.974    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X20Y38         FDRE (Hold_fdre_C_CE)       -0.016     2.083    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.185ns (11.200%)  route 1.467ns (88.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.564     0.905    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y53         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=3, routed)           0.674     1.720    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[25]
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.044     1.764 r  system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[25]_hold_fix/O
                         net (fo=1, routed)           0.792     2.556    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/gpio2_io_o[25]_hold_fix_1_alias
    SLICE_X22Y52         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.828     1.974    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/aclk
    SLICE_X22Y52         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[25]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)         0.001     2.100    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.496ns (30.320%)  route 1.140ns (69.679%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=35, routed)          0.243     1.286    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.331 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.331    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.397 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.365     1.761    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y35         LUT4 (Prop_lut4_I2_O)        0.107     1.868 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.868    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.960 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.282     2.242    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.045     2.287 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=40, routed)          0.250     2.537    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X21Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.828     1.974    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X21Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X21Y38         FDRE (Hold_fdre_C_CE)       -0.039     2.060    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.496ns (30.320%)  route 1.140ns (69.679%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=35, routed)          0.243     1.286    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.331 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.331    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.397 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.365     1.761    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y35         LUT4 (Prop_lut4_I2_O)        0.107     1.868 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.868    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.960 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.282     2.242    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.045     2.287 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=40, routed)          0.250     2.537    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X21Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.828     1.974    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X21Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X21Y38         FDRE (Hold_fdre_C_CE)       -0.039     2.060    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]_replica/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.496ns (30.320%)  route 1.140ns (69.679%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=35, routed)          0.243     1.286    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.331 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.331    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.397 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.365     1.761    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y35         LUT4 (Prop_lut4_I2_O)        0.107     1.868 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.868    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.960 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.282     2.242    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.045     2.287 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=40, routed)          0.250     2.537    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X21Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.828     1.974    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X21Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]_replica/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X21Y38         FDRE (Hold_fdre_C_CE)       -0.039     2.060    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.496ns (30.320%)  route 1.140ns (69.679%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=35, routed)          0.243     1.286    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.331 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.331    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.397 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.365     1.761    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y35         LUT4 (Prop_lut4_I2_O)        0.107     1.868 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.868    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.960 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.282     2.242    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.045     2.287 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=40, routed)          0.250     2.537    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X21Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=397, routed)         0.828     1.974    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X21Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[5]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X21Y38         FDRE (Hold_fdre_C_CE)       -0.039     2.060    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.477    





