INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/downcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'downcounter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sim_1/new/downcounter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'downcounter_TB'
