#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x652897d661a0 .scope module, "tb_theta_seq" "tb_theta_seq" 2 7;
 .timescale -9 -12;
v0x652897dc9cf0_0 .net "W_A", 7 0, v0x652897db1b70_0;  1 drivers
v0x652897dc9dd0_0 .net "W_B", 7 0, v0x652897dbfcf0_0;  1 drivers
v0x652897dc9e90_0 .net "boost_A", 7 0, L_0x652897de2440;  1 drivers
v0x652897dc9f60_0 .net "boost_B", 7 0, L_0x652897de9630;  1 drivers
v0x652897dca030_0 .var "clk", 0 0;
v0x652897dca120_0 .var "cur", 7 0;
v0x652897dca1c0_0 .var/i "cyc_cnt", 31 0;
v0x652897dca2a0_0 .net "cyc_start", 0 0, v0x652897dc9a30_0;  1 drivers
v0x652897dca340_0 .net "eL3_A", 7 0, L_0x652897de2380;  1 drivers
v0x652897dca400_0 .net "eL3_B", 7 0, L_0x652897de9570;  1 drivers
v0x652897dca4d0_0 .net "err_A", 7 0, v0x652897db4d50_0;  1 drivers
v0x652897dca570_0 .net "err_B", 7 0, v0x652897dc2e80_0;  1 drivers
v0x652897dca630_0 .net "f_A", 0 0, v0x652897d362a0_0;  1 drivers
v0x652897dca6d0_0 .net "f_B", 0 0, v0x652897dbbab0_0;  1 drivers
v0x652897dca800_0 .net "gphase", 7 0, v0x652897dc9af0_0;  1 drivers
v0x652897dca8c0_0 .net "pL3_A", 7 0, L_0x652897de1c30;  1 drivers
v0x652897dca980_0 .net "pL3_B", 7 0, L_0x652897de8e20;  1 drivers
v0x652897dcaa20_0 .net "ph_A", 7 0, v0x652897d9c140_0;  1 drivers
v0x652897dcaac0_0 .net "ph_B", 7 0, v0x652897dbbe10_0;  1 drivers
v0x652897dcab80_0 .net "pred_A", 7 0, v0x652897db5b30_0;  1 drivers
v0x652897dcac40_0 .net "pred_B", 7 0, v0x652897dc3cc0_0;  1 drivers
v0x652897dcad00_0 .var "rst_n", 0 0;
v0x652897dcada0_0 .net "sl0_A", 7 0, L_0x652897d9be20;  1 drivers
v0x652897dcae60_0 .net "sl0_B", 7 0, L_0x652897de29a0;  1 drivers
v0x652897dcaf20_0 .net "sl4_A", 7 0, L_0x652897d9be90;  1 drivers
v0x652897dcb030_0 .net "sl4_B", 7 0, L_0x652897de2a10;  1 drivers
v0x652897dcb140_0 .net "th_A", 2 0, L_0x652897ce6870;  1 drivers
v0x652897dcb250_0 .net "th_B", 2 0, L_0x652897de2840;  1 drivers
E_0x652897d17b80 .event posedge, v0x652897d63e80_0;
S_0x652897d36660 .scope module, "DUT_A" "pst_2layer_theta" 2 31, 3 5 0, S_0x652897d661a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "global_phase";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /INPUT 1 "l3_freeze";
    .port_info 6 /OUTPUT 8 "phase_L1";
    .port_info 7 /OUTPUT 1 "fired_L1";
    .port_info 8 /OUTPUT 8 "pred_L2";
    .port_info 9 /OUTPUT 8 "error_L2";
    .port_info 10 /OUTPUT 8 "weight_L2";
    .port_info 11 /OUTPUT 8 "pred_L3_next";
    .port_info 12 /OUTPUT 8 "error_L3";
    .port_info 13 /OUTPUT 8 "eta_boost_L2";
    .port_info 14 /OUTPUT 3 "theta_dbg";
    .port_info 15 /OUTPUT 8 "slot0_dbg";
    .port_info 16 /OUTPUT 8 "slot4_dbg";
P_0x652897d37290 .param/l "ETA_LTD" 0 3 9, C4<00000011>;
P_0x652897d372d0 .param/l "ETA_LTP" 0 3 8, C4<00000100>;
P_0x652897d37310 .param/l "SEQ_ETA" 0 3 11, C4<00001000>;
P_0x652897d37350 .param/l "THRESHOLD" 0 3 6, C4<11001000>;
P_0x652897d37390 .param/l "WINDOW" 0 3 10, C4<10000000>;
P_0x652897d373d0 .param/l "W_INIT" 0 3 7, C4<10000000>;
L_0x652897de1c30 .functor BUFZ 8, v0x652897db83e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x652897de2380 .functor BUFZ 8, v0x652897db7f40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x652897de2440 .functor BUFZ 8, L_0x652897de9820, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x652897de96f0 .functor BUFT 8, v0x652897db83e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x652897de9760 .functor BUFT 1, v0x652897db8020_0, C4<0>, C4<0>, C4<0>;
L_0x652897de9820 .functor BUFT 8, L_0x652897dcb450, C4<00000000>, C4<00000000>, C4<00000000>;
v0x652897db9330_0 .net *"_ivl_10", 7 0, L_0x652897dcb450;  1 drivers
v0x652897db9430_0 .net *"_ivl_12", 5 0, L_0x652897dcb360;  1 drivers
L_0x7af0caa04018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897db9510_0 .net *"_ivl_14", 1 0, L_0x7af0caa04018;  1 drivers
v0x652897db9600_0 .net "clk", 0 0, v0x652897dca030_0;  1 drivers
v0x652897db96a0_0 .net "cycle_start", 0 0, v0x652897dc9a30_0;  alias, 1 drivers
v0x652897db97d0_0 .net "err_sign_L2", 0 0, v0x652897db4e30_0;  1 drivers
v0x652897db9870_0 .net "err_valid_L2", 0 0, v0x652897db4ef0_0;  1 drivers
v0x652897db9940_0 .net "error_L2", 7 0, v0x652897db4d50_0;  alias, 1 drivers
v0x652897db9a10_0 .net "error_L3", 7 0, L_0x652897de2380;  alias, 1 drivers
v0x652897db9b40_0 .net "eta_boost_L2", 7 0, L_0x652897de2440;  alias, 1 drivers
v0x652897db9c20_0 .net "eta_boost_unused", 7 0, L_0x652897dce820;  1 drivers
v0x652897db9d10_0 .net "fired_L1", 0 0, v0x652897d362a0_0;  alias, 1 drivers
v0x652897db9db0_0 .net "global_phase", 7 0, v0x652897dc9af0_0;  alias, 1 drivers
v0x652897db9e50_0 .net "input_current", 7 0, v0x652897dca120_0;  1 drivers
v0x652897db9f10_0 .net "l3_boost", 7 0, L_0x652897de9820;  1 drivers
L_0x7af0caa04d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x652897db9fb0_0 .net "l3_freeze", 0 0, L_0x7af0caa04d08;  1 drivers
v0x652897dba070_0 .net "l3_pred_to_l2", 7 0, L_0x652897de96f0;  1 drivers
v0x652897dba130_0 .net "l3_valid", 0 0, L_0x652897de9760;  1 drivers
v0x652897dba200_0 .net "phase_L1", 7 0, v0x652897d9c140_0;  alias, 1 drivers
v0x652897dba2f0_0 .net "pred_L2", 7 0, v0x652897db5b30_0;  alias, 1 drivers
v0x652897dba3e0_0 .net "pred_L3_next", 7 0, L_0x652897de1c30;  alias, 1 drivers
v0x652897dba4c0_0 .net "rst_n", 0 0, v0x652897dcad00_0;  1 drivers
v0x652897dba560_0 .net "slot0_dbg", 7 0, L_0x652897d9be20;  alias, 1 drivers
v0x652897dba620_0 .net "slot4_dbg", 7 0, L_0x652897d9be90;  alias, 1 drivers
v0x652897dba6c0_0 .net "spk_L1", 0 0, v0x652897dae550_0;  1 drivers
v0x652897dba790_0 .net "theta_dbg", 2 0, L_0x652897ce6870;  alias, 1 drivers
v0x652897dba860_0 .net "theta_err", 7 0, v0x652897db7f40_0;  1 drivers
v0x652897dba930_0 .net "theta_err_valid", 0 0, v0x652897db8020_0;  1 drivers
v0x652897dbaa00_0 .net "theta_pred_next", 7 0, v0x652897db83e0_0;  1 drivers
v0x652897dbaad0_0 .net "weight_L2", 7 0, v0x652897db1b70_0;  alias, 1 drivers
L_0x652897dcb360 .part v0x652897db7f40_0, 2, 6;
L_0x652897dcb450 .concat [ 6 2 0 0], L_0x652897dcb360, L_0x7af0caa04018;
S_0x652897d60170 .scope module, "L1" "phase_neuron" 3 36, 4 32 0, S_0x652897d36660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x652897d90c20 .param/l "CYCLE_LEN" 0 4 35, C4<11111111>;
P_0x652897d90c60 .param/l "LEAK" 0 4 34, C4<00000000>;
P_0x652897d90ca0 .param/l "THRESHOLD" 0 4 33, C4<11001000>;
v0x652897d63e80_0 .net "clk", 0 0, v0x652897dca030_0;  alias, 1 drivers
v0x652897d636a0_0 .net "cycle_start", 0 0, v0x652897dc9a30_0;  alias, 1 drivers
v0x652897d362a0_0 .var "fired_this_cycle", 0 0;
v0x652897d34f70_0 .net "global_phase", 7 0, v0x652897dc9af0_0;  alias, 1 drivers
v0x652897d34790_0 .var "has_fired", 0 0;
v0x652897d9c0a0_0 .net "input_current", 7 0, v0x652897dca120_0;  alias, 1 drivers
v0x652897d9c140_0 .var "phase_lock", 7 0;
v0x652897dae490_0 .net "rst_n", 0 0, v0x652897dcad00_0;  alias, 1 drivers
v0x652897dae550_0 .var "spike_out", 0 0;
v0x652897dae610_0 .var "v_mem", 7 0;
v0x652897dae6f0_0 .var "v_next", 8 0;
E_0x652897d178b0/0 .event negedge, v0x652897dae490_0;
E_0x652897d178b0/1 .event posedge, v0x652897d63e80_0;
E_0x652897d178b0 .event/or E_0x652897d178b0/0, E_0x652897d178b0/1;
S_0x652897d65570 .scope module, "L2" "predictive_phase" 3 70, 5 22 0, S_0x652897d36660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "actual_phase";
    .port_info 4 /INPUT 1 "fired_actual";
    .port_info 5 /INPUT 8 "pred_phase_in";
    .port_info 6 /INPUT 1 "pred_valid";
    .port_info 7 /INPUT 8 "eta_boost_in";
    .port_info 8 /OUTPUT 8 "error_mag";
    .port_info 9 /OUTPUT 1 "error_sign";
    .port_info 10 /OUTPUT 1 "error_valid";
    .port_info 11 /OUTPUT 8 "pred_phase_out";
    .port_info 12 /OUTPUT 8 "weight";
    .port_info 13 /OUTPUT 8 "eta_boost_out";
P_0x652897dae8f0 .param/l "ETA_LTD" 0 5 25, C4<00000011>;
P_0x652897dae930 .param/l "ETA_LTP" 0 5 24, C4<00000100>;
P_0x652897dae970 .param/l "PRED_GAIN" 0 5 27, C4<00000001>;
P_0x652897dae9b0 .param/l "WINDOW" 0 5 26, C4<10000000>;
P_0x652897dae9f0 .param/l "W_INIT" 0 5 23, C4<10000000>;
L_0x7af0caa04570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x652897dce150 .functor XNOR 1, L_0x652897dce420, L_0x7af0caa04570, C4<0>, C4<0>;
L_0x652897dcc7c0 .functor AND 1, L_0x652897dce150, L_0x652897dce510, C4<1>, C4<1>;
L_0x652897ddff20 .functor AND 1, v0x652897d362a0_0, L_0x652897dcea50, C4<1>, C4<1>;
L_0x652897ddfb50 .functor AND 1, v0x652897d362a0_0, L_0x652897dcea50, C4<1>, C4<1>;
L_0x7af0caa043c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897db1e10_0 .net/2u *"_ivl_0", 1 0, L_0x7af0caa043c0;  1 drivers
L_0x7af0caa04450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897db1f10_0 .net/2u *"_ivl_10", 1 0, L_0x7af0caa04450;  1 drivers
v0x652897db1ff0_0 .net *"_ivl_100", 8 0, L_0x652897de1a50;  1 drivers
L_0x7af0caa04c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897db20b0_0 .net *"_ivl_103", 1 0, L_0x7af0caa04c30;  1 drivers
L_0x7af0caa04c78 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0x652897db2190_0 .net/2u *"_ivl_106", 8 0, L_0x7af0caa04c78;  1 drivers
v0x652897db2270_0 .net *"_ivl_108", 0 0, L_0x652897de1e50;  1 drivers
L_0x7af0caa04cc0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x652897db2330_0 .net/2u *"_ivl_110", 7 0, L_0x7af0caa04cc0;  1 drivers
v0x652897db2410_0 .net *"_ivl_113", 7 0, L_0x652897de1f90;  1 drivers
v0x652897db24f0_0 .net *"_ivl_12", 9 0, L_0x652897dcd5c0;  1 drivers
v0x652897db25d0_0 .net *"_ivl_14", 9 0, L_0x652897dcd6e0;  1 drivers
L_0x7af0caa04498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897db26b0_0 .net/2u *"_ivl_16", 1 0, L_0x7af0caa04498;  1 drivers
v0x652897db2790_0 .net *"_ivl_18", 9 0, L_0x652897dcd930;  1 drivers
v0x652897db2870_0 .net *"_ivl_2", 9 0, L_0x652897dcd220;  1 drivers
v0x652897db2950_0 .net *"_ivl_23", 7 0, L_0x652897dcdbf0;  1 drivers
L_0x7af0caa044e0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x652897db2a30_0 .net/2u *"_ivl_28", 7 0, L_0x7af0caa044e0;  1 drivers
v0x652897db2b10_0 .net *"_ivl_30", 7 0, L_0x652897dcdf20;  1 drivers
L_0x7af0caa04528 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x652897db2bf0_0 .net/2u *"_ivl_32", 7 0, L_0x7af0caa04528;  1 drivers
v0x652897db2cd0_0 .net *"_ivl_36", 0 0, L_0x652897dce1c0;  1 drivers
L_0x7af0caa04408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897db2d90_0 .net/2u *"_ivl_4", 1 0, L_0x7af0caa04408;  1 drivers
v0x652897db2e70_0 .net *"_ivl_41", 0 0, L_0x652897dce420;  1 drivers
v0x652897db2f50_0 .net/2u *"_ivl_42", 0 0, L_0x7af0caa04570;  1 drivers
v0x652897db3030_0 .net *"_ivl_44", 0 0, L_0x652897dce150;  1 drivers
L_0x7af0caa045b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x652897db30f0_0 .net/2u *"_ivl_46", 7 0, L_0x7af0caa045b8;  1 drivers
v0x652897db31d0_0 .net *"_ivl_48", 0 0, L_0x652897dce510;  1 drivers
v0x652897db3290_0 .net *"_ivl_54", 5 0, L_0x652897dce730;  1 drivers
L_0x7af0caa04600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897db3370_0 .net *"_ivl_56", 1 0, L_0x7af0caa04600;  1 drivers
L_0x7af0caa04648 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x652897db3450_0 .net/2u *"_ivl_58", 7 0, L_0x7af0caa04648;  1 drivers
v0x652897db3530_0 .net *"_ivl_6", 9 0, L_0x652897dcd310;  1 drivers
v0x652897db3610_0 .net *"_ivl_71", 5 0, L_0x652897de0c00;  1 drivers
v0x652897db36f0_0 .net *"_ivl_72", 7 0, L_0x652897de0df0;  1 drivers
L_0x7af0caa04a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897db37d0_0 .net *"_ivl_75", 1 0, L_0x7af0caa04a80;  1 drivers
L_0x7af0caa04ac8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x652897db38b0_0 .net/2u *"_ivl_76", 7 0, L_0x7af0caa04ac8;  1 drivers
v0x652897db3990_0 .net *"_ivl_78", 0 0, L_0x652897de0ee0;  1 drivers
v0x652897db3c60_0 .net *"_ivl_8", 9 0, L_0x652897dcd480;  1 drivers
v0x652897db3d40_0 .net *"_ivl_81", 5 0, L_0x652897de10f0;  1 drivers
v0x652897db3e20_0 .net *"_ivl_82", 7 0, L_0x652897de1190;  1 drivers
L_0x7af0caa04b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897db3f00_0 .net *"_ivl_85", 1 0, L_0x7af0caa04b10;  1 drivers
L_0x7af0caa04b58 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x652897db3fe0_0 .net/2u *"_ivl_86", 7 0, L_0x7af0caa04b58;  1 drivers
L_0x7af0caa04ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x652897db40c0_0 .net/2u *"_ivl_90", 0 0, L_0x7af0caa04ba0;  1 drivers
v0x652897db41a0_0 .net *"_ivl_92", 8 0, L_0x652897de1540;  1 drivers
L_0x7af0caa04be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x652897db4280_0 .net/2u *"_ivl_94", 0 0, L_0x7af0caa04be8;  1 drivers
v0x652897db4360_0 .net *"_ivl_97", 5 0, L_0x652897de1770;  1 drivers
v0x652897db4440_0 .net *"_ivl_98", 6 0, L_0x652897de1810;  1 drivers
v0x652897db4520_0 .net "act_fast", 0 0, L_0x652897dcc7c0;  1 drivers
v0x652897db45e0_0 .net "actual_phase", 7 0, v0x652897d9c140_0;  alias, 1 drivers
v0x652897db46a0_0 .net "adapt_base", 7 0, L_0x652897de13b0;  1 drivers
v0x652897db4760_0 .net "adapt_step", 7 0, L_0x652897de2150;  1 drivers
v0x652897db4840_0 .net "adapt_wide", 8 0, L_0x652897de1b90;  1 drivers
v0x652897db4920_0 .net "clk", 0 0, v0x652897dca030_0;  alias, 1 drivers
v0x652897db49c0_0 .net "cycle_start", 0 0, v0x652897dc9a30_0;  alias, 1 drivers
v0x652897db4ab0_0 .net "eff_wide", 9 0, L_0x652897dcdab0;  1 drivers
v0x652897db4b90_0 .net "effective_pred", 7 0, L_0x652897dcdd30;  1 drivers
v0x652897db4c70_0 .net "err_abs", 7 0, L_0x652897dce2b0;  1 drivers
v0x652897db4d50_0 .var "error_mag", 7 0;
v0x652897db4e30_0 .var "error_sign", 0 0;
v0x652897db4ef0_0 .var "error_valid", 0 0;
v0x652897db4fb0_0 .net "eta_boost_in", 7 0, L_0x652897de9820;  alias, 1 drivers
v0x652897db5070_0 .net "eta_boost_out", 7 0, L_0x652897dce820;  alias, 1 drivers
v0x652897db5130_0 .net "fired_actual", 0 0, v0x652897d362a0_0;  alias, 1 drivers
v0x652897db51d0_0 .net "inv_err", 7 0, L_0x652897dce010;  1 drivers
v0x652897db5290_0 .net "ltd_ev", 0 0, v0x652897db1470_0;  1 drivers
v0x652897db5330_0 .net "ltp_ev", 0 0, v0x652897db1530_0;  1 drivers
v0x652897db5400_0 .var "my_pred", 7 0;
v0x652897db54a0_0 .net "pred_err_valid", 0 0, L_0x652897dcea50;  1 drivers
v0x652897db5560_0 .var "pred_next", 8 0;
v0x652897db5a50_0 .net "pred_phase_in", 7 0, L_0x652897de96f0;  alias, 1 drivers
v0x652897db5b30_0 .var "pred_phase_out", 7 0;
v0x652897db5c10_0 .net "pred_valid", 0 0, L_0x652897de9760;  alias, 1 drivers
v0x652897db5cd0_0 .net "raw_err", 7 0, L_0x652897dcde20;  1 drivers
v0x652897db5db0_0 .net "rst_n", 0 0, v0x652897dcad00_0;  alias, 1 drivers
v0x652897db5ea0_0 .net "weight", 7 0, v0x652897db1b70_0;  alias, 1 drivers
L_0x652897dcd220 .concat [ 8 2 0 0], v0x652897db5400_0, L_0x7af0caa043c0;
L_0x652897dcd310 .concat [ 8 2 0 0], v0x652897db5400_0, L_0x7af0caa04408;
L_0x652897dcd480 .arith/sum 10, L_0x652897dcd220, L_0x652897dcd310;
L_0x652897dcd5c0 .concat [ 8 2 0 0], v0x652897db5400_0, L_0x7af0caa04450;
L_0x652897dcd6e0 .arith/sum 10, L_0x652897dcd480, L_0x652897dcd5c0;
L_0x652897dcd930 .concat [ 8 2 0 0], L_0x652897de96f0, L_0x7af0caa04498;
L_0x652897dcdab0 .arith/sum 10, L_0x652897dcd6e0, L_0x652897dcd930;
L_0x652897dcdbf0 .part L_0x652897dcdab0, 2, 8;
L_0x652897dcdd30 .functor MUXZ 8, v0x652897db5400_0, L_0x652897dcdbf0, L_0x652897de9760, C4<>;
L_0x652897dcde20 .arith/sub 8, v0x652897d9c140_0, L_0x652897dcdd30;
L_0x652897dcdf20 .arith/sub 8, L_0x7af0caa044e0, L_0x652897dcde20;
L_0x652897dce010 .arith/sum 8, L_0x652897dcdf20, L_0x7af0caa04528;
L_0x652897dce1c0 .cmp/ge 8, L_0x652897dce010, L_0x652897dcde20;
L_0x652897dce2b0 .functor MUXZ 8, L_0x652897dce010, L_0x652897dcde20, L_0x652897dce1c0, C4<>;
L_0x652897dce420 .part L_0x652897dcde20, 7, 1;
L_0x652897dce510 .cmp/ne 8, L_0x652897dcde20, L_0x7af0caa045b8;
L_0x652897dce730 .part L_0x652897dce2b0, 2, 6;
L_0x652897dce820 .concat [ 6 2 0 0], L_0x652897dce730, L_0x7af0caa04600;
L_0x652897dcea50 .cmp/gt 8, L_0x652897dce2b0, L_0x7af0caa04648;
L_0x652897de0990 .functor MUXZ 8, L_0x652897dcdd30, v0x652897d9c140_0, L_0x652897dcc7c0, C4<>;
L_0x652897dce9b0 .functor MUXZ 8, v0x652897d9c140_0, L_0x652897dcdd30, L_0x652897dcc7c0, C4<>;
L_0x652897de0c00 .part L_0x652897dce2b0, 2, 6;
L_0x652897de0df0 .concat [ 6 2 0 0], L_0x652897de0c00, L_0x7af0caa04a80;
L_0x652897de0ee0 .cmp/gt 8, L_0x652897de0df0, L_0x7af0caa04ac8;
L_0x652897de10f0 .part L_0x652897dce2b0, 2, 6;
L_0x652897de1190 .concat [ 6 2 0 0], L_0x652897de10f0, L_0x7af0caa04b10;
L_0x652897de13b0 .functor MUXZ 8, L_0x7af0caa04b58, L_0x652897de1190, L_0x652897de0ee0, C4<>;
L_0x652897de1540 .concat [ 8 1 0 0], L_0x652897de13b0, L_0x7af0caa04ba0;
L_0x652897de1770 .part L_0x652897de9820, 2, 6;
L_0x652897de1810 .concat [ 6 1 0 0], L_0x652897de1770, L_0x7af0caa04be8;
L_0x652897de1a50 .concat [ 7 2 0 0], L_0x652897de1810, L_0x7af0caa04c30;
L_0x652897de1b90 .arith/sum 9, L_0x652897de1540, L_0x652897de1a50;
L_0x652897de1e50 .cmp/gt 9, L_0x652897de1b90, L_0x7af0caa04c78;
L_0x652897de1f90 .part L_0x652897de1b90, 0, 8;
L_0x652897de2150 .functor MUXZ 8, L_0x652897de1f90, L_0x7af0caa04cc0, L_0x652897de1e50, C4<>;
S_0x652897daedb0 .scope module, "syn" "phase_stdp" 5 85, 6 46 0, S_0x652897d65570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "phase_pre";
    .port_info 4 /INPUT 8 "phase_post";
    .port_info 5 /INPUT 1 "fired_pre";
    .port_info 6 /INPUT 1 "fired_post";
    .port_info 7 /INPUT 8 "eta_boost";
    .port_info 8 /OUTPUT 8 "weight";
    .port_info 9 /OUTPUT 1 "ltp_event";
    .port_info 10 /OUTPUT 1 "ltd_event";
P_0x652897daefb0 .param/l "ETA_LTD" 0 6 51, C4<00000011>;
P_0x652897daeff0 .param/l "ETA_LTP" 0 6 50, C4<00000100>;
P_0x652897daf030 .param/l "WINDOW" 0 6 52, C4<10000000>;
P_0x652897daf070 .param/l "W_INIT" 0 6 47, C4<10000000>;
P_0x652897daf0b0 .param/l "W_MAX" 0 6 48, C4<11111111>;
P_0x652897daf0f0 .param/l "W_MIN" 0 6 49, C4<00000001>;
L_0x7af0caa04720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x652897dcebe0 .functor XNOR 1, L_0x652897dcf0e0, L_0x7af0caa04720, C4<0>, C4<0>;
L_0x652897dcf300 .functor AND 1, L_0x652897dcebe0, L_0x652897dcf210, C4<1>, C4<1>;
L_0x7af0caa047b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x652897dcf500 .functor XNOR 1, L_0x652897dcf410, L_0x7af0caa047b0, C4<0>, C4<0>;
L_0x652897dcf810 .functor AND 1, L_0x652897dcf500, L_0x652897dcf610, C4<1>, C4<1>;
v0x652897daf3e0_0 .net *"_ivl_10", 0 0, L_0x652897dceed0;  1 drivers
v0x652897daf4c0_0 .net *"_ivl_15", 0 0, L_0x652897dcf0e0;  1 drivers
v0x652897daf5a0_0 .net/2u *"_ivl_16", 0 0, L_0x7af0caa04720;  1 drivers
v0x652897daf660_0 .net *"_ivl_18", 0 0, L_0x652897dcebe0;  1 drivers
L_0x7af0caa04690 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x652897daf720_0 .net/2u *"_ivl_2", 7 0, L_0x7af0caa04690;  1 drivers
L_0x7af0caa04768 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x652897daf850_0 .net/2u *"_ivl_20", 7 0, L_0x7af0caa04768;  1 drivers
v0x652897daf930_0 .net *"_ivl_22", 0 0, L_0x652897dcf210;  1 drivers
v0x652897daf9f0_0 .net *"_ivl_27", 0 0, L_0x652897dcf410;  1 drivers
v0x652897dafad0_0 .net/2u *"_ivl_28", 0 0, L_0x7af0caa047b0;  1 drivers
v0x652897dafbb0_0 .net *"_ivl_30", 0 0, L_0x652897dcf500;  1 drivers
L_0x7af0caa047f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x652897dafc70_0 .net/2u *"_ivl_32", 7 0, L_0x7af0caa047f8;  1 drivers
v0x652897dafd50_0 .net *"_ivl_34", 0 0, L_0x652897dcf610;  1 drivers
L_0x7af0caa04840 .functor BUFT 1, C4<000000100>, C4<0>, C4<0>, C4<0>;
v0x652897dafe10_0 .net/2u *"_ivl_38", 8 0, L_0x7af0caa04840;  1 drivers
v0x652897dafef0_0 .net *"_ivl_4", 7 0, L_0x652897dcec50;  1 drivers
L_0x7af0caa04888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x652897daffd0_0 .net/2u *"_ivl_40", 0 0, L_0x7af0caa04888;  1 drivers
v0x652897db00b0_0 .net *"_ivl_42", 8 0, L_0x652897ddf960;  1 drivers
L_0x7af0caa048d0 .functor BUFT 1, C4<000000011>, C4<0>, C4<0>, C4<0>;
v0x652897db0190_0 .net/2u *"_ivl_46", 8 0, L_0x7af0caa048d0;  1 drivers
L_0x7af0caa04918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x652897db0270_0 .net/2u *"_ivl_48", 0 0, L_0x7af0caa04918;  1 drivers
v0x652897db0350_0 .net *"_ivl_50", 8 0, L_0x652897ddfe50;  1 drivers
L_0x7af0caa04960 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0x652897db0430_0 .net/2u *"_ivl_54", 8 0, L_0x7af0caa04960;  1 drivers
v0x652897db0510_0 .net *"_ivl_56", 0 0, L_0x652897de00d0;  1 drivers
L_0x7af0caa049a8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x652897db05d0_0 .net/2u *"_ivl_58", 7 0, L_0x7af0caa049a8;  1 drivers
L_0x7af0caa046d8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x652897db06b0_0 .net/2u *"_ivl_6", 7 0, L_0x7af0caa046d8;  1 drivers
v0x652897db0790_0 .net *"_ivl_61", 7 0, L_0x652897de0290;  1 drivers
L_0x7af0caa049f0 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0x652897db0870_0 .net/2u *"_ivl_64", 8 0, L_0x7af0caa049f0;  1 drivers
v0x652897db0950_0 .net *"_ivl_66", 0 0, L_0x652897de0580;  1 drivers
L_0x7af0caa04a38 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x652897db0a10_0 .net/2u *"_ivl_68", 7 0, L_0x7af0caa04a38;  1 drivers
v0x652897db0af0_0 .net *"_ivl_71", 7 0, L_0x652897de06c0;  1 drivers
v0x652897db0bd0_0 .net "clk", 0 0, v0x652897dca030_0;  alias, 1 drivers
v0x652897db0c70_0 .net "cycle_start", 0 0, v0x652897dc9a30_0;  alias, 1 drivers
v0x652897db0d10_0 .net "diff_abs", 7 0, L_0x652897dceff0;  1 drivers
v0x652897db0db0_0 .net "dyn_ltd", 8 0, L_0x652897ddff90;  1 drivers
v0x652897db0e90_0 .net "dyn_ltp", 8 0, L_0x652897ddfab0;  1 drivers
v0x652897db0f70_0 .net "eff_ltd", 7 0, L_0x652897de0800;  1 drivers
v0x652897db1050_0 .net "eff_ltp", 7 0, L_0x652897de0330;  1 drivers
v0x652897db1130_0 .net "eta_boost", 7 0, L_0x652897de9820;  alias, 1 drivers
v0x652897db1210_0 .net "fired_post", 0 0, L_0x652897ddfb50;  1 drivers
v0x652897db12d0_0 .net "fired_pre", 0 0, L_0x652897ddff20;  1 drivers
v0x652897db1390_0 .net "inv_diff", 7 0, L_0x652897dced90;  1 drivers
v0x652897db1470_0 .var "ltd_event", 0 0;
v0x652897db1530_0 .var "ltp_event", 0 0;
v0x652897db15f0_0 .net "phase_post", 7 0, L_0x652897dce9b0;  1 drivers
v0x652897db16d0_0 .net "phase_pre", 7 0, L_0x652897de0990;  1 drivers
v0x652897db17b0_0 .net "post_first", 0 0, L_0x652897dcf810;  1 drivers
v0x652897db1870_0 .net "pre_first", 0 0, L_0x652897dcf300;  1 drivers
v0x652897db1930_0 .net "raw_diff", 7 0, L_0x652897dceb40;  1 drivers
v0x652897db1a10_0 .net "rst_n", 0 0, v0x652897dcad00_0;  alias, 1 drivers
v0x652897db1ab0_0 .var "w_next", 8 0;
v0x652897db1b70_0 .var "weight", 7 0;
L_0x652897dceb40 .arith/sub 8, L_0x652897de0990, L_0x652897dce9b0;
L_0x652897dcec50 .arith/sub 8, L_0x7af0caa04690, L_0x652897dceb40;
L_0x652897dced90 .arith/sum 8, L_0x652897dcec50, L_0x7af0caa046d8;
L_0x652897dceed0 .cmp/ge 8, L_0x652897dced90, L_0x652897dceb40;
L_0x652897dceff0 .functor MUXZ 8, L_0x652897dced90, L_0x652897dceb40, L_0x652897dceed0, C4<>;
L_0x652897dcf0e0 .part L_0x652897dceb40, 7, 1;
L_0x652897dcf210 .cmp/ne 8, L_0x652897dceb40, L_0x7af0caa04768;
L_0x652897dcf410 .part L_0x652897dceb40, 7, 1;
L_0x652897dcf610 .cmp/ne 8, L_0x652897dceb40, L_0x7af0caa047f8;
L_0x652897ddf960 .concat [ 8 1 0 0], L_0x652897de9820, L_0x7af0caa04888;
L_0x652897ddfab0 .arith/sum 9, L_0x7af0caa04840, L_0x652897ddf960;
L_0x652897ddfe50 .concat [ 8 1 0 0], L_0x652897de9820, L_0x7af0caa04918;
L_0x652897ddff90 .arith/sum 9, L_0x7af0caa048d0, L_0x652897ddfe50;
L_0x652897de00d0 .cmp/gt 9, L_0x652897ddfab0, L_0x7af0caa04960;
L_0x652897de0290 .part L_0x652897ddfab0, 0, 8;
L_0x652897de0330 .functor MUXZ 8, L_0x652897de0290, L_0x7af0caa049a8, L_0x652897de00d0, C4<>;
L_0x652897de0580 .cmp/gt 9, L_0x652897ddff90, L_0x7af0caa049f0;
L_0x652897de06c0 .part L_0x652897ddff90, 0, 8;
L_0x652897de0800 .functor MUXZ 8, L_0x652897de06c0, L_0x7af0caa04a38, L_0x652897de0580, C4<>;
S_0x652897db6100 .scope module, "L3_theta" "theta_seq_predictor" 3 51, 7 19 0, S_0x652897d36660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "global_phase";
    .port_info 4 /INPUT 8 "actual_phase";
    .port_info 5 /INPUT 1 "fired";
    .port_info 6 /OUTPUT 8 "pred_next";
    .port_info 7 /OUTPUT 8 "error_out";
    .port_info 8 /OUTPUT 1 "error_valid";
    .port_info 9 /OUTPUT 3 "theta_out";
    .port_info 10 /OUTPUT 8 "slot0_out";
    .port_info 11 /OUTPUT 8 "slot4_out";
P_0x652897d9e0c0 .param/l "ETA" 0 7 21, C4<00001000>;
P_0x652897d9e100 .param/l "W_INIT" 0 7 20, C4<10000000>;
L_0x652897d52410 .functor BUFZ 3, v0x652897db8bd0_0, C4<000>, C4<000>, C4<000>;
L_0x652897ce6870 .functor BUFZ 3, L_0x652897d52410, C4<000>, C4<000>, C4<000>;
v0x652897db8640_0 .array/port v0x652897db8640, 0;
L_0x652897d9be20 .functor BUFZ 8, v0x652897db8640_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x652897db8640_4 .array/port v0x652897db8640, 4;
L_0x652897d9be90 .functor BUFZ 8, v0x652897db8640_4, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7af0caa04180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x652897dcb9f0 .functor XNOR 1, L_0x652897dcc090, L_0x7af0caa04180, C4<0>, C4<0>;
L_0x652897dcc2d0 .functor AND 1, L_0x652897dcb9f0, L_0x652897dcc180, C4<1>, C4<1>;
L_0x7af0caa04210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x652897dcc470 .functor XNOR 1, L_0x652897dcc3d0, L_0x7af0caa04210, C4<0>, C4<0>;
L_0x652897dcc830 .functor AND 1, L_0x652897dcc470, L_0x652897dcc610, C4<1>, C4<1>;
v0x652897db6400_0 .net *"_ivl_14", 7 0, L_0x652897dcb770;  1 drivers
v0x652897db6500_0 .net *"_ivl_16", 4 0, L_0x652897dcb810;  1 drivers
L_0x7af0caa040a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897db65e0_0 .net *"_ivl_19", 1 0, L_0x7af0caa040a8;  1 drivers
L_0x7af0caa04060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x652897db66a0_0 .net/2u *"_ivl_2", 2 0, L_0x7af0caa04060;  1 drivers
L_0x7af0caa040f0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x652897db6780_0 .net/2u *"_ivl_22", 7 0, L_0x7af0caa040f0;  1 drivers
v0x652897db68b0_0 .net *"_ivl_24", 7 0, L_0x652897dcba90;  1 drivers
L_0x7af0caa04138 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x652897db6990_0 .net/2u *"_ivl_26", 7 0, L_0x7af0caa04138;  1 drivers
v0x652897db6a70_0 .net *"_ivl_30", 0 0, L_0x652897dcbdd0;  1 drivers
v0x652897db6b30_0 .net *"_ivl_35", 0 0, L_0x652897dcc090;  1 drivers
v0x652897db6ca0_0 .net/2u *"_ivl_36", 0 0, L_0x7af0caa04180;  1 drivers
v0x652897db6d80_0 .net *"_ivl_38", 0 0, L_0x652897dcb9f0;  1 drivers
L_0x7af0caa041c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x652897db6e40_0 .net/2u *"_ivl_40", 7 0, L_0x7af0caa041c8;  1 drivers
v0x652897db6f20_0 .net *"_ivl_42", 0 0, L_0x652897dcc180;  1 drivers
v0x652897db6fe0_0 .net *"_ivl_47", 0 0, L_0x652897dcc3d0;  1 drivers
v0x652897db70c0_0 .net/2u *"_ivl_48", 0 0, L_0x7af0caa04210;  1 drivers
v0x652897db71a0_0 .net *"_ivl_50", 0 0, L_0x652897dcc470;  1 drivers
L_0x7af0caa04258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x652897db7260_0 .net/2u *"_ivl_52", 7 0, L_0x7af0caa04258;  1 drivers
v0x652897db7340_0 .net *"_ivl_54", 0 0, L_0x652897dcc610;  1 drivers
v0x652897db7400_0 .net *"_ivl_59", 5 0, L_0x652897dcc990;  1 drivers
v0x652897db74e0_0 .net *"_ivl_60", 7 0, L_0x652897dcca80;  1 drivers
L_0x7af0caa042a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897db75c0_0 .net *"_ivl_63", 1 0, L_0x7af0caa042a0;  1 drivers
L_0x7af0caa042e8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x652897db76a0_0 .net/2u *"_ivl_64", 7 0, L_0x7af0caa042e8;  1 drivers
v0x652897db7780_0 .net *"_ivl_66", 0 0, L_0x652897dccc40;  1 drivers
v0x652897db7840_0 .net *"_ivl_69", 5 0, L_0x652897dccd80;  1 drivers
v0x652897db7920_0 .net *"_ivl_70", 7 0, L_0x652897dcceb0;  1 drivers
L_0x7af0caa04330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897db7a00_0 .net *"_ivl_73", 1 0, L_0x7af0caa04330;  1 drivers
L_0x7af0caa04378 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x652897db7ae0_0 .net/2u *"_ivl_74", 7 0, L_0x7af0caa04378;  1 drivers
v0x652897db7bc0_0 .net "actual_phase", 7 0, v0x652897db5b30_0;  alias, 1 drivers
v0x652897db7c80_0 .net "clk", 0 0, v0x652897dca030_0;  alias, 1 drivers
v0x652897db7d20_0 .net "cycle_start", 0 0, v0x652897dc9a30_0;  alias, 1 drivers
v0x652897db7dc0_0 .net "dn_dir", 0 0, L_0x652897dcc2d0;  1 drivers
v0x652897db7e60_0 .net "err_ab", 7 0, L_0x652897dcbec0;  1 drivers
v0x652897db7f40_0 .var "error_out", 7 0;
v0x652897db8020_0 .var "error_valid", 0 0;
v0x652897db80e0_0 .net "fired", 0 0, v0x652897d362a0_0;  alias, 1 drivers
v0x652897db8180_0 .net "global_phase", 7 0, v0x652897dc9af0_0;  alias, 1 drivers
v0x652897db8240_0 .net "inv_e", 7 0, L_0x652897dcbc50;  1 drivers
v0x652897db8300_0 .var/i "k", 31 0;
v0x652897db83e0_0 .var "pred_next", 7 0;
v0x652897db84c0_0 .net "raw_e", 7 0, L_0x652897dcb950;  1 drivers
v0x652897db85a0_0 .net "rst_n", 0 0, v0x652897dcad00_0;  alias, 1 drivers
v0x652897db8640 .array "slot", 7 0, 7 0;
v0x652897db8850_0 .net "slot0_out", 7 0, L_0x652897d9be20;  alias, 1 drivers
v0x652897db8930_0 .net "slot4_out", 7 0, L_0x652897d9be90;  alias, 1 drivers
v0x652897db8a10_0 .var "slot_up", 8 0;
v0x652897db8af0_0 .net "step", 7 0, L_0x652897dccff0;  1 drivers
v0x652897db8bd0_0 .var "theta_cycle", 2 0;
v0x652897db8cb0_0 .net "theta_next", 2 0, L_0x652897dcb5b0;  1 drivers
v0x652897db8d90_0 .net "theta_now", 2 0, L_0x652897d52410;  1 drivers
v0x652897db8e70_0 .net "theta_out", 2 0, L_0x652897ce6870;  alias, 1 drivers
v0x652897db8f50_0 .net "up_dir", 0 0, L_0x652897dcc830;  1 drivers
v0x652897db9010_0 .var "warmed_up", 0 0;
v0x652897db90d0_0 .var "warmup_cnt", 3 0;
L_0x652897dcb5b0 .arith/sum 3, v0x652897db8bd0_0, L_0x7af0caa04060;
L_0x652897dcb770 .array/port v0x652897db8640, L_0x652897dcb810;
L_0x652897dcb810 .concat [ 3 2 0 0], L_0x652897d52410, L_0x7af0caa040a8;
L_0x652897dcb950 .arith/sub 8, v0x652897db5b30_0, L_0x652897dcb770;
L_0x652897dcba90 .arith/sub 8, L_0x7af0caa040f0, L_0x652897dcb950;
L_0x652897dcbc50 .arith/sum 8, L_0x652897dcba90, L_0x7af0caa04138;
L_0x652897dcbdd0 .cmp/ge 8, L_0x652897dcbc50, L_0x652897dcb950;
L_0x652897dcbec0 .functor MUXZ 8, L_0x652897dcbc50, L_0x652897dcb950, L_0x652897dcbdd0, C4<>;
L_0x652897dcc090 .part L_0x652897dcb950, 7, 1;
L_0x652897dcc180 .cmp/ne 8, L_0x652897dcb950, L_0x7af0caa041c8;
L_0x652897dcc3d0 .part L_0x652897dcb950, 7, 1;
L_0x652897dcc610 .cmp/ne 8, L_0x652897dcb950, L_0x7af0caa04258;
L_0x652897dcc990 .part L_0x652897dcbec0, 2, 6;
L_0x652897dcca80 .concat [ 6 2 0 0], L_0x652897dcc990, L_0x7af0caa042a0;
L_0x652897dccc40 .cmp/gt 8, L_0x652897dcca80, L_0x7af0caa042e8;
L_0x652897dccd80 .part L_0x652897dcbec0, 2, 6;
L_0x652897dcceb0 .concat [ 6 2 0 0], L_0x652897dccd80, L_0x7af0caa04330;
L_0x652897dccff0 .functor MUXZ 8, L_0x7af0caa04378, L_0x652897dcceb0, L_0x652897dccc40, C4<>;
S_0x652897dbade0 .scope module, "DUT_B" "pst_2layer_theta" 2 50, 3 5 0, S_0x652897d661a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "global_phase";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /INPUT 1 "l3_freeze";
    .port_info 6 /OUTPUT 8 "phase_L1";
    .port_info 7 /OUTPUT 1 "fired_L1";
    .port_info 8 /OUTPUT 8 "pred_L2";
    .port_info 9 /OUTPUT 8 "error_L2";
    .port_info 10 /OUTPUT 8 "weight_L2";
    .port_info 11 /OUTPUT 8 "pred_L3_next";
    .port_info 12 /OUTPUT 8 "error_L3";
    .port_info 13 /OUTPUT 8 "eta_boost_L2";
    .port_info 14 /OUTPUT 3 "theta_dbg";
    .port_info 15 /OUTPUT 8 "slot0_dbg";
    .port_info 16 /OUTPUT 8 "slot4_dbg";
P_0x652897dbafe0 .param/l "ETA_LTD" 0 3 9, C4<00000011>;
P_0x652897dbb020 .param/l "ETA_LTP" 0 3 8, C4<00000100>;
P_0x652897dbb060 .param/l "SEQ_ETA" 0 3 11, C4<00001000>;
P_0x652897dbb0a0 .param/l "THRESHOLD" 0 3 6, C4<11001000>;
P_0x652897dbb0e0 .param/l "WINDOW" 0 3 10, C4<10000000>;
P_0x652897dbb120 .param/l "W_INIT" 0 3 7, C4<10000000>;
L_0x652897de8e20 .functor BUFZ 8, v0x652897dc6870_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x652897de9570 .functor BUFZ 8, v0x652897dc63b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x652897de9630 .functor BUFZ 8, L_0x652897de9a60, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7af0caa04d50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x652897de98e0 .functor BUFT 8, L_0x7af0caa04d50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7af0caa04d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x652897de99a0 .functor BUFT 1, L_0x7af0caa04d98, C4<0>, C4<0>, C4<0>;
L_0x7af0caa04de0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x652897de9a60 .functor BUFT 8, L_0x7af0caa04de0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x652897dc7770_0 .net/2u *"_ivl_0", 7 0, L_0x7af0caa04d50;  1 drivers
v0x652897dc7870_0 .net *"_ivl_10", 7 0, L_0x652897de25f0;  1 drivers
v0x652897dc7950_0 .net *"_ivl_12", 5 0, L_0x652897de2500;  1 drivers
L_0x7af0caa04e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897dc7a10_0 .net *"_ivl_14", 1 0, L_0x7af0caa04e28;  1 drivers
v0x652897dc7af0_0 .net/2u *"_ivl_4", 0 0, L_0x7af0caa04d98;  1 drivers
v0x652897dc7c20_0 .net/2u *"_ivl_8", 7 0, L_0x7af0caa04de0;  1 drivers
v0x652897dc7d00_0 .net "clk", 0 0, v0x652897dca030_0;  alias, 1 drivers
v0x652897dc7da0_0 .net "cycle_start", 0 0, v0x652897dc9a30_0;  alias, 1 drivers
v0x652897dc7e40_0 .net "err_sign_L2", 0 0, v0x652897dc2f60_0;  1 drivers
v0x652897dc7ee0_0 .net "err_valid_L2", 0 0, v0x652897dc3020_0;  1 drivers
v0x652897dc7fb0_0 .net "error_L2", 7 0, v0x652897dc2e80_0;  alias, 1 drivers
v0x652897dc8080_0 .net "error_L3", 7 0, L_0x652897de9570;  alias, 1 drivers
v0x652897dc8120_0 .net "eta_boost_L2", 7 0, L_0x652897de9630;  alias, 1 drivers
v0x652897dc8200_0 .net "eta_boost_unused", 7 0, L_0x652897de5d50;  1 drivers
v0x652897dc82f0_0 .net "fired_L1", 0 0, v0x652897dbbab0_0;  alias, 1 drivers
v0x652897dc8390_0 .net "global_phase", 7 0, v0x652897dc9af0_0;  alias, 1 drivers
v0x652897dc8430_0 .net "input_current", 7 0, v0x652897dca120_0;  alias, 1 drivers
v0x652897dc8600_0 .net "l3_boost", 7 0, L_0x652897de9a60;  1 drivers
L_0x7af0caa05b18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x652897dc86c0_0 .net "l3_freeze", 0 0, L_0x7af0caa05b18;  1 drivers
v0x652897dc8780_0 .net "l3_pred_to_l2", 7 0, L_0x652897de98e0;  1 drivers
v0x652897dc8840_0 .net "l3_valid", 0 0, L_0x652897de99a0;  1 drivers
v0x652897dc8910_0 .net "phase_L1", 7 0, v0x652897dbbe10_0;  alias, 1 drivers
v0x652897dc8a00_0 .net "pred_L2", 7 0, v0x652897dc3cc0_0;  alias, 1 drivers
v0x652897dc8af0_0 .net "pred_L3_next", 7 0, L_0x652897de8e20;  alias, 1 drivers
v0x652897dc8bd0_0 .net "rst_n", 0 0, v0x652897dcad00_0;  alias, 1 drivers
v0x652897dc8c70_0 .net "slot0_dbg", 7 0, L_0x652897de29a0;  alias, 1 drivers
v0x652897dc8d30_0 .net "slot4_dbg", 7 0, L_0x652897de2a10;  alias, 1 drivers
v0x652897dc8dd0_0 .net "spk_L1", 0 0, v0x652897dbbf90_0;  1 drivers
v0x652897dc8ea0_0 .net "theta_dbg", 2 0, L_0x652897de2840;  alias, 1 drivers
v0x652897dc8f70_0 .net "theta_err", 7 0, v0x652897dc63b0_0;  1 drivers
v0x652897dc9040_0 .net "theta_err_valid", 0 0, v0x652897dc6490_0;  1 drivers
v0x652897dc9110_0 .net "theta_pred_next", 7 0, v0x652897dc6870_0;  1 drivers
v0x652897dc91e0_0 .net "weight_L2", 7 0, v0x652897dbfcf0_0;  alias, 1 drivers
L_0x652897de2500 .part v0x652897dc63b0_0, 2, 6;
L_0x652897de25f0 .concat [ 6 2 0 0], L_0x652897de2500, L_0x7af0caa04e28;
S_0x652897dbb3f0 .scope module, "L1" "phase_neuron" 3 36, 4 32 0, S_0x652897dbade0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x652897dbb5f0 .param/l "CYCLE_LEN" 0 4 35, C4<11111111>;
P_0x652897dbb630 .param/l "LEAK" 0 4 34, C4<00000000>;
P_0x652897dbb670 .param/l "THRESHOLD" 0 4 33, C4<11001000>;
v0x652897dbb930_0 .net "clk", 0 0, v0x652897dca030_0;  alias, 1 drivers
v0x652897dbb9f0_0 .net "cycle_start", 0 0, v0x652897dc9a30_0;  alias, 1 drivers
v0x652897dbbab0_0 .var "fired_this_cycle", 0 0;
v0x652897dbbb50_0 .net "global_phase", 7 0, v0x652897dc9af0_0;  alias, 1 drivers
v0x652897dbbbf0_0 .var "has_fired", 0 0;
v0x652897dbbd00_0 .net "input_current", 7 0, v0x652897dca120_0;  alias, 1 drivers
v0x652897dbbe10_0 .var "phase_lock", 7 0;
v0x652897dbbef0_0 .net "rst_n", 0 0, v0x652897dcad00_0;  alias, 1 drivers
v0x652897dbbf90_0 .var "spike_out", 0 0;
v0x652897dbc0e0_0 .var "v_mem", 7 0;
v0x652897dbc1c0_0 .var "v_next", 8 0;
S_0x652897dbc3a0 .scope module, "L2" "predictive_phase" 3 70, 5 22 0, S_0x652897dbade0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "actual_phase";
    .port_info 4 /INPUT 1 "fired_actual";
    .port_info 5 /INPUT 8 "pred_phase_in";
    .port_info 6 /INPUT 1 "pred_valid";
    .port_info 7 /INPUT 8 "eta_boost_in";
    .port_info 8 /OUTPUT 8 "error_mag";
    .port_info 9 /OUTPUT 1 "error_sign";
    .port_info 10 /OUTPUT 1 "error_valid";
    .port_info 11 /OUTPUT 8 "pred_phase_out";
    .port_info 12 /OUTPUT 8 "weight";
    .port_info 13 /OUTPUT 8 "eta_boost_out";
P_0x652897dbc550 .param/l "ETA_LTD" 0 5 25, C4<00000011>;
P_0x652897dbc590 .param/l "ETA_LTP" 0 5 24, C4<00000100>;
P_0x652897dbc5d0 .param/l "PRED_GAIN" 0 5 27, C4<00000001>;
P_0x652897dbc610 .param/l "WINDOW" 0 5 26, C4<10000000>;
P_0x652897dbc650 .param/l "W_INIT" 0 5 23, C4<10000000>;
L_0x7af0caa05380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x652897de55f0 .functor XNOR 1, L_0x652897de5950, L_0x7af0caa05380, C4<0>, C4<0>;
L_0x652897de39a0 .functor AND 1, L_0x652897de55f0, L_0x652897de5a40, C4<1>, C4<1>;
L_0x652897de7110 .functor AND 1, v0x652897dbbab0_0, L_0x652897de5f80, C4<1>, C4<1>;
L_0x652897de6f80 .functor AND 1, v0x652897dbbab0_0, L_0x652897de5f80, C4<1>, C4<1>;
L_0x7af0caa051d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897dbff90_0 .net/2u *"_ivl_0", 1 0, L_0x7af0caa051d0;  1 drivers
L_0x7af0caa05260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897dc0090_0 .net/2u *"_ivl_10", 1 0, L_0x7af0caa05260;  1 drivers
v0x652897dc0170_0 .net *"_ivl_100", 8 0, L_0x652897de8c40;  1 drivers
L_0x7af0caa05a40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897dc0230_0 .net *"_ivl_103", 1 0, L_0x7af0caa05a40;  1 drivers
L_0x7af0caa05a88 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0x652897dc0310_0 .net/2u *"_ivl_106", 8 0, L_0x7af0caa05a88;  1 drivers
v0x652897dc03f0_0 .net *"_ivl_108", 0 0, L_0x652897de9040;  1 drivers
L_0x7af0caa05ad0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x652897dc04b0_0 .net/2u *"_ivl_110", 7 0, L_0x7af0caa05ad0;  1 drivers
v0x652897dc0590_0 .net *"_ivl_113", 7 0, L_0x652897de9180;  1 drivers
v0x652897dc0670_0 .net *"_ivl_12", 9 0, L_0x652897de4bb0;  1 drivers
v0x652897dc0750_0 .net *"_ivl_14", 9 0, L_0x652897de4cd0;  1 drivers
L_0x7af0caa052a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897dc0830_0 .net/2u *"_ivl_16", 1 0, L_0x7af0caa052a8;  1 drivers
v0x652897dc0910_0 .net *"_ivl_18", 9 0, L_0x652897de4e10;  1 drivers
v0x652897dc09f0_0 .net *"_ivl_2", 9 0, L_0x652897de4430;  1 drivers
v0x652897dc0ad0_0 .net *"_ivl_23", 7 0, L_0x652897de5090;  1 drivers
L_0x7af0caa052f0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x652897dc0bb0_0 .net/2u *"_ivl_28", 7 0, L_0x7af0caa052f0;  1 drivers
v0x652897dc0c90_0 .net *"_ivl_30", 7 0, L_0x652897de53c0;  1 drivers
L_0x7af0caa05338 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x652897dc0d70_0 .net/2u *"_ivl_32", 7 0, L_0x7af0caa05338;  1 drivers
v0x652897dc0e50_0 .net *"_ivl_36", 0 0, L_0x652897de5660;  1 drivers
L_0x7af0caa05218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897dc0f10_0 .net/2u *"_ivl_4", 1 0, L_0x7af0caa05218;  1 drivers
v0x652897dc0ff0_0 .net *"_ivl_41", 0 0, L_0x652897de5950;  1 drivers
v0x652897dc10d0_0 .net/2u *"_ivl_42", 0 0, L_0x7af0caa05380;  1 drivers
v0x652897dc11b0_0 .net *"_ivl_44", 0 0, L_0x652897de55f0;  1 drivers
L_0x7af0caa053c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x652897dc1270_0 .net/2u *"_ivl_46", 7 0, L_0x7af0caa053c8;  1 drivers
v0x652897dc1350_0 .net *"_ivl_48", 0 0, L_0x652897de5a40;  1 drivers
v0x652897dc1410_0 .net *"_ivl_54", 5 0, L_0x652897de5c60;  1 drivers
L_0x7af0caa05410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897dc14f0_0 .net *"_ivl_56", 1 0, L_0x7af0caa05410;  1 drivers
L_0x7af0caa05458 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x652897dc15d0_0 .net/2u *"_ivl_58", 7 0, L_0x7af0caa05458;  1 drivers
v0x652897dc16b0_0 .net *"_ivl_6", 9 0, L_0x652897de4930;  1 drivers
v0x652897dc1790_0 .net *"_ivl_71", 5 0, L_0x652897de7df0;  1 drivers
v0x652897dc1870_0 .net *"_ivl_72", 7 0, L_0x652897de7fe0;  1 drivers
L_0x7af0caa05890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897dc1950_0 .net *"_ivl_75", 1 0, L_0x7af0caa05890;  1 drivers
L_0x7af0caa058d8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x652897dc1a30_0 .net/2u *"_ivl_76", 7 0, L_0x7af0caa058d8;  1 drivers
v0x652897dc1b10_0 .net *"_ivl_78", 0 0, L_0x652897de80d0;  1 drivers
v0x652897dc1de0_0 .net *"_ivl_8", 9 0, L_0x652897de4a70;  1 drivers
v0x652897dc1ec0_0 .net *"_ivl_81", 5 0, L_0x652897de82e0;  1 drivers
v0x652897dc1fa0_0 .net *"_ivl_82", 7 0, L_0x652897de8380;  1 drivers
L_0x7af0caa05920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897dc2080_0 .net *"_ivl_85", 1 0, L_0x7af0caa05920;  1 drivers
L_0x7af0caa05968 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x652897dc2160_0 .net/2u *"_ivl_86", 7 0, L_0x7af0caa05968;  1 drivers
L_0x7af0caa059b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x652897dc2240_0 .net/2u *"_ivl_90", 0 0, L_0x7af0caa059b0;  1 drivers
v0x652897dc2320_0 .net *"_ivl_92", 8 0, L_0x652897de8730;  1 drivers
L_0x7af0caa059f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x652897dc2400_0 .net/2u *"_ivl_94", 0 0, L_0x7af0caa059f8;  1 drivers
v0x652897dc24e0_0 .net *"_ivl_97", 5 0, L_0x652897de8960;  1 drivers
v0x652897dc25c0_0 .net *"_ivl_98", 6 0, L_0x652897de8a00;  1 drivers
v0x652897dc26a0_0 .net "act_fast", 0 0, L_0x652897de39a0;  1 drivers
v0x652897dc2760_0 .net "actual_phase", 7 0, v0x652897dbbe10_0;  alias, 1 drivers
v0x652897dc2820_0 .net "adapt_base", 7 0, L_0x652897de85a0;  1 drivers
v0x652897dc28e0_0 .net "adapt_step", 7 0, L_0x652897de9340;  1 drivers
v0x652897dc29c0_0 .net "adapt_wide", 8 0, L_0x652897de8d80;  1 drivers
v0x652897dc2aa0_0 .net "clk", 0 0, v0x652897dca030_0;  alias, 1 drivers
v0x652897dc2b40_0 .net "cycle_start", 0 0, v0x652897dc9a30_0;  alias, 1 drivers
v0x652897dc2be0_0 .net "eff_wide", 9 0, L_0x652897de4f50;  1 drivers
v0x652897dc2cc0_0 .net "effective_pred", 7 0, L_0x652897de51d0;  1 drivers
v0x652897dc2da0_0 .net "err_abs", 7 0, L_0x652897de5750;  1 drivers
v0x652897dc2e80_0 .var "error_mag", 7 0;
v0x652897dc2f60_0 .var "error_sign", 0 0;
v0x652897dc3020_0 .var "error_valid", 0 0;
v0x652897dc30e0_0 .net "eta_boost_in", 7 0, L_0x652897de9a60;  alias, 1 drivers
v0x652897dc31a0_0 .net "eta_boost_out", 7 0, L_0x652897de5d50;  alias, 1 drivers
v0x652897dc3260_0 .net "fired_actual", 0 0, v0x652897dbbab0_0;  alias, 1 drivers
v0x652897dc3330_0 .net "inv_err", 7 0, L_0x652897de54b0;  1 drivers
v0x652897dc33f0_0 .net "ltd_ev", 0 0, v0x652897dbf5d0_0;  1 drivers
v0x652897dc34c0_0 .net "ltp_ev", 0 0, v0x652897dbf690_0;  1 drivers
v0x652897dc3590_0 .var "my_pred", 7 0;
v0x652897dc3630_0 .net "pred_err_valid", 0 0, L_0x652897de5f80;  1 drivers
v0x652897dc36f0_0 .var "pred_next", 8 0;
v0x652897dc3be0_0 .net "pred_phase_in", 7 0, L_0x652897de98e0;  alias, 1 drivers
v0x652897dc3cc0_0 .var "pred_phase_out", 7 0;
v0x652897dc3da0_0 .net "pred_valid", 0 0, L_0x652897de99a0;  alias, 1 drivers
v0x652897dc3e60_0 .net "raw_err", 7 0, L_0x652897de52c0;  1 drivers
v0x652897dc3f40_0 .net "rst_n", 0 0, v0x652897dcad00_0;  alias, 1 drivers
v0x652897dc3fe0_0 .net "weight", 7 0, v0x652897dbfcf0_0;  alias, 1 drivers
L_0x652897de4430 .concat [ 8 2 0 0], v0x652897dc3590_0, L_0x7af0caa051d0;
L_0x652897de4930 .concat [ 8 2 0 0], v0x652897dc3590_0, L_0x7af0caa05218;
L_0x652897de4a70 .arith/sum 10, L_0x652897de4430, L_0x652897de4930;
L_0x652897de4bb0 .concat [ 8 2 0 0], v0x652897dc3590_0, L_0x7af0caa05260;
L_0x652897de4cd0 .arith/sum 10, L_0x652897de4a70, L_0x652897de4bb0;
L_0x652897de4e10 .concat [ 8 2 0 0], L_0x652897de98e0, L_0x7af0caa052a8;
L_0x652897de4f50 .arith/sum 10, L_0x652897de4cd0, L_0x652897de4e10;
L_0x652897de5090 .part L_0x652897de4f50, 2, 8;
L_0x652897de51d0 .functor MUXZ 8, v0x652897dc3590_0, L_0x652897de5090, L_0x652897de99a0, C4<>;
L_0x652897de52c0 .arith/sub 8, v0x652897dbbe10_0, L_0x652897de51d0;
L_0x652897de53c0 .arith/sub 8, L_0x7af0caa052f0, L_0x652897de52c0;
L_0x652897de54b0 .arith/sum 8, L_0x652897de53c0, L_0x7af0caa05338;
L_0x652897de5660 .cmp/ge 8, L_0x652897de54b0, L_0x652897de52c0;
L_0x652897de5750 .functor MUXZ 8, L_0x652897de54b0, L_0x652897de52c0, L_0x652897de5660, C4<>;
L_0x652897de5950 .part L_0x652897de52c0, 7, 1;
L_0x652897de5a40 .cmp/ne 8, L_0x652897de52c0, L_0x7af0caa053c8;
L_0x652897de5c60 .part L_0x652897de5750, 2, 6;
L_0x652897de5d50 .concat [ 6 2 0 0], L_0x652897de5c60, L_0x7af0caa05410;
L_0x652897de5f80 .cmp/gt 8, L_0x652897de5750, L_0x7af0caa05458;
L_0x652897de7b80 .functor MUXZ 8, L_0x652897de51d0, v0x652897dbbe10_0, L_0x652897de39a0, C4<>;
L_0x652897de5ee0 .functor MUXZ 8, v0x652897dbbe10_0, L_0x652897de51d0, L_0x652897de39a0, C4<>;
L_0x652897de7df0 .part L_0x652897de5750, 2, 6;
L_0x652897de7fe0 .concat [ 6 2 0 0], L_0x652897de7df0, L_0x7af0caa05890;
L_0x652897de80d0 .cmp/gt 8, L_0x652897de7fe0, L_0x7af0caa058d8;
L_0x652897de82e0 .part L_0x652897de5750, 2, 6;
L_0x652897de8380 .concat [ 6 2 0 0], L_0x652897de82e0, L_0x7af0caa05920;
L_0x652897de85a0 .functor MUXZ 8, L_0x7af0caa05968, L_0x652897de8380, L_0x652897de80d0, C4<>;
L_0x652897de8730 .concat [ 8 1 0 0], L_0x652897de85a0, L_0x7af0caa059b0;
L_0x652897de8960 .part L_0x652897de9a60, 2, 6;
L_0x652897de8a00 .concat [ 6 1 0 0], L_0x652897de8960, L_0x7af0caa059f8;
L_0x652897de8c40 .concat [ 7 2 0 0], L_0x652897de8a00, L_0x7af0caa05a40;
L_0x652897de8d80 .arith/sum 9, L_0x652897de8730, L_0x652897de8c40;
L_0x652897de9040 .cmp/gt 9, L_0x652897de8d80, L_0x7af0caa05a88;
L_0x652897de9180 .part L_0x652897de8d80, 0, 8;
L_0x652897de9340 .functor MUXZ 8, L_0x652897de9180, L_0x7af0caa05ad0, L_0x652897de9040, C4<>;
S_0x652897dbca10 .scope module, "syn" "phase_stdp" 5 85, 6 46 0, S_0x652897dbc3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "phase_pre";
    .port_info 4 /INPUT 8 "phase_post";
    .port_info 5 /INPUT 1 "fired_pre";
    .port_info 6 /INPUT 1 "fired_post";
    .port_info 7 /INPUT 8 "eta_boost";
    .port_info 8 /OUTPUT 8 "weight";
    .port_info 9 /OUTPUT 1 "ltp_event";
    .port_info 10 /OUTPUT 1 "ltd_event";
P_0x652897dbcc10 .param/l "ETA_LTD" 0 6 51, C4<00000011>;
P_0x652897dbcc50 .param/l "ETA_LTP" 0 6 50, C4<00000100>;
P_0x652897dbcc90 .param/l "WINDOW" 0 6 52, C4<10000000>;
P_0x652897dbccd0 .param/l "W_INIT" 0 6 47, C4<10000000>;
P_0x652897dbcd10 .param/l "W_MAX" 0 6 48, C4<11111111>;
P_0x652897dbcd50 .param/l "W_MIN" 0 6 49, C4<00000001>;
L_0x7af0caa05530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x652897de6110 .functor XNOR 1, L_0x652897de6610, L_0x7af0caa05530, C4<0>, C4<0>;
L_0x652897de67f0 .functor AND 1, L_0x652897de6110, L_0x652897de6700, C4<1>, C4<1>;
L_0x7af0caa055c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x652897de69f0 .functor XNOR 1, L_0x652897de6900, L_0x7af0caa055c0, C4<0>, C4<0>;
L_0x652897de6c20 .functor AND 1, L_0x652897de69f0, L_0x652897de6b30, C4<1>, C4<1>;
v0x652897dbd150_0 .net *"_ivl_10", 0 0, L_0x652897de6400;  1 drivers
v0x652897dbd230_0 .net *"_ivl_15", 0 0, L_0x652897de6610;  1 drivers
v0x652897dbd310_0 .net/2u *"_ivl_16", 0 0, L_0x7af0caa05530;  1 drivers
v0x652897dbd3d0_0 .net *"_ivl_18", 0 0, L_0x652897de6110;  1 drivers
L_0x7af0caa054a0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x652897dbd490_0 .net/2u *"_ivl_2", 7 0, L_0x7af0caa054a0;  1 drivers
L_0x7af0caa05578 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x652897dbd5c0_0 .net/2u *"_ivl_20", 7 0, L_0x7af0caa05578;  1 drivers
v0x652897dbd6a0_0 .net *"_ivl_22", 0 0, L_0x652897de6700;  1 drivers
v0x652897dbd760_0 .net *"_ivl_27", 0 0, L_0x652897de6900;  1 drivers
v0x652897dbd840_0 .net/2u *"_ivl_28", 0 0, L_0x7af0caa055c0;  1 drivers
v0x652897dbd9b0_0 .net *"_ivl_30", 0 0, L_0x652897de69f0;  1 drivers
L_0x7af0caa05608 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x652897dbda70_0 .net/2u *"_ivl_32", 7 0, L_0x7af0caa05608;  1 drivers
v0x652897dbdb50_0 .net *"_ivl_34", 0 0, L_0x652897de6b30;  1 drivers
L_0x7af0caa05650 .functor BUFT 1, C4<000000100>, C4<0>, C4<0>, C4<0>;
v0x652897dbdc10_0 .net/2u *"_ivl_38", 8 0, L_0x7af0caa05650;  1 drivers
v0x652897dbdcf0_0 .net *"_ivl_4", 7 0, L_0x652897de6180;  1 drivers
L_0x7af0caa05698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x652897dbddd0_0 .net/2u *"_ivl_40", 0 0, L_0x7af0caa05698;  1 drivers
v0x652897dbdeb0_0 .net *"_ivl_42", 8 0, L_0x652897de6d60;  1 drivers
L_0x7af0caa056e0 .functor BUFT 1, C4<000000011>, C4<0>, C4<0>, C4<0>;
v0x652897dbdf90_0 .net/2u *"_ivl_46", 8 0, L_0x7af0caa056e0;  1 drivers
L_0x7af0caa05728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x652897dbe180_0 .net/2u *"_ivl_48", 0 0, L_0x7af0caa05728;  1 drivers
v0x652897dbe260_0 .net *"_ivl_50", 8 0, L_0x652897de7040;  1 drivers
L_0x7af0caa05770 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0x652897dbe340_0 .net/2u *"_ivl_54", 8 0, L_0x7af0caa05770;  1 drivers
v0x652897dbe420_0 .net *"_ivl_56", 0 0, L_0x652897de72c0;  1 drivers
L_0x7af0caa057b8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x652897dbe4e0_0 .net/2u *"_ivl_58", 7 0, L_0x7af0caa057b8;  1 drivers
L_0x7af0caa054e8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x652897dbe5c0_0 .net/2u *"_ivl_6", 7 0, L_0x7af0caa054e8;  1 drivers
v0x652897dbe6a0_0 .net *"_ivl_61", 7 0, L_0x652897de7480;  1 drivers
L_0x7af0caa05800 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0x652897dbe780_0 .net/2u *"_ivl_64", 8 0, L_0x7af0caa05800;  1 drivers
v0x652897dbe860_0 .net *"_ivl_66", 0 0, L_0x652897de7770;  1 drivers
L_0x7af0caa05848 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x652897dbe920_0 .net/2u *"_ivl_68", 7 0, L_0x7af0caa05848;  1 drivers
v0x652897dbea00_0 .net *"_ivl_71", 7 0, L_0x652897de78b0;  1 drivers
v0x652897dbeae0_0 .net "clk", 0 0, v0x652897dca030_0;  alias, 1 drivers
v0x652897dbeb80_0 .net "cycle_start", 0 0, v0x652897dc9a30_0;  alias, 1 drivers
v0x652897dbec20_0 .net "diff_abs", 7 0, L_0x652897de6520;  1 drivers
v0x652897dbed00_0 .net "dyn_ltd", 8 0, L_0x652897de7180;  1 drivers
v0x652897dbede0_0 .net "dyn_ltp", 8 0, L_0x652897de6ee0;  1 drivers
v0x652897dbf0d0_0 .net "eff_ltd", 7 0, L_0x652897de79f0;  1 drivers
v0x652897dbf1b0_0 .net "eff_ltp", 7 0, L_0x652897de7520;  1 drivers
v0x652897dbf290_0 .net "eta_boost", 7 0, L_0x652897de9a60;  alias, 1 drivers
v0x652897dbf370_0 .net "fired_post", 0 0, L_0x652897de6f80;  1 drivers
v0x652897dbf430_0 .net "fired_pre", 0 0, L_0x652897de7110;  1 drivers
v0x652897dbf4f0_0 .net "inv_diff", 7 0, L_0x652897de62c0;  1 drivers
v0x652897dbf5d0_0 .var "ltd_event", 0 0;
v0x652897dbf690_0 .var "ltp_event", 0 0;
v0x652897dbf750_0 .net "phase_post", 7 0, L_0x652897de5ee0;  1 drivers
v0x652897dbf830_0 .net "phase_pre", 7 0, L_0x652897de7b80;  1 drivers
v0x652897dbf910_0 .net "post_first", 0 0, L_0x652897de6c20;  1 drivers
v0x652897dbf9d0_0 .net "pre_first", 0 0, L_0x652897de67f0;  1 drivers
v0x652897dbfa90_0 .net "raw_diff", 7 0, L_0x652897de6070;  1 drivers
v0x652897dbfb70_0 .net "rst_n", 0 0, v0x652897dcad00_0;  alias, 1 drivers
v0x652897dbfc10_0 .var "w_next", 8 0;
v0x652897dbfcf0_0 .var "weight", 7 0;
L_0x652897de6070 .arith/sub 8, L_0x652897de7b80, L_0x652897de5ee0;
L_0x652897de6180 .arith/sub 8, L_0x7af0caa054a0, L_0x652897de6070;
L_0x652897de62c0 .arith/sum 8, L_0x652897de6180, L_0x7af0caa054e8;
L_0x652897de6400 .cmp/ge 8, L_0x652897de62c0, L_0x652897de6070;
L_0x652897de6520 .functor MUXZ 8, L_0x652897de62c0, L_0x652897de6070, L_0x652897de6400, C4<>;
L_0x652897de6610 .part L_0x652897de6070, 7, 1;
L_0x652897de6700 .cmp/ne 8, L_0x652897de6070, L_0x7af0caa05578;
L_0x652897de6900 .part L_0x652897de6070, 7, 1;
L_0x652897de6b30 .cmp/ne 8, L_0x652897de6070, L_0x7af0caa05608;
L_0x652897de6d60 .concat [ 8 1 0 0], L_0x652897de9a60, L_0x7af0caa05698;
L_0x652897de6ee0 .arith/sum 9, L_0x7af0caa05650, L_0x652897de6d60;
L_0x652897de7040 .concat [ 8 1 0 0], L_0x652897de9a60, L_0x7af0caa05728;
L_0x652897de7180 .arith/sum 9, L_0x7af0caa056e0, L_0x652897de7040;
L_0x652897de72c0 .cmp/gt 9, L_0x652897de6ee0, L_0x7af0caa05770;
L_0x652897de7480 .part L_0x652897de6ee0, 0, 8;
L_0x652897de7520 .functor MUXZ 8, L_0x652897de7480, L_0x7af0caa057b8, L_0x652897de72c0, C4<>;
L_0x652897de7770 .cmp/gt 9, L_0x652897de7180, L_0x7af0caa05800;
L_0x652897de78b0 .part L_0x652897de7180, 0, 8;
L_0x652897de79f0 .functor MUXZ 8, L_0x652897de78b0, L_0x7af0caa05848, L_0x652897de7770, C4<>;
S_0x652897dc4270 .scope module, "L3_theta" "theta_seq_predictor" 3 51, 7 19 0, S_0x652897dbade0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "global_phase";
    .port_info 4 /INPUT 8 "actual_phase";
    .port_info 5 /INPUT 1 "fired";
    .port_info 6 /OUTPUT 8 "pred_next";
    .port_info 7 /OUTPUT 8 "error_out";
    .port_info 8 /OUTPUT 1 "error_valid";
    .port_info 9 /OUTPUT 3 "theta_out";
    .port_info 10 /OUTPUT 8 "slot0_out";
    .port_info 11 /OUTPUT 8 "slot4_out";
P_0x652897dbd8e0 .param/l "ETA" 0 7 21, C4<00001000>;
P_0x652897dbd920 .param/l "W_INIT" 0 7 20, C4<10000000>;
L_0x652897de2730 .functor BUFZ 3, v0x652897dc7010_0, C4<000>, C4<000>, C4<000>;
L_0x652897de2840 .functor BUFZ 3, L_0x652897de2730, C4<000>, C4<000>, C4<000>;
v0x652897dc6ad0_0 .array/port v0x652897dc6ad0, 0;
L_0x652897de29a0 .functor BUFZ 8, v0x652897dc6ad0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x652897dc6ad0_4 .array/port v0x652897dc6ad0, 4;
L_0x652897de2a10 .functor BUFZ 8, v0x652897dc6ad0_4, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7af0caa04f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x652897de2d60 .functor XNOR 1, L_0x652897de3400, L_0x7af0caa04f90, C4<0>, C4<0>;
L_0x652897de3640 .functor AND 1, L_0x652897de2d60, L_0x652897de34f0, C4<1>, C4<1>;
L_0x7af0caa05020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x652897de37a0 .functor XNOR 1, L_0x652897de3700, L_0x7af0caa05020, C4<0>, C4<0>;
L_0x652897de3a10 .functor AND 1, L_0x652897de37a0, L_0x652897de38b0, C4<1>, C4<1>;
v0x652897dc4650_0 .net *"_ivl_14", 7 0, L_0x652897de2ab0;  1 drivers
v0x652897dc4750_0 .net *"_ivl_16", 4 0, L_0x652897de2b80;  1 drivers
L_0x7af0caa04eb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897dc4830_0 .net *"_ivl_19", 1 0, L_0x7af0caa04eb8;  1 drivers
L_0x7af0caa04e70 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x652897dc48f0_0 .net/2u *"_ivl_2", 2 0, L_0x7af0caa04e70;  1 drivers
L_0x7af0caa04f00 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x652897dc49d0_0 .net/2u *"_ivl_22", 7 0, L_0x7af0caa04f00;  1 drivers
v0x652897dc4b00_0 .net *"_ivl_24", 7 0, L_0x652897de2e90;  1 drivers
L_0x7af0caa04f48 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x652897dc4be0_0 .net/2u *"_ivl_26", 7 0, L_0x7af0caa04f48;  1 drivers
v0x652897dc4cc0_0 .net *"_ivl_30", 0 0, L_0x652897de3140;  1 drivers
v0x652897dc4d80_0 .net *"_ivl_35", 0 0, L_0x652897de3400;  1 drivers
v0x652897dc4ef0_0 .net/2u *"_ivl_36", 0 0, L_0x7af0caa04f90;  1 drivers
v0x652897dc4fd0_0 .net *"_ivl_38", 0 0, L_0x652897de2d60;  1 drivers
L_0x7af0caa04fd8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x652897dc5090_0 .net/2u *"_ivl_40", 7 0, L_0x7af0caa04fd8;  1 drivers
v0x652897dc5170_0 .net *"_ivl_42", 0 0, L_0x652897de34f0;  1 drivers
v0x652897dc5230_0 .net *"_ivl_47", 0 0, L_0x652897de3700;  1 drivers
v0x652897dc5310_0 .net/2u *"_ivl_48", 0 0, L_0x7af0caa05020;  1 drivers
v0x652897dc53f0_0 .net *"_ivl_50", 0 0, L_0x652897de37a0;  1 drivers
L_0x7af0caa05068 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x652897dc54b0_0 .net/2u *"_ivl_52", 7 0, L_0x7af0caa05068;  1 drivers
v0x652897dc5590_0 .net *"_ivl_54", 0 0, L_0x652897de38b0;  1 drivers
v0x652897dc5650_0 .net *"_ivl_59", 5 0, L_0x652897de3b70;  1 drivers
v0x652897dc5730_0 .net *"_ivl_60", 7 0, L_0x652897de3c60;  1 drivers
L_0x7af0caa050b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897dc5810_0 .net *"_ivl_63", 1 0, L_0x7af0caa050b0;  1 drivers
L_0x7af0caa050f8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x652897dc58f0_0 .net/2u *"_ivl_64", 7 0, L_0x7af0caa050f8;  1 drivers
v0x652897dc59d0_0 .net *"_ivl_66", 0 0, L_0x652897de3e20;  1 drivers
v0x652897dc5a90_0 .net *"_ivl_69", 5 0, L_0x652897de3f60;  1 drivers
v0x652897dc5b70_0 .net *"_ivl_70", 7 0, L_0x652897de4090;  1 drivers
L_0x7af0caa05140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x652897dc5c50_0 .net *"_ivl_73", 1 0, L_0x7af0caa05140;  1 drivers
L_0x7af0caa05188 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x652897dc5d30_0 .net/2u *"_ivl_74", 7 0, L_0x7af0caa05188;  1 drivers
v0x652897dc5e10_0 .net "actual_phase", 7 0, v0x652897dc3cc0_0;  alias, 1 drivers
v0x652897dc5ed0_0 .net "clk", 0 0, v0x652897dca030_0;  alias, 1 drivers
v0x652897dc6080_0 .net "cycle_start", 0 0, v0x652897dc9a30_0;  alias, 1 drivers
v0x652897dc6230_0 .net "dn_dir", 0 0, L_0x652897de3640;  1 drivers
v0x652897dc62d0_0 .net "err_ab", 7 0, L_0x652897de3230;  1 drivers
v0x652897dc63b0_0 .var "error_out", 7 0;
v0x652897dc6490_0 .var "error_valid", 0 0;
v0x652897dc6550_0 .net "fired", 0 0, v0x652897dbbab0_0;  alias, 1 drivers
v0x652897dc65f0_0 .net "global_phase", 7 0, v0x652897dc9af0_0;  alias, 1 drivers
v0x652897dc66b0_0 .net "inv_e", 7 0, L_0x652897de3000;  1 drivers
v0x652897dc6790_0 .var/i "k", 31 0;
v0x652897dc6870_0 .var "pred_next", 7 0;
v0x652897dc6950_0 .net "raw_e", 7 0, L_0x652897de2cc0;  1 drivers
v0x652897dc6a30_0 .net "rst_n", 0 0, v0x652897dcad00_0;  alias, 1 drivers
v0x652897dc6ad0 .array "slot", 7 0, 7 0;
v0x652897dc6c90_0 .net "slot0_out", 7 0, L_0x652897de29a0;  alias, 1 drivers
v0x652897dc6d70_0 .net "slot4_out", 7 0, L_0x652897de2a10;  alias, 1 drivers
v0x652897dc6e50_0 .var "slot_up", 8 0;
v0x652897dc6f30_0 .net "step", 7 0, L_0x652897de41d0;  1 drivers
v0x652897dc7010_0 .var "theta_cycle", 2 0;
v0x652897dc70f0_0 .net "theta_next", 2 0, L_0x652897de27a0;  1 drivers
v0x652897dc71d0_0 .net "theta_now", 2 0, L_0x652897de2730;  1 drivers
v0x652897dc72b0_0 .net "theta_out", 2 0, L_0x652897de2840;  alias, 1 drivers
v0x652897dc7390_0 .net "up_dir", 0 0, L_0x652897de3a10;  1 drivers
v0x652897dc7450_0 .var "warmed_up", 0 0;
v0x652897dc7510_0 .var "warmup_cnt", 3 0;
L_0x652897de27a0 .arith/sum 3, v0x652897dc7010_0, L_0x7af0caa04e70;
L_0x652897de2ab0 .array/port v0x652897dc6ad0, L_0x652897de2b80;
L_0x652897de2b80 .concat [ 3 2 0 0], L_0x652897de2730, L_0x7af0caa04eb8;
L_0x652897de2cc0 .arith/sub 8, v0x652897dc3cc0_0, L_0x652897de2ab0;
L_0x652897de2e90 .arith/sub 8, L_0x7af0caa04f00, L_0x652897de2cc0;
L_0x652897de3000 .arith/sum 8, L_0x652897de2e90, L_0x7af0caa04f48;
L_0x652897de3140 .cmp/ge 8, L_0x652897de3000, L_0x652897de2cc0;
L_0x652897de3230 .functor MUXZ 8, L_0x652897de3000, L_0x652897de2cc0, L_0x652897de3140, C4<>;
L_0x652897de3400 .part L_0x652897de2cc0, 7, 1;
L_0x652897de34f0 .cmp/ne 8, L_0x652897de2cc0, L_0x7af0caa04fd8;
L_0x652897de3700 .part L_0x652897de2cc0, 7, 1;
L_0x652897de38b0 .cmp/ne 8, L_0x652897de2cc0, L_0x7af0caa05068;
L_0x652897de3b70 .part L_0x652897de3230, 2, 6;
L_0x652897de3c60 .concat [ 6 2 0 0], L_0x652897de3b70, L_0x7af0caa050b0;
L_0x652897de3e20 .cmp/gt 8, L_0x652897de3c60, L_0x7af0caa050f8;
L_0x652897de3f60 .part L_0x652897de3230, 2, 6;
L_0x652897de4090 .concat [ 6 2 0 0], L_0x652897de3f60, L_0x7af0caa05140;
L_0x652897de41d0 .functor MUXZ 8, L_0x7af0caa05188, L_0x652897de4090, L_0x652897de3e20, C4<>;
S_0x652897dc96c0 .scope module, "osc" "gamma_oscillator" 2 14, 8 23 0, S_0x652897d661a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "phase_out";
    .port_info 3 /OUTPUT 1 "cycle_start";
P_0x652897dc98a0 .param/l "CYCLE_LEN" 0 8 24, C4<100000000>;
v0x652897dc9970_0 .net "clk", 0 0, v0x652897dca030_0;  alias, 1 drivers
v0x652897dc9a30_0 .var "cycle_start", 0 0;
v0x652897dc9af0_0 .var "phase_out", 7 0;
v0x652897dc9bc0_0 .net "rst_n", 0 0, v0x652897dcad00_0;  alias, 1 drivers
    .scope S_0x652897dc96c0;
T_0 ;
    %wait E_0x652897d178b0;
    %load/vec4 v0x652897dc9bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897dc9af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dc9a30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x652897dc9af0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897dc9af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x652897dc9a30_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x652897dc9af0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x652897dc9af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dc9a30_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x652897d60170;
T_1 ;
    %wait E_0x652897d178b0;
    %load/vec4 v0x652897dae490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897dae610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dae550_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x652897d9c140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897d362a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897d34790_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x652897dae6f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dae550_0, 0;
    %load/vec4 v0x652897d636a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897dae610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897d34790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897d362a0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x652897d34790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897dae610_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897d9c0a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x652897dae6f0_0, 0, 9;
    %load/vec4 v0x652897dae6f0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x652897dae6f0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v0x652897dae610_0, 0;
    %load/vec4 v0x652897dae6f0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x652897dae6f0_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x652897dae550_0, 0;
    %load/vec4 v0x652897d34f70_0;
    %assign/vec4 v0x652897d9c140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x652897d362a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x652897d34790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897dae610_0, 0;
T_1.8 ;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x652897db6100;
T_2 ;
    %wait E_0x652897d178b0;
    %load/vec4 v0x652897db85a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x652897db8bd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x652897db7d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x652897db8bd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x652897db8bd0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x652897db6100;
T_3 ;
    %wait E_0x652897d178b0;
    %load/vec4 v0x652897db85a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x652897db8300_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x652897db8300_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x652897db8300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x652897db8640, 0, 4;
    %load/vec4 v0x652897db8300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x652897db8300_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897db83e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897db7f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897db8020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x652897db90d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897db9010_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x652897db7d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x652897db9010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x652897db90d0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x652897db9010_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x652897db90d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x652897db90d0_0, 0;
T_3.9 ;
T_3.6 ;
    %load/vec4 v0x652897db80e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x652897db7e60_0;
    %cmpi/u 2, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.12, 5;
    %load/vec4 v0x652897db7dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x652897db8af0_0;
    %load/vec4 v0x652897db8d90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x652897db8640, 4;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_3.16, 8;
    %load/vec4 v0x652897db8d90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x652897db8640, 4;
    %load/vec4 v0x652897db8af0_0;
    %sub;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %load/vec4 v0x652897db8d90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x652897db8640, 0, 4;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x652897db8f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897db8d90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x652897db8640, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897db8af0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x652897db8a10_0, 0, 9;
    %load/vec4 v0x652897db8a10_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_3.20, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %load/vec4 v0x652897db8a10_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %load/vec4 v0x652897db8d90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x652897db8640, 0, 4;
T_3.18 ;
T_3.15 ;
T_3.12 ;
    %load/vec4 v0x652897db7e60_0;
    %assign/vec4 v0x652897db7f40_0, 0;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x652897db7e60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x652897db9010_0;
    %and;
    %assign/vec4 v0x652897db8020_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897db8020_0, 0;
T_3.11 ;
    %load/vec4 v0x652897db8cb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x652897db8640, 4;
    %assign/vec4 v0x652897db83e0_0, 0;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x652897daedb0;
T_4 ;
    %wait E_0x652897d178b0;
    %load/vec4 v0x652897db1a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x652897db1b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897db1530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897db1470_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x652897db0c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897db1530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897db1470_0, 0;
    %load/vec4 v0x652897db12d0_0;
    %load/vec4 v0x652897db1210_0;
    %and;
    %load/vec4 v0x652897db0d10_0;
    %cmpi/u 128, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x652897db1870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897db1b70_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897db1050_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x652897db1ab0_0, 0, 9;
    %load/vec4 v0x652897db1ab0_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %load/vec4 v0x652897db1ab0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %assign/vec4 v0x652897db1b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x652897db1530_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x652897db17b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0x652897db0f70_0;
    %addi 1, 0, 8;
    %load/vec4 v0x652897db1b70_0;
    %cmp/u;
    %jmp/0xz  T_4.12, 5;
    %load/vec4 v0x652897db1b70_0;
    %load/vec4 v0x652897db0f70_0;
    %sub;
    %assign/vec4 v0x652897db1b70_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x652897db1b70_0, 0;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x652897db1470_0, 0;
T_4.10 ;
T_4.7 ;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x652897d65570;
T_5 ;
    %wait E_0x652897d178b0;
    %load/vec4 v0x652897db5db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x652897db5400_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x652897db5b30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897db4d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897db4e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897db4ef0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x652897db49c0_0;
    %load/vec4 v0x652897db5130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x652897db4c70_0;
    %assign/vec4 v0x652897db4d50_0, 0;
    %load/vec4 v0x652897db4520_0;
    %inv;
    %assign/vec4 v0x652897db4e30_0, 0;
    %load/vec4 v0x652897db54a0_0;
    %assign/vec4 v0x652897db4ef0_0, 0;
    %load/vec4 v0x652897db54a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x652897db4520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x652897db4760_0;
    %load/vec4 v0x652897db5400_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.8, 5;
    %load/vec4 v0x652897db5400_0;
    %load/vec4 v0x652897db4760_0;
    %sub;
    %assign/vec4 v0x652897db5400_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897db5400_0, 0;
T_5.9 ;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897db5400_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897db4760_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x652897db5560_0, 0, 9;
    %load/vec4 v0x652897db5560_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %load/vec4 v0x652897db5560_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %assign/vec4 v0x652897db5400_0, 0;
T_5.7 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x652897db5c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x652897db5400_0;
    %load/vec4 v0x652897db5a50_0;
    %cmp/u;
    %jmp/0xz  T_5.14, 5;
    %load/vec4 v0x652897db5400_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x652897db5400_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x652897db5a50_0;
    %load/vec4 v0x652897db5400_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x652897db5400_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0x652897db5400_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x652897db5400_0, 0;
T_5.16 ;
T_5.15 ;
T_5.12 ;
T_5.5 ;
    %load/vec4 v0x652897db5400_0;
    %assign/vec4 v0x652897db5b30_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x652897db49c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897db4ef0_0, 0;
T_5.18 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x652897dbb3f0;
T_6 ;
    %wait E_0x652897d178b0;
    %load/vec4 v0x652897dbbef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897dbc0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dbbf90_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x652897dbbe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dbbab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dbbbf0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x652897dbc1c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dbbf90_0, 0;
    %load/vec4 v0x652897dbb9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897dbc0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dbbbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dbbab0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x652897dbbbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897dbc0e0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897dbbd00_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x652897dbc1c0_0, 0, 9;
    %load/vec4 v0x652897dbc1c0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0x652897dbc1c0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v0x652897dbc0e0_0, 0;
    %load/vec4 v0x652897dbc1c0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x652897dbc1c0_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_6.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x652897dbbf90_0, 0;
    %load/vec4 v0x652897dbbb50_0;
    %assign/vec4 v0x652897dbbe10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x652897dbbab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x652897dbbbf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897dbc0e0_0, 0;
T_6.8 ;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x652897dc4270;
T_7 ;
    %wait E_0x652897d178b0;
    %load/vec4 v0x652897dc6a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x652897dc7010_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x652897dc6080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x652897dc7010_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x652897dc7010_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x652897dc4270;
T_8 ;
    %wait E_0x652897d178b0;
    %load/vec4 v0x652897dc6a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x652897dc6790_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x652897dc6790_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x652897dc6790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x652897dc6ad0, 0, 4;
    %load/vec4 v0x652897dc6790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x652897dc6790_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897dc6870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897dc63b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dc6490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x652897dc7510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dc7450_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x652897dc6080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x652897dc7450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x652897dc7510_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x652897dc7450_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x652897dc7510_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x652897dc7510_0, 0;
T_8.9 ;
T_8.6 ;
    %load/vec4 v0x652897dc6550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x652897dc62d0_0;
    %cmpi/u 2, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.12, 5;
    %load/vec4 v0x652897dc6230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0x652897dc6f30_0;
    %load/vec4 v0x652897dc71d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x652897dc6ad0, 4;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.16, 8;
    %load/vec4 v0x652897dc71d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x652897dc6ad0, 4;
    %load/vec4 v0x652897dc6f30_0;
    %sub;
    %jmp/1 T_8.17, 8;
T_8.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_8.17, 8;
 ; End of false expr.
    %blend;
T_8.17;
    %load/vec4 v0x652897dc71d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x652897dc6ad0, 0, 4;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0x652897dc7390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897dc71d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x652897dc6ad0, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897dc6f30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x652897dc6e50_0, 0, 9;
    %load/vec4 v0x652897dc6e50_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_8.20, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_8.21, 8;
T_8.20 ; End of true expr.
    %load/vec4 v0x652897dc6e50_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_8.21, 8;
 ; End of false expr.
    %blend;
T_8.21;
    %load/vec4 v0x652897dc71d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x652897dc6ad0, 0, 4;
T_8.18 ;
T_8.15 ;
T_8.12 ;
    %load/vec4 v0x652897dc62d0_0;
    %assign/vec4 v0x652897dc63b0_0, 0;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x652897dc62d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x652897dc7450_0;
    %and;
    %assign/vec4 v0x652897dc6490_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dc6490_0, 0;
T_8.11 ;
    %load/vec4 v0x652897dc70f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x652897dc6ad0, 4;
    %assign/vec4 v0x652897dc6870_0, 0;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x652897dbca10;
T_9 ;
    %wait E_0x652897d178b0;
    %load/vec4 v0x652897dbfb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x652897dbfcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dbf690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dbf5d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x652897dbeb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dbf690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dbf5d0_0, 0;
    %load/vec4 v0x652897dbf430_0;
    %load/vec4 v0x652897dbf370_0;
    %and;
    %load/vec4 v0x652897dbec20_0;
    %cmpi/u 128, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x652897dbf9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897dbfcf0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897dbf1b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x652897dbfc10_0, 0, 9;
    %load/vec4 v0x652897dbfc10_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x652897dbfc10_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %assign/vec4 v0x652897dbfcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x652897dbf690_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x652897dbf910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x652897dbf0d0_0;
    %addi 1, 0, 8;
    %load/vec4 v0x652897dbfcf0_0;
    %cmp/u;
    %jmp/0xz  T_9.12, 5;
    %load/vec4 v0x652897dbfcf0_0;
    %load/vec4 v0x652897dbf0d0_0;
    %sub;
    %assign/vec4 v0x652897dbfcf0_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x652897dbfcf0_0, 0;
T_9.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x652897dbf5d0_0, 0;
T_9.10 ;
T_9.7 ;
T_9.4 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x652897dbc3a0;
T_10 ;
    %wait E_0x652897d178b0;
    %load/vec4 v0x652897dc3f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x652897dc3590_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x652897dc3cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897dc2e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dc2f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dc3020_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x652897dc2b40_0;
    %load/vec4 v0x652897dc3260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x652897dc2da0_0;
    %assign/vec4 v0x652897dc2e80_0, 0;
    %load/vec4 v0x652897dc26a0_0;
    %inv;
    %assign/vec4 v0x652897dc2f60_0, 0;
    %load/vec4 v0x652897dc3630_0;
    %assign/vec4 v0x652897dc3020_0, 0;
    %load/vec4 v0x652897dc3630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x652897dc26a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x652897dc28e0_0;
    %load/vec4 v0x652897dc3590_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.8, 5;
    %load/vec4 v0x652897dc3590_0;
    %load/vec4 v0x652897dc28e0_0;
    %sub;
    %assign/vec4 v0x652897dc3590_0, 0;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x652897dc3590_0, 0;
T_10.9 ;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897dc3590_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x652897dc28e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x652897dc36f0_0, 0, 9;
    %load/vec4 v0x652897dc36f0_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x652897dc36f0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %assign/vec4 v0x652897dc3590_0, 0;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x652897dc3da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x652897dc3590_0;
    %load/vec4 v0x652897dc3be0_0;
    %cmp/u;
    %jmp/0xz  T_10.14, 5;
    %load/vec4 v0x652897dc3590_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x652897dc3590_0, 0;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0x652897dc3be0_0;
    %load/vec4 v0x652897dc3590_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x652897dc3590_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0x652897dc3590_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x652897dc3590_0, 0;
T_10.16 ;
T_10.15 ;
T_10.12 ;
T_10.5 ;
    %load/vec4 v0x652897dc3590_0;
    %assign/vec4 v0x652897dc3cc0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x652897dc2b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x652897dc3020_0, 0;
T_10.18 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x652897d661a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x652897dca030_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x652897d661a0;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x652897dca030_0;
    %inv;
    %store/vec4 v0x652897dca030_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x652897d661a0;
T_13 ;
    %wait E_0x652897d17b80;
    %load/vec4 v0x652897dca2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x652897dca1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x652897dca1c0_0, 0, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x652897d661a0;
T_14 ;
    %wait E_0x652897d17b80;
    %load/vec4 v0x652897dca2a0_0;
    %pushi/vec4 19, 0, 32;
    %load/vec4 v0x652897dca1c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 2 62 "$display", "  [C%3d] th=%0d ph=%2d | A:pred=%2d err=%2d L3nx=%2d eL3=%2d bst=%2d s0=%2d s4=%2d | B:pred=%2d err=%2d", v0x652897dca1c0_0, v0x652897dcb140_0, v0x652897dcaa20_0, v0x652897dcab80_0, v0x652897dca4d0_0, v0x652897dca8c0_0, v0x652897dca340_0, v0x652897dc9e90_0, v0x652897dcada0_0, v0x652897dcaf20_0, v0x652897dcac40_0, v0x652897dca570_0 {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x652897d661a0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x652897dcad00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x652897dca1c0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x652897dca120_0, 0, 8;
    %pushi/vec4 3, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x652897d17b80;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652897dcad00_0, 0, 1;
    %vpi_call 2 72 "$display", "=== [Phase 1] cur=200(ph~1) \354\264\210\352\270\260 \354\210\230\353\240\264, 20\354\202\254\354\235\264\355\201\264 ===" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x652897dca120_0, 0, 8;
    %pushi/vec4 5120, 0, 32;
T_15.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.3, 5;
    %jmp/1 T_15.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x652897d17b80;
    %jmp T_15.2;
T_15.3 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 75 "$display", "  \354\231\204\353\243\214: A(pred=%0d err=%0d) B(pred=%0d err=%0d)", v0x652897dcab80_0, v0x652897dca4d0_0, v0x652897dcac40_0, v0x652897dca570_0 {0 0 0};
    %vpi_call 2 77 "$display", "  A slots: slot[0]=%0d slot[4]=%0d theta=%0d", v0x652897dcada0_0, v0x652897dcaf20_0, v0x652897dcb140_0 {0 0 0};
    %vpi_call 2 79 "$display", "  \355\225\265\354\213\254: slot[0~7] \353\252\250\353\221\220 1\354\227\220 \352\260\200\352\271\214\354\232\264\354\247\200?" {0 0 0};
    %vpi_call 2 81 "$display", "\012=== [Phase 2] \352\265\220\353\262\210 \355\214\250\355\204\264 (8\354\202\254\354\235\264\355\201\264 \354\243\274\352\270\260) ===" {0 0 0};
    %vpi_call 2 82 "$display", "  \352\264\200\354\260\260: slot[\354\247\235\354\210\230]\342\211\2101, slot[\355\231\200\354\210\230]\342\211\21040\354\234\274\353\241\234 \353\266\204\353\246\254\353\220\230\353\212\224\352\260\200?" {0 0 0};
    %vpi_call 2 83 "$display", "  col: [C] th ph | A:pred err L3nx eL3 bst s0 s4 | B:pred err" {0 0 0};
    %vpi_call 2 85 "$display", "\012--- Trans 1: cur\342\206\2225 (ph=40) ---" {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x652897dca120_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
T_15.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.5, 5;
    %jmp/1 T_15.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x652897d17b80;
    %jmp T_15.4;
T_15.5 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 88 "$display", "  Trans 1 \354\231\204\353\243\214: A s0=%0d s4=%0d | A pred=%0d | B pred=%0d", v0x652897dcada0_0, v0x652897dcaf20_0, v0x652897dcab80_0, v0x652897dcac40_0 {0 0 0};
    %vpi_call 2 91 "$display", "\012--- Trans 2: cur\342\206\222200 (ph=1) ---" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x652897dca120_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
T_15.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.7, 5;
    %jmp/1 T_15.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x652897d17b80;
    %jmp T_15.6;
T_15.7 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 94 "$display", "  Trans 2 \354\231\204\353\243\214: A s0=%0d s4=%0d | A pred=%0d | B pred=%0d", v0x652897dcada0_0, v0x652897dcaf20_0, v0x652897dcab80_0, v0x652897dcac40_0 {0 0 0};
    %vpi_call 2 97 "$display", "\012--- Trans 3: cur\342\206\2225 ---" {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x652897dca120_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
T_15.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.9, 5;
    %jmp/1 T_15.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x652897d17b80;
    %jmp T_15.8;
T_15.9 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 101 "$display", "\012--- Trans 4: cur\342\206\222200 ---" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x652897dca120_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
T_15.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.11, 5;
    %jmp/1 T_15.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x652897d17b80;
    %jmp T_15.10;
T_15.11 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 105 "$display", "\012--- Trans 5: cur\342\206\2225 (\355\225\231\354\212\265 \354\231\204\353\243\214 \352\270\260\353\214\200) ---" {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x652897dca120_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
T_15.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.13, 5;
    %jmp/1 T_15.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x652897d17b80;
    %jmp T_15.12;
T_15.13 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 109 "$display", "\012--- Trans 6: cur\342\206\222200 ---" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x652897dca120_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
T_15.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.15, 5;
    %jmp/1 T_15.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x652897d17b80;
    %jmp T_15.14;
T_15.15 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 113 "$display", "\012=== \354\265\234\354\242\205 \352\264\200\354\260\260 ===" {0 0 0};
    %vpi_call 2 114 "$display", "  A slots: slot0=%0d slope4=%0d (1\352\263\274 40\354\234\274\353\241\234 \353\266\204\353\246\254\353\220\220\353\212\224\352\260\200?)", v0x652897dcada0_0, v0x652897dcaf20_0 {0 0 0};
    %vpi_call 2 116 "$display", "  A pred=%0d L3_next=%0d (pred_next\352\260\200 \353\213\244\354\235\214 \355\214\250\355\204\264\354\235\204 \352\260\200\353\246\254\355\202\244\353\202\230?)", v0x652897dcab80_0, v0x652897dca8c0_0 {0 0 0};
    %vpi_call 2 118 "$display", "  B pred=%0d (\353\271\204\352\265\220)", v0x652897dcac40_0 {0 0 0};
    %vpi_call 2 120 "$display", "\012[\355\214\220\354\240\225]" {0 0 0};
    %load/vec4 v0x652897dcada0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 20, 0, 32;
    %load/vec4 v0x652897dcaf20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.16, 8;
    %vpi_call 2 122 "$display", "  slot \353\266\204\353\246\254 \354\204\261\352\263\265! slot0~1 (phase=1\352\265\254\352\260\204) slot4~5 (phase=40\352\265\254\352\260\204)" {0 0 0};
    %jmp T_15.17;
T_15.16 ;
    %vpi_call 2 124 "$display", "  slot \353\266\204\353\246\254 \354\213\244\355\214\250 (s0=%0d, s4=%0d)", v0x652897dcada0_0, v0x652897dcaf20_0 {0 0 0};
T_15.17 ;
    %vpi_call 2 126 "$display", "\012=== DONE ===" {0 0 0};
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb_theta_seq.v";
    "pst_2layer_theta.v";
    "phase_neuron.v";
    "predictive_phase.v";
    "phase_stdp.v";
    "theta_seq_predictor.v";
    "gamma_oscillator.v";
