

================================================================
== Vitis HLS Report for 'binary_adder_100'
================================================================
* Date:           Mon Apr  1 07:24:55 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        100-bit_binary_adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.144 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  103|  103|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |      100|      100|         1|          1|          1|   100|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1638|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       47|    -|
|Register             |        -|     -|      111|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      111|     1685|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln5_fu_132_p2     |         +|   0|  0|   14|           7|           1|
    |and_ln7_fu_197_p2     |       and|   0|  0|  100|         100|         100|
    |and_ln8_1_fu_215_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln8_fu_209_p2     |       and|   0|  0|    2|           1|           1|
    |icmp_ln5_fu_126_p2    |      icmp|   0|  0|   14|           7|           6|
    |lshr_ln6_1_fu_154_p2  |      lshr|   0|  0|  325|         100|         100|
    |lshr_ln6_fu_145_p2    |      lshr|   0|  0|  325|         100|         100|
    |or_ln7_fu_203_p2      |        or|   0|  0|  100|         100|         100|
    |or_ln8_fu_221_p2      |        or|   0|  0|    2|           1|           1|
    |shl_ln7_1_fu_185_p2   |       shl|   0|  0|  325|         100|         100|
    |shl_ln7_fu_175_p2     |       shl|   0|  0|  325|           1|         100|
    |bit_sum_fu_169_p2     |       xor|   0|  0|    2|           1|           1|
    |xor_ln6_fu_163_p2     |       xor|   0|  0|    2|           1|           1|
    |xor_ln7_fu_191_p2     |       xor|   0|  0|  100|         100|           2|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0| 1638|         620|         614|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  20|          4|    1|          4|
    |empty_6_reg_102  |   9|          2|    1|          2|
    |empty_fu_60      |   9|          2|  100|        200|
    |i_fu_56          |   9|          2|    7|         14|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  47|         10|  109|        220|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+-----+----+-----+-----------+
    |       Name      |  FF | LUT| Bits| Const Bits|
    +-----------------+-----+----+-----+-----------+
    |ap_CS_fsm        |    3|   0|    3|          0|
    |empty_6_reg_102  |    1|   0|    1|          0|
    |empty_fu_60      |  100|   0|  100|          0|
    |i_fu_56          |    7|   0|    7|          0|
    +-----------------+-----+----+-----+-----------+
    |Total            |  111|   0|  111|          0|
    +-----------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  binary_adder_100|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  binary_adder_100|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  binary_adder_100|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  binary_adder_100|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  binary_adder_100|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  binary_adder_100|  return value|
|a                 |   in|  100|     ap_none|                 a|       pointer|
|b                 |   in|  100|     ap_none|                 b|       pointer|
|carry_in          |   in|    1|     ap_none|          carry_in|        scalar|
|sum_i             |   in|  100|     ap_ovld|               sum|       pointer|
|sum_o             |  out|  100|     ap_ovld|               sum|       pointer|
|sum_o_ap_vld      |  out|    1|     ap_ovld|               sum|       pointer|
|carry_out         |  out|    1|      ap_vld|         carry_out|       pointer|
|carry_out_ap_vld  |  out|    1|      ap_vld|         carry_out|       pointer|
+------------------+-----+-----+------------+------------------+--------------+

