// Seed: 2886851770
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri id_3,
    input wor id_4,
    input wire id_5,
    input supply0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    input wor id_10,
    output supply0 id_11,
    output tri0 id_12
);
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1
    , id_14,
    output wire id_2,
    output tri id_3,
    output tri id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    output tri1 id_8,
    output uwire id_9,
    input supply0 id_10,
    input uwire id_11,
    input wor id_12
);
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_5,
      id_1,
      id_1,
      id_11,
      id_4,
      id_0,
      id_3,
      id_12,
      id_8,
      id_9
  );
  assign modCall_1.id_9 = 0;
endmodule
