
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.42

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[0][0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   150    0.54    0.56    0.44    0.64 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.56    0.00    0.64 ^ cam_memory[0][0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.64   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cam_memory[0][0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.45    0.45   library removal time
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: compare_enable (input port clocked by core_clock)
Endpoint: valid$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     8    0.02    0.00    0.00    0.20 ^ compare_enable (in)
                                         compare_enable (net)
                  0.00    0.00    0.20 ^ valid$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ valid$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[0][0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   150    0.54    0.56    0.44    0.64 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.56    0.00    0.64 ^ cam_memory[0][0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.64   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ cam_memory[0][0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.08    5.08   library recovery time
                                  5.08   data required time
-----------------------------------------------------------------------------
                                  5.08   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  4.44   slack (MET)


Startpoint: compare_data[7] (input port clocked by core_clock)
Endpoint: match_addr[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v compare_data[7] (in)
                                         compare_data[7] (net)
                  0.00    0.00    0.20 v _478_/A (sky130_fd_sc_hd__buf_6)
     7    0.04    0.05    0.12    0.32 v _478_/X (sky130_fd_sc_hd__buf_6)
                                         _156_ (net)
                  0.05    0.00    0.32 v _498_/A (sky130_fd_sc_hd__buf_12)
    10    0.05    0.04    0.14    0.47 v _498_/X (sky130_fd_sc_hd__buf_12)
                                         _176_ (net)
                  0.04    0.00    0.47 v _673_/A (sky130_fd_sc_hd__xnor2_2)
     1    0.00    0.10    0.13    0.60 ^ _673_/Y (sky130_fd_sc_hd__xnor2_2)
                                         _351_ (net)
                  0.10    0.00    0.60 ^ _674_/C (sky130_fd_sc_hd__nand3_1)
     2    0.00    0.07    0.09    0.69 v _674_/Y (sky130_fd_sc_hd__nand3_1)
                                         _352_ (net)
                  0.07    0.00    0.69 v _856_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.34    1.02 v _856_/X (sky130_fd_sc_hd__or3_1)
                                         _403_ (net)
                  0.06    0.00    1.02 v _857_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.10    0.14    1.16 ^ _857_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _404_ (net)
                  0.10    0.00    1.16 ^ _858_/A2 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.05    0.06    1.23 v _858_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _405_ (net)
                  0.05    0.00    1.23 v _862_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.17    1.39 v _862_/X (sky130_fd_sc_hd__a21o_1)
                                         _409_ (net)
                  0.03    0.00    1.39 v _873_/A1 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.11    0.11    1.50 ^ _873_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _129_ (net)
                  0.11    0.00    1.50 ^ match_addr[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.50   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ match_addr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.08    4.92   library setup time
                                  4.92   data required time
-----------------------------------------------------------------------------
                                  4.92   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  3.42   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[0][0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   150    0.54    0.56    0.44    0.64 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.56    0.00    0.64 ^ cam_memory[0][0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.64   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ cam_memory[0][0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.08    5.08   library recovery time
                                  5.08   data required time
-----------------------------------------------------------------------------
                                  5.08   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  4.44   slack (MET)


Startpoint: compare_data[7] (input port clocked by core_clock)
Endpoint: match_addr[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v compare_data[7] (in)
                                         compare_data[7] (net)
                  0.00    0.00    0.20 v _478_/A (sky130_fd_sc_hd__buf_6)
     7    0.04    0.05    0.12    0.32 v _478_/X (sky130_fd_sc_hd__buf_6)
                                         _156_ (net)
                  0.05    0.00    0.32 v _498_/A (sky130_fd_sc_hd__buf_12)
    10    0.05    0.04    0.14    0.47 v _498_/X (sky130_fd_sc_hd__buf_12)
                                         _176_ (net)
                  0.04    0.00    0.47 v _673_/A (sky130_fd_sc_hd__xnor2_2)
     1    0.00    0.10    0.13    0.60 ^ _673_/Y (sky130_fd_sc_hd__xnor2_2)
                                         _351_ (net)
                  0.10    0.00    0.60 ^ _674_/C (sky130_fd_sc_hd__nand3_1)
     2    0.00    0.07    0.09    0.69 v _674_/Y (sky130_fd_sc_hd__nand3_1)
                                         _352_ (net)
                  0.07    0.00    0.69 v _856_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.34    1.02 v _856_/X (sky130_fd_sc_hd__or3_1)
                                         _403_ (net)
                  0.06    0.00    1.02 v _857_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.10    0.14    1.16 ^ _857_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _404_ (net)
                  0.10    0.00    1.16 ^ _858_/A2 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.05    0.06    1.23 v _858_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _405_ (net)
                  0.05    0.00    1.23 v _862_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.17    1.39 v _862_/X (sky130_fd_sc_hd__a21o_1)
                                         _409_ (net)
                  0.03    0.00    1.39 v _873_/A1 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.11    0.11    1.50 ^ _873_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _129_ (net)
                  0.11    0.00    1.50 ^ match_addr[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.50   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ match_addr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.08    4.92   library setup time
                                  4.92   data required time
-----------------------------------------------------------------------------
                                  4.92   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  3.42   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.57e-03   1.65e-04   1.73e-09   1.73e-03  69.1%
Combinational          5.24e-04   2.50e-04   1.37e-09   7.74e-04  30.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.09e-03   4.15e-04   3.11e-09   2.50e-03 100.0%
                          83.4%      16.6%       0.0%
