

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Sat Nov 30 13:37:38 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  51121|  51121|  51121|  51121|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  51120|  51120|      3195|          -|          -|    16|    no    |
        | + Loop 1.1      |   3192|   3192|       114|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |    112|    112|         4|          -|          -|    28|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	2  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i14 %phi_mul to i15"   --->   Operation 12 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.81ns)   --->   "%next_mul = add i14 %phi_mul, 784"   --->   Operation 13 'add' 'next_mul' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %out_d, -16" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 14 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.78ns)   --->   "%out_d_2 = add i5 %out_d, 1" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 16 'add' 'out_d_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %1, label %.preheader4.preheader" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i5 %out_d to i4" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 18 'trunc' 'tmp_17' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_6 = zext i5 %out_d to i64" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 19 'zext' 'tmp_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_b_1 = getelementptr [16 x i13]* @SeparableConv2D_0_b_s, i64 0, i64 %tmp_6" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 20 'getelementptr' 'SeparableConv2D_0_b_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_b_2 = load i13* %SeparableConv2D_0_b_1, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 21 'load' 'SeparableConv2D_0_b_2' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_15 = zext i4 %tmp_17 to i64" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 22 'zext' 'tmp_15' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_2 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %tmp_15" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 23 'getelementptr' 'SeparableConv2D_0_w_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_3 = load i15* %SeparableConv2D_0_w_2, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 24 'load' 'SeparableConv2D_0_w_3' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 25 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_b_2 = load i13* %SeparableConv2D_0_b_1, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 26 'load' 'SeparableConv2D_0_b_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_b_3 = sext i13 %SeparableConv2D_0_b_2 to i16" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 27 'sext' 'SeparableConv2D_0_b_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3 = sext i13 %SeparableConv2D_0_b_2 to i15" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 28 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_3 = load i15* %SeparableConv2D_0_w_2, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 29 'load' 'SeparableConv2D_0_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i15 %SeparableConv2D_0_w_3 to i30" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 30 'sext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%out_h = phi i5 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]"   --->   Operation 32 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %out_h, -4" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 33 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 34 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.78ns)   --->   "%out_h_2 = add i5 %out_h, 1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 35 'add' 'out_h_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 37 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl to i11" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 38 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 39 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %p_shl1 to i11" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 40 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.73ns)   --->   "%tmp_7 = sub i11 %p_shl_cast, %p_shl1_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 41 'sub' 'tmp_7' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 42 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 43 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.89>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%out_w = phi i5 [ %out_w_2, %.critedge ], [ 0, %.preheader.preheader ]"   --->   Operation 44 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %out_w, -4" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 45 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 46 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.78ns)   --->   "%out_w_2 = add i5 %out_w, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 47 'add' 'out_w_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %.critedge" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i5 %out_w to i11" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 49 'zext' 'tmp_19_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.63ns)   --->   "%tmp = add i11 %tmp_7, %tmp_19_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 50 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_cast = sext i11 %tmp to i15" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 51 'sext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.81ns)   --->   "%tmp_8 = add i15 %tmp_cast, %phi_mul_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 52 'add' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i11 %tmp to i32" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 53 'sext' 'tmp_28_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_13 = zext i32 %tmp_28_cast to i64" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 54 'zext' 'tmp_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_13" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 55 'getelementptr' 'input_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 56 'load' 'input_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 57 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 58 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 58 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i16 %input_load to i30" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 59 'sext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_16 = mul i30 %tmp_30_cast, %tmp_33_cast" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 60 'mul' 'tmp_16' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_18 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_16, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 61 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_4 = call i15 @_ssdm_op_PartSelect.i15.i30.i32.i32(i30 %tmp_16, i32 14, i32 28)" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 62 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.08>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i15 %tmp_8 to i32" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 63 'sext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_9 = zext i32 %tmp_21_cast to i64" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 64 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_9" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 65 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (2.07ns)   --->   "%tmp_10 = add i16 %SeparableConv2D_0_b_3, %tmp_18" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 66 'add' 'tmp_10' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (1.94ns)   --->   "%tmp_23_cast = add i15 %tmp_4, %tmp_3" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 67 'add' 'tmp_23_cast' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_10, i32 15)" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 68 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.75ns)   --->   "%p_tmp_s = select i1 %tmp_19, i15 0, i15 %tmp_23_cast" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 69 'select' 'p_tmp_s' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%p_tmp_cast = zext i15 %p_tmp_s to i16" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 70 'zext' 'p_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (3.25ns)   --->   "store i16 %p_tmp_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 71 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9            (br               ) [ 011111111]
out_d                 (phi              ) [ 001000000]
phi_mul               (phi              ) [ 001000000]
phi_mul_cast          (zext             ) [ 000111111]
next_mul              (add              ) [ 011111111]
exitcond3             (icmp             ) [ 001111111]
empty                 (speclooptripcount) [ 000000000]
out_d_2               (add              ) [ 011111111]
StgValue_17           (br               ) [ 000000000]
tmp_17                (trunc            ) [ 000000000]
tmp_6                 (zext             ) [ 000000000]
SeparableConv2D_0_b_1 (getelementptr    ) [ 000100000]
tmp_15                (zext             ) [ 000000000]
SeparableConv2D_0_w_2 (getelementptr    ) [ 000100000]
StgValue_25           (ret              ) [ 000000000]
SeparableConv2D_0_b_2 (load             ) [ 000000000]
SeparableConv2D_0_b_3 (sext             ) [ 000011111]
tmp_3                 (sext             ) [ 000011111]
SeparableConv2D_0_w_3 (load             ) [ 000000000]
tmp_33_cast           (sext             ) [ 000011111]
StgValue_31           (br               ) [ 001111111]
out_h                 (phi              ) [ 000010000]
exitcond2             (icmp             ) [ 001111111]
empty_22              (speclooptripcount) [ 000000000]
out_h_2               (add              ) [ 001111111]
StgValue_36           (br               ) [ 000000000]
p_shl                 (bitconcatenate   ) [ 000000000]
p_shl_cast            (zext             ) [ 000000000]
p_shl1                (bitconcatenate   ) [ 000000000]
p_shl1_cast           (zext             ) [ 000000000]
tmp_7                 (sub              ) [ 000001111]
StgValue_42           (br               ) [ 001111111]
StgValue_43           (br               ) [ 011111111]
out_w                 (phi              ) [ 000001000]
exitcond1             (icmp             ) [ 001111111]
empty_23              (speclooptripcount) [ 000000000]
out_w_2               (add              ) [ 001111111]
StgValue_48           (br               ) [ 000000000]
tmp_19_cast           (zext             ) [ 000000000]
tmp                   (add              ) [ 000000000]
tmp_cast              (sext             ) [ 000000000]
tmp_8                 (add              ) [ 000000111]
tmp_28_cast           (sext             ) [ 000000000]
tmp_13                (zext             ) [ 000000000]
input_addr            (getelementptr    ) [ 000000100]
StgValue_57           (br               ) [ 001111111]
input_load            (load             ) [ 000000010]
tmp_30_cast           (sext             ) [ 000000000]
tmp_16                (mul              ) [ 000000000]
tmp_18                (partselect       ) [ 000000001]
tmp_4                 (partselect       ) [ 000000001]
tmp_21_cast           (sext             ) [ 000000000]
tmp_9                 (zext             ) [ 000000000]
output_addr           (getelementptr    ) [ 000000000]
tmp_10                (add              ) [ 000000000]
tmp_23_cast           (add              ) [ 000000000]
tmp_19                (bitselect        ) [ 000000000]
p_tmp_s               (select           ) [ 000000000]
p_tmp_cast            (zext             ) [ 000000000]
StgValue_71           (store            ) [ 000000000]
StgValue_72           (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_0_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SeparableConv2D_0_w_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="SeparableConv2D_0_b_1_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="13" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="5" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_b_1/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="0"/>
<pin id="59" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_b_2/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="SeparableConv2D_0_w_2_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="15" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_2/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_w_3/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="output_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="StgValue_71_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/8 "/>
</bind>
</comp>

<comp id="102" class="1005" name="out_d_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="1"/>
<pin id="104" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="out_d_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="phi_mul_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="14" slack="1"/>
<pin id="115" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="phi_mul_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="14" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="out_h_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="1"/>
<pin id="126" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="out_h_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="135" class="1005" name="out_w_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="1"/>
<pin id="137" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="out_w_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="phi_mul_cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="14" slack="0"/>
<pin id="148" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul_cast/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="next_mul_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="14" slack="0"/>
<pin id="152" dir="0" index="1" bw="11" slack="0"/>
<pin id="153" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="exitcond3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="out_d_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_2/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_17_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_6_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_15_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="SeparableConv2D_0_b_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="13" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="SeparableConv2D_0_b_3/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="13" slack="0"/>
<pin id="188" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_33_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="15" slack="0"/>
<pin id="192" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33_cast/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="exitcond2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="out_h_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_shl_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_shl_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_shl1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_shl1_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_7_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="exitcond1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="out_w_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_19_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="1"/>
<pin id="254" dir="0" index="1" bw="5" slack="0"/>
<pin id="255" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_8_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="14" slack="3"/>
<pin id="264" dir="1" index="2" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_28_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="11" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_cast/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_13_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_30_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_cast/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_18_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="30" slack="0"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="0" index="3" bw="6" slack="0"/>
<pin id="283" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_4_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="15" slack="0"/>
<pin id="289" dir="0" index="1" bw="30" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="0" index="3" bw="6" slack="0"/>
<pin id="292" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_21_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="15" slack="3"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/8 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_9_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="15" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_10_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="13" slack="5"/>
<pin id="306" dir="0" index="1" bw="16" slack="1"/>
<pin id="307" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_23_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="15" slack="1"/>
<pin id="310" dir="0" index="1" bw="13" slack="5"/>
<pin id="311" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23_cast/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_19_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_tmp_s_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="15" slack="0"/>
<pin id="324" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_tmp_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="15" slack="0"/>
<pin id="330" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_tmp_cast/8 "/>
</bind>
</comp>

<comp id="333" class="1007" name="tmp_16_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="15" slack="4"/>
<pin id="336" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="340" class="1005" name="phi_mul_cast_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="15" slack="3"/>
<pin id="342" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="phi_mul_cast "/>
</bind>
</comp>

<comp id="345" class="1005" name="next_mul_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="0"/>
<pin id="347" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="353" class="1005" name="out_d_2_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="SeparableConv2D_0_b_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_b_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="SeparableConv2D_0_w_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="1"/>
<pin id="365" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="SeparableConv2D_0_b_3_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="5"/>
<pin id="370" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_b_3 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_3_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="15" slack="5"/>
<pin id="375" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_33_cast_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="30" slack="4"/>
<pin id="380" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="tmp_33_cast "/>
</bind>
</comp>

<comp id="386" class="1005" name="out_h_2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_7_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="1"/>
<pin id="393" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="399" class="1005" name="out_w_2_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_8_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="15" slack="3"/>
<pin id="406" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="409" class="1005" name="input_addr_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="14" slack="1"/>
<pin id="411" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="input_load_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="1"/>
<pin id="416" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_18_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="1"/>
<pin id="421" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_4_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="15" slack="1"/>
<pin id="426" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="117" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="117" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="106" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="106" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="106" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="106" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="180"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="185"><net_src comp="57" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="57" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="70" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="128" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="128" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="128" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="128" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="214" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="139" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="139" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="139" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="252" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="36" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="38" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="293"><net_src comp="40" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="304" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="325"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="48" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="308" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="320" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="337"><net_src comp="275" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="333" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="339"><net_src comp="333" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="343"><net_src comp="146" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="348"><net_src comp="150" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="356"><net_src comp="162" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="361"><net_src comp="50" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="366"><net_src comp="63" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="371"><net_src comp="182" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="376"><net_src comp="186" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="381"><net_src comp="190" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="389"><net_src comp="200" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="394"><net_src comp="230" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="402"><net_src comp="242" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="407"><net_src comp="261" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="412"><net_src comp="76" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="417"><net_src comp="83" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="422"><net_src comp="278" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="427"><net_src comp="287" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="308" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
 - Input state : 
	Port: pointwise_conv2d_fix : input_r | {5 6 }
	Port: pointwise_conv2d_fix : SeparableConv2D_0_b_s | {2 3 }
	Port: pointwise_conv2d_fix : SeparableConv2D_0_w_s | {2 3 }
  - Chain level:
	State 1
	State 2
		phi_mul_cast : 1
		next_mul : 1
		exitcond3 : 1
		out_d_2 : 1
		StgValue_17 : 2
		tmp_17 : 1
		tmp_6 : 1
		SeparableConv2D_0_b_1 : 2
		SeparableConv2D_0_b_2 : 3
		tmp_15 : 2
		SeparableConv2D_0_w_2 : 3
		SeparableConv2D_0_w_3 : 4
	State 3
		SeparableConv2D_0_b_3 : 1
		tmp_3 : 1
		tmp_33_cast : 1
	State 4
		exitcond2 : 1
		out_h_2 : 1
		StgValue_36 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_7 : 3
	State 5
		exitcond1 : 1
		out_w_2 : 1
		StgValue_48 : 2
		tmp_19_cast : 1
		tmp : 2
		tmp_cast : 3
		tmp_8 : 4
		tmp_28_cast : 3
		tmp_13 : 4
		input_addr : 5
		input_load : 6
	State 6
	State 7
		tmp_16 : 1
		tmp_18 : 2
		tmp_4 : 2
	State 8
		tmp_9 : 1
		output_addr : 2
		tmp_19 : 1
		p_tmp_s : 2
		p_tmp_cast : 3
		StgValue_71 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        next_mul_fu_150       |    0    |    0    |    19   |
|          |        out_d_2_fu_162        |    0    |    0    |    15   |
|          |        out_h_2_fu_200        |    0    |    0    |    15   |
|    add   |        out_w_2_fu_242        |    0    |    0    |    15   |
|          |          tmp_fu_252          |    0    |    0    |    13   |
|          |         tmp_8_fu_261         |    0    |    0    |    19   |
|          |         tmp_10_fu_304        |    0    |    0    |    23   |
|          |      tmp_23_cast_fu_308      |    0    |    0    |    21   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond3_fu_156       |    0    |    0    |    11   |
|   icmp   |       exitcond2_fu_194       |    0    |    0    |    11   |
|          |       exitcond1_fu_236       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|  select  |        p_tmp_s_fu_320        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    sub   |         tmp_7_fu_230         |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_16_fu_333        |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      phi_mul_cast_fu_146     |    0    |    0    |    0    |
|          |         tmp_6_fu_172         |    0    |    0    |    0    |
|          |         tmp_15_fu_177        |    0    |    0    |    0    |
|          |       p_shl_cast_fu_214      |    0    |    0    |    0    |
|   zext   |      p_shl1_cast_fu_226      |    0    |    0    |    0    |
|          |      tmp_19_cast_fu_248      |    0    |    0    |    0    |
|          |         tmp_13_fu_270        |    0    |    0    |    0    |
|          |         tmp_9_fu_299         |    0    |    0    |    0    |
|          |       p_tmp_cast_fu_328      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_17_fu_168        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | SeparableConv2D_0_b_3_fu_182 |    0    |    0    |    0    |
|          |         tmp_3_fu_186         |    0    |    0    |    0    |
|          |      tmp_33_cast_fu_190      |    0    |    0    |    0    |
|   sext   |        tmp_cast_fu_257       |    0    |    0    |    0    |
|          |      tmp_28_cast_fu_266      |    0    |    0    |    0    |
|          |      tmp_30_cast_fu_275      |    0    |    0    |    0    |
|          |      tmp_21_cast_fu_296      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         p_shl_fu_206         |    0    |    0    |    0    |
|          |         p_shl1_fu_218        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_18_fu_278        |    0    |    0    |    0    |
|          |         tmp_4_fu_287         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         tmp_19_fu_312        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   202   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_0_b_1_reg_358|    4   |
|SeparableConv2D_0_b_3_reg_368|   16   |
|SeparableConv2D_0_w_2_reg_363|    4   |
|      input_addr_reg_409     |   14   |
|      input_load_reg_414     |   16   |
|       next_mul_reg_345      |   14   |
|       out_d_2_reg_353       |    5   |
|        out_d_reg_102        |    5   |
|       out_h_2_reg_386       |    5   |
|        out_h_reg_124        |    5   |
|       out_w_2_reg_399       |    5   |
|        out_w_reg_135        |    5   |
|     phi_mul_cast_reg_340    |   15   |
|       phi_mul_reg_113       |   14   |
|        tmp_18_reg_419       |   16   |
|     tmp_33_cast_reg_378     |   30   |
|        tmp_3_reg_373        |   15   |
|        tmp_4_reg_424        |   15   |
|        tmp_7_reg_391        |   11   |
|        tmp_8_reg_404        |   15   |
+-----------------------------+--------+
|            Total            |   229  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_70 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_83 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   44   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   202  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   229  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   229  |   229  |
+-----------+--------+--------+--------+--------+
