// Seed: 728115783
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  uwire id_21 = 1;
  wire  id_22;
  assign module_1.id_8 = 0;
  wire id_23;
  wire id_24;
  wire id_25;
  wire id_26 = id_24;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    output uwire id_2,
    output wire  id_3,
    output uwire id_4,
    input  uwire id_5,
    input  wor   id_6,
    input  tri0  id_7,
    input  uwire id_8,
    input  wire  id_9,
    input  tri0  id_10
    , id_19,
    input  uwire id_11,
    output logic id_12,
    input  tri0  id_13,
    input  tri   id_14,
    output wire  id_15,
    input  tri0  id_16,
    output logic id_17
);
  always @(negedge id_16 or posedge id_5)
    if (!id_9) begin : LABEL_0
      id_12 <= 1;
    end else id_17 <= 1;
  wire id_20;
  wor  id_21 = id_14;
  id_22(
      id_13, id_17 ==? id_8 >= 1, 1
  );
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_19,
      id_19,
      id_20,
      id_20,
      id_19
  );
endmodule
