{"result": {"query": ":facetid:toc:\"db/conf/date/date2000.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "170.98"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "146", "@dc": "146", "@oc": "146", "@id": "40541234", "text": ":facetid:toc:db/conf/date/date2000.bht"}}, "hits": {"@total": "146", "@computed": "146", "@sent": "146", "@first": "0", "hit": [{"@score": "1", "@id": "6064827", "info": {"authors": {"author": [{"@pid": "07/3773", "text": "Thorsten Adler"}, {"@pid": "03/4624", "text": "Erich Barke"}]}, "title": "Single Step Current Driven Routing of Multiterminal Signal Nets for Analog Applications.", "venue": "DATE", "pages": "446-450", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AdlerB00", "doi": "10.1109/DATE.2000.840309", "ee": "https://doi.org/10.1109/DATE.2000.840309", "url": "https://dblp.org/rec/conf/date/AdlerB00"}, "url": "URL#6064827"}, {"@score": "1", "@id": "6064828", "info": {"authors": {"author": [{"@pid": "12/10348", "text": "Lorena Anghel"}, {"@pid": "70/5855", "text": "Michael Nicolaidis"}]}, "title": "Cost Reduction and Evaluation of a Temporary Faults Detecting Technique.", "venue": "DATE", "pages": "591-598", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AnghelN00", "doi": "10.1109/DATE.2000.840845", "ee": "https://doi.org/10.1109/DATE.2000.840845", "url": "https://dblp.org/rec/conf/date/AnghelN00"}, "url": "URL#6064828"}, {"@score": "1", "@id": "6064829", "info": {"authors": {"author": [{"@pid": "42/5982", "text": "Peter Bach"}, {"@pid": "50/4358", "text": "Michael Bosch"}]}, "title": "Structural Testing on Real Boards.", "venue": "DATE", "pages": "741", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BachB00", "doi": "10.1109/DATE.2000.840874", "ee": "https://doi.org/10.1109/DATE.2000.840874", "url": "https://dblp.org/rec/conf/date/BachB00"}, "url": "URL#6064829"}, {"@score": "1", "@id": "6064830", "info": {"authors": {"author": {"@pid": "14/2663", "text": "Felice Balarin"}}, "title": "Automatic Abstraction for Worst-Case Analysis of Discrete Systems.", "venue": "DATE", "pages": "494-501", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Balarin00", "doi": "10.1109/DATE.2000.840830", "ee": "https://doi.org/10.1109/DATE.2000.840830", "url": "https://dblp.org/rec/conf/date/Balarin00"}, "url": "URL#6064830"}, {"@score": "1", "@id": "6064831", "info": {"authors": {"author": [{"@pid": "49/6792", "text": "Massimo Baleani"}, {"@pid": "60/5230", "text": "Alberto Ferrari"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}, {"@pid": "89/5095", "text": "Claudio Turchetti"}]}, "title": "HW/SW Codesign of an Engine Management System.", "venue": "DATE", "pages": "263-267", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BaleaniFST00", "doi": "10.1109/DATE.2000.840049", "ee": "https://doi.org/10.1109/DATE.2000.840049", "url": "https://dblp.org/rec/conf/date/BaleaniFST00"}, "url": "URL#6064831"}, {"@score": "1", "@id": "6064832", "info": {"authors": {"author": [{"@pid": "38/6397", "text": "Mounir Benabdenbi"}, {"@pid": "67/2888", "text": "Walid Maroufi"}, {"@pid": "24/772", "text": "Meryem Marzouki"}]}, "title": "CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip.", "venue": "DATE", "pages": "141-145", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BenabdenebiMM00", "doi": "10.1109/DATE.2000.840030", "ee": "https://doi.org/10.1109/DATE.2000.840030", "url": "https://dblp.org/rec/conf/date/BenabdenebiMM00"}, "url": "URL#6064832"}, {"@score": "1", "@id": "6064833", "info": {"authors": {"author": [{"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "20/5544", "text": "Giuliano Castelli"}, {"@pid": "96/886", "text": "Alberto Macii"}, {"@pid": "97/6648", "text": "Enrico Macii"}, {"@pid": "20/691", "text": "Massimo Poncino"}, {"@pid": "27/4173", "text": "Riccardo Scarsi"}]}, "title": "A Discrete-Time Battery Model for High-Level Power Estimation.", "venue": "DATE", "pages": "35-39", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BeniniCMMPS00", "doi": "10.1109/DATE.2000.840012", "ee": "https://doi.org/10.1109/DATE.2000.840012", "url": "https://dblp.org/rec/conf/date/BeniniCMMPS00"}, "url": "URL#6064833"}, {"@score": "1", "@id": "6064834", "info": {"authors": {"author": [{"@pid": "92/899", "text": "Timothy J. Bergfeld"}, {"@pid": "n/DirkNiggemeyer", "text": "Dirk Niggemeyer"}, {"@pid": "13/6983", "text": "Elizabeth M. Rudnick"}]}, "title": "Diagnostic Testing of Embedded Memories Using BIST.", "venue": "DATE", "pages": "305-309", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BergfeldNR00", "doi": "10.1109/DATE.2000.840288", "ee": "https://doi.org/10.1109/DATE.2000.840288", "url": "https://dblp.org/rec/conf/date/BergfeldNR00"}, "url": "URL#6064834"}, {"@score": "1", "@id": "6064835", "info": {"authors": {"author": [{"@pid": "43/1408", "text": "Per Bjur\u00e9us"}, {"@pid": "38/5744", "text": "Axel Jantsch"}]}, "title": "MASCOT: A Specification and Cosimulation Method Integrating Data and Control Flow.", "venue": "DATE", "pages": "161-168", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BjureusJ00", "doi": "10.1109/DATE.2000.840033", "ee": "https://doi.org/10.1109/DATE.2000.840033", "url": "https://dblp.org/rec/conf/date/BjureusJ00"}, "url": "URL#6064835"}, {"@score": "1", "@id": "6064836", "info": {"authors": {"author": [{"@pid": "80/5110", "text": "Joseph Borel"}, {"@pid": "78/1616", "text": "Frank Ghenassia"}, {"@pid": "66/3612", "text": "Jean-Jacques Bronner"}, {"@pid": "21/578", "text": "Irmtraud Rugen-Herzig"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}, {"@pid": "30/5014", "text": "Anton Sauer"}]}, "title": "A Design Automation Roadmap for Europe Panel discussion.", "venue": "DATE", "pages": "510", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BorelGBRRS00", "doi": "10.1109/DATE.2000.840832", "ee": "https://doi.org/10.1109/DATE.2000.840832", "url": "https://dblp.org/rec/conf/date/BorelGBRRS00"}, "url": "URL#6064836"}, {"@score": "1", "@id": "6064837", "info": {"authors": {"author": [{"@pid": "25/815", "text": "Youcef Bourai"}, {"@pid": "30/2759", "text": "C.-J. Richard Shi"}]}, "title": "Layout Compaction for Yield Optimization via Critical Area Minimization.", "venue": "DATE", "pages": "122-125", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BouraiS00", "doi": "10.1109/DATE.2000.840027", "ee": "https://doi.org/10.1109/DATE.2000.840027", "url": "https://dblp.org/rec/conf/date/BouraiS00"}, "url": "URL#6064837"}, {"@score": "1", "@id": "6064838", "info": {"authors": {"author": [{"@pid": "03/6791", "text": "Ulrich Brenner"}, {"@pid": "38/2587", "text": "Jens Vygen"}]}, "title": "Faster Optimal Single-Row Placement with Fixed Ordering.", "venue": "DATE", "pages": "117-121", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BrennerV00", "doi": "10.1109/DATE.2000.840026", "ee": "https://doi.org/10.1109/DATE.2000.840026", "url": "https://dblp.org/rec/conf/date/BrennerV00"}, "url": "URL#6064838"}, {"@score": "1", "@id": "6064839", "info": {"authors": {"author": [{"@pid": "06/6843", "text": "Oliver Bringmann 0001"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}, {"@pid": "28/3933", "text": "Carsten Menn"}]}, "title": "Target Architecture Oriented High-Level Synthesis for Multi-FPGA Based Emulation.", "venue": "DATE", "pages": "326-332", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BringmannRM00", "doi": "10.1109/DATE.2000.840291", "ee": "https://doi.org/10.1109/DATE.2000.840291", "url": "https://dblp.org/rec/conf/date/BringmannRM00"}, "url": "URL#6064839"}, {"@score": "1", "@id": "6064840", "info": {"authors": {"author": [{"@pid": "c/JoanCarletta", "text": "Joan Carletta"}, {"@pid": "80/4532", "text": "Christos A. Papachristou"}, {"@pid": "n/MehrdadNourani", "text": "Mehrdad Nourani"}]}, "title": "Detecting Undetectable Controller Faults Using Power Analysis.", "venue": "DATE", "pages": "723-728", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CarlettaPN00", "doi": "10.1109/DATE.2000.840867", "ee": "https://doi.org/10.1109/DATE.2000.840867", "url": "https://dblp.org/rec/conf/date/CarlettaPN00"}, "url": "URL#6064840"}, {"@score": "1", "@id": "6064841", "info": {"authors": {"author": [{"@pid": "25/5214", "text": "Luigi Carro"}, {"@pid": "94/2009", "text": "M\u00e1rcio Eduardo Kreutz"}, {"@pid": "r/FlavioRechWagner", "text": "Fl\u00e1vio Rech Wagner"}, {"@pid": "07/559", "text": "M\u00e1rcio Oyamada"}]}, "title": "System Synthesis for Multiprocessor Embedded Applications.", "venue": "DATE", "pages": "697-702", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CarroKWO00", "doi": "10.1109/DATE.2000.840863", "ee": "https://doi.org/10.1109/DATE.2000.840863", "url": "https://dblp.org/rec/conf/date/CarroKWO00"}, "url": "URL#6064841"}, {"@score": "1", "@id": "6064842", "info": {"authors": {"author": [{"@pid": "25/5214", "text": "Luigi Carro"}, {"@pid": "44/3667", "text": "Ad\u00e3o Ant\u00f4nio de Souza Jr."}, {"@pid": "42/280", "text": "Marcelo Negreiros"}, {"@pid": "83/2084", "text": "Gabriel Parmegiani Jahn"}, {"@pid": "18/4060", "text": "Denis Teixeira Franco"}]}, "title": "Non-Linear Components for Mixed Circuits Analog Front-End.", "venue": "DATE", "pages": "544-549", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CarroSNJF00", "doi": "10.1109/DATE.2000.840839", "ee": "https://doi.org/10.1109/DATE.2000.840839", "url": "https://dblp.org/rec/conf/date/CarroSNJF00"}, "url": "URL#6064842"}, {"@score": "1", "@id": "6064843", "info": {"authors": {"author": [{"@pid": "53/1254", "text": "Silvia Cataldo"}, {"@pid": "00/2669", "text": "Silvia Chiusano"}, {"@pid": "60/3110", "text": "Paolo Prinetto"}, {"@pid": "02/1297", "text": "Hans-Joachim Wunderlich"}]}, "title": "Optimal Hardware Pattern Generation for Functional BIST.", "venue": "DATE", "pages": "292-297", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CataldoCPW00", "doi": "10.1109/DATE.2000.840286", "ee": "https://doi.org/10.1109/DATE.2000.840286", "url": "https://dblp.org/rec/conf/date/CataldoCPW00"}, "url": "URL#6064843"}, {"@score": "1", "@id": "6064844", "info": {"authors": {"author": [{"@pid": "61/3302", "text": "Francky Catthoor"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "k/ChristoforosEKozyrakis", "text": "Christoforos E. Kozyrakis"}]}, "title": "How to Solve the Current Memory Access and Data Transfer Bottlenecks: At the Processor Architecture or at the Compiler Level?", "venue": "DATE", "pages": "426-433", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CatthoorDK00", "doi": "10.1109/DATE.2000.840306", "ee": "https://doi.org/10.1109/DATE.2000.840306", "url": "https://dblp.org/rec/conf/date/CatthoorDK00"}, "url": "URL#6064844"}, {"@score": "1", "@id": "6064845", "info": {"authors": {"author": [{"@pid": "60/2588", "text": "Sunho Chang"}, {"@pid": "79/6936", "text": "Jong-Sun Kim"}, {"@pid": "75/34", "text": "Lee-Sup Kim"}]}, "title": "A Memory Architecture with 4-Address Configurations for Video Signal Processing.", "venue": "DATE", "pages": "746", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChangKK00", "doi": "10.1109/DATE.2000.840879", "ee": "https://doi.org/10.1109/DATE.2000.840879", "url": "https://dblp.org/rec/conf/date/ChangKK00"}, "url": "URL#6064845"}, {"@score": "1", "@id": "6064846", "info": {"authors": {"author": [{"@pid": "38/3350", "text": "Norman Chang"}, {"@pid": "72/5911", "text": "Shen Lin"}, {"@pid": "26/2186", "text": "O. Sam Nakagawa"}, {"@pid": "56/6924", "text": "Weize Xie"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Clocktree RLC Extraction with Efficient Inductance Modeling.", "venue": "DATE", "pages": "522-526", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChangLNXH00", "doi": "10.1109/DATE.2000.840835", "ee": "https://doi.org/10.1109/DATE.2000.840835", "url": "https://dblp.org/rec/conf/date/ChangLNXH00"}, "url": "URL#6064846"}, {"@score": "1", "@id": "6064847", "info": {"authors": {"author": [{"@pid": "38/3840", "text": "Jovanka Ciric"}, {"@pid": "83/5754", "text": "Gin Yee"}, {"@pid": "67/1097", "text": "Carl Sechen"}]}, "title": "Delay Minimization and Technology Mapping of Two-Level Structures and Implementation Using Clock-Delayed Domino Logic.", "venue": "DATE", "pages": "277-282", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CiricYS00", "doi": "10.1109/DATE.2000.840284", "ee": "https://doi.org/10.1109/DATE.2000.840284", "url": "https://dblp.org/rec/conf/date/CiricYS00"}, "url": "URL#6064847"}, {"@score": "1", "@id": "6064848", "info": {"authors": {"author": [{"@pid": "14/6858", "text": "Roberto Cordone"}, {"@pid": "93/6703", "text": "Fabrizio Ferrandi"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}, {"@pid": "33/1333", "text": "Roberto Wolfler Calvo"}]}, "title": "An Efficient Heuristic Approach to Solve the Unate Covering Problem.", "venue": "DATE", "pages": "364-371", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CordoneFSC00", "doi": "10.1109/DATE.2000.840297", "ee": "https://doi.org/10.1109/DATE.2000.840297", "url": "https://dblp.org/rec/conf/date/CordoneFSC00"}, "url": "URL#6064848"}, {"@score": "1", "@id": "6064849", "info": {"authors": {"author": [{"@pid": "59/2777", "text": "Fulvio Corno"}, {"@pid": "r/MatteoSonzaReorda", "text": "Matteo Sonza Reorda"}, {"@pid": "80/276", "text": "Giovanni Squillero"}, {"@pid": "51/5882", "text": "Alberto Manzone"}, {"@pid": "69/6138", "text": "Alessandro Pincetti"}]}, "title": "Automatic Test Bench Generation for Validation of RT-Level Descriptions: An Industrial Experience.", "venue": "DATE", "pages": "385-389", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CornoRSMP00", "doi": "10.1109/DATE.2000.840300", "ee": "https://doi.org/10.1109/DATE.2000.840300", "url": "https://dblp.org/rec/conf/date/CornoRSMP00"}, "url": "URL#6064849"}, {"@score": "1", "@id": "6064850", "info": {"authors": {"author": [{"@pid": "c/ErikaFCota", "text": "\u00c9rika F. Cota"}, {"@pid": "08/6904", "text": "Michel Renovell"}, {"@pid": "49/2745", "text": "Florence Aza\u00efs"}, {"@pid": "22/4520", "text": "Yves Bertrand"}, {"@pid": "25/5214", "text": "Luigi Carro"}, {"@pid": "22/680", "text": "Marcelo Lubaszewski"}]}, "title": "Reuse of Existing Resources for Analog BIST of a Switch Capacitor Filte.", "venue": "DATE", "pages": "226-230", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CotaRABCL00", "doi": "10.1109/DATE.2000.840043", "ee": "https://doi.org/10.1109/DATE.2000.840043", "url": "https://dblp.org/rec/conf/date/CotaRABCL00"}, "url": "URL#6064850"}, {"@score": "1", "@id": "6064851", "info": {"authors": {"author": [{"@pid": "88/5276", "text": "Marcello Dalpasso"}, {"@pid": "40/1377", "text": "Alessandro Bogliolo"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "74/357", "text": "Michele Favalli"}]}, "title": "Virtual Fault Simulation of Distributed IP-Based Designs.", "venue": "DATE", "pages": "99-103", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DalpassoBBF00", "doi": "10.1109/DATE.2000.840023", "ee": "https://doi.org/10.1109/DATE.2000.840023", "url": "https://dblp.org/rec/conf/date/DalpassoBBF00"}, "url": "URL#6064851"}, {"@score": "1", "@id": "6064852", "info": {"authors": {"author": [{"@pid": "32/1301", "text": "Alper Demir 0001"}, {"@pid": "77/1553", "text": "Peter Feldmann"}]}, "title": "Stochastic Modeling and Performance Evaluation for Digital Clock and Data Recovery Circuits.", "venue": "DATE", "pages": "340-344", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DemirF00", "doi": "10.1109/DATE.2000.840293", "ee": "https://doi.org/10.1109/DATE.2000.840293", "url": "https://dblp.org/rec/conf/date/DemirF00"}, "url": "URL#6064852"}, {"@score": "1", "@id": "6064853", "info": {"authors": {"author": [{"@pid": "43/944", "text": "Mohamed Dessouky"}, {"@pid": "06/3604", "text": "Marie-Minerve Lou\u00ebrat"}, {"@pid": "59/707", "text": "Jacky Porte"}]}, "title": "Layout-Oriented Synthesis of High Performance Analog Circuits.", "venue": "DATE", "pages": "53-57", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DessoukyLP00", "doi": "10.1109/DATE.2000.840015", "ee": "https://doi.org/10.1109/DATE.2000.840015", "url": "https://dblp.org/rec/conf/date/DessoukyLP00"}, "url": "URL#6064853"}, {"@score": "1", "@id": "6064854", "info": {"authors": {"author": [{"@pid": "70/1121", "text": "Juan M. D\u00edez"}, {"@pid": "l/JuanCarlosLopez", "text": "Juan Carlos L\u00f3pez 0001"}]}, "title": "Influence of Manufacturing Variations in IDDQ Measurements: A New Test Criterion.", "venue": "DATE", "pages": "645-649", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DiezL00", "doi": "10.1109/DATE.2000.840854", "ee": "https://doi.org/10.1109/DATE.2000.840854", "url": "https://dblp.org/rec/conf/date/DiezL00"}, "url": "URL#6064854"}, {"@score": "1", "@id": "6064855", "info": {"authors": {"author": [{"@pid": "48/5892", "text": "Wilm E. Donath"}, {"@pid": "64/571", "text": "Prabhakar Kudva"}, {"@pid": "08/4571", "text": "Leon Stok"}, {"@pid": "v/PaulGVillarrubia", "text": "Paul Villarrubia"}, {"@pid": "04/2781", "text": "Lakshmi N. Reddy"}, {"@pid": "42/2431", "text": "Andrew Sullivan"}, {"@pid": "96/3591", "text": "Kanad Chakraborty"}]}, "title": "Transformational Placement and Synthesis.", "venue": "DATE", "pages": "194-201", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DonathKSVRSC00", "doi": "10.1109/DATE.2000.840038", "ee": "https://doi.org/10.1109/DATE.2000.840038", "url": "https://dblp.org/rec/conf/date/DonathKSVRSC00"}, "url": "URL#6064855"}, {"@score": "1", "@id": "6064856", "info": {"authors": {"author": [{"@pid": "84/5856", "text": "Elena Dubrova"}, {"@pid": "04/4257", "text": "Peeter Ellervee"}, {"@pid": "m/DMichaelMiller", "text": "D. Michael Miller"}, {"@pid": "m/JonCMuzio", "text": "Jon C. Muzio"}]}, "title": "TOP: An Algorithm for Three-Level Optimization of PLDs.", "venue": "DATE", "pages": "751", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DubrovaEMM00", "doi": "10.1109/DATE.2000.840884", "ee": "https://doi.org/10.1109/DATE.2000.840884", "url": "https://dblp.org/rec/conf/date/DubrovaEMM00"}, "url": "URL#6064856"}, {"@score": "1", "@id": "6064857", "info": {"authors": {"author": [{"@pid": "29/858", "text": "Martyn Edwards"}, {"@pid": "62/5714-1", "text": "Peter Green 0001"}]}, "title": "An Object Oriented Design Method for Reconfigurable Computing Systems.", "venue": "DATE", "pages": "692-696", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/EdwardsG00", "doi": "10.1109/DATE.2000.840862", "ee": "https://doi.org/10.1109/DATE.2000.840862", "url": "https://dblp.org/rec/conf/date/EdwardsG00"}, "url": "URL#6064857"}, {"@score": "1", "@id": "6064858", "info": {"authors": {"author": [{"@pid": "e/RolfErnst", "text": "Rolf Ernst"}, {"@pid": "43/2711", "text": "Grant Martin"}, {"@pid": "90/4012", "text": "Oz Levia"}, {"@pid": "25/6932", "text": "Pierre G. Paulin"}, {"@pid": "v/SVassiliadis", "text": "Stamatis Vassiliadis"}, {"@pid": "31/537", "text": "Kees A. Vissers"}]}, "title": "The Future of Flexible HW Platform Architectures Panel Discussion.", "venue": "DATE", "pages": "634", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ErnstMLPSV00", "doi": "10.1109/DATE.2000.840851", "ee": "https://doi.org/10.1109/DATE.2000.840851", "url": "https://dblp.org/rec/conf/date/ErnstMLPSV00"}, "url": "URL#6064858"}, {"@score": "1", "@id": "6064859", "info": {"authors": {"author": [{"@pid": "14/4135", "text": "Alessandro Fin"}, {"@pid": "50/2089", "text": "Franco Fummi"}]}, "title": "A VHDL Error Simulator for Functional Test Generation.", "venue": "DATE", "pages": "390-395", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FinF00", "doi": "10.1109/DATE.2000.840301", "ee": "https://doi.org/10.1109/DATE.2000.840301", "url": "https://dblp.org/rec/conf/date/FinF00"}, "url": "URL#6064859"}, {"@score": "1", "@id": "6064860", "info": {"authors": {"author": [{"@pid": "58/433", "text": "Norbert Fr\u00f6hlich"}, {"@pid": "52/2269", "text": "Volker Gloeckel"}, {"@pid": "67/6701", "text": "Josef Fleischmann"}]}, "title": "A New Partitioning Method for Parallel Simulation of VLSI Circuits on Transistor Level.", "venue": "DATE", "pages": "679-684", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FrohlichGF00", "doi": "10.1109/DATE.2000.840860", "ee": "https://doi.org/10.1109/DATE.2000.840860", "url": "https://dblp.org/rec/conf/date/FrohlichGF00"}, "url": "URL#6064860"}, {"@score": "1", "@id": "6064861", "info": {"authors": {"author": [{"@pid": "08/1611", "text": "Sree Ganesan"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "Technology Mapping and Retargeting for Field-Programmable Analog Arrays.", "venue": "DATE", "pages": "58-64", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GanesanV00", "doi": "10.1109/DATE.2000.840016", "ee": "https://doi.org/10.1109/DATE.2000.840016", "url": "https://dblp.org/rec/conf/date/GanesanV00"}, "url": "URL#6064861"}, {"@score": "1", "@id": "6064862", "info": {"authors": {"author": [{"@pid": "47/6100", "text": "Satish Ganesan"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "An Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement.", "venue": "DATE", "pages": "320-325", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GanesanV00a", "doi": "10.1109/DATE.2000.840290", "ee": "https://doi.org/10.1109/DATE.2000.840290", "url": "https://dblp.org/rec/conf/date/GanesanV00a"}, "url": "URL#6064862"}, {"@score": "1", "@id": "6064863", "info": {"authors": {"author": [{"@pid": "52/1597", "text": "Youxin Gao"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "Wire-Sizing for Delay Minimization and Ringing Control Using Transmission Line Model.", "venue": "DATE", "pages": "512-516", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GaoW00", "doi": "10.1109/DATE.2000.840833", "ee": "https://doi.org/10.1109/DATE.2000.840833", "url": "https://dblp.org/rec/conf/date/GaoW00"}, "url": "URL#6064863"}, {"@score": "1", "@id": "6064864", "info": {"authors": {"author": [{"@pid": "84/2881", "text": "Lovic Gauthier"}, {"@pid": "26/323", "text": "Ahmed Amine Jerraya"}]}, "title": "Cycle-True Simulation of the ST10 Microcontroller.", "venue": "DATE", "pages": "742", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GauthierJ00", "doi": "10.1109/DATE.2000.840875", "ee": "https://doi.org/10.1109/DATE.2000.840875", "url": "https://dblp.org/rec/conf/date/GauthierJ00"}, "url": "URL#6064864"}, {"@score": "1", "@id": "6064865", "info": {"authors": {"author": [{"@pid": "140/8930", "text": "Uberto Girola"}, {"@pid": "140/9114", "text": "Agostino Picciriello"}, {"@pid": "140/9306", "text": "David Vincenzoni"}]}, "title": "Smart Antenna Receiver Based on a Single Chip Solution for GSM/DCS Baseband Processing.", "venue": "DATE", "pages": "181-185", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GirolaPV00", "doi": "10.1109/DATE.2000.840036", "ee": "https://doi.org/10.1109/DATE.2000.840036", "url": "https://dblp.org/rec/conf/date/GirolaPV00"}, "url": "URL#6064865"}, {"@score": "1", "@id": "6064866", "info": {"authors": {"author": [{"@pid": "79/1691", "text": "Dimitris Gizopoulos"}, {"@pid": "60/6118", "text": "Nektarios Kranitis"}, {"@pid": "80/1382", "text": "Mihalis Psarakis"}, {"@pid": "16/6466", "text": "Antonis M. Paschalis"}, {"@pid": "08/3972", "text": "Yervant Zorian"}]}, "title": "Effective Low Power BIST for Datapaths.", "venue": "DATE", "pages": "757", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GizopoulosKPPZ00", "doi": "10.1109/DATE.2000.840890", "ee": "https://doi.org/10.1109/DATE.2000.840890", "url": "https://dblp.org/rec/conf/date/GizopoulosKPPZ00"}, "url": "URL#6064866"}, {"@score": "1", "@id": "6064867", "info": {"authors": {"author": [{"@pid": "49/847", "text": "Laurence Goodby"}, {"@pid": "o/AlexOrailoglu", "text": "Alex Orailoglu"}]}, "title": "Test Quality and Fault Risk in Digital Filter Datapath BIST.", "venue": "DATE", "pages": "468-475", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GoodbyO00", "doi": "10.1109/DATE.2000.840827", "ee": "https://doi.org/10.1109/DATE.2000.840827", "url": "https://dblp.org/rec/conf/date/GoodbyO00"}, "url": "URL#6064867"}, {"@score": "1", "@id": "6064868", "info": {"authors": {"author": [{"@pid": "87/3715", "text": "Mark M. Gourary"}, {"@pid": "50/1787", "text": "Sergey G. Rusakov"}, {"@pid": "06/1665", "text": "Sergey L. Ulyanov"}, {"@pid": "33/1586", "text": "Michael M. Zharov"}, {"@pid": "76/2779", "text": "Kiran K. Gullapalli"}, {"@pid": "31/5302", "text": "Brian J. Mulvaney"}]}, "title": "A New Approach for Computation of Timing Jitter in Phase Locked Loops.", "venue": "DATE", "pages": "345-349", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GouraryRUZGM00", "doi": "10.1109/DATE.2000.840294", "ee": "https://doi.org/10.1109/DATE.2000.840294", "url": "https://dblp.org/rec/conf/date/GouraryRUZGM00"}, "url": "URL#6064868"}, {"@score": "1", "@id": "6064869", "info": {"authors": {"author": [{"@pid": "50/2232", "text": "Sriram Govindarajan"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "Improving the Schedule Quality of Static-List Time-Constrained Scheduling.", "venue": "DATE", "pages": "749", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GovindarajanV00", "doi": "10.1109/DATE.2000.840882", "ee": "https://doi.org/10.1109/DATE.2000.840882", "url": "https://dblp.org/rec/conf/date/GovindarajanV00"}, "url": "URL#6064869"}, {"@score": "1", "@id": "6064870", "info": {"authors": {"author": [{"@pid": "22/4774", "text": "Oscar Guerra"}, {"@pid": "65/100", "text": "Elisenda Roca"}, {"@pid": "f/FVFFernandez", "text": "Francisco V. Fern\u00e1ndez 0001"}, {"@pid": "42/3988", "text": "\u00c1ngel Rodr\u00edguez-V\u00e1zquez"}]}, "title": "A Hierarchical Approach for the Symbolic Analysis of Large Analog Integrated Circuits.", "venue": "DATE", "pages": "48-52", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GuerraRFR00", "doi": "10.1109/DATE.2000.840014", "ee": "https://doi.org/10.1109/DATE.2000.840014", "url": "https://dblp.org/rec/conf/date/GuerraRFR00"}, "url": "URL#6064870"}, {"@score": "1", "@id": "6064871", "info": {"authors": {"author": [{"@pid": "82/5081", "text": "Pierre Guerrier"}, {"@pid": "66/4349", "text": "Alain Greiner"}]}, "title": "A Generic Architecture for On-Chip Packet-Switched Interconnections.", "venue": "DATE", "pages": "250-256", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GuerrierG00", "doi": "10.1109/DATE.2000.840047", "ee": "https://doi.org/10.1109/DATE.2000.840047", "url": "https://dblp.org/rec/conf/date/GuerrierG00"}, "url": "URL#6064871"}, {"@score": "1", "@id": "6064872", "info": {"authors": {"author": [{"@pid": "19/5114", "text": "Kabir Gulrajani"}, {"@pid": "56/3227", "text": "Michael S. Hsiao"}]}, "title": "Multi-Node Static Logic Implications for Redundancy Identification.", "venue": "DATE", "pages": "729-733", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GulrajaniH00", "doi": "10.1109/DATE.2000.840868", "ee": "https://doi.org/10.1109/DATE.2000.840868", "url": "https://dblp.org/rec/conf/date/GulrajaniH00"}, "url": "URL#6064872"}, {"@score": "1", "@id": "6064873", "info": {"authors": {"author": [{"@pid": "53/361", "text": "Sumit Gupta"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}, {"@pid": "99/7646", "text": "Miguel Miranda"}, {"@pid": "61/3302", "text": "Francky Catthoor"}]}, "title": "Analysis of High-Level Address Code Transformations for Programmable Processors.", "venue": "DATE", "pages": "9-13", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GuptaGMC00", "doi": "10.1109/DATE.2000.840008", "ee": "https://doi.org/10.1109/DATE.2000.840008", "url": "https://dblp.org/rec/conf/date/GuptaGMC00"}, "url": "URL#6064873"}, {"@score": "1", "@id": "6064874", "info": {"authors": {"author": [{"@pid": "96/847", "text": "Ashok Halambi"}, {"@pid": "38/38", "text": "Radu Cornea"}, {"@pid": "30/4739", "text": "Peter Grun"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "n/AlexandruNicolau", "text": "Alexandru Nicolau"}]}, "title": "Architecture Exploration of Parameterizable EPIC SOC Architectures.", "venue": "DATE", "pages": "748", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HalambiCGDN00", "doi": "10.1109/DATE.2000.840881", "ee": "https://doi.org/10.1109/DATE.2000.840881", "url": "https://dblp.org/rec/conf/date/HalambiCGDN00"}, "url": "URL#6064874"}, {"@score": "1", "@id": "6064875", "info": {"authors": {"author": [{"@pid": "81/2146", "text": "Fran\u00e7oise Harmsze"}, {"@pid": "18/119", "text": "Adwin H. Timmer"}, {"@pid": "19/4446", "text": "Jef L. van Meerbergen"}]}, "title": "Memory Arbitration and Cache Management in Stream-Based Systems.", "venue": "DATE", "pages": "257-262", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HarmszeTM00", "doi": "10.1109/DATE.2000.840048", "ee": "https://doi.org/10.1109/DATE.2000.840048", "url": "https://dblp.org/rec/conf/date/HarmszeTM00"}, "url": "URL#6064875"}, {"@score": "1", "@id": "6064876", "info": {"authors": {"author": [{"@pid": "03/3117", "text": "Gunter Haug"}, {"@pid": "82/439", "text": "Udo Kebschull"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "A Hardware Platform for VLIW Based Emulation of Digital Designs.", "venue": "DATE", "pages": "747", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HaugKR00", "doi": "10.1109/DATE.2000.840880", "ee": "https://doi.org/10.1109/DATE.2000.840880", "url": "https://dblp.org/rec/conf/date/HaugKR00"}, "url": "URL#6064876"}, {"@score": "1", "@id": "6064877", "info": {"authors": {"author": [{"@pid": "h/JorgHenkel", "text": "J\u00f6rg Henkel"}, {"@pid": "g/TonyGivargis", "text": "Tony Givargis"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}]}, "title": "Fast Cache and Bus Power Estimation for Parameterized System-on-a-Chip Design.", "venue": "DATE", "pages": "333-338", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HenkeGV00", "doi": "10.1109/DATE.2000.840292", "ee": "https://doi.org/10.1109/DATE.2000.840292", "url": "https://dblp.org/rec/conf/date/HenkeGV00"}, "url": "URL#6064877"}, {"@score": "1", "@id": "6064878", "info": {"authors": {"author": [{"@pid": "37/96", "text": "Andr\u00e9 Hergenhan"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "Static Timing Analysis of Embedded Software on Advanced Processor Architectures.", "venue": "DATE", "pages": "552-559", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HergenhanR00", "doi": "10.1109/DATE.2000.840840", "ee": "https://doi.org/10.1109/DATE.2000.840840", "url": "https://dblp.org/rec/conf/date/HergenhanR00"}, "url": "URL#6064878"}, {"@score": "1", "@id": "6064879", "info": {"authors": {"author": [{"@pid": "95/1883", "text": "Kei Hirose"}, {"@pid": "43/4149", "text": "Hiroto Yasuura"}]}, "title": "A Bus Delay Reduction Technique Considering Crosstalk.", "venue": "DATE", "pages": "441-445", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HiroseY00", "doi": "10.1109/DATE.2000.840308", "ee": "https://doi.org/10.1109/DATE.2000.840308", "url": "https://dblp.org/rec/conf/date/HiroseY00"}, "url": "URL#6064879"}, {"@score": "1", "@id": "6064880", "info": {"authors": {"author": [{"@pid": "70/5701", "text": "Dirk W. Hoffmann"}, {"@pid": "89/6634", "text": "Thomas Kropf"}]}, "title": "Exploiting Hierarchy for Multiple Error Correction in Combinational Circuits.", "venue": "DATE", "pages": "758", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HoffmannK00", "doi": "10.1109/DATE.2000.840891", "ee": "https://doi.org/10.1109/DATE.2000.840891", "url": "https://dblp.org/rec/conf/date/HoffmannK00"}, "url": "URL#6064880"}, {"@score": "1", "@id": "6064881", "info": {"authors": {"author": [{"@pid": "99/2802", "text": "Cheng-Ta Hsieh"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Architectural Power Optimization by Bus Splitting.", "venue": "DATE", "pages": "612-616", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HsiehP00", "doi": "10.1109/DATE.2000.840848", "ee": "https://doi.org/10.1109/DATE.2000.840848", "url": "https://dblp.org/rec/conf/date/HsiehP00"}, "url": "URL#6064881"}, {"@score": "1", "@id": "6064882", "info": {"authors": {"author": [{"@pid": "47/3522", "text": "Jiun-Lang Huang"}, {"@pid": "65/3416", "text": "Chee-Kian Ong"}, {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}]}, "title": "A BIST Scheme for On-Chip ADC and DAC Testing.", "venue": "DATE", "pages": "216-220", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HuangOC00", "doi": "10.1109/DATE.2000.840041", "ee": "https://doi.org/10.1109/DATE.2000.840041", "url": "https://dblp.org/rec/conf/date/HuangOC00"}, "url": "URL#6064882"}, {"@score": "1", "@id": "6064883", "info": {"authors": {"author": [{"@pid": "29/4628", "text": "Tohru Ishihara"}, {"@pid": "43/4149", "text": "Hiroto Yasuura"}]}, "title": "A Power Reduction Technique with Object Code Merging for Application Specific Embedded Processors.", "venue": "DATE", "pages": "617-623", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/IshiharaY00", "doi": "10.1109/DATE.2000.840849", "ee": "https://doi.org/10.1109/DATE.2000.840849", "url": "https://dblp.org/rec/conf/date/IshiharaY00"}, "url": "URL#6064883"}, {"@score": "1", "@id": "6064884", "info": {"authors": {"author": [{"@pid": "62/2419", "text": "S\u00e9rgio Akira Ito"}, {"@pid": "25/5214", "text": "Luigi Carro"}, {"@pid": "06/5774", "text": "Ricardo Pezzuol Jacobi"}]}, "title": "System Design Based on Single Language and Single-Chip Java ASIP Microcontroller.", "venue": "DATE", "pages": "703-707", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ItoCJ00", "doi": "10.1109/DATE.2000.840864", "ee": "https://doi.org/10.1109/DATE.2000.840864", "url": "https://dblp.org/rec/conf/date/ItoCJ00"}, "url": "URL#6064884"}, {"@score": "1", "@id": "6064885", "info": {"authors": {"author": [{"@pid": "83/6433", "text": "E. T. A. F. Jacobs"}, {"@pid": "16/2130", "text": "Michel R. C. M. Berkelaar"}]}, "title": "Gate Sizing Using a Statistical Delay Model.", "venue": "DATE", "pages": "283-290", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JacobsB00", "doi": "10.1109/DATE.2000.840285", "ee": "https://doi.org/10.1109/DATE.2000.840285", "url": "https://dblp.org/rec/conf/date/JacobsB00"}, "url": "URL#6064885"}, {"@score": "1", "@id": "6064886", "info": {"authors": {"author": [{"@pid": "96/6302", "text": "Jae-Young Jang"}, {"@pid": "71/5235", "text": "In-Ho Moon"}, {"@pid": "20/674", "text": "Gary D. Hachtel"}]}, "title": "Iterative Abstraction-Based CTL Model Checking.", "venue": "DATE", "pages": "502-507", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JangMH00", "doi": "10.1109/DATE.2000.840831", "ee": "https://doi.org/10.1109/DATE.2000.840831", "url": "https://dblp.org/rec/conf/date/JangMH00"}, "url": "URL#6064886"}, {"@score": "1", "@id": "6064887", "info": {"authors": {"author": [{"@pid": "38/5744", "text": "Axel Jantsch"}, {"@pid": "43/1408", "text": "Per Bjur\u00e9us"}]}, "title": "Composite Signal Flow: A Computational Model Combining Events, Sampled Streams, and Vectors.", "venue": "DATE", "pages": "154-160", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JantschB00", "doi": "10.1109/DATE.2000.840032", "ee": "https://doi.org/10.1109/DATE.2000.840032", "url": "https://dblp.org/rec/conf/date/JantschB00"}, "url": "URL#6064887"}, {"@score": "1", "@id": "6064888", "info": {"authors": {"author": [{"@pid": "56/5487", "text": "Mark B. Josephs"}, {"@pid": "67/556", "text": "Dennis P. Furey"}]}, "title": "Delay-Insensitive Interface Specification and Synthesis.", "venue": "DATE", "pages": "169-173", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JosephsF00", "doi": "10.1109/DATE.2000.840034", "ee": "https://doi.org/10.1109/DATE.2000.840034", "url": "https://dblp.org/rec/conf/date/JosephsF00"}, "url": "URL#6064888"}, {"@score": "1", "@id": "6064889", "info": {"authors": {"author": [{"@pid": "25/1701", "text": "Uros Kac"}, {"@pid": "20/1194", "text": "Franc Novak"}, {"@pid": "46/48", "text": "Srecko Macek"}, {"@pid": "72/6504", "text": "Marina Santo Zarnik"}]}, "title": "Alternative Test Methods Using IEEE 1149.4.", "venue": "DATE", "pages": "463-467", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KacNMZ00", "doi": "10.1109/DATE.2000.840312", "ee": "https://doi.org/10.1109/DATE.2000.840312", "url": "https://dblp.org/rec/conf/date/KacNMZ00"}, "url": "URL#6064889"}, {"@score": "1", "@id": "6064890", "info": {"authors": {"author": [{"@pid": "65/867", "text": "Hilary J. Kahn"}, {"@pid": "62/3004", "text": "Andy Carpenter"}, {"@pid": "26/2850", "text": "Nigel A. Whitaker"}]}, "title": "A Web-Based System for Assessing and Searching for Designs.", "venue": "DATE", "pages": "755", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KahnCW00", "doi": "10.1109/DATE.2000.840888", "ee": "https://doi.org/10.1109/DATE.2000.840888", "url": "https://dblp.org/rec/conf/date/KahnCW00"}, "url": "URL#6064890"}, {"@score": "1", "@id": "6064891", "info": {"authors": {"author": [{"@pid": "20/4759", "text": "Priyank Kalla"}, {"@pid": "47/5451", "text": "Zhihong Zeng"}, {"@pid": "c/MJCiesielski", "text": "Maciej J. Ciesielski"}, {"@pid": "16/4294", "text": "ChiLai Huang"}]}, "title": "A BDD-Based Satisfiability Infrastructure Using the Unate Recursive Paradigm.", "venue": "DATE", "pages": "232-236", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KallaZCH00", "doi": "10.1109/DATE.2000.840044", "ee": "https://doi.org/10.1109/DATE.2000.840044", "url": "https://dblp.org/rec/conf/date/KallaZCH00"}, "url": "URL#6064891"}, {"@score": "1", "@id": "6064892", "info": {"authors": {"author": [{"@pid": "67/1498", "text": "Chunghee Kim"}, {"@pid": "36/1134", "text": "Luciano Lavagno"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "Free MDD-Based Software Optimization Techniques for Embedded Systems.", "venue": "DATE", "pages": "14-18", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KimLS00", "doi": "10.1109/DATE.2000.840009", "ee": "https://doi.org/10.1109/DATE.2000.840009", "url": "https://dblp.org/rec/conf/date/KimLS00"}, "url": "URL#6064892"}, {"@score": "1", "@id": "6064893", "info": {"authors": {"author": [{"@pid": "72/1849", "text": "Joonyoung Kim"}, {"@pid": "15/7041", "text": "Jesse Whittemore"}, {"@pid": "34/5374", "text": "Karem A. Sakallah"}, {"@pid": "340/6684-1", "text": "Jo\u00e3o P. Marques Silva"}]}, "title": "On Applying Incremental Satisfiability to Delay Fault Testing.", "venue": "DATE", "pages": "380-384", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KimWSS00", "doi": "10.1109/DATE.2000.840299", "ee": "https://doi.org/10.1109/DATE.2000.840299", "url": "https://dblp.org/rec/conf/date/KimWSS00"}, "url": "URL#6064893"}, {"@score": "1", "@id": "6064894", "info": {"authors": {"author": [{"@pid": "55/2821", "text": "Victor N. Kravets"}, {"@pid": "34/5374", "text": "Karem A. Sakallah"}]}, "title": "Constructive Library-Aware Synthesis Using Symmetries.", "venue": "DATE", "pages": "208-213", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KravetsS00", "doi": "10.1109/DATE.2000.840040", "ee": "https://doi.org/10.1109/DATE.2000.840040", "url": "https://dblp.org/rec/conf/date/KravetsS00"}, "url": "URL#6064894"}, {"@score": "1", "@id": "6064895", "info": {"authors": {"author": [{"@pid": "99/919", "text": "Lars Kruse"}, {"@pid": "93/5151", "text": "Eike Schmidt"}, {"@pid": "v/GerdvonColln", "text": "Gerd Jochens"}, {"@pid": "91/3435", "text": "Ansgar Stammermann"}, {"@pid": "n/WolfgangNebel", "text": "Wolfgang Nebel"}]}, "title": "Lower Bounds on the Power Consumption in Scheduled Data Flow Graphs with Resource Constraints.", "venue": "DATE", "pages": "737", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KruseSJSN00", "doi": "10.1109/DATE.2000.840870", "ee": "https://doi.org/10.1109/DATE.2000.840870", "url": "https://dblp.org/rec/conf/date/KruseSJSN00"}, "url": "URL#6064895"}, {"@score": "1", "@id": "6064896", "info": {"authors": {"author": [{"@pid": "89/1819", "text": "Balakrishna Kumthekar"}, {"@pid": "62/5300", "text": "Fabio Somenzi"}]}, "title": "Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs.", "venue": "DATE", "pages": "202-207", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KumthekarS00", "doi": "10.1109/DATE.2000.840039", "ee": "https://doi.org/10.1109/DATE.2000.840039", "url": "https://dblp.org/rec/conf/date/KumthekarS00"}, "url": "URL#6064896"}, {"@score": "1", "@id": "6064897", "info": {"authors": {"author": [{"@pid": "03/3618", "text": "Marcello Lajolo"}, {"@pid": "74/3747", "text": "Anand Raghunathan"}, {"@pid": "d/SujitDey", "text": "Sujit Dey"}, {"@pid": "36/1134", "text": "Luciano Lavagno"}]}, "title": "Efficient Power Co-Estimation Techniques for System-on-Chip Design.", "venue": "DATE", "pages": "27-34", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LajoloRDL00", "doi": "10.1109/DATE.2000.840011", "ee": "https://doi.org/10.1109/DATE.2000.840011", "url": "https://dblp.org/rec/conf/date/LajoloRDL00"}, "url": "URL#6064897"}, {"@score": "1", "@id": "6064898", "info": {"authors": {"author": [{"@pid": "03/3618", "text": "Marcello Lajolo"}, {"@pid": "35/3262", "text": "Maurizio Rebaudengo"}, {"@pid": "r/MatteoSonzaReorda", "text": "Matteo Sonza Reorda"}, {"@pid": "45/3891", "text": "Massimo Violante"}, {"@pid": "36/1134", "text": "Luciano Lavagno"}]}, "title": "Evaluating System Dependability in a Co-Design Framework.", "venue": "DATE", "pages": "586-590", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LajoloRRVL00", "doi": "10.1109/DATE.2000.840844", "ee": "https://doi.org/10.1109/DATE.2000.840844", "url": "https://dblp.org/rec/conf/date/LajoloRRVL00"}, "url": "URL#6064898"}, {"@score": "1", "@id": "6064899", "info": {"authors": {"author": [{"@pid": "54/322", "text": "Christopher K. Lennard"}, {"@pid": "39/1269", "text": "Patrick Schaumont"}, {"@pid": "61/514", "text": "Gjalt G. de Jong"}, {"@pid": "58/3534", "text": "Anssi Haverinen"}, {"@pid": "25/365", "text": "Pete Hardee"}]}, "title": "Standards for System-Level Design: Practical Reality or Solution in Search of a Question?", "venue": "DATE", "pages": "576-583", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LennardSJHH00", "doi": "10.1109/DATE.2000.840843", "ee": "https://doi.org/10.1109/DATE.2000.840843", "url": "https://dblp.org/rec/conf/date/LennardSJHH00"}, "url": "URL#6064899"}, {"@score": "1", "@id": "6064900", "info": {"authors": {"author": {"@pid": "14/6306", "text": "Rainer Leupers"}}, "title": "Code Selection for Media Processors with SIMD Instructions.", "venue": "DATE", "pages": "4-8", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Leupers00", "doi": "10.1109/DATE.2000.840007", "ee": "https://doi.org/10.1109/DATE.2000.840007", "url": "https://dblp.org/rec/conf/date/Leupers00"}, "url": "URL#6064900"}, {"@score": "1", "@id": "6064901", "info": {"authors": {"author": [{"@pid": "55/3257", "text": "I-Min Liu"}, {"@pid": "53/5368", "text": "Adnan Aziz"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "Meeting Delay Constraints in DSM by Minimal Repeater Insertion.", "venue": "DATE", "pages": "436-440", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiuAW00", "doi": "10.1109/DATE.2000.840307", "ee": "https://doi.org/10.1109/DATE.2000.840307", "url": "https://dblp.org/rec/conf/date/LiuAW00"}, "url": "URL#6064901"}, {"@score": "1", "@id": "6064902", "info": {"authors": {"author": [{"@pid": "25/5390", "text": "George Logothetis"}, {"@pid": "180/3233-1", "text": "Klaus Schneider 0001"}]}, "title": "Abstraction from Counters: An Application on Real-Time Systems.", "venue": "DATE", "pages": "486-493", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LogothetisS00", "doi": "10.1109/DATE.2000.840829", "ee": "https://doi.org/10.1109/DATE.2000.840829", "url": "https://dblp.org/rec/conf/date/LogothetisS00"}, "url": "URL#6064902"}, {"@score": "1", "@id": "6064903", "info": {"authors": {"author": [{"@pid": "l/MarisaLopezVallejo", "text": "Marisa Luisa L\u00f3pez-Vallejo"}, {"@pid": "31/2304", "text": "Jes\u00fas Grajal"}, {"@pid": "l/JuanCarlosLopez", "text": "Juan Carlos L\u00f3pez 0001"}]}, "title": "Constraint-Driven System Partitioning.", "venue": "DATE", "pages": "411-416", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Lopez-VallejoGL00", "doi": "10.1109/DATE.2000.840304", "ee": "https://doi.org/10.1109/DATE.2000.840304", "url": "https://dblp.org/rec/conf/date/Lopez-VallejoGL00"}, "url": "URL#6064903"}, {"@score": "1", "@id": "6064904", "info": {"authors": {"author": [{"@pid": "12/5138", "text": "Yung-Hsiang Lu"}, {"@pid": "36/3050", "text": "Eui-Young Chung"}, {"@pid": "s/TajanaSimunic", "text": "Tajana Simunic"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}]}, "title": "Quantitative Comparison of Power Management Algorithms.", "venue": "DATE", "pages": "20-26", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LuCSMB00", "doi": "10.1109/DATE.2000.840010", "ee": "https://doi.org/10.1109/DATE.2000.840010", "url": "https://dblp.org/rec/conf/date/LuCSMB00"}, "url": "URL#6064904"}, {"@score": "1", "@id": "6064905", "info": {"authors": {"author": [{"@pid": "58/794", "text": "Juin-Ming Lu"}, {"@pid": "74/1000", "text": "Cheng-Wen Wu"}]}, "title": "Cost and Benefit Models for Logic and Memory BIST.", "venue": "DATE", "pages": "710-714", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LuW00", "doi": "10.1109/DATE.2000.840865", "ee": "https://doi.org/10.1109/DATE.2000.840865", "url": "https://dblp.org/rec/conf/date/LuW00"}, "url": "URL#6064905"}, {"@score": "1", "@id": "6064906", "info": {"authors": {"author": [{"@pid": "37/305", "text": "Dragos Lungeanu"}, {"@pid": "30/2759", "text": "C.-J. Richard Shi"}]}, "title": "Parallel and Distributed VHDL Simulation.", "venue": "DATE", "pages": "658-662", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LungeanuS00", "doi": "10.1109/DATE.2000.840856", "ee": "https://doi.org/10.1109/DATE.2000.840856", "url": "https://dblp.org/rec/conf/date/LungeanuS00"}, "url": "URL#6064906"}, {"@score": "1", "@id": "6064907", "info": {"authors": {"author": [{"@pid": "44/1428", "text": "Roman L. Lysecky"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}, {"@pid": "g/TonyGivargis", "text": "Tony Givargis"}]}, "title": "Techniques for Reducing Read Latency of Core Bus Wrappers.", "venue": "DATE", "pages": "84-91", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LyseckyVG00", "doi": "10.1109/DATE.2000.840021", "ee": "https://doi.org/10.1109/DATE.2000.840021", "url": "https://dblp.org/rec/conf/date/LyseckyVG00"}, "url": "URL#6064907"}, {"@score": "1", "@id": "6064908", "info": {"authors": {"author": [{"@pid": "05/5802", "text": "Luca Macchiarulo"}, {"@pid": "61/323", "text": "Shih-Ming Shu"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "Wave Steered FSMs.", "venue": "DATE", "pages": "270-276", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MacchiaruloSM00", "doi": "10.1109/DATE.2000.840283", "ee": "https://doi.org/10.1109/DATE.2000.840283", "url": "https://dblp.org/rec/conf/date/MacchiaruloSM00"}, "url": "URL#6064908"}, {"@score": "1", "@id": "6064909", "info": {"authors": {"author": [{"@pid": "57/1074", "text": "Vasco M. Manquinho"}, {"@pid": "340/6684-1", "text": "Jo\u00e3o Marques-Silva 0001"}]}, "title": "On Using Satisfiability-Based Pruning Techniques in Covering Algorithms.", "venue": "DATE", "pages": "356-363", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ManquinhoS00", "doi": "10.1109/DATE.2000.840296", "ee": "https://doi.org/10.1109/DATE.2000.840296", "url": "https://dblp.org/rec/conf/date/ManquinhoS00"}, "url": "URL#6064909"}, {"@score": "1", "@id": "6064910", "info": {"authors": {"author": {"@pid": "17/6305", "text": "Peter M. Maurer"}}, "title": "Logic Simulation Using Networks of State Machines.", "venue": "DATE", "pages": "674-678", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Maurer00", "doi": "10.1109/DATE.2000.840859", "ee": "https://doi.org/10.1109/DATE.2000.840859", "url": "https://dblp.org/rec/conf/date/Maurer00"}, "url": "URL#6064910"}, {"@score": "1", "@id": "6064911", "info": {"authors": {"author": [{"@pid": "87/6317", "text": "Cecilia Metra"}, {"@pid": "74/357", "text": "Michele Favalli"}, {"@pid": "75/170", "text": "Bruno Ricc\u00f2"}]}, "title": "On-Line Testing and Diagnosis of Bus Lines with respect to Intermediate Voltage Values.", "venue": "DATE", "pages": "763", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MetraFR00", "doi": "10.1109/DATE.2000.840896", "ee": "https://doi.org/10.1109/DATE.2000.840896", "url": "https://dblp.org/rec/conf/date/MetraFR00"}, "url": "URL#6064911"}, {"@score": "1", "@id": "6064912", "info": {"authors": {"author": [{"@pid": "54/301", "text": "Adam Morawiec"}, {"@pid": "33/530", "text": "Raimund Ubar"}, {"@pid": "55/6283", "text": "Jaan Raik"}]}, "title": "Cycle-Based Simulation Algorithms for Digital Systems Using High-Level Decision Diagrams.", "venue": "DATE", "pages": "743", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MorawiecUR00", "doi": "10.1109/DATE.2000.840876", "ee": "https://doi.org/10.1109/DATE.2000.840876", "url": "https://dblp.org/rec/conf/date/MorawiecUR00"}, "url": "URL#6064912"}, {"@score": "1", "@id": "6064913", "info": {"authors": {"author": [{"@pid": "09/5886", "text": "Jos\u00e9 Manuel Moya"}, {"@pid": "69/1409", "text": "Francisco Moya"}, {"@pid": "l/JuanCarlosLopez", "text": "Juan Carlos L\u00f3pez 0001"}, {"@pid": "12/6876", "text": "Santiago Dom\u00ednguez"}]}, "title": "A Flexible Specification Framework for Hardware-Software Codesign.", "venue": "DATE", "pages": "753", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MoyaMLD00", "doi": "10.1109/DATE.2000.840886", "ee": "https://doi.org/10.1109/DATE.2000.840886", "url": "https://dblp.org/rec/conf/date/MoyaMLD00"}, "url": "URL#6064913"}, {"@score": "1", "@id": "6064914", "info": {"authors": {"author": [{"@pid": "73/739", "text": "Michael M\u00fcnch"}, {"@pid": "48/6980", "text": "Norbert Wehn"}, {"@pid": "35/1851", "text": "Bernd Wurth"}, {"@pid": "82/2865", "text": "Renu Mehra"}, {"@pid": "84/5546", "text": "Jim Sproch"}]}, "title": "Automating RT-Level Operand Isolation to Minimize Power Consumption in Datapaths.", "venue": "DATE", "pages": "624-631", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MunchWWMS00", "doi": "10.1109/DATE.2000.840850", "ee": "https://doi.org/10.1109/DATE.2000.840850", "url": "https://dblp.org/rec/conf/date/MunchWWMS00"}, "url": "URL#6064914"}, {"@score": "1", "@id": "6064915", "info": {"authors": {"author": [{"@pid": "96/1312", "text": "Takahiro Murooka"}, {"@pid": "48/366", "text": "Toshiaki Miyazaki"}]}, "title": "Protocol Stack-Based Telecom-Emulator.", "venue": "DATE", "pages": "186-191", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MurookaM00", "doi": "10.1109/DATE.2000.840037", "ee": "https://doi.org/10.1109/DATE.2000.840037", "url": "https://dblp.org/rec/conf/date/MurookaM00"}, "url": "URL#6064915"}, {"@score": "1", "@id": "6064916", "info": {"authors": {"author": [{"@pid": "89/3986", "text": "Praveen K. Murthy"}, {"@pid": "b/ShuvraSBhattacharyya", "text": "Shuvra S. Bhattacharyya"}]}, "title": "Shared Memory Implementations of Synchronous Dataflow Specifications.", "venue": "DATE", "pages": "404-410", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MurthyB00", "doi": "10.1109/DATE.2000.840303", "ee": "https://doi.org/10.1109/DATE.2000.840303", "url": "https://dblp.org/rec/conf/date/MurthyB00"}, "url": "URL#6064916"}, {"@score": "1", "@id": "6064917", "info": {"authors": {"author": {"@pid": "47/2849", "text": "Sani R. Nassif"}}, "title": "Designing Closer to the Edge.", "venue": "DATE", "pages": "636-637", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Nassif00", "doi": "10.1109/DATE.2000.840852", "ee": "https://doi.org/10.1109/DATE.2000.840852", "url": "https://dblp.org/rec/conf/date/Nassif00"}, "url": "URL#6064917"}, {"@score": "1", "@id": "6064918", "info": {"authors": {"author": [{"@pid": "20/5950", "text": "Nicola Nicolici"}, {"@pid": "48/5139", "text": "Bashir M. Al-Hashimi"}]}, "title": "Scan Latch Partitioning into Multiple Scan Chains for Power Minimization in Full Scan Sequential Circuits.", "venue": "DATE", "pages": "715-722", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NicoliciA00", "doi": "10.1109/DATE.2000.840866", "ee": "https://doi.org/10.1109/DATE.2000.840866", "url": "https://dblp.org/rec/conf/date/NicoliciA00"}, "url": "URL#6064918"}, {"@score": "1", "@id": "6064919", "info": {"authors": {"author": [{"@pid": "87/6728", "text": "Alex Niemegeers"}, {"@pid": "61/514", "text": "Gjalt G. de Jong"}]}, "title": "An Incremental Specification Flow for Real Time Embedded Systems.", "venue": "DATE", "pages": "761", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NiemegeersJ00", "doi": "10.1109/DATE.2000.840894", "ee": "https://doi.org/10.1109/DATE.2000.840894", "url": "https://dblp.org/rec/conf/date/NiemegeersJ00"}, "url": "URL#6064919"}, {"@score": "1", "@id": "6064920", "info": {"authors": {"author": [{"@pid": "71/581", "text": "Saeid Nooshabadi"}, {"@pid": "80/5837", "text": "Juan A. Montiel-Nelson"}, {"@pid": "13/3960", "text": "Antonio N\u00fa\u00f1ez"}, {"@pid": "69/6524", "text": "Roberto Sarmiento"}, {"@pid": "25/91", "text": "Javier Sosa"}]}, "title": "A Single Phase Latch for High Speed GaAs Domino Circuits.", "venue": "DATE", "pages": "760", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NooshabadiMNSS00", "doi": "10.1109/DATE.2000.840893", "ee": "https://doi.org/10.1109/DATE.2000.840893", "url": "https://dblp.org/rec/conf/date/NooshabadiMNSS00"}, "url": "URL#6064920"}, {"@score": "1", "@id": "6064921", "info": {"authors": {"author": [{"@pid": "18/1844", "text": "Iyad Ouaiss"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "Efficient Resource Arbitration in Reconfigurable Computing Environments.", "venue": "DATE", "pages": "560-566", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OuaissV00", "doi": "10.1109/DATE.2000.840841", "ee": "https://doi.org/10.1109/DATE.2000.840841", "url": "https://dblp.org/rec/conf/date/OuaissV00"}, "url": "URL#6064921"}, {"@score": "1", "@id": "6064922", "info": {"authors": {"author": [{"@pid": "05/85", "text": "Sule Ozev"}, {"@pid": "12/5811", "text": "Ismet Bayraktaroglu"}, {"@pid": "o/AlexOrailoglu", "text": "Alex Orailoglu"}]}, "title": "Test Synthesis for Mixed-Signal SOC Paths.", "venue": "DATE", "pages": "128-133", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OzevBO00", "doi": "10.1109/DATE.2000.840028", "ee": "https://doi.org/10.1109/DATE.2000.840028", "url": "https://dblp.org/rec/conf/date/OzevBO00"}, "url": "URL#6064922"}, {"@score": "1", "@id": "6064923", "info": {"authors": {"author": [{"@pid": "86/3410", "text": "Sungju Park"}, {"@pid": "16/2657", "text": "Taehyung Kim"}]}, "title": "A New IEEE 1149.1 Boundary Scan Design for the Detection of Delay Defects.", "venue": "DATE", "pages": "458-462", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ParkK00", "doi": "10.1109/DATE.2000.840311", "ee": "https://doi.org/10.1109/DATE.2000.840311", "url": "https://dblp.org/rec/conf/date/ParkK00"}, "url": "URL#6064923"}, {"@score": "1", "@id": "6064924", "info": {"authors": {"author": [{"@pid": "72/2657", "text": "Christian Paulus"}, {"@pid": "06/4840", "text": "Ulrich Kleine"}, {"@pid": "59/5645", "text": "Roland Thewes"}]}, "title": "Area Optimization of Analog Circuits Considering Matching Constraints.", "venue": "DATE", "pages": "738", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PaulusKT00", "doi": "10.1109/DATE.2000.840871", "ee": "https://doi.org/10.1109/DATE.2000.840871", "url": "https://dblp.org/rec/conf/date/PaulusKT00"}, "url": "URL#6064924"}, {"@score": "1", "@id": "6064925", "info": {"authors": {"author": [{"@pid": "28/5970", "text": "Stefan Pees"}, {"@pid": "21/4928-2", "text": "Andreas Hoffmann 0002"}, {"@pid": "72/1999", "text": "Heinrich Meyr"}]}, "title": "Retargeting of Compiled Simulators for Digital Signal Processors Using a Machine Description Language.", "venue": "DATE", "pages": "669-673", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PeesHM00", "doi": "10.1109/DATE.2000.840858", "ee": "https://doi.org/10.1109/DATE.2000.840858", "url": "https://dblp.org/rec/conf/date/PeesHM00"}, "url": "URL#6064925"}, {"@score": "1", "@id": "6064926", "info": {"authors": {"author": [{"@pid": "67/2343", "text": "Eduardo J. Peral\u00edas"}, {"@pid": "42/3965", "text": "Antonio J. Acosta 0001"}, {"@pid": "82/5574", "text": "Adoraci\u00f3n Rueda"}, {"@pid": "h/JoseLuisHuertas", "text": "Jos\u00e9 L. Huertas"}]}, "title": "A Vhdl-Based Methodology for Design and Verification of Pipeline A/D Converters.", "venue": "DATE", "pages": "534-538", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PeraliasARH00", "doi": "10.1109/DATE.2000.840837", "ee": "https://doi.org/10.1109/DATE.2000.840837", "url": "https://dblp.org/rec/conf/date/PeraliasARH00"}, "url": "URL#6064926"}, {"@score": "1", "@id": "6064927", "info": {"authors": {"author": [{"@pid": "58/234", "text": "F. M. P\u00e9rez-Montes"}, {"@pid": "m/FMMedeiroH", "text": "Fernando Medeiro"}, {"@pid": "77/4200", "text": "Rafael Dom\u00ednguez-Castro"}, {"@pid": "f/FVFFernandez", "text": "Francisco V. Fern\u00e1ndez 0001"}, {"@pid": "42/3988", "text": "\u00c1ngel Rodr\u00edguez-V\u00e1zquez"}]}, "title": "XFridge: A SPICE-Based, Portable, User-Friendly Cell-Level Sizing Tool.", "venue": "DATE", "pages": "739", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Perez-MontesMDFR00", "doi": "10.1109/DATE.2000.840872", "ee": "https://doi.org/10.1109/DATE.2000.840872", "url": "https://dblp.org/rec/conf/date/Perez-MontesMDFR00"}, "url": "URL#6064927"}, {"@score": "1", "@id": "6064928", "info": {"authors": {"author": {"@pid": "70/2963", "text": "Ulf Pillkahn"}}, "title": "Evaluation of Interconnects with TDR.", "venue": "DATE", "pages": "740", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Pillkahn00", "doi": "10.1109/DATE.2000.840873", "ee": "https://doi.org/10.1109/DATE.2000.840873", "url": "https://dblp.org/rec/conf/date/Pillkahn00"}, "url": "URL#6064928"}, {"@score": "1", "@id": "6064929", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "Built-In Generation of Weighted Test Sequences for Synchronous Sequential Circuits.", "venue": "DATE", "pages": "298-304", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PomeranzR00", "doi": "10.1109/DATE.2000.840287", "ee": "https://doi.org/10.1109/DATE.2000.840287", "url": "https://dblp.org/rec/conf/date/PomeranzR00"}, "url": "URL#6064929"}, {"@score": "1", "@id": "6064930", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "Functional Test Generation for Full Scan Circuits.", "venue": "DATE", "pages": "396-401", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PomeranzR00a", "doi": "10.1109/DATE.2000.840302", "ee": "https://doi.org/10.1109/DATE.2000.840302", "url": "https://dblp.org/rec/conf/date/PomeranzR00a"}, "url": "URL#6064930"}, {"@score": "1", "@id": "6064931", "info": {"authors": {"author": [{"@pid": "32/2105", "text": "Paul Pop"}, {"@pid": "e/PetruEles", "text": "Petru Eles"}, {"@pid": "p/ZeboPeng", "text": "Zebo Peng"}]}, "title": "Bus Access Optimization for Distributed Embedded Systems Based on Schedulability Analysis.", "venue": "DATE", "pages": "567-574", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PopEP00", "doi": "10.1109/DATE.2000.840842", "ee": "https://doi.org/10.1109/DATE.2000.840842", "url": "https://dblp.org/rec/conf/date/PopEP00"}, "url": "URL#6064931"}, {"@score": "1", "@id": "6064932", "info": {"authors": {"author": [{"@pid": "72/1130", "text": "Dinesh Ramanathan"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}]}, "title": "System Level Online Power Management Algorithms.", "venue": "DATE", "pages": "606-611", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RamanathanG00", "doi": "10.1109/DATE.2000.840847", "ee": "https://doi.org/10.1109/DATE.2000.840847", "url": "https://dblp.org/rec/conf/date/RamanathanG00"}, "url": "URL#6064932"}, {"@score": "1", "@id": "6064933", "info": {"authors": {"author": [{"@pid": "12/5474", "text": "Matthias Ringe"}, {"@pid": "29/666", "text": "Thomas Lindenkreuz"}, {"@pid": "03/4624", "text": "Erich Barke"}]}, "title": "Static Timing Analysis Taking Crosstalk into Account.", "venue": "DATE", "pages": "451-455", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RingeLB00", "doi": "10.1109/DATE.2000.840310", "ee": "https://doi.org/10.1109/DATE.2000.840310", "url": "https://dblp.org/rec/conf/date/RingeLB00"}, "url": "URL#6064933"}, {"@score": "1", "@id": "6064934", "info": {"authors": {"author": {"@pid": "94/1164", "text": "Richard Rosing"}}, "title": "A Fault Simulation Methodology for MEMS.", "venue": "DATE", "pages": "476-483", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Rosing00", "doi": "10.1109/DATE.2000.840828", "ee": "https://doi.org/10.1109/DATE.2000.840828", "url": "https://dblp.org/rec/conf/date/Rosing00"}, "url": "URL#6064934"}, {"@score": "1", "@id": "6064935", "info": {"authors": {"author": [{"@pid": "12/6927", "text": "J\u00fcrgen Ruf"}, {"@pid": "89/6634", "text": "Thomas Kropf"}]}, "title": "Analyzing Real-Time Systems.", "venue": "DATE", "pages": "243-248", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RufK00", "doi": "10.1109/DATE.2000.840046", "ee": "https://doi.org/10.1109/DATE.2000.840046", "url": "https://dblp.org/rec/conf/date/RufK00"}, "url": "URL#6064935"}, {"@score": "1", "@id": "6064936", "info": {"authors": {"author": [{"@pid": "93/6105", "text": "Carsten Rust"}, {"@pid": "10/5708", "text": "Friedhelm Stappert"}, {"@pid": "83/5513", "text": "Peter Altenbernd"}, {"@pid": "86/1334", "text": "J\u00fcrgen Tacken"}]}, "title": "From High-Level Specifications Down to Software Implementations of Parallel Embedded Real-Time Systems.", "venue": "DATE", "pages": "686-691", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RustSAT00", "doi": "10.1109/DATE.2000.840861", "ee": "https://doi.org/10.1109/DATE.2000.840861", "url": "https://dblp.org/rec/conf/date/RustSAT00"}, "url": "URL#6064936"}, {"@score": "1", "@id": "6064937", "info": {"authors": {"author": {"@pid": "s/YoussefSaab", "text": "Youssef Saab"}}, "title": "A New Effective And Efficient Multi-Level Partitioning Algorithm.", "venue": "DATE", "pages": "112-116", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Saab00", "doi": "10.1109/DATE.2000.840025", "ee": "https://doi.org/10.1109/DATE.2000.840025", "url": "https://dblp.org/rec/conf/date/Saab00"}, "url": "URL#6064937"}, {"@score": "1", "@id": "6064938", "info": {"authors": {"author": [{"@pid": "47/1159", "text": "Khaled Saab 0001"}, {"@pid": "94/2344", "text": "Naim Ben-Hamida"}, {"@pid": "88/6578", "text": "Bozena Kaminska"}]}, "title": "Parametric Fault Simulation and Test Vector Generation.", "venue": "DATE", "pages": "650-656", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SaabHK00", "doi": "10.1109/DATE.2000.840855", "ee": "https://doi.org/10.1109/DATE.2000.840855", "url": "https://dblp.org/rec/conf/date/SaabHK00"}, "url": "URL#6064938"}, {"@score": "1", "@id": "6064939", "info": {"authors": {"author": [{"@pid": "34/5374", "text": "Karem A. Sakallah"}, {"@pid": "a/FAAloul", "text": "Fadi A. Aloul"}, {"@pid": "340/6684-1", "text": "Jo\u00e3o P. Marques Silva"}]}, "title": "An Experimental Study of Satisfiability Search Heuristics.", "venue": "DATE", "pages": "745", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SakallahAS00", "doi": "10.1109/DATE.2000.840878", "ee": "https://doi.org/10.1109/DATE.2000.840878", "url": "https://dblp.org/rec/conf/date/SakallahAS00"}, "url": "URL#6064939"}, {"@score": "1", "@id": "6064940", "info": {"authors": {"author": [{"@pid": "52/278", "text": "Michael Scheffler"}, {"@pid": "50/1065", "text": "Gerhard Tr\u00f6ster"}]}, "title": "Assessing the Cost Effectiveness of Integrated Passives.", "venue": "DATE", "pages": "539-543", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchefflerT00", "doi": "10.1109/DATE.2000.840838", "ee": "https://doi.org/10.1109/DATE.2000.840838", "url": "https://dblp.org/rec/conf/date/SchefflerT00"}, "url": "URL#6064940"}, {"@score": "1", "@id": "6064941", "info": {"authors": {"author": [{"@pid": "s/ChristophScholl", "text": "Christoph Scholl 0001"}, {"@pid": "b/BerndBecker", "text": "Bernd Becker 0001"}]}, "title": "On the Generation of Multiplexer Circuits for Pass Transistor Logic.", "venue": "DATE", "pages": "372-378", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchollB00", "doi": "10.1109/DATE.2000.840298", "ee": "https://doi.org/10.1109/DATE.2000.840298", "url": "https://dblp.org/rec/conf/date/SchollB00"}, "url": "URL#6064941"}, {"@score": "1", "@id": "6064942", "info": {"authors": {"author": [{"@pid": "71/1103", "text": "Jens Sch\u00f6nherr"}, {"@pid": "87/1376", "text": "Bernd Straube"}]}, "title": "Automatic Equivalence Check of Circuit Descriptions at Clocked Algorithmic and Register Transfer Level.", "venue": "DATE", "pages": "759", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchonherrS00", "doi": "10.1109/DATE.2000.840892", "ee": "https://doi.org/10.1109/DATE.2000.840892", "url": "https://dblp.org/rec/conf/date/SchonherrS00"}, "url": "URL#6064942"}, {"@score": "1", "@id": "6064943", "info": {"authors": {"author": [{"@pid": "11/2930", "text": "Robert Schwencker"}, {"@pid": "76/2543", "text": "Frank Schenkel"}, {"@pid": "44/608", "text": "Helmut E. Graeb"}, {"@pid": "a/KurtAntreich", "text": "Kurt Antreich"}]}, "title": "The Generalized Boundary Curve-A Common Method for Automatic Nominal Design and Design Centering of Analog Circuits.", "venue": "DATE", "pages": "42-47", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchwenckerSGA00", "doi": "10.1109/DATE.2000.840013", "ee": "https://doi.org/10.1109/DATE.2000.840013", "url": "https://dblp.org/rec/conf/date/SchwenckerSGA00"}, "url": "URL#6064943"}, {"@score": "1", "@id": "6064944", "info": {"authors": {"author": [{"@pid": "52/4949", "text": "Luc S\u00e9m\u00e9ria"}, {"@pid": "25/3335", "text": "Koichi Sato"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Resolution of Dynamic Memory Allocation and Pointers for the Behavioral Synthesis from C.", "venue": "DATE", "pages": "312-319", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SemeriaSM00", "doi": "10.1109/DATE.2000.840289", "ee": "https://doi.org/10.1109/DATE.2000.840289", "url": "https://dblp.org/rec/conf/date/SemeriaSM00"}, "url": "URL#6064944"}, {"@score": "1", "@id": "6064945", "info": {"authors": {"author": {"@pid": "28/5146", "text": "Bernard N. Sheehan"}}, "title": "Predicting Coupled Noise in RC Circuits.", "venue": "DATE", "pages": "517-521", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Sheehan00", "doi": "10.1109/DATE.2000.840834", "ee": "https://doi.org/10.1109/DATE.2000.840834", "url": "https://dblp.org/rec/conf/date/Sheehan00"}, "url": "URL#6064945"}, {"@score": "1", "@id": "6064946", "info": {"authors": {"author": [{"@pid": "27/2065", "text": "U. Nagaraj Shenoy"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}, {"@pid": "c/AlokNChoudhary", "text": "Alok N. Choudhary"}]}, "title": "A System-Level Synthesis Algorithm with Guaranteed Solution Quality.", "venue": "DATE", "pages": "417-424", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ShenoyBC00", "doi": "10.1109/DATE.2000.840305", "ee": "https://doi.org/10.1109/DATE.2000.840305", "url": "https://dblp.org/rec/conf/date/ShenoyBC00"}, "url": "URL#6064946"}, {"@score": "1", "@id": "6064947", "info": {"authors": {"author": [{"@pid": "74/6379", "text": "Jos\u00e9 Machado da Silva"}, {"@pid": "36/3830", "text": "J. Soeiro Duarte"}, {"@pid": "24/332", "text": "Jos\u00e9 Silva Matos"}]}, "title": "Mixed-Signal BIST Using Correlation and Reconfigurable Hardware.", "venue": "DATE", "pages": "744", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SilvaDM00", "doi": "10.1109/DATE.2000.840877", "ee": "https://doi.org/10.1109/DATE.2000.840877", "url": "https://dblp.org/rec/conf/date/SilvaDM00"}, "url": "URL#6064947"}, {"@score": "1", "@id": "6064948", "info": {"authors": {"author": [{"@pid": "s/TajanaSimunic", "text": "Tajana Simunic"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "g/PeterWGlynn", "text": "Peter W. Glynn"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Dynamic Power Management of Laptop Hard Disk.", "venue": "DATE", "pages": "736", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SimunicBGM00", "doi": "10.1109/DATE.2000.840869", "ee": "https://doi.org/10.1109/DATE.2000.840869", "url": "https://dblp.org/rec/conf/date/SimunicBGM00"}, "url": "URL#6064948"}, {"@score": "1", "@id": "6064949", "info": {"authors": {"author": [{"@pid": "08/2240", "text": "Janusz Sosnowski"}, {"@pid": "34/5604", "text": "Tomasz Bech"}]}, "title": "Testing Arithmetic Coprocessor in System Environment.", "venue": "DATE", "pages": "752", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SosnowskiB00", "doi": "10.1109/DATE.2000.840885", "ee": "https://doi.org/10.1109/DATE.2000.840885", "url": "https://dblp.org/rec/conf/date/SosnowskiB00"}, "url": "URL#6064949"}, {"@score": "1", "@id": "6064950", "info": {"authors": {"author": [{"@pid": "85/5900", "text": "Jos\u00e9 T. de Sousa"}, {"@pid": "59/2845", "text": "Vishwani D. Agrawal"}]}, "title": "Reducing the Complexity of Defect Level Modeling Using the Clustering Effect.", "venue": "DATE", "pages": "640-644", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SousaA00", "doi": "10.1109/DATE.2000.840853", "ee": "https://doi.org/10.1109/DATE.2000.840853", "url": "https://dblp.org/rec/conf/date/SousaA00"}, "url": "URL#6064950"}, {"@score": "1", "@id": "6064951", "info": {"authors": {"author": {"@pid": "01/1447", "text": "Chris W. H. Strolenberg"}}, "title": "Stay Away from Minimum Design-Rule Values.", "venue": "DATE", "pages": "71-72", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Strolenberg00", "doi": "10.1109/DATE.2000.840019", "ee": "https://doi.org/10.1109/DATE.2000.840019", "url": "https://dblp.org/rec/conf/date/Strolenberg00"}, "url": "URL#6064951"}, {"@score": "1", "@id": "6064952", "info": {"authors": {"author": [{"@pid": "47/4961", "text": "Chauchin Su"}, {"@pid": "83/853", "text": "Yue-Tsang Chen"}, {"@pid": "70/4238", "text": "Mu-Jeng Huang"}, {"@pid": "05/1981", "text": "Gen-Nan Chen"}, {"@pid": "02/2695-1", "text": "Chung-Len Lee 0001"}]}, "title": "All Digital Built-in Delay and Crosstalk Measurement for On-Chip Buses.", "venue": "DATE", "pages": "527-531", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SuCHCL00", "doi": "10.1109/DATE.2000.840836", "ee": "https://doi.org/10.1109/DATE.2000.840836", "url": "https://dblp.org/rec/conf/date/SuCHCL00"}, "url": "URL#6064952"}, {"@score": "1", "@id": "6064953", "info": {"authors": {"author": [{"@pid": "10/5556", "text": "Makoto Sugihara"}, {"@pid": "43/4149", "text": "Hiroto Yasuura"}, {"@pid": "30/4815", "text": "Hiroshi Date"}]}, "title": "Analysis and Minimization of Test Time in a Combined BIST and External Test Approach.", "venue": "DATE", "pages": "134-140", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SugiharaYD00", "doi": "10.1109/DATE.2000.840029", "ee": "https://doi.org/10.1109/DATE.2000.840029", "url": "https://dblp.org/rec/conf/date/SugiharaYD00"}, "url": "URL#6064953"}, {"@score": "1", "@id": "6064954", "info": {"authors": {"author": [{"@pid": "72/6284", "text": "Xiaoping Tang"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}, {"@pid": "34/3108", "text": "Ruiqi Tian"}]}, "title": "Fast Evaluation of Sequence Pair in Block Placement by Longest Common Subsequence Computation.", "venue": "DATE", "pages": "106-111", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TangWT00", "doi": "10.1109/DATE.2000.840024", "ee": "https://doi.org/10.1109/DATE.2000.840024", "url": "https://dblp.org/rec/conf/date/TangWT00"}, "url": "URL#6064954"}, {"@score": "1", "@id": "6064955", "info": {"authors": {"author": [{"@pid": "t/YiorgosTsiatouhas", "text": "Y. Tsiatouhas"}, {"@pid": "h/ThHaniotakis", "text": "Th. Haniotakis"}, {"@pid": "a/AngelaArapoyanni", "text": "Angela Arapoyanni"}, {"@pid": "04/3321", "text": "Dimitris Nikolos"}]}, "title": "A Versatile Built-In Self-Test Scheme for Delay Fault Testing.", "venue": "DATE", "pages": "756", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TsiatouhasHAN00", "doi": "10.1109/DATE.2000.840889", "ee": "https://doi.org/10.1109/DATE.2000.840889", "url": "https://dblp.org/rec/conf/date/TsiatouhasHAN00"}, "url": "URL#6064955"}, {"@score": "1", "@id": "6064956", "info": {"authors": {"author": [{"@pid": "35/1669", "text": "Valery A. Vardanian"}, {"@pid": "08/908", "text": "Liana B. Mirzoyan"}]}, "title": "Improving the Error Detection Ability of Concurrent Checkers by Observation Point Insertion in the Circuit Under Check.", "venue": "DATE", "pages": "762", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VardanianM00", "doi": "10.1109/DATE.2000.840895", "ee": "https://doi.org/10.1109/DATE.2000.840895", "url": "https://dblp.org/rec/conf/date/VardanianM00"}, "url": "URL#6064956"}, {"@score": "1", "@id": "6064957", "info": {"authors": {"author": {"@pid": "88/1428", "text": "Kees Veelenturf"}}, "title": "The Road to Better Reliability and Yield Embedded DfM Tools.", "venue": "DATE", "pages": "67-68", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Veelenturf00", "doi": "10.1109/DATE.2000.840017", "ee": "https://doi.org/10.1109/DATE.2000.840017", "url": "https://dblp.org/rec/conf/date/Veelenturf00"}, "url": "URL#6064957"}, {"@score": "1", "@id": "6064958", "info": {"authors": {"author": [{"@pid": "93/763", "text": "Diederik Verkest"}, {"@pid": "92/368", "text": "Joachim Kunkel"}, {"@pid": "45/4459", "text": "Frank Schirrmeister"}]}, "title": "System Level Design Using C++.", "venue": "DATE", "pages": "74-81", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VerkestKS00", "doi": "10.1109/DATE.2000.840020", "ee": "https://doi.org/10.1109/DATE.2000.840020", "url": "https://dblp.org/rec/conf/date/VerkestKS00"}, "url": "URL#6064958"}, {"@score": "1", "@id": "6064959", "info": {"authors": {"author": [{"@pid": "02/4980", "text": "Frederik Vermeulen"}, {"@pid": "61/3302", "text": "Francky Catthoor"}, {"@pid": "04/2377", "text": "Hugo De Man"}, {"@pid": "93/763", "text": "Diederik Verkest"}]}, "title": "Formalized Three-Layer System-Level Reuse Model and Methodology for Embedded Data-Dominated Applications.", "venue": "DATE", "pages": "92-98", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VermeulenCMV00", "doi": "10.1109/DATE.2000.840022", "ee": "https://doi.org/10.1109/DATE.2000.840022", "url": "https://dblp.org/rec/conf/date/VermeulenCMV00"}, "url": "URL#6064959"}, {"@score": "1", "@id": "6064960", "info": {"authors": {"author": [{"@pid": "249/7465", "text": "Fabrizio Viglione"}, {"@pid": "54/1377", "text": "Guido Masera"}, {"@pid": "99/6694", "text": "Gianluca Piccinini"}, {"@pid": "25/6211", "text": "Massimo Ruo Roch"}, {"@pid": "74/1735", "text": "Maurizio Zamboni"}]}, "title": "A 50 Mbit/s Iterative Turbo-Decoder.", "venue": "DATE", "pages": "176-180", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ViglioneMPRZ00", "doi": "10.1109/DATE.2000.840035", "ee": "https://doi.org/10.1109/DATE.2000.840035", "url": "https://dblp.org/rec/conf/date/ViglioneMPRZ00"}, "url": "URL#6064960"}, {"@score": "1", "@id": "6064961", "info": {"authors": {"author": [{"@pid": "70/2239", "text": "Piet Wambacq"}, {"@pid": "64/2246", "text": "Petr Dobrovoln\u00fd"}, {"@pid": "82/2126", "text": "St\u00e9phane Donnay"}, {"@pid": "87/510", "text": "Marc Engels"}, {"@pid": "32/880", "text": "Ivo Bolsens"}]}, "title": "Compact Modeling of Nonlinear Distortion in Analog Communication Circuits.", "venue": "DATE", "pages": "350-354", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WambacqDDEB00", "doi": "10.1109/DATE.2000.840295", "ee": "https://doi.org/10.1109/DATE.2000.840295", "url": "https://dblp.org/rec/conf/date/WambacqDDEB00"}, "url": "URL#6064961"}, {"@score": "1", "@id": "6064962", "info": {"authors": {"author": [{"@pid": "83/372", "text": "Carsten Wegener"}, {"@pid": "64/1186", "text": "Michael Peter Kennedy"}]}, "title": "Incorporation of Hard-Fault-Coverage in Model-Based Testing of Mixed-Signal ICs.", "venue": "DATE", "pages": "765", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WegenerK00", "doi": "10.1109/DATE.2000.840898", "ee": "https://doi.org/10.1109/DATE.2000.840898", "url": "https://dblp.org/rec/conf/date/WegenerK00"}, "url": "URL#6064962"}, {"@score": "1", "@id": "6064963", "info": {"authors": {"author": [{"@pid": "15/85", "text": "Dirk Weiler"}, {"@pid": "37/1715", "text": "Olaf Machul"}, {"@pid": "127/3874", "text": "Dirk Hammerschmidt"}, {"@pid": "74/6482", "text": "Bedrich J. Hosticka"}]}, "title": "Detection of Defective Sensor Elements Using Sigma-Delta-Modulation and a Matched Filter.", "venue": "DATE", "pages": "599-603", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WeilerMHH00", "doi": "10.1109/DATE.2000.840846", "ee": "https://doi.org/10.1109/DATE.2000.840846", "url": "https://dblp.org/rec/conf/date/WeilerMHH00"}, "url": "URL#6064963"}, {"@score": "1", "@id": "6064964", "info": {"authors": {"author": [{"@pid": "89/294", "text": "Yun-Che Wen"}, {"@pid": "69/1250", "text": "Kuen-Jong Lee"}]}, "title": "An on Chip ADC Test Structure.", "venue": "DATE", "pages": "221-225", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WenL00", "doi": "10.1109/DATE.2000.840042", "ee": "https://doi.org/10.1109/DATE.2000.840042", "url": "https://dblp.org/rec/conf/date/WenL00"}, "url": "URL#6064964"}, {"@score": "1", "@id": "6064965", "info": {"authors": {"author": [{"@pid": "66/3044", "text": "Praveen Yalagandula"}, {"@pid": "53/5368", "text": "Adnan Aziz"}, {"@pid": "91/6939", "text": "Vigyan Singhal"}]}, "title": "Automatic Lighthouse Generation for Directed State Space Search.", "venue": "DATE", "pages": "237-242", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YalagandulaAS00", "doi": "10.1109/DATE.2000.840045", "ee": "https://doi.org/10.1109/DATE.2000.840045", "url": "https://dblp.org/rec/conf/date/YalagandulaAS00"}, "url": "URL#6064965"}, {"@score": "1", "@id": "6064966", "info": {"authors": {"author": [{"@pid": "86/7044", "text": "Congguang Yang"}, {"@pid": "c/MJCiesielski", "text": "Maciej J. Ciesielski"}]}, "title": "Synthesis for Mixed CMOS/PTl Logic.", "venue": "DATE", "pages": "750", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YangC00", "doi": "10.1109/DATE.2000.840883", "ee": "https://doi.org/10.1109/DATE.2000.840883", "url": "https://dblp.org/rec/conf/date/YangC00"}, "url": "URL#6064966"}, {"@score": "1", "@id": "6064967", "info": {"authors": {"author": [{"@pid": "82/6218", "text": "Sungjoo Yoo"}, {"@pid": "64/5375", "text": "Jong-eun Lee"}, {"@pid": "51/537", "text": "Jinyong Jung"}, {"@pid": "22/5518", "text": "Kyungseok Rha"}, {"@pid": "34/2870", "text": "Youngchul Cho"}, {"@pid": "53/2459", "text": "Kiyoung Choi"}]}, "title": "Fast Hardware-Software Coverification by Optimistic Execution of Real Processor.", "venue": "DATE", "pages": "663-668", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YooLJRCC00", "doi": "10.1109/DATE.2000.840857", "ee": "https://doi.org/10.1109/DATE.2000.840857", "url": "https://dblp.org/rec/conf/date/YooLJRCC00"}, "url": "URL#6064967"}, {"@score": "1", "@id": "6064968", "info": {"authors": {"author": [{"@pid": "61/881", "text": "V. A. Zivkovic"}, {"@pid": "18/1794", "text": "Ronald J. W. T. Tangelder"}, {"@pid": "19/6515", "text": "Hans G. Kerkhoff"}]}, "title": "Design and Test Space Exploration of Transport-Triggered Architectures.", "venue": "DATE", "pages": "146-151", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZivkovicTK00", "doi": "10.1109/DATE.2000.840031", "ee": "https://doi.org/10.1109/DATE.2000.840031", "url": "https://dblp.org/rec/conf/date/ZivkovicTK00"}, "url": "URL#6064968"}, {"@score": "1", "@id": "6064969", "info": {"authors": {"author": {"@pid": "08/3972", "text": "Yervant Zorian"}}, "title": "Yield Improvement and Repair Trade-Off for Large Embedded Memories.", "venue": "DATE", "pages": "69-70", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Zorian00", "doi": "10.1109/DATE.2000.840018", "ee": "https://doi.org/10.1109/DATE.2000.840018", "url": "https://dblp.org/rec/conf/date/Zorian00"}, "url": "URL#6064969"}, {"@score": "1", "@id": "6064970", "info": {"authors": {"author": [{"@pid": "08/3972", "text": "Yervant Zorian"}, {"@pid": "70/5855", "text": "Michael Nicolaidis"}, {"@pid": "83/6269", "text": "Peter Muhmenthaler"}, {"@pid": "68/1978", "text": "David Y. Lepejian"}, {"@pid": "01/1447", "text": "Chris W. H. Strolenberg"}, {"@pid": "88/1428", "text": "Kees Veelenturf"}]}, "title": "Tutorial Statement.", "venue": "DATE", "pages": "66", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZorianNMLSV00", "doi": "10.1109/DATE.2000.10000", "ee": "https://doi.ieeecomputersociety.org/10.1109/DATE.2000.10000", "url": "https://dblp.org/rec/conf/date/ZorianNMLSV00"}, "url": "URL#6064970"}, {"@score": "1", "@id": "6064971", "info": {"authors": {"author": [{"@pid": "76/5311", "text": "Jingyan Zuo"}, {"@pid": "91/3173", "text": "Stephen W. Director"}]}, "title": "An Integrated Design Environment for Early Stage Conceptual Design.", "venue": "DATE", "pages": "754", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZuoD00", "doi": "10.1109/DATE.2000.840887", "ee": "https://doi.org/10.1109/DATE.2000.840887", "url": "https://dblp.org/rec/conf/date/ZuoD00"}, "url": "URL#6064971"}, {"@score": "1", "@id": "6099457", "info": {"authors": {"author": {"@pid": "32/880", "text": "Ivo Bolsens"}}, "title": "2000 Design, Automation and Test in Europe (DATE 2000), 27-30 March 2000, Paris, France", "venue": "DATE", "publisher": "IEEE Computer Society / ACM", "year": "2000", "type": "Editorship", "key": "conf/date/2000", "doi": "10.1145/343647", "ee": "https://ieeexplore.ieee.org/xpl/conhome/6761/proceeding", "url": "https://dblp.org/rec/conf/date/2000"}, "url": "URL#6099457"}]}}}