{'c': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['res']],
       'DLines': ['58:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f093f261190>]},
 'res': {'CDeps': [[[],
                    [],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N']],
                   [[],
                    [],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N'],
                    [],
                    ['a', 'N', 'b', 'N']],
                   [[],
                    [],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N']],
                   [[],
                    [],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N'],
                    [],
                    ['a', 'N', 'b', 'N']],
                   [[],
                    [],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N']],
                   [[],
                    [],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N'],
                    [],
                    ['a', 'N', 'b', 'N']],
                   [[],
                    [],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N']],
                   [[],
                    [],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N'],
                    ['a', 'N', 'b', 'N'],
                    [],
                    ['a', 'N', 'b', 'N']],
                   [[], [], ['a', 'N', 'b', 'N'], ['a', 'N', 'b', 'N']],
                   [[], [], ['a', 'N', 'b', 'N'], ['a', 'N', 'b', 'N']],
                   [[], [], ['a', 'N', 'b', 'N']],
                   [[], [], ['a', 'N', 'b', 'N']]],
         'CLines': [[None, None, '63:C', '70:C', '77:C'],
                    [None, None, '63:C', '70:C', '77:C', None, '79:C'],
                    [None, None, '63:C', '70:C', '77:C'],
                    [None, None, '63:C', '70:C', '77:C', None, '79:C'],
                    [None, None, '63:C', '70:C', '77:C'],
                    [None, None, '63:C', '70:C', '77:C', None, '89:C'],
                    [None, None, '63:C', '70:C', '77:C'],
                    [None, None, '63:C', '70:C', '77:C', None, '89:C'],
                    [None, None, '63:C', '70:C'],
                    [None, None, '63:C', '70:C'],
                    [None, None, '63:C'],
                    [None, None, '63:C']],
         'Clocked': False,
         'DDeps': [['a', 'b'],
                   [],
                   ['a', 'b'],
                   [],
                   ['b', 'a'],
                   [],
                   ['b', 'a'],
                   [],
                   [],
                   ['a', 'b'],
                   [],
                   ['a', 'b']],
         'DLines': ['84:D',
                    '80:D',
                    '84:D',
                    '82:D',
                    '94:D',
                    '92:D',
                    '94:D',
                    '90:D',
                    '72:D',
                    '74:D',
                    '65:D',
                    '67:D'],
         'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f093f24e1d0>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f093f24cad0>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f093f24e1d0>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f093f24cd50>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f093f24efd0>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f093f24eb90>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f093f24efd0>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f093f24e910>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f093f23e9d0>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f093f23eed0>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f09416b8f10>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f093f23e210>]}}
