# Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/student/Documents/FPGA_56_VAMAN/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os)

.model Assignment5
.inputs p q r s
.outputs blueled greenled redled
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt BIDIR_CELL I_EN=$false O_DAT=$false O_EN=$true O_PAD_$out=blueled
.cname $iopadmap$Assignment5.blueled
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/student/Documents/FPGA_56_VAMAN/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$false O_EN=$true O_PAD_$out=greenled
.cname $iopadmap$Assignment5.greenled
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/student/Documents/FPGA_56_VAMAN/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=redled_LUT3_O.XA1 I_EN=$true I_PAD_$inp=p O_EN=$false
.cname $iopadmap$Assignment5.p
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/student/Documents/FPGA_56_VAMAN/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=redled_LUT3_O.XSL I_EN=$true I_PAD_$inp=r O_EN=$false
.cname $iopadmap$Assignment5.r
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/student/Documents/FPGA_56_VAMAN/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$redled O_EN=$true O_PAD_$out=redled
.cname $iopadmap$Assignment5.redled
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/student/Documents/FPGA_56_VAMAN/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=redled_LUT3_O.XAB I_EN=$true I_PAD_$inp=s O_EN=$false
.cname $iopadmap$Assignment5.s
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/student/Documents/FPGA_56_VAMAN/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt T_FRAG TBS=$true XA1=redled_LUT3_O.XA1 XA2=$false XAB=redled_LUT3_O.XAB XB1=$false XB2=$false XSL=redled_LUT3_O.XSL XZ=$iopadmap$redled
.cname redled_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/student/Documents/FPGA_56_VAMAN/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/student/Documents/FPGA_56_VAMAN/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.names $false redled_LUT3_O.I0
1 1
.names $false redled_LUT3_O.I1
1 1
.names $false redled_LUT3_O.I2
1 1
.names $false redled_LUT3_O.O
1 1
.names $false redled_LUT3_O.XA2
1 1
.names $false redled_LUT3_O.XB1
1 1
.names $false redled_LUT3_O.XB2
1 1
.end
