{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606248989773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606248989785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 17:16:29 2020 " "Processing started: Tue Nov 24 17:16:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606248989785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606248989784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Control -c Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Control -c Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606248989785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606248990580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606248990580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606249007399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249007399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_TB " "Found entity 1: Control_TB" {  } { { "Control_TB.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606249007406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249007406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control " "Elaborating entity \"Control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606249007474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Control.v(45) " "Verilog HDL assignment warning at Control.v(45): truncated value with size 16 to match size of target (6)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606249007484 "|Control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control.v(49) " "Verilog HDL Case Statement warning at Control.v(49): incomplete case statement has no default case item" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606249007485 "|Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_control Control.v(40) " "Verilog HDL Always Construct warning at Control.v(40): inferring latch(es) for variable \"alu_control\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606249007486 "|Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs Control.v(40) " "Verilog HDL Always Construct warning at Control.v(40): inferring latch(es) for variable \"cs\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606249007486 "|Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr Control.v(40) " "Verilog HDL Always Construct warning at Control.v(40): inferring latch(es) for variable \"wr\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606249007486 "|Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctl_mux_alu Control.v(40) " "Verilog HDL Always Construct warning at Control.v(40): inferring latch(es) for variable \"ctl_mux_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606249007487 "|Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctl_mux_reg Control.v(40) " "Verilog HDL Always Construct warning at Control.v(40): inferring latch(es) for variable \"ctl_mux_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606249007487 "|Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd Control.v(40) " "Verilog HDL Always Construct warning at Control.v(40): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606249007487 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] Control.v(74) " "Inferred latch for \"rd\[0\]\" at Control.v(74)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249007488 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] Control.v(74) " "Inferred latch for \"rd\[1\]\" at Control.v(74)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249007488 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] Control.v(74) " "Inferred latch for \"rd\[2\]\" at Control.v(74)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249007488 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] Control.v(74) " "Inferred latch for \"rd\[3\]\" at Control.v(74)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249007488 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] Control.v(74) " "Inferred latch for \"rd\[4\]\" at Control.v(74)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249007488 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr Control.v(74) " "Inferred latch for \"wr\" at Control.v(74)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249007488 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs Control.v(74) " "Inferred latch for \"cs\" at Control.v(74)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249007488 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_mux_reg Control.v(74) " "Inferred latch for \"ctl_mux_reg\" at Control.v(74)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249007488 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_mux_alu Control.v(74) " "Inferred latch for \"ctl_mux_alu\" at Control.v(74)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249007488 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[0\] Control.v(74) " "Inferred latch for \"alu_control\[0\]\" at Control.v(74)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249007488 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[1\] Control.v(74) " "Inferred latch for \"alu_control\[1\]\" at Control.v(74)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249007488 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[2\] Control.v(74) " "Inferred latch for \"alu_control\[2\]\" at Control.v(74)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249007489 "|Control"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control\[0\] " "Latch alu_control\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[4\] " "Ports D and ENA on the latch are fed by the same signal instruction\[4\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606249008307 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE instruction\[26\] " "Ports ENA and PRE on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606249008307 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606249008307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control\[1\] " "Latch alu_control\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[4\] " "Ports D and ENA on the latch are fed by the same signal instruction\[4\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606249008307 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR instruction\[26\] " "Ports ENA and CLR on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606249008307 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606249008307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control\[2\] " "Latch alu_control\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[4\] " "Ports D and ENA on the latch are fed by the same signal instruction\[4\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606249008307 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR instruction\[26\] " "Ports ENA and CLR on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606249008307 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606249008307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[0\] " "Latch rd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606249008307 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606249008307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[1\] " "Latch rd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606249008307 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606249008307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[2\] " "Latch rd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606249008307 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606249008307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[3\] " "Latch rd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606249008307 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606249008307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[4\] " "Latch rd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606249008307 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606249008307 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[23\] GND " "Pin \"output_control\[23\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606249008322 "|Control|output_control[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[24\] GND " "Pin \"output_control\[24\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606249008322 "|Control|output_control[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[25\] GND " "Pin \"output_control\[25\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606249008322 "|Control|output_control[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[26\] GND " "Pin \"output_control\[26\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606249008322 "|Control|output_control[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[27\] GND " "Pin \"output_control\[27\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606249008322 "|Control|output_control[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[28\] GND " "Pin \"output_control\[28\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606249008322 "|Control|output_control[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[29\] GND " "Pin \"output_control\[29\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606249008322 "|Control|output_control[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[30\] GND " "Pin \"output_control\[30\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606249008322 "|Control|output_control[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[31\] GND " "Pin \"output_control\[31\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606249008322 "|Control|output_control[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606249008322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606249008421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606249009156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606249009156 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606249009331 "|Control|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606249009331 "|Control|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606249009331 "|Control|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606249009331 "|Control|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606249009331 "|Control|instruction[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606249009331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606249009333 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606249009333 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606249009333 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606249009333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606249009399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 17:16:49 2020 " "Processing ended: Tue Nov 24 17:16:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606249009399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606249009399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606249009399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606249009399 ""}
