git clone --depth 1 --no-tags https://github.com/mkhuthir/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431208612
git clone --depth 1 --no-tags https://github.com/Hsnayrus/NewPC5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430219868
git clone --depth 1 --no-tags https://github.com/sounr/Project_IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429752343
git clone --depth 1 --no-tags https://github.com/AnkitMindewar-21/AES-256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430072141
git clone --depth 1 --no-tags https://github.com/fallen/pythondata-cpu-riskv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430143196
git clone --depth 1 --no-tags https://github.com/ggozdeonal/VerilogHw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429761898
git clone --depth 1 --no-tags https://github.com/MPego98/Isa_01_2021_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429814708
git clone --depth 1 --no-tags https://github.com/Flymindo/Simple_Five_Stage_Pipelined_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428855476
git clone --depth 1 --no-tags https://github.com/shajan-sha/Verilog_Shajan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427589098
git clone --depth 1 --no-tags https://github.com/Howard-Zhou-77/Making_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429308476
git clone --depth 1 --no-tags https://github.com/Omicron02/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431112437
git clone --depth 1 --no-tags https://github.com/starlord1625/EC39004_VLSI_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432089075
git clone --depth 1 --no-tags https://github.com/siddhantsingh14/AES-Encryption-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431978263
git clone --depth 1 --no-tags https://github.com/SafaKucukkomurler/verilog-uart-TX-RX-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431550602
git clone --depth 1 --no-tags https://github.com/Chiiip/PCID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431320875
git clone --depth 1 --no-tags https://github.com/Arman5592/UART_Baudrate_Converter_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432284196
git clone --depth 1 --no-tags https://github.com/agirones/processor_architecture_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429119498
git clone --depth 1 --no-tags https://github.com/artem-herashchenko/coursework_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429549117
git clone --depth 1 --no-tags https://github.com/Oscar-live/-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428120898
git clone --depth 1 --no-tags https://github.com/RobReichert/RedPitaya.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428611613
git clone --depth 1 --no-tags https://github.com/Herepiggypiggypiggy/Chipino_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428563651
git clone --depth 1 --no-tags https://github.com/habiba2m/mips-processor-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428085552
git clone --depth 1 --no-tags https://github.com/aggarwal-aditya/Image-Processing-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428906824
git clone --depth 1 --no-tags https://github.com/hugo655/DE1-SOC---UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430095559
git clone --depth 1 --no-tags https://github.com/nandita-manchikanti/VLSI-Lab-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429682963
git clone --depth 1 --no-tags https://github.com/ZiaulChoudhury/SCALEBuffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432394879
git clone --depth 1 --no-tags https://github.com/mubinui/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432494645
git clone --depth 1 --no-tags https://github.com/mehul253/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432523076
git clone --depth 1 --no-tags https://github.com/ggu1012/lxp32_tmpforsync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431562882
git clone --depth 1 --no-tags https://github.com/Charliexlj/IAC_EIE2_IAC_CW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431836744
git clone --depth 1 --no-tags https://github.com/AllenShih-Tw/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430746918
git clone --depth 1 --no-tags https://github.com/htfab/treepram-red.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427392963
git clone --depth 1 --no-tags https://github.com/dpk14/ECE350FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427468016
git clone --depth 1 --no-tags https://github.com/ancamariac/baggage-drop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427179968
git clone --depth 1 --no-tags https://github.com/yaoxin1995/circuit-and-system-design-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427901634
git clone --depth 1 --no-tags https://github.com/donev-stan/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427745684
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/Audio-from-COE-verilog-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427931630
git clone --depth 1 --no-tags https://github.com/ale15sousa/ProyectoWuDevandasSousa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429745507
git clone --depth 1 --no-tags https://github.com/christos-vasileiou/vlsi-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431386690
git clone --depth 1 --no-tags https://github.com/taylanu/CMPEN331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432564927
git clone --depth 1 --no-tags https://github.com/suisuisi/FPGAandCNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437357853
git clone --depth 1 --no-tags https://github.com/Fraunhofer-IMS/airisc_core_complex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437890229
git clone --depth 1 --no-tags https://github.com/Dazhuzhu-github/systolic-array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439005975
git clone --depth 1 --no-tags https://github.com/shawn110285/Cookabarra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437425017
git clone --depth 1 --no-tags https://github.com/Hank0626/FPGA-Game-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440642686
git clone --depth 1 --no-tags https://github.com/Wren6991/ChristmasSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440264724
git clone --depth 1 --no-tags https://github.com/jessepalomera/10G_EthernetMAC_SystemVerilog_OOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437677776
git clone --depth 1 --no-tags https://github.com/8krisv/CNN-ACCELERATOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436253691
git clone --depth 1 --no-tags https://github.com/antonson-j1/SHA256-Accelerator-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437594352
git clone --depth 1 --no-tags https://github.com/TheSonders/USBKeyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435881362
git clone --depth 1 --no-tags https://github.com/spark2k06/next186lite_graphics_gremlin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432661124
git clone --depth 1 --no-tags https://github.com/mattvenn/zero_to_asic_mpw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439936255
git clone --depth 1 --no-tags https://github.com/phthinh/soric_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440502068
git clone --depth 1 --no-tags https://github.com/rumengshanhe/ADPLL_base_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435344254
git clone --depth 1 --no-tags https://github.com/CustomizableComputingLab/Nexysvideo_wujian100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434037801
git clone --depth 1 --no-tags https://github.com/parnabghosh1004/8-point-2D-DCT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439272659
git clone --depth 1 --no-tags https://github.com/Teddy-van-Jerry/ARM_Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439247652
git clone --depth 1 --no-tags https://github.com/ytliu74/RISCV_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441932706
git clone --depth 1 --no-tags https://github.com/bluesceada/iscas89_hl_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434603560
git clone --depth 1 --no-tags https://github.com/mrcaidev/computer-architecture-and-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442125635
git clone --depth 1 --no-tags https://github.com/Robin-WZQ/32bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441216763
git clone --depth 1 --no-tags https://github.com/mostafa-elgendy22/Home-Automation-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437933635
git clone --depth 1 --no-tags https://github.com/fluctlight001/Nova132A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435710407
git clone --depth 1 --no-tags https://github.com/kazkojima/pdmmic-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442342677
git clone --depth 1 --no-tags https://github.com/nic24-rgb/TankBatt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438800627
git clone --depth 1 --no-tags https://github.com/forem1/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435626360
git clone --depth 1 --no-tags https://github.com/kasirgalabs/kasirga-k0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443112106
git clone --depth 1 --no-tags https://github.com/garmeniakos/Ax-Printed-ML-Classifiers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437949903
git clone --depth 1 --no-tags https://github.com/dualvim/KitEasyFPGA_EP4CE6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435693244
git clone --depth 1 --no-tags https://github.com/ntpt7921/Verilog_UDP_TCP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433225833
git clone --depth 1 --no-tags https://github.com/Milo-F/mcu_core_verify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433806053
git clone --depth 1 --no-tags https://github.com/spinsirr/FPGA_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440849015
git clone --depth 1 --no-tags https://github.com/rogerpease/AXIMasterStreamTutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434957059
git clone --depth 1 --no-tags https://github.com/aap/fpga11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439379810
git clone --depth 1 --no-tags https://github.com/AdamWu1999/AdamRiscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441722770
git clone --depth 1 --no-tags https://github.com/Kobe972/FPGA-VR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442499203
git clone --depth 1 --no-tags https://github.com/ibraheemalayan/Simple_Computer_Verilog_Part_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434365940
git clone --depth 1 --no-tags https://github.com/dk-min/verilog_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438937240
git clone --depth 1 --no-tags https://github.com/fan19-hub/ECE385-Dad-n-Me-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436640125
git clone --depth 1 --no-tags https://github.com/Ahmed-Emad10/Home-Automation-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442258867
git clone --depth 1 --no-tags https://github.com/acsl-technion/flexdriver-zuc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432655949
git clone --depth 1 --no-tags https://github.com/SueHeck/EE272A_DNN_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442978771
git clone --depth 1 --no-tags https://github.com/manili/AVSDADC_Sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437303189
git clone --depth 1 --no-tags https://github.com/cocodery/SampleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434661422
git clone --depth 1 --no-tags https://github.com/jaquerinte/space_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433362717
git clone --depth 1 --no-tags https://github.com/Sswjm/NEU-CPUdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437459812
git clone --depth 1 --no-tags https://github.com/retrhelo/HikelChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440360557
git clone --depth 1 --no-tags https://github.com/hyf3513OneGO/EGO1-air-combat-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440179826
git clone --depth 1 --no-tags https://github.com/rabbitdeng/neural_network_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435443871
git clone --depth 1 --no-tags https://github.com/fahimahammed/verilog-with-model-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438773230
git clone --depth 1 --no-tags https://github.com/Rzfly/simple_riscv_soft_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433418369
git clone --depth 1 --no-tags https://github.com/2080fresh/RISC-V-32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442676675
git clone --depth 1 --no-tags https://github.com/GnosGnas/AES-accelerator-with-PICOrv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441037638
git clone --depth 1 --no-tags https://github.com/Hakureirm/USTC-Verilog-OJ-Solved.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442791821
git clone --depth 1 --no-tags https://github.com/nguyendao-uom/ICESOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442328907
git clone --depth 1 --no-tags https://github.com/leo4048111/DigitalPiano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432862802
git clone --depth 1 --no-tags https://github.com/NadineAshraf/Hamming-Code-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433572045
git clone --depth 1 --no-tags https://github.com/alessandrolandra/RISCV_LBIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438713458
git clone --depth 1 --no-tags https://github.com/dzx-dzx/RISCV_NO_PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442207454
git clone --depth 1 --no-tags https://github.com/AlexLee1999/Single-Cycle-RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441706308
