\hypertarget{group__uart__macros}{}\doxysection{uart\+\_\+macros}
\label{group__uart__macros}\index{uart\_macros@{uart\_macros}}


Constants for programming the U\+A\+RT.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__uart__macros_ga3685c78b9bd6dd0fa3861807e24a4e1b}{C\+O\+M1\+\_\+\+I\+RQ}}~4
\begin{DoxyCompactList}\small\item\em C\+O\+M1 I\+RQ line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gab02d84052a299a0c207a8ea4c1a5636d}{C\+O\+M2\+\_\+\+I\+RQ}}~3
\begin{DoxyCompactList}\small\item\em C\+O\+M2 I\+RQ line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gaff2bfed027a9e9c4a9e89485a63356ad}{C\+O\+M1\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR}}~0x3\+F8
\begin{DoxyCompactList}\small\item\em C\+O\+M1 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga7f5d5e060aebe6d83877539cc6131df7}{C\+O\+M2\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR}}~0x2\+F8
\begin{DoxyCompactList}\small\item\em C\+O\+M2 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga5cde2938b7cce9ed7e3cd155cdb8d87d}{U\+A\+R\+T\+\_\+\+D\+E\+L\+AY}}~1000
\begin{DoxyCompactList}\small\item\em Uart delay. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gaa6f7e7a9f4551d6151f9d45362118a50}{R\+BR}}~0
\begin{DoxyCompactList}\small\item\em Reciever buffer register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga5e9787adf3c9afcc4b781e85bb545b35}{T\+HR}}~0
\begin{DoxyCompactList}\small\item\em Transmiter Holding register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga3e27fa35f9febccdc4a0c28a5c8cffbb}{I\+ER}}~1
\begin{DoxyCompactList}\small\item\em Interrupt enable register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga67004975983f9c99226d63db17ba74c4}{I\+IR}}~2
\begin{DoxyCompactList}\small\item\em Interrupt identification register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga264b36b13386e3f62fe69e04711bc006}{F\+CR}}~2
\begin{DoxyCompactList}\small\item\em F\+I\+FO control register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga851cb396b6eaa97346364a772b439f37}{L\+CR}}~3
\begin{DoxyCompactList}\small\item\em Line control register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga65364db1603cde6f6533cb61bcfcf553}{M\+CR}}~4
\begin{DoxyCompactList}\small\item\em Modem control register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gad51d51aee21f6cc77d4955221aee3dcb}{L\+SR}}~5
\begin{DoxyCompactList}\small\item\em Line Status register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gad4806a0bfd996121bc27d2466393207e}{M\+SR}}~6
\begin{DoxyCompactList}\small\item\em Modem status register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gabaed93a16a0cde13f32bc4dc48b96804}{SR}}~7
\item 
\#define \mbox{\hyperlink{group__uart__macros_gaa4fab8f53c2e021c4bc01fbdabf73aae}{D\+DL}}~0
\begin{DoxyCompactList}\small\item\em Divisor latch lsb. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga3b48b12dc65f62dd40ab1163fe7997fb}{D\+LM}}~1
\begin{DoxyCompactList}\small\item\em Divisor latch msb. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga73e53ed43608476435ef72b77e9fcff2}{R\+\_\+\+R\+E\+A\+DY}}~B\+IT(0)
\begin{DoxyCompactList}\small\item\em Reciever ready. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gae76411a7f7d8d0472dd04b5a40fabd2d}{O\+R\+\_\+\+E\+RR}}~B\+IT(1)
\begin{DoxyCompactList}\small\item\em Overrun error. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga307ab71673e26ec42b28a3bca05d4cb5}{P\+A\+R\+\_\+\+E\+RR}}~B\+IT(2)
\begin{DoxyCompactList}\small\item\em Parity error. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga9ec2433f1512238d52b9ce20832e6d69}{F\+R\+A\+M\+\_\+\+E\+RR}}~B\+IT(3)
\begin{DoxyCompactList}\small\item\em Framing error. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga632353c1e42f09c0454d8229be921cff}{B\+R\+E\+A\+K\+\_\+\+I\+NT}}~B\+IT(4)
\begin{DoxyCompactList}\small\item\em Break interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga33733890a47129b179b129b5c535cd88}{T\+R\+A\+N\+S\+\_\+\+H\+O\+L\+D\+\_\+\+E\+M\+P\+TY}}~B\+IT(5)
\begin{DoxyCompactList}\small\item\em Transmiter holding register empty. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gaeb95d42c061e6b6ab0b74039773253e2}{T\+R\+A\+N\+S\+\_\+\+E\+M\+P\+TY}}~B\+IT(6)
\begin{DoxyCompactList}\small\item\em Transmiter empty. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga4f139b06f232e8e36f4e44e1af958b26}{S\+E\+R\+\_\+\+N\+O\+\_\+\+I\+N\+T\+\_\+\+P\+E\+ND}}~B\+IT(0)
\begin{DoxyCompactList}\small\item\em No interrupt pending. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga57912ff27e6b123b86821203a0338760}{I\+N\+T\+\_\+\+ID}}~(B\+IT(1) $\vert$ B\+IT(2) $\vert$ B\+IT(3))
\begin{DoxyCompactList}\small\item\em Interrupt ID. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gaf31ac802856e009abe2ddbf5f576b5b5}{S\+E\+R\+\_\+\+R\+X\+\_\+\+I\+NT}}~B\+IT(2)
\begin{DoxyCompactList}\small\item\em RX interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gaae9bbc63a611173f4d97b93676ee1896}{S\+E\+R\+\_\+\+T\+X\+\_\+\+I\+NT}}~B\+IT(1)
\begin{DoxyCompactList}\small\item\em TX interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga993808083719f529c10c50ca219705fe}{S\+E\+R\+\_\+\+R\+L\+S\+\_\+\+I\+NT}}~(B\+IT(1) $\vert$ B\+IT(2))
\begin{DoxyCompactList}\small\item\em R\+LS interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gaa89721a9ac2ac45528b0dd6d2dcb5c88}{S\+E\+R\+\_\+\+C\+H\+A\+R\+\_\+\+T\+O\+\_\+\+I\+NT}}~(B\+IT(2) $\vert$ B\+IT(3))
\begin{DoxyCompactList}\small\item\em Character timeout interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga02026cc2c2cd126fd246e66f44dc200b}{B\+I\+T\+\_\+\+N\+O\+\_\+8}}~B\+IT(1) $\vert$ B\+IT(0)
\begin{DoxyCompactList}\small\item\em 8 bits per char \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gacd3f5826418502dc75bf24613116b784}{B\+I\+T\+\_\+\+S\+T\+O\+P\+\_\+2}}~B\+IT(2)
\begin{DoxyCompactList}\small\item\em 2 stop bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga61f87fc121be3f2b989761005a040f28}{E\+V\+E\+N\+\_\+\+P\+AR}}~B\+IT(3) $\vert$ B\+IT(4)
\begin{DoxyCompactList}\small\item\em Even parity. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga458513c9345ac65d78ab18d0f7224cba}{R\+E\+C\+\_\+\+D\+A\+T\+A\+\_\+\+A\+V\+A\+I\+L\+\_\+\+I\+NT}}~B\+IT(0)
\begin{DoxyCompactList}\small\item\em Enable Data vailable interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga4fd297b3bc8f071688419c89a566c589}{T\+R\+A\+N\+S\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+I\+NT}}~B\+IT(1)
\begin{DoxyCompactList}\small\item\em Enable Transmiter empty interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga0c4a16da460d1be58298987b9aec0ed2}{R\+L\+S\+\_\+\+I\+NT}}~B\+IT(2)
\begin{DoxyCompactList}\small\item\em Enable R\+LS change interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga1d6cbfc6d6c4f535285694e74fe5cf4d}{E\+N\+\_\+\+F\+I\+FO}}~B\+IT(0)
\begin{DoxyCompactList}\small\item\em Enable fifo. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga3528dc24ddaef5ca46b2d96ee577f8fc}{E\+M\+P\+T\+Y\+\_\+\+RX}}~B\+IT(1)
\begin{DoxyCompactList}\small\item\em Empty rx\+\_\+fifo. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga5de05e002372317f5c8ac1f228448461}{E\+M\+P\+T\+Y\+\_\+\+TX}}~B\+IT(2)
\begin{DoxyCompactList}\small\item\em Empty tx\+\_\+fifo. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga2dd13c37fa3ef642685751c2f41ae8dd}{T\+R\+I\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+8}}~B\+IT(7)
\begin{DoxyCompactList}\small\item\em Trigger level of 8 bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Constants for programming the U\+A\+RT. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__uart__macros_ga02026cc2c2cd126fd246e66f44dc200b}\label{group__uart__macros_ga02026cc2c2cd126fd246e66f44dc200b}} 
\index{uart\_macros@{uart\_macros}!BIT\_NO\_8@{BIT\_NO\_8}}
\index{BIT\_NO\_8@{BIT\_NO\_8}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{BIT\_NO\_8}{BIT\_NO\_8}}
{\footnotesize\ttfamily \#define B\+I\+T\+\_\+\+N\+O\+\_\+8~B\+IT(1) $\vert$ B\+IT(0)}



8 bits per char 

\mbox{\Hypertarget{group__uart__macros_gacd3f5826418502dc75bf24613116b784}\label{group__uart__macros_gacd3f5826418502dc75bf24613116b784}} 
\index{uart\_macros@{uart\_macros}!BIT\_STOP\_2@{BIT\_STOP\_2}}
\index{BIT\_STOP\_2@{BIT\_STOP\_2}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{BIT\_STOP\_2}{BIT\_STOP\_2}}
{\footnotesize\ttfamily \#define B\+I\+T\+\_\+\+S\+T\+O\+P\+\_\+2~B\+IT(2)}



2 stop bits 

\mbox{\Hypertarget{group__uart__macros_ga632353c1e42f09c0454d8229be921cff}\label{group__uart__macros_ga632353c1e42f09c0454d8229be921cff}} 
\index{uart\_macros@{uart\_macros}!BREAK\_INT@{BREAK\_INT}}
\index{BREAK\_INT@{BREAK\_INT}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{BREAK\_INT}{BREAK\_INT}}
{\footnotesize\ttfamily \#define B\+R\+E\+A\+K\+\_\+\+I\+NT~B\+IT(4)}



Break interrupt. 

\mbox{\Hypertarget{group__uart__macros_gaff2bfed027a9e9c4a9e89485a63356ad}\label{group__uart__macros_gaff2bfed027a9e9c4a9e89485a63356ad}} 
\index{uart\_macros@{uart\_macros}!COM1\_BASE\_ADDR@{COM1\_BASE\_ADDR}}
\index{COM1\_BASE\_ADDR@{COM1\_BASE\_ADDR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{COM1\_BASE\_ADDR}{COM1\_BASE\_ADDR}}
{\footnotesize\ttfamily \#define C\+O\+M1\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR~0x3\+F8}



C\+O\+M1 base address. 

\mbox{\Hypertarget{group__uart__macros_ga3685c78b9bd6dd0fa3861807e24a4e1b}\label{group__uart__macros_ga3685c78b9bd6dd0fa3861807e24a4e1b}} 
\index{uart\_macros@{uart\_macros}!COM1\_IRQ@{COM1\_IRQ}}
\index{COM1\_IRQ@{COM1\_IRQ}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{COM1\_IRQ}{COM1\_IRQ}}
{\footnotesize\ttfamily \#define C\+O\+M1\+\_\+\+I\+RQ~4}



C\+O\+M1 I\+RQ line. 

\mbox{\Hypertarget{group__uart__macros_ga7f5d5e060aebe6d83877539cc6131df7}\label{group__uart__macros_ga7f5d5e060aebe6d83877539cc6131df7}} 
\index{uart\_macros@{uart\_macros}!COM2\_BASE\_ADDR@{COM2\_BASE\_ADDR}}
\index{COM2\_BASE\_ADDR@{COM2\_BASE\_ADDR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{COM2\_BASE\_ADDR}{COM2\_BASE\_ADDR}}
{\footnotesize\ttfamily \#define C\+O\+M2\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR~0x2\+F8}



C\+O\+M2 base address. 

\mbox{\Hypertarget{group__uart__macros_gab02d84052a299a0c207a8ea4c1a5636d}\label{group__uart__macros_gab02d84052a299a0c207a8ea4c1a5636d}} 
\index{uart\_macros@{uart\_macros}!COM2\_IRQ@{COM2\_IRQ}}
\index{COM2\_IRQ@{COM2\_IRQ}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{COM2\_IRQ}{COM2\_IRQ}}
{\footnotesize\ttfamily \#define C\+O\+M2\+\_\+\+I\+RQ~3}



C\+O\+M2 I\+RQ line. 

\mbox{\Hypertarget{group__uart__macros_gaa4fab8f53c2e021c4bc01fbdabf73aae}\label{group__uart__macros_gaa4fab8f53c2e021c4bc01fbdabf73aae}} 
\index{uart\_macros@{uart\_macros}!DDL@{DDL}}
\index{DDL@{DDL}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{DDL}{DDL}}
{\footnotesize\ttfamily \#define D\+DL~0}



Divisor latch lsb. 

\mbox{\Hypertarget{group__uart__macros_ga3b48b12dc65f62dd40ab1163fe7997fb}\label{group__uart__macros_ga3b48b12dc65f62dd40ab1163fe7997fb}} 
\index{uart\_macros@{uart\_macros}!DLM@{DLM}}
\index{DLM@{DLM}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{DLM}{DLM}}
{\footnotesize\ttfamily \#define D\+LM~1}



Divisor latch msb. 

\mbox{\Hypertarget{group__uart__macros_ga3528dc24ddaef5ca46b2d96ee577f8fc}\label{group__uart__macros_ga3528dc24ddaef5ca46b2d96ee577f8fc}} 
\index{uart\_macros@{uart\_macros}!EMPTY\_RX@{EMPTY\_RX}}
\index{EMPTY\_RX@{EMPTY\_RX}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{EMPTY\_RX}{EMPTY\_RX}}
{\footnotesize\ttfamily \#define E\+M\+P\+T\+Y\+\_\+\+RX~B\+IT(1)}



Empty rx\+\_\+fifo. 

\mbox{\Hypertarget{group__uart__macros_ga5de05e002372317f5c8ac1f228448461}\label{group__uart__macros_ga5de05e002372317f5c8ac1f228448461}} 
\index{uart\_macros@{uart\_macros}!EMPTY\_TX@{EMPTY\_TX}}
\index{EMPTY\_TX@{EMPTY\_TX}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{EMPTY\_TX}{EMPTY\_TX}}
{\footnotesize\ttfamily \#define E\+M\+P\+T\+Y\+\_\+\+TX~B\+IT(2)}



Empty tx\+\_\+fifo. 

\mbox{\Hypertarget{group__uart__macros_ga1d6cbfc6d6c4f535285694e74fe5cf4d}\label{group__uart__macros_ga1d6cbfc6d6c4f535285694e74fe5cf4d}} 
\index{uart\_macros@{uart\_macros}!EN\_FIFO@{EN\_FIFO}}
\index{EN\_FIFO@{EN\_FIFO}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{EN\_FIFO}{EN\_FIFO}}
{\footnotesize\ttfamily \#define E\+N\+\_\+\+F\+I\+FO~B\+IT(0)}



Enable fifo. 

\mbox{\Hypertarget{group__uart__macros_ga61f87fc121be3f2b989761005a040f28}\label{group__uart__macros_ga61f87fc121be3f2b989761005a040f28}} 
\index{uart\_macros@{uart\_macros}!EVEN\_PAR@{EVEN\_PAR}}
\index{EVEN\_PAR@{EVEN\_PAR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{EVEN\_PAR}{EVEN\_PAR}}
{\footnotesize\ttfamily \#define E\+V\+E\+N\+\_\+\+P\+AR~B\+IT(3) $\vert$ B\+IT(4)}



Even parity. 

\mbox{\Hypertarget{group__uart__macros_ga264b36b13386e3f62fe69e04711bc006}\label{group__uart__macros_ga264b36b13386e3f62fe69e04711bc006}} 
\index{uart\_macros@{uart\_macros}!FCR@{FCR}}
\index{FCR@{FCR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{FCR}{FCR}}
{\footnotesize\ttfamily \#define F\+CR~2}



F\+I\+FO control register. 

\mbox{\Hypertarget{group__uart__macros_ga9ec2433f1512238d52b9ce20832e6d69}\label{group__uart__macros_ga9ec2433f1512238d52b9ce20832e6d69}} 
\index{uart\_macros@{uart\_macros}!FRAM\_ERR@{FRAM\_ERR}}
\index{FRAM\_ERR@{FRAM\_ERR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{FRAM\_ERR}{FRAM\_ERR}}
{\footnotesize\ttfamily \#define F\+R\+A\+M\+\_\+\+E\+RR~B\+IT(3)}



Framing error. 

\mbox{\Hypertarget{group__uart__macros_ga3e27fa35f9febccdc4a0c28a5c8cffbb}\label{group__uart__macros_ga3e27fa35f9febccdc4a0c28a5c8cffbb}} 
\index{uart\_macros@{uart\_macros}!IER@{IER}}
\index{IER@{IER}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \#define I\+ER~1}



Interrupt enable register. 

\mbox{\Hypertarget{group__uart__macros_ga67004975983f9c99226d63db17ba74c4}\label{group__uart__macros_ga67004975983f9c99226d63db17ba74c4}} 
\index{uart\_macros@{uart\_macros}!IIR@{IIR}}
\index{IIR@{IIR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{IIR}{IIR}}
{\footnotesize\ttfamily \#define I\+IR~2}



Interrupt identification register. 

\mbox{\Hypertarget{group__uart__macros_ga57912ff27e6b123b86821203a0338760}\label{group__uart__macros_ga57912ff27e6b123b86821203a0338760}} 
\index{uart\_macros@{uart\_macros}!INT\_ID@{INT\_ID}}
\index{INT\_ID@{INT\_ID}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{INT\_ID}{INT\_ID}}
{\footnotesize\ttfamily \#define I\+N\+T\+\_\+\+ID~(B\+IT(1) $\vert$ B\+IT(2) $\vert$ B\+IT(3))}



Interrupt ID. 

\mbox{\Hypertarget{group__uart__macros_ga851cb396b6eaa97346364a772b439f37}\label{group__uart__macros_ga851cb396b6eaa97346364a772b439f37}} 
\index{uart\_macros@{uart\_macros}!LCR@{LCR}}
\index{LCR@{LCR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{LCR}{LCR}}
{\footnotesize\ttfamily \#define L\+CR~3}



Line control register. 

\mbox{\Hypertarget{group__uart__macros_gad51d51aee21f6cc77d4955221aee3dcb}\label{group__uart__macros_gad51d51aee21f6cc77d4955221aee3dcb}} 
\index{uart\_macros@{uart\_macros}!LSR@{LSR}}
\index{LSR@{LSR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{LSR}{LSR}}
{\footnotesize\ttfamily \#define L\+SR~5}



Line Status register. 

\mbox{\Hypertarget{group__uart__macros_ga65364db1603cde6f6533cb61bcfcf553}\label{group__uart__macros_ga65364db1603cde6f6533cb61bcfcf553}} 
\index{uart\_macros@{uart\_macros}!MCR@{MCR}}
\index{MCR@{MCR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}}
{\footnotesize\ttfamily \#define M\+CR~4}



Modem control register. 

\mbox{\Hypertarget{group__uart__macros_gad4806a0bfd996121bc27d2466393207e}\label{group__uart__macros_gad4806a0bfd996121bc27d2466393207e}} 
\index{uart\_macros@{uart\_macros}!MSR@{MSR}}
\index{MSR@{MSR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{MSR}{MSR}}
{\footnotesize\ttfamily \#define M\+SR~6}



Modem status register. 

\mbox{\Hypertarget{group__uart__macros_gae76411a7f7d8d0472dd04b5a40fabd2d}\label{group__uart__macros_gae76411a7f7d8d0472dd04b5a40fabd2d}} 
\index{uart\_macros@{uart\_macros}!OR\_ERR@{OR\_ERR}}
\index{OR\_ERR@{OR\_ERR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{OR\_ERR}{OR\_ERR}}
{\footnotesize\ttfamily \#define O\+R\+\_\+\+E\+RR~B\+IT(1)}



Overrun error. 

\mbox{\Hypertarget{group__uart__macros_ga307ab71673e26ec42b28a3bca05d4cb5}\label{group__uart__macros_ga307ab71673e26ec42b28a3bca05d4cb5}} 
\index{uart\_macros@{uart\_macros}!PAR\_ERR@{PAR\_ERR}}
\index{PAR\_ERR@{PAR\_ERR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{PAR\_ERR}{PAR\_ERR}}
{\footnotesize\ttfamily \#define P\+A\+R\+\_\+\+E\+RR~B\+IT(2)}



Parity error. 

\mbox{\Hypertarget{group__uart__macros_ga73e53ed43608476435ef72b77e9fcff2}\label{group__uart__macros_ga73e53ed43608476435ef72b77e9fcff2}} 
\index{uart\_macros@{uart\_macros}!R\_READY@{R\_READY}}
\index{R\_READY@{R\_READY}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{R\_READY}{R\_READY}}
{\footnotesize\ttfamily \#define R\+\_\+\+R\+E\+A\+DY~B\+IT(0)}



Reciever ready. 

\mbox{\Hypertarget{group__uart__macros_gaa6f7e7a9f4551d6151f9d45362118a50}\label{group__uart__macros_gaa6f7e7a9f4551d6151f9d45362118a50}} 
\index{uart\_macros@{uart\_macros}!RBR@{RBR}}
\index{RBR@{RBR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{RBR}{RBR}}
{\footnotesize\ttfamily \#define R\+BR~0}



Reciever buffer register. 

\mbox{\Hypertarget{group__uart__macros_ga458513c9345ac65d78ab18d0f7224cba}\label{group__uart__macros_ga458513c9345ac65d78ab18d0f7224cba}} 
\index{uart\_macros@{uart\_macros}!REC\_DATA\_AVAIL\_INT@{REC\_DATA\_AVAIL\_INT}}
\index{REC\_DATA\_AVAIL\_INT@{REC\_DATA\_AVAIL\_INT}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{REC\_DATA\_AVAIL\_INT}{REC\_DATA\_AVAIL\_INT}}
{\footnotesize\ttfamily \#define R\+E\+C\+\_\+\+D\+A\+T\+A\+\_\+\+A\+V\+A\+I\+L\+\_\+\+I\+NT~B\+IT(0)}



Enable Data vailable interrupt. 

\mbox{\Hypertarget{group__uart__macros_ga0c4a16da460d1be58298987b9aec0ed2}\label{group__uart__macros_ga0c4a16da460d1be58298987b9aec0ed2}} 
\index{uart\_macros@{uart\_macros}!RLS\_INT@{RLS\_INT}}
\index{RLS\_INT@{RLS\_INT}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{RLS\_INT}{RLS\_INT}}
{\footnotesize\ttfamily \#define R\+L\+S\+\_\+\+I\+NT~B\+IT(2)}



Enable R\+LS change interrupt. 

\mbox{\Hypertarget{group__uart__macros_gaa89721a9ac2ac45528b0dd6d2dcb5c88}\label{group__uart__macros_gaa89721a9ac2ac45528b0dd6d2dcb5c88}} 
\index{uart\_macros@{uart\_macros}!SER\_CHAR\_TO\_INT@{SER\_CHAR\_TO\_INT}}
\index{SER\_CHAR\_TO\_INT@{SER\_CHAR\_TO\_INT}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{SER\_CHAR\_TO\_INT}{SER\_CHAR\_TO\_INT}}
{\footnotesize\ttfamily \#define S\+E\+R\+\_\+\+C\+H\+A\+R\+\_\+\+T\+O\+\_\+\+I\+NT~(B\+IT(2) $\vert$ B\+IT(3))}



Character timeout interrupt. 

\mbox{\Hypertarget{group__uart__macros_ga4f139b06f232e8e36f4e44e1af958b26}\label{group__uart__macros_ga4f139b06f232e8e36f4e44e1af958b26}} 
\index{uart\_macros@{uart\_macros}!SER\_NO\_INT\_PEND@{SER\_NO\_INT\_PEND}}
\index{SER\_NO\_INT\_PEND@{SER\_NO\_INT\_PEND}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{SER\_NO\_INT\_PEND}{SER\_NO\_INT\_PEND}}
{\footnotesize\ttfamily \#define S\+E\+R\+\_\+\+N\+O\+\_\+\+I\+N\+T\+\_\+\+P\+E\+ND~B\+IT(0)}



No interrupt pending. 

\mbox{\Hypertarget{group__uart__macros_ga993808083719f529c10c50ca219705fe}\label{group__uart__macros_ga993808083719f529c10c50ca219705fe}} 
\index{uart\_macros@{uart\_macros}!SER\_RLS\_INT@{SER\_RLS\_INT}}
\index{SER\_RLS\_INT@{SER\_RLS\_INT}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{SER\_RLS\_INT}{SER\_RLS\_INT}}
{\footnotesize\ttfamily \#define S\+E\+R\+\_\+\+R\+L\+S\+\_\+\+I\+NT~(B\+IT(1) $\vert$ B\+IT(2))}



R\+LS interrupt. 

\mbox{\Hypertarget{group__uart__macros_gaf31ac802856e009abe2ddbf5f576b5b5}\label{group__uart__macros_gaf31ac802856e009abe2ddbf5f576b5b5}} 
\index{uart\_macros@{uart\_macros}!SER\_RX\_INT@{SER\_RX\_INT}}
\index{SER\_RX\_INT@{SER\_RX\_INT}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{SER\_RX\_INT}{SER\_RX\_INT}}
{\footnotesize\ttfamily \#define S\+E\+R\+\_\+\+R\+X\+\_\+\+I\+NT~B\+IT(2)}



RX interrupt. 

\mbox{\Hypertarget{group__uart__macros_gaae9bbc63a611173f4d97b93676ee1896}\label{group__uart__macros_gaae9bbc63a611173f4d97b93676ee1896}} 
\index{uart\_macros@{uart\_macros}!SER\_TX\_INT@{SER\_TX\_INT}}
\index{SER\_TX\_INT@{SER\_TX\_INT}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{SER\_TX\_INT}{SER\_TX\_INT}}
{\footnotesize\ttfamily \#define S\+E\+R\+\_\+\+T\+X\+\_\+\+I\+NT~B\+IT(1)}



TX interrupt. 

\mbox{\Hypertarget{group__uart__macros_gabaed93a16a0cde13f32bc4dc48b96804}\label{group__uart__macros_gabaed93a16a0cde13f32bc4dc48b96804}} 
\index{uart\_macros@{uart\_macros}!SR@{SR}}
\index{SR@{SR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \#define SR~7}

\mbox{\Hypertarget{group__uart__macros_ga5e9787adf3c9afcc4b781e85bb545b35}\label{group__uart__macros_ga5e9787adf3c9afcc4b781e85bb545b35}} 
\index{uart\_macros@{uart\_macros}!THR@{THR}}
\index{THR@{THR}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{THR}{THR}}
{\footnotesize\ttfamily \#define T\+HR~0}



Transmiter Holding register. 

\mbox{\Hypertarget{group__uart__macros_gaeb95d42c061e6b6ab0b74039773253e2}\label{group__uart__macros_gaeb95d42c061e6b6ab0b74039773253e2}} 
\index{uart\_macros@{uart\_macros}!TRANS\_EMPTY@{TRANS\_EMPTY}}
\index{TRANS\_EMPTY@{TRANS\_EMPTY}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{TRANS\_EMPTY}{TRANS\_EMPTY}}
{\footnotesize\ttfamily \#define T\+R\+A\+N\+S\+\_\+\+E\+M\+P\+TY~B\+IT(6)}



Transmiter empty. 

\mbox{\Hypertarget{group__uart__macros_ga4fd297b3bc8f071688419c89a566c589}\label{group__uart__macros_ga4fd297b3bc8f071688419c89a566c589}} 
\index{uart\_macros@{uart\_macros}!TRANS\_EMPTY\_INT@{TRANS\_EMPTY\_INT}}
\index{TRANS\_EMPTY\_INT@{TRANS\_EMPTY\_INT}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{TRANS\_EMPTY\_INT}{TRANS\_EMPTY\_INT}}
{\footnotesize\ttfamily \#define T\+R\+A\+N\+S\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+I\+NT~B\+IT(1)}



Enable Transmiter empty interrupt. 

\mbox{\Hypertarget{group__uart__macros_ga33733890a47129b179b129b5c535cd88}\label{group__uart__macros_ga33733890a47129b179b129b5c535cd88}} 
\index{uart\_macros@{uart\_macros}!TRANS\_HOLD\_EMPTY@{TRANS\_HOLD\_EMPTY}}
\index{TRANS\_HOLD\_EMPTY@{TRANS\_HOLD\_EMPTY}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{TRANS\_HOLD\_EMPTY}{TRANS\_HOLD\_EMPTY}}
{\footnotesize\ttfamily \#define T\+R\+A\+N\+S\+\_\+\+H\+O\+L\+D\+\_\+\+E\+M\+P\+TY~B\+IT(5)}



Transmiter holding register empty. 

\mbox{\Hypertarget{group__uart__macros_ga2dd13c37fa3ef642685751c2f41ae8dd}\label{group__uart__macros_ga2dd13c37fa3ef642685751c2f41ae8dd}} 
\index{uart\_macros@{uart\_macros}!TRIG\_LEVEL\_8@{TRIG\_LEVEL\_8}}
\index{TRIG\_LEVEL\_8@{TRIG\_LEVEL\_8}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{TRIG\_LEVEL\_8}{TRIG\_LEVEL\_8}}
{\footnotesize\ttfamily \#define T\+R\+I\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+8~B\+IT(7)}



Trigger level of 8 bits. 

\mbox{\Hypertarget{group__uart__macros_ga5cde2938b7cce9ed7e3cd155cdb8d87d}\label{group__uart__macros_ga5cde2938b7cce9ed7e3cd155cdb8d87d}} 
\index{uart\_macros@{uart\_macros}!UART\_DELAY@{UART\_DELAY}}
\index{UART\_DELAY@{UART\_DELAY}!uart\_macros@{uart\_macros}}
\doxysubsubsection{\texorpdfstring{UART\_DELAY}{UART\_DELAY}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+D\+E\+L\+AY~1000}



Uart delay. 

