[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of UPD720201K8-701-BAC-A production of RENESAS from the text: \nμPD720201/ μPD720202 \nASSP (USB3.0 HOST CONTROLLER) \n \nR19DS0047EJ0500  Rev. 5.00  Page 1 of 40 \nJan. 17, 2013   Data Sheet\nR19DS0047EJ0500\nRev.5.00\nJan. 17, 2013\n1. OVERVIEW \nThe μPD720201 and μPD720202 are Renesas’ third generation Univ ersal Serial Bus 3.0 host controllers, \nwhich comply with Universal Serial Bus 3.0 Specificat ion, and Intel’s eXtensible Host Controller Interface \n(xHCI). These devices reduce power consumption and offer a smaller package foot-print making them ideal \nfor designers who wish to add the USB3.0 interface to mobile computing devices such as laptops and \nnotebook computers. \nThe μPD720201 supports up to four USB3.0 SuperSpeed ports and the μPD720202 supports up to two \nUSB3.0 SuperSpeed ports. The μPD720201 and μPD720202 use a PCI Express® Gen 2 system interface \nbus allowing system designers to easily add up to four ( μPD720201) or two ( μPD720202) USB3.0 \nSuperSpeed ports to systems containing the PCI Ex press bus interface. When connected to USB 3.0-\ncompliant peripherals, the μPD720201 and μPD720202 can transfer informati on at clock speeds of up to 5 \nGbps. The μPD720201 and μPD720202 and USB3.0 standard are fully compliant and backward compatible \nwith the previous USB2.0 standard. The new USB3.0 standard supports data transfer speeds of up to ten \ntimes faster than those of the prev ious-generation USB2.0 standard, enabling quick and efficient transfers of \nlarge amounts of information. \n1.1 Features \nz Compliant with Universal Serial Bus 3.0 Specif ication Revision 1.0, which is released by USB \nImplementers Forum, Inc \n- Supports the following speed data rate as follows: Low-Speed (1.5 Mbps) / Full-Speed (12 \nMbps) / Hi-Speed (480 Mbps) / SuperSpeed (5 Gbps) \n- μPD720201 supports up to 4 downstream ports for all speeds \n- μPD720202 supports up to 2 downstream ports for all speeds \n- Supports all USB compliant data transfer types as follows; Control / Bulk / Interrupt / \nIsochronous transfer \nz Compliant with Intel’s eXtensible Host Contro ller Interface (xHCI) Specification Revision 1.0 \n- Supports USB debugging capability on all SuperSpeed ports. \nz Supports USB legacy function \nz Compliant with PCI Express Ba se Specification Revision 2.0 \nz Supports Latency Tolerance Reporting ECN of PCI Express Specification \nz Supports ExpressCardTM Standard Release1.0 \nz Supports PCI Express Card Electromechanical Specification Revision 2.0 \nz Supports PCI Bus Power Management In terface Specification Revision 1.2 \nz Supports USB Battery Charging Specificati on Revision 1.2 and other portable devices \n- DCP mode of BC 1.2 \n- CDP mode of BC 1.2 \n- China Mobile Phone Chargers \n- EU Mobile Phone Chargers \n- Apple iOS products \nz Operational registers are direct-mapped to PCI memory space \nz Supports Serial Peripheral Interf ace (SPI) type ROM for Firmware \nz Supports Firmware Download Interface from  system BIOS or system software \nz System clock: 24 MHz crystal <R> \n<R> \nμPD720201/ μPD720202  1. OVERVIEW \nR19DS0047EJ0500  Rev. 5.00  Page 2 of 40 \nJan. 17, 2013  z Small and low count pin package with improved signal pin assignment for efficient PCB layout \n- μPD720201 adopts 68pin QFN (8 x 8) \n- μPD720202 adopts 48pin QFN (7 x 7) \nz 3.3 V and 1.05 V power supply \nμPD720201/ μPD720202  1. OVERVIEW \nR19DS0047EJ0500  Rev. 5.00  Page 3 of 40 \nJan. 17, 2013  1.2 Applications \nDesktop and Laptop computers,  Tablet, Server, PCI Express Card / Ex press Card, Digital TV, Set-Top-Box, \nBD Player/Recorder, Media Player, Digital Audio system s, Projector, Multi Function Printer, Storage, Router, \nNAS, etc \n \n1.3 Ordering Information \n \nNote  μPD720201K8-711-BAC-A & μPD720202K8-711-BAA-A sh ould use the FW Download function. \nμPD720201K8-711-BAC-A & μPD720202K8-711-BAA-A do not suppor t the External ROM (Serial \nPeripheral Interface (SPI) type ROM). \nμPD720201 & μPD720202 should download the firmware from the External ROM (-701 versions only) \nor by FW download function after Power on Reset. \nRegarding the External ROM & FW Download function, refer to “6.How to Acce ss External ROM” & “7. \nFW Download Interface” in the μPD720201 & μPD720202 User’s manual : R19UH0078E. Part Number Package Oper ating temperature Remark \nμPD720201K8-701-BAC-A \nμPD720202K8-701-BAA-A  68-pin QFN (8 × 8) \n48-pin QFN (7 x 7) 0 ~ 85 °C Lead-free product \nLead-free product \nμPD720201K8-711-BAC-A \nμPD720202K8-711-BAA-A  68-pin QFN (8 × 8) \n48-pin QFN (7 x 7) -40 ~ 85 °C Lead-free product \nLead-free product \n<R> \nμPD720201/ μPD720202  1. OVERVIEW \nR19DS0047EJ0500  Rev. 5.00  Page 4 of 40 \nJan. 17, 2013  1.4 Block Diagram \nFigure 1-1.  μPD720201 Block Diagram \n \nFigure 1-2.  μPD720202 Block Diagram \n \nPCI Express \nGen2 Interface Complies with PCI Express Gen2 interface, with 1 lane. This block includes both \nthe link and PHY layers. \nxHCI Controller Handles all s upport required for USB 3.0, SuperSpeed and Hi-/Full-/Low-speed. \nThis block includes the register  interface from the system. \nRoot hub Hub function in host controller. \nSS PHY For SuperSpeed Tx/Rx \nHS/FS/LS PHY For Hi-/ Full-/Low-Speed Tx/Rx \nPower SW I/F Connected to external power switch for port power control and over current \ndetection.  \nSPI Interface Connected to external serial ROM. When system BIOS or system software does \nnot support FW download function, the external serial ROM is required. \nOSC Internal oscillator block. \nμPD720201/ μPD720202  1. OVERVIEW \nR19DS0047EJ0500  Rev. 5.00  Page 5 of 40 \nJan. 17, 2013  1.5 Pin Configuration (TOP VIEW) \n• 68-pin QFN (8 × 8) \nμPD720201K8-701-BAC-A  \nμPD720201K8-711-BAC-A   \nFigure 1-3.  Pin Configuration of μPD720201 \n \n      \n      \n   \n \nU2DM4 U2DP4 \nVDD33 \nU3RXDN4 \nU3RXDP4 \nVDD10 \nU3TXDN4 U3TXDP4 \nVDD10 \nU2DM3 U2DP3 \nVDD33 \nU3RXDN3 \nU3RXDP3 \nVDD10 \nU3TXDN3 U3TXDP3  \n   \n  68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52   \nSMIB 1                  51 U2DM2 \nPERSTB 2                  50 U2DP2 \nPEWAKEB 3                  49 VDD33 \nPECLKP 4                  48 U3RXDN2 \nPECLKN 5                  47 U3RXDP2 \nAVDD33 6                  46 VDD10 \nPETXP 7                  45 U3TXDN2 \nPETXN 8                  44 U3TXDP2 \nVDD10 9        GND        43 VDD10 \nPERXP 10                  42 U2DM1 \nPERXN 11                  41 U2DP1 \nVDD10 12                  40 VDD33 \nPECREQB 13                  39 U3RXDN1 \nPONRSTB 14                  38 U3RXDP1 \nVDD33 15                  37 VDD10 \nSPISO 16                  36 U3TXDN1 \nSPICSB 17                  35 U3TXDP1 \n    18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34     \n        \n        \n    \nSPISCK \nSPISI \nOCI4B \nPPON4 \nOCI3B \nPPON3 \nOCI2B \nPPON2 \nOCI1B \nPPON1 \nVDD10 \nVDD33 \nXT2 \nXT1 \nAVDD33 \nRREF \nIC(L) \n    \n \n \nμPD720201/ μPD720202  1. OVERVIEW \nR19DS0047EJ0500  Rev. 5.00  Page 6 of 40 \nJan. 17, 2013  • 48-pin QFN (7 x 7) \nμPD720202K8-701-BAA-A  \nμPD720202K8-711-BAA-A   \n \nFigure 1-4.  Pin Configuration of μPD720202 \n \n      \n      \n   \n \nPEWAKEB \nPERSTB SMIB \nU2DM2 \nU2DP2 VDD33 \nVDD10 \nU3RXDN2 U3RXDP2 \nVDD10 \nU3TXDN2 U3TXDP2  \n   \n  48 47 46 45 44 43 42 41 40 39 38 37   \nPECLKP 1             36 U2DM1 \nPECLKN 2             35 U2DP1 \nAVDD33 3             34 VDD33 \nPETXP 4             33 VDD10 \nPETXN 5             32 U3RXDN1 \nVDD10 6           31 U3RXDP1 \nPERXP 7      GND \n     30 VDD10 \nPERXN 8             29 U3TXDN1 \nVDD10 9             28 U3TXDP1 \nPECREQB 10             27 IC(L) \nPONRSTB 11             26 RREF \nVDD33 12             25 AVDD33 \n    13 14 15 16 17 18 19 20 21 22 23 24     \n        \n        \n    \nSPISO \nSPICSB \nSPISCK \nSPISI \nOCI2B \nPPON2 \nOCI1B \nPPON1 \nVDD10 \nVDD33 \nXT2 \nXT1 \n    \n \n \nμPD720201/ μPD720202  2. PIN FUNCTION \nR19DS0047EJ0500  Rev. 5.00  Page 7 of 40 \nJan. 17, 2013  2. PIN FUNCTION \nThis section describes each pin functions. \n2.1 Power supply \nTable 2-1.  Power Supply \nPin \nName μPD720201  \nPin No. μPD720202  \nPin No. I/O   \nType Function \nVDD33 15, 29, 40, 49, \n57, 66 12, 22, 34, 43 Power +3.3 V power supply \nVDD10 9, 12, 28, 37, \n43, 46, 54, 60, \n63  6, 9, 21, 30, 33, \n39, 42 Power +1.05 V power supply.  \nAVDD33 6, 32 3, 25 Power +3.3 V power supply for analog circuit. \nGND GND PAD GND PAD Power Connect to ground. \nIC(L) 34 27 I Test pin. Connect to ground. \n \n2.2 Analog Signal \nTable 2-2.  Analog Signal \nPin \nName 720201 \nPin No. 720202   \nPin No. I/O   \nType Active \nLevel Function \nRREF 33 26 USB2 − Reference resistor connection. \n \n2.3 System clock \nTable 2-3.  System Clock \nPin  \nName 720201 \nPin No. 720202   \nPin No. Type Active \nLevel Function \nXT1 31 24 I  \n(OSC) − Oscillator in \nConnect to 24 MHz crystal. \nXT2 30 23 O \n(OSC) − Oscillator out \nConnect to 24 MHz crystal. \n \n \nμPD720201/ μPD720202  2. PIN FUNCTION \nR19DS0047EJ0500  Rev. 5.00  Page 8 of 40 \nJan. 17, 2013  2.3.1 System Interface signal \nTable 2-4.  System Interface Signal \nPin Name 720201 \nPin No. 720202   \nPin No. I/O   \nType Active \nLevel Function \nPONRSTB 14 11 I    \n(3.3 V \nSchmitt \nInput) Low Power on reset signal. When supporting wakeup \nfrom D3cold, this signal should be pulled high \nwith system auxiliary power supply. \nSMIB 1 46 O \n(Open \nDrain) Low System management Interrupt signal. This is \ncontrolled with the USB Legacy Support Control/Status register . Refer to the User’s \nManual. \n2.3.2 PCI Express Interface \nTable 2-5.  PCI Express Interface \nPin Name 720201 \nPin No. 720202   \nPin No. I/O   \nType Active \nLevel Function \nPECLKP 4 1 I  \n(PCIE) − PCI Express 100 MHz Reference Clock. \nPECLKN 5 2 I  \n(PCIE) − PCI Express 100 MHz Reference Clock. \nPETXP 7 4 O \n(PCIE) − PCI Express Transmit Data+. \nPETXN 8 5 O \n(PCIE) − PCI Express Transmit Data-. \nPERXP 10 7 I  \n(PCIE) − PCI Express Receive Data+. \nPERXN 11 8 I  \n(PCIE) − PCI Express Receive Data-. \nPERSTB 2 47 I    \n(3.3 V \nInput) Low PCI Express “PERST#” signal. \nPEWAKEB 3 48 O \n(Open \nDrain) Low PCI Express “WAKE#” signal. This signal is used \nfor remote wakeup mechanism, and requests the recovery of power and reference clock input. \nPECREQB 13 10 O \n(Open \nDrain) Low PCI Express “CLKREQ#” signal. This signal is \nused to request run/stop of reference clock. \n \nμPD720201/ μPD720202  2. PIN FUNCTION \nR19DS0047EJ0500  Rev. 5.00  Page 9 of 40 \nJan. 17, 2013  2.3.3 USB Interface \nTable 2-6.  USB Interface \nPin Name 720201 \nPin No.720202  \nPin No. I/O   \nType Active \nLevel Function \nU3TXDP1 35 28 O \n(USB3)− USB3.0 Transmit data D+ signal for SuperSpeed\nU3TXDN1 36 29 O \n(USB3)− USB3.0 Transmit data D- signal for SuperSpeed \nU3RXDP1 38 31 I \n(USB3)− USB3.0 Receive data D+ signal for SuperSpeed \nU3RXDN1 39 32 I \n(USB3)− USB3.0 Receive data D- signal for SuperSpeed \nU2DP1 41 35 I/O \n(USB2)− USB2.0 D + signal for Hi-/Full-/Low-Speed \nU2DM1 42 36 I/O \n(USB2)− USB2.0 D − signal for Hi-/Full-/Low-Speed \nOCI1B 26 19 I    \n(3.3 V \nInput) Low Over-current status input signal. \n0: Over-current condition is detected \n1: No over-current condition is detected \nPPON1 27 20 O   \n(3.3 V \nOutput)High USB port power supply control signal. \n0: Power supply OFF \n1: Power supply ON \nU3TXDP2 44 37 O \n(USB3)− USB3.0 Transmit data D+ signal for SuperSpeed\nU3TXDN2 45 38 O \n(USB3)− USB3.0 Transmit data D- signal for SuperSpeed \nU3RXDP2 47 40 I \n(USB3)− USB3.0 Receive data D+ signal for SuperSpeed \nU3RXDN2 48 41 I \n(USB3)− USB3.0 Receive data D- signal for SuperSpeed \nU2DP2 50 44 I/O \n(USB2)− USB2.0 D + signal for Hi-/Full-/Low-Speed \nU2DM2 51 45 I/O \n(USB2)− USB2.0 D − signal for Hi-/Full-/Low-Speed \nOCI2B 24 17 I    \n(3.3 V \nInput) Low Over-current status input signal. \n0: Over-current condition is detected \n1: No over-current condition is detected \nPPON2 25 18 O   \n(3.3 V \nOutput)High  USB port power supply control signal. \n0: Power supply OFF \n1: Power supply ON \n \n \n \nμPD720201/ μPD720202  2. PIN FUNCTION \nR19DS0047EJ0500  Rev. 5.00  Page 10 of 40 \nJan. 17, 2013  Pin Name 720201 \nPin No.720202  \nPin No. I/O   \nType Active \nLevel Function \nU3TXDP3 52 − O \n(USB3)− USB3.0 Transmit data D+ signal for SuperSpeed\nU3TXDN3 53 − O \n(USB3)− USB3.0 Transmit data D- signal for SuperSpeed \nU3RXDP3 55 − I \n(USB3)− USB3.0 Receive data D+ signal for SuperSpeed \nU3RXDN3 56 − I \n(USB3)− USB3.0 Receive data D- signal for SuperSpeed \nU2DP3 58 − I/O \n(USB2)− USB2.0 D + signal for Hi-/Full-/Low-Speed \nU2DM3 59 − I/O \n(USB2)− USB2.0 D − signal for Hi-/Full-/Low-Speed \nOCI3B 22 − I    \n(3.3 V \nInput) Low Over-current status input signal. \n0: Over-current condition is detected \n1: No over-current condition is detected \nPPON3 23 − O   \n(3.3 V \nOutput)High  USB port power supply control signal. \n0: Power supply OFF 1: Power supply ON \nU3TXDP4 61 − O \n(USB3)− USB3.0 Transmit data D+ signal for SuperSpeed\nU3TXDN4 62 − O \n(USB3)− USB3.0 Transmit data D- signal for SuperSpeed \nU3RXDP4 64 − I \n(USB3)− USB3.0 Receive data D+ signal for SuperSpeed \nU3RXDN4 65 − I \n(USB3)− USB3.0 Receive data D- signal for SuperSpeed \nU2DP4 67 − I/O \n(USB2)− USB2.0 D + signal for Hi-/Full-/Low-Speed \nU2DM4 68 − I/O \n(USB2)− USB2.0 D − signal for Hi-/Full-/Low-Speed \nOCI4B 20 − I    \n(3.3 V \nInput) Low Over-current status input signal. \n0: Over-current condition is detected \n1: No over-current condition is detected \nPPON4 21 − O   \n(3.3 V \nOutput)High  USB port power supply control signal. \n0: Power supply OFF \n1: Power supply ON \nNote  1: The SuperSpeed signals (U3TXDPx, U3TXDNx, U3 RXDPx, U3RXDNx) and high-/full-/low-signals \n(U2DPx, U2DMx) of μPD720201 and μPD720202 shall be connected to the same USB connecter, \nRefer to μPD720201/ μPD720202 User’s Manual. \nNote  2: The Timing of PPONx assertion is changed from μPD720200. The PPONx of μPD720200A, \nμPD720201 and μPD720202 are asserted after the software sets Max Device Slots \nEnable(MaxSlotsEn) field in Configure(CONFIG) regi ster or Host Controller Reset(HCRST) flag in \nUSBCMD register. On μPD720200, the PPON(2:1) are asserted im mediately after the PCIe Reset. \nRegarding the CONFIG and USBCMD register, refer to the μPD720201/ μPD720202 User\'s Manual. \nμPD720201/ μPD720202  2. PIN FUNCTION \nR19DS0047EJ0500  Rev. 5.00  Page 11 of 40 \nJan. 17, 2013  2.3.4 SPI Interface \nTable 2-7.  SPI Interface \nPin Name 720201 \nPin No.720202  \nPin No. Type Active \nLevel Function \nSPISCK 18 15 O     \n(3.3 V \nOutput)− SPI serial flash ROM clock signal. \nWhen the external serial ROM is not mounted, \nthis signal should be pulled down through a pull-\ndown resistor. \nSPICSB 17 14 O    \n(3.3 V \nOutput)− SPI serial flash ROM chip select signal. \nWhen the external serial ROM is not mounted, \nthis signal should be pulled down through a pull-\ndown resistor. \nSPISI 19 16 O    \n(3.3 V \nOutput)− SPI serial flash ROM slave input signal. \nWhen the external serial ROM is not mounted, this signal should be pulled down through a pull-\ndown resistor. \nSPISO 16 13 I    \n(3.3 V \nInput) - SPI serial flash ROM slave output signal. \nThis signal should be pulled up through a pull-up \nresistor in all cases. \n \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 12 of 40 \nJan. 17, 2013  3. ELECTRICAL SPECIFICATIONS \n3.1 Buffer List \n• 3.3 V input buffer  \nOCI(4:1)B, PERSTB, IC(L) \n• 3.3 V input schmitt buffer  \nPONRSTB \n• 3.3 V I OLH = 4mA output buffer  \nPPON(4:1) \n• 3.3 V I OL = 4mA bi-directional buffer \nSPISO, SPISI, SPISCK, SPICSB \n• Open drain buffer \nPEWAKEB, PECREQB, SMIB \n• 3.3 V oscillator interface \nXT1, XT2 \n• USB Classic interface \nU2DP(4:1), U2DN(4:1), RREF \n• PCI Express Serdes \nPECLKP, PECLKN, PETXP, PETXN, PERXP, PERXN \n• USB SuperSpeed Serdes (Serializer-Deserializer) \nU3TXDP(4:1), U3TXDN(4:1), U3RXDP(4:1), U3RXDN(4:1) \n \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 13 of 40 \nJan. 17, 2013  3.2 Terminology \nTable 3-1.  Terms Used in  Absolute Maximum Ratings \nParameter Symbol Meaning \nPower supply voltage VDD33, VDD10, \nAVDD33 Indicates  the voltage range within which damage or reduced \nreliability will not result when power is applied to a VDD pin. \nInput voltage VI Indicates voltage range within which damage or reduced reliability \nwill not result when power is applied to an input pin. \nOutput voltage VO Indicates voltage range within which damage or reduced reliability \nwill not result when power is applied to an output pin. \nOutput current IO Indicates absolute tolerance values for DC current to prevent \ndamage or reduced reliability when current flows out of or into \noutput pin. \nStorage temperature Tstg Indicates the element temperatur e range within which damage or \nreduced reliability will not result while no voltage or current is applied to the device. \nTable 3-2.  Terms Used in Recommended Operating Range \nParameter Symbol Meaning \nPower supply voltage VDD33, \nVDD10, \nAVDD33 Indicates the voltage range for normal logic operations occur when GND = 0 V. \nHigh-level input voltage VIH Indicates the voltage, which is appli ed to the input pins of the device, \nis the voltage indicates that the hi gh level states for normal operation \nof the input buffer. \n* If a voltage that is equal to or  greater than the “Min.” value is \napplied, the input voltage is gua ranteed as high level voltage. \nLow-level input voltage VIL Indicates the voltage, which is appli ed to the input pins of the device, \nis the voltage indicates that the low level states for normal operation \nof the input buffer. * If a voltage that is equal to or lesser than the “Max.” value is \napplied, the input voltage is guar anteed as low level voltage. \nInput  rise time Tri Indicates the limit value for the time period when an input voltage \napplied to the input pins of the device rises from 10% to 90%. \nInput  fall time Tfi Indicates the limit value for the time period when an input voltage \napplied to the input pins of the device falls from 90% to 10%. \nOperating temperature TA Indicates the ambient temperature range for normal logic operations.\nTable 3-3.  Term Used in DC Characteristics  \nParameter Symbol Meaning \nOff-state output leakage \ncurrent IOZ Indicates the current that flows from the power supply pins when the \nrated power supply voltage is appl ied when a 3-state output has \nhigh impedance. \nInput leakage current II Indicates the current that flows when the input voltage is supplied to \nthe input pin. \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 14 of 40 \nJan. 17, 2013  3.3 Absolute Maximum Ratings \nTable 3-4.  Absolu te Maximum Ratings \nParameter Symbol Condition Rating Units \nVDD33, AVDD33  −0.5 to +4.6 V Power supply voltage \nVDD10  −0.5 to +1.4 V \nInput voltage, 3.3 V buffer VI VI < VDD33 + 0.5 V −0.5 to +4.6 V \nOutput voltage, 3.3 V buffer VO VO <VDD33 + 0.5 V −0.5 to +4.6 V \nOutput current IO 4 mA Type 8 mA \nStorage temperature Tstg  −65 to +125 °C \nCaution Product quality may suffer if the absolute maximum rating is exceeded even mo mentarily for any \nparameters.  That is, the absolute  maximum ratings are rated values at which the product is on the \nverge of suffering physical damage, and therefore th e product must be used under conditions that \nensure that the absolute  maximum ratings are not exceeded. The ratings and conditi ons indicated for \nDC characteristics and AC characteristics repr esent the quality assurance range during normal \noperation. \n \n3.4 Recommended Operating Ranges \nTable 3-5.  Recommended Operating Ranges \nParameter Symbol Condition Min. Typ. Max. Units \nVDD33, AVDD33  3.0 3.3 3.6 V Operating voltage \n VDD10  0.9975 1.05 1.1025 V \nHigh-level input voltage VIH  2.0  VDD33+0.3 V \nLow-level input voltage VIL  −0.3  0.8 V \nInput rise time Tri Normal Buffer \nSchmitt Buffer 0 \n0  200 \n10 ns \nms \nInput fall time Tfi Normal Buffer \nSchmitt Buffer 0 \n0  200 \n10 ns \nms \nOperating ambient temperature (\nμPD720201K8-701-BAC-A, \nμPD720202K8-701-BAA-A) TA  0  +85 °C \nOperating ambient temperature (\nμPD720201K8-711-BAC-A, \nμPD720202K8-711-BAA-A) TA  -40  +85 °C \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 15 of 40 \nJan. 17, 2013  3.5 DC Characteristics \nTable 3-6.  DC Characteristics  \nParameter Symbol Condit ion Min. Max. Units \nOff-state output current IOZ VI = VDD33 or GND  ±10 μA \nInput leakage current II VI = VDD33 or GND  ±10 μA \nLow-level output voltage VOL IOL = 0mA  0.1 V \nHigh-level output voltage VOH IOH = 0mA VDD33-0.1  V \nTable 3-7.  USB interface block \nParameter Symbol Condit ions Min. Max. Unit \nOutput pin impedance ZHSDRV  40.5 49.5 Ω \nInput Levels for Low-/Full-Speed:  \nHigh-level input voltage (drive) VIH  2.0  V \nHigh-level input voltage (floating) VIHZ  2.7 3.6 V \nLow-level input voltage VIL   0.8 V \nDifferential input sensitivity VDI ⏐(D+) − (D−)⏐ 0.2  V \nDifferential common mode range VCM Includes VDI range 0.8 2.5 V \nOutput Levels for Low-/Full-Speed:  \nHigh-level output voltage VOH RL of 14.25 k Ω to GND 2.8 3.6 V \nLow-level output voltage VOL RL of 1.425 k Ω to 3.6 V 0.0 0.3 V \nSE1 VOSE1  0.8  V \nOutput signal crossover point voltage VCRS  1.3 2.0 V \nInput Levels for Hi-Speed:  \nHi-speed squelch detection threshold \n(differential signal) VHSSQ  100 150 mV \nHi-Speed disconnect detection threshold (differential signal) V\nHSDSC  525 625 mV \nHi-Speed data signaling common mode voltage range V\nHSCM  −50 +500 mV \nHi-Speed differential input signaling level See Figure 3-13 \nOutput Levels for Hi-Speed:  \nHi-Speed idle state VHSOI  −10 +10 mV \nHi-Speed data signaling high VHSOH  360 440 mV \nHi-Speed data signaling low VHSOL  −10 +10 mV \nChirp J level (differential signal) VCHIRPJ  700 1100 mV \nChirp K level (differential signal) VCHIRPK  −900 −500 mV \n \n \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 16 of 40 \nJan. 17, 2013  3.6 Pin Capacitance \nTable 3-8.  Pin capacitance \nParameter Symbol Condit ion Min. Max. Units \nSPI Interface Pin capacitance CSPI   5 pF \n3.7 Sequence for turning on or off power \nIt is recommended that the time difference between t he start of power-supply rise  (3.3V or 1.05V) and the \npoint where both power supplies are st abilized should be within 100ms, regardless of the order of power \nsource. A voltage of 0.1VDD has to be raised to 0.9VDD while the time difference is measured. \nFigure 3-1.  Order of Power Source \n3.3V\n1.05V\nGND\nWithin \n100msWithin \n100ms0.9V DD\n0.1V DD 0.1V DD\n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 17 of 40 \nJan. 17, 2013  3.8 AC Characteristics \n3.8.1 System Clock \nTable 3-9.  System clock (XT1/XT2) ratings  \nParameter Symbol Condition Min. Typ. Max. Units \nClock frequency FCLK Crystal −100 \nppm 24 +100 \nppm MHz \nClock duty cycle TDUTY  40 50 60 % \nRemark  Required accuracy of crystal or oscillator block in cludes initial frequency accuracy, the spread of Crystal \ncapacitor loading, supply volt age, temperature and aging, etc. \n \n3.8.2 PCI Express Reference Clock \nTable 3-10.  PCI Express Interface - Refere nce Clock (PECLKP and PECLKN) Timings \nParameter Symbol Condit ion Min. Max. Units\nRising Edge Rate TRISE See Figure 3-5 0.6 4.0 V/ns \nFalling Edge Rate TFALL See Figure 3-5 0.6 4.0 V/ns \nDifferential Input High Voltage VIH See Figure 3-8 +150  mV \nDifferential Input Low Voltage VIL See Figure 3-8  −150 mV \nAbsolute crossing point voltage VCROSS See Figure 3-3 +250 +550 mV \nVariation of VCROSS over all rising clock edge VCROSS DELTA See Figure 3-4  +140 mV \nRing-back Voltage Margin VRB See Figure 3-8 −100 +100 mV \nTime before VRB is allowed TSTABLE See Figure 3-8 500  ps \nAverage Clock Period Accuracy TPERIOD AVG   −300 +2800 ppm \nAbsolute Period (including Jitter and \nSpread Spectrum) TPERIOD ABS   9.847 10.203 ns \nCycle to Cycle Jitter VCCJITTER    150 ps \nAbsolute Max input voltage VMAX See Figure 3-3  +1.15 V \nAbsolute Min input voltage VMIN See Figure 3-3  −0.3 V \nDuty Cycle  See Figure 3-6  40 60 % \nRising edge rate (PECLKP) to falling edge rate (PECLKN) matching  See Figure 3-7  20 % \nClock source DC impedance ZC-DC See Figure 3-2 40 60 Ω \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 18 of 40 \nJan. 17, 2013  Figure 3-2.  PCI Express Reference Clock System Measurement Point and Loading \n \n \nFigure 3-3.  PCI Express Single-Ended Measurement  Points for Absolute Cross Point and Swing \n \n \nFigure 3-4.  PCI Express Single-Ended Measu rement Points for Delta Cross Point \n \n \nFigure 3-5.  PCI Express Single-Ended Measureme nt Points for Rise and Fall Time Matching \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 19 of 40 \nJan. 17, 2013  Figure 3-6.  PCI Express Differential Measur ement Points for Duty Cycle and Period \n \n \nFigure 3-7.  PCI Express Differential M easurement Points for Rise and Fall Time \n \n \nFigure 3-8.  PCI Express Differential  Measurement Points for Ring-back \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 20 of 40 \nJan. 17, 2013  3.8.3 Reset \nTable 3-11.  Power on Reset (PONRSTB) Timings \nParameter Symbol Condit ion Min. Max. Units\nPower on reset time T PONRST  See Figure 3-9 1  ms\nRemarks 1. There is no order to power-on of V DD33, AV DD33, AV DD33 and V DD10. \n 2. All power sources should be stable within 100 ms from the fastest rising edge of power sources. \n 3. PONRSTB shall be de-asserted after all power sources and the system clock become stable. \n 4. PONRSTB shall be de-asserted before de-asserting PERSTB. \n \nTable 3-12.  PCI Express Interface - PERSTB Signal Timings  \nParameter Symbol Condit ion Min. Max. Units\nPower stable to PERSTB inactive TPVPERL See Figure 3-9 100  ms\nPECLKP/PECLKN stable before PERSTB  \ninactive TPERST-CLK  See Figure 3-9 100  μs\n \nFigure 3-9.   Power Up and Reset  \n \nRemark  As a power saving feature, the μPD720201 / μPD720202 stops XT1/XT2 oscill ation whenever PERSTB is \nasserted (low) while PONRSTB is inactive (high).  XT1/XT2 oscillation does not  stop while PONRSTB is \nasserted (low). \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 21 of 40 \nJan. 17, 2013  3.8.4 PCI Express CLKREQ# \nTable 3-13.  PCI Express Interface – Po wer-Up and PECREQB Signal Timings \nParameter Symbol Condit ion Min. Max. Units\nPONRSTB inactive to PECREQB Output \nactive TPVCRL See Figure 3-10  1 μs\nTable 3-14.  PCI Express Interface – PECREQB Clock Control Timings \nParameter Symbol Condit ion Min. Max. Units\nPECREQB de-asserted high to clock parked T\nCRHOFF See Figure 3-11 0  ns\nPECREQB asserted low to clock active TCRLON See Figure 3-11  400 ns\n \nFigure 3-10.  PCI Express Power-Up PECREQB Timing \n  \n \nFigure 3-11.  PCI Express PECREQB Clock Control Timing \n \n  Power Stable\nVDD33 & V DD10\nPONRSTB\nPECREQB\nPECLKP\nPECLKNPONRSTB inactive\nTPVCRL\nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 22 of 40 \nJan. 17, 2013  3.8.5 PCI Express Interface – Differential Transmitter (TX) Specifications \n(Refer to PCI Express Base Specification Revision 2.0 for more information) \nTable 3-15.  PCI Express Interface – Differe ntial Transmitter (TX) Specifications \n(1/2)   \nParameter Symbol 2.5GT/s 5.0GT/S. Units \nUnit Interval UI 399.88(min) \n400.12(max) 199.94(min) \n200.06(max) ps \nDifferential Peak to Peak(p-p) Tx \nvoltage swing VTX-DIFFp-p  0.8(min) \n1.2(max) 0.8(min) \n1.2(max) V \nTx de-emphasis level ratio VTX-DE-RATIO-3.5dB  3.0(min) \n4.0(max) 3.0(min) \n4.0(max) dB \nTx de-emphasis level ratio  VTX-DE-RATIO-6dB  Not specified 5.5(min) \n6.5(max) dB \nInstantaneous lone pulse width TMIN-PULSE  Not specified 0.9(min) UI \nTransmitter Eye including all jitter sources T\nTX-EYE 0.75(min) 0.75(min) UI \nMaximum time between the jitter median and max deviation from the median T\nTX-EYE-MEDIAN-to-\nMAX-JITTER  0.125(max) Not specified UI \nTx deterministic jitter >1.5MHz TTX-HF-DJ-DD  Not specified 0.15(max) UI \nTx RMS jitter > 1.5MHz TTX-LF-RMS   Not specified 3.0 ps \nRMS \nTransmitter rise and fall time TTX-RISE-FALL  0.125(min) 0.15(max) UI \nTx rise/fall mismatch TRF-MISMATCH  Not specified 0.1(max) UI \nMaximum Tx PLL bandwidth BWTX-PLL   22(max) 16(max) MHz \nMinimum Tx PLL BW for 3dB peaking BWTX-PLL-LO-3DB  1.5(min) 8(min) MHz \nMinimum Tx PLL BW for 1dB peaking BWTX-PLL-LO-1DB  Not specified 5(min) MHz \nTx PLL peaking with 8MHz min BW PKGTX-PLL1  Not specified 3.0(max) dB \nTx PLL peaking with 5MHz min BW PKGTX-PLL2  Not specified 1.0(max) dB \nTx package plus Si differential return loss R\nLTX-DIFF  10(min) 10(min) for 0.05 – \n1.25GHz \n8(min) for 1.25 – \n2.5GHz dB \nTx package plus Si common mode \nreturn loss RLTX-CM 6(min) 6(min) dB \nDC differential Tx impedance ZTX-DIFF-DC  80(min)  \n120(max) 120(max) Ω \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 23 of 40 \nJan. 17, 2013  (2/2)   \nParameter Symbol 2.5GT/s 5.0GT/S. Units \nTx AC common mode voltage \n(5GT/s) VTX-CM-AC-PP  Not specified 100(max) mVPP\nTx AC common mode voltage \n(2.5GT/s) VTX-CM-AC-P  20 Not specifed mV \nTransmitter short-circuit current limit ITX-SHORT  90(max) 90(max) mA \nTransmitter DC common-mode voltage V\nTX-DC-CM  0(min) \n3.6(max) 0(min) \n3.6(max) V \nAbsolute Delta of DC Common Mode \nVoltage during L0 and Electrical Idle VTX-CM-DC-ACTIVE-\nIDLE-DELTA  0(min) \n100(max) 0(min) \n100(max) mV \nAbsolute Delta of DC Common Mode Voltage between PETXP and PETXN V\nTX-CM-DC-LINE-DELTA 0(min) \n25(max) 0(min) \n25(max) mV \nElectrical Idle Differential Peak \nOutput Voltage VTX-IDLE-DIFF-AC-p  0(min) \n20(max) 0(min) \n20(max) mV \nDC Electrical Idle Differential Output \nVoltage VTX-IDLE-DIFF-DC  Not specified 0(min) \n5(max) mV \nThe amount of voltage change allowed during Receiver Detection V\nTX-RCV-DETECT  600(max) 600(max) mV \nMinimum time spent in Electrical Idle TTX-IDLE-MIN  20(min) 20(min) ns \nMaximum time to transition to a valid Electrical Idle after sending an EIOS T\nTX-IDLE-SET-TO-IDLE  8(max) 8(max) ns \nMaximum time to transition to valid diff signaling after leaving Electrical \nIdle T\nTX-IDLE-TO-DIFF-DATA 8(max) 8(max) ns \nCrosslink random timeout TCROSSLINK  1.0(max) 1.0(max) ns \nLane-to-Lane Output Skew LTX-SKEW  500ps + 2UI(max) 500ps + 4UI(max) ps \nAC Coupling Capacitor CTX 75(min) \n200(max) 75(min) \n200(max) nF \n \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 24 of 40 \nJan. 17, 2013  3.8.6 PCI Express Interface – Differential Receiver (RX) Specifications \n(Refer to PCI Express Base Specification Revision 2.0 for more information) \nTable 3-16.  PCI Express Interface – Diffe rential Receiver (RX) Specifications \n(1/2)   \nParameter Symbol 2.5GT/s 5.0GT/S. Units \nUnit Interval UI 399.88(min) \n400.12(max) 199.94(min) \n200.06(max) ps \nDifferential Rx peak-peak voltage for \ncommon Reference clock Rx architecture V\nRX-DIFF-PP-CC  0.175(min) \n1.2(max) 0.120(min) \n1.2(max) V \nDifferential Rx peak-peak voltage for data clocked Rx architecture V\nRX-DIFF-PP-DC  0.175(min) \n1.2(max) 0.100(min) \n1.2(max) V \nReceiver eye time opening tRX-EYE 0.40(min) Not specified UI \nMax Rx inherent timing error tRX-TJ-CC  Not specified 0.40(max) UI \nMax Rx inherent timing error tRX-TJ-DC  Not specified 0.34(max) UI \nMax Rx inherent deterministic timing error t\nRX-DJ-DD-CC  Not specified 0.30(max) UI \nMax Rx inherent deterministic timing error t\nRX-DJ-DD-DC  Not specified 0.24(max) UI \nMax time delta between median and deviation from median t\nRX-EYE-MEDIAN-to-MAX-\nJITTER 0.3(max) Not specified UI \nMinimum width pulse at Rx tRX-MIN-PULSE  Not specified 0.6(min) UI \nMin/max pulse voltage on consecutive UI t\nRX-MAX-MIN-RATIO  Not specified 5(max) - \nMaximum Rx PLL bandwidth BWRX-PLL-HI  22(max) 16(max) MHz \nMinimum Rx PLL BW for 3dB peaking B\nWRX-PLL-LO-3DB  1.5(min) 8(min) MHz \nMinimum Rx PLL BW for 1dB peaking B\nWRX-PLL-LO-1DB  Not specified 5(min) MHz \nRx PLL peaking with 8 MHz min BW PKGRX-PLL1  Not specified 3.0 dB \nRx PLL peaking with 5MHz min BW PKGRX-PLL2  Not specified 1.0 dB \nRx package plus Si differential return loss R\nLRX-DIFF  10(min) 10(min) for 0.05 – \n1.25GHz \n8(min) for 1.25 – \n2.5GHz dB \nCommon mode Rx return loss RLRX-CM 6(min) 6(min) dB \nReceiver DC single ended \nimpedance ZRX-DC 40(min) \n60(max) 40(min) \n60(max) Ω \nDC differential impedance ZRX-DIFF-DC  80(min) \n120(max) Not specified Ω \n \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 25 of 40 \nJan. 17, 2013  (2/2)   \nParameter Symbol 2.5GT/s 5.0GT/S. Units \nRx AC common mode voltage VRX-CM-AC-P  150(max) 150(max) mVP \nDC input CM input Impedance for \nV>0 during Reset or power down ZRX-HIGH-IMP-DC-POS  50k(min) 50k(min) Ω \nDC input CM input Impedance for V<0 during Reset or power down Z\nRX-HIGH-IMP-DC-NEG  1.0k(min) 1.0k(min) Ω \nElectrical Idle Detect Threshold VRX-IDLE-DET-DIFFp-p  65(min) \n175(max) 65(min) \n175(max) mV \nUnexpected Electrical Idle Enter Detect Threshold Integration Time t\nRX-IDLE-DET-DIFF-\nENTERTIME  10(max) 10(max) ms \nLane to Lane skew LRX-SKEW  20(max) 8(max) ns \n \n \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 26 of 40 \nJan. 17, 2013  3.8.7 USB3.0 SuperSpeed Interface – Diff erential Transmitter (TX) Specifications \n(Refer to Universal Serial Bus 3.0 Specif ication Revision 1.0 for more information) \nTable 3-17.  Transmitter No rmative Electrical Parameters  \nParameter Symbol Min Max Units \nUnit Interval UI 199.94 200.06 ps \nDifferential p-p Tx voltage swing VTX-DIFF-PP  0.8 1.2 V \nTx de-emphasis VTX-DE-RATIO  3.0 4.0 dB \nDC differential impedance RTX-DIFF-DC  72 120 Ω \nThe amount of voltage change \nallowed during Receiver Detection VTX-RCV-DETECT   0.6 V \nAC Coupling Capacitor CAC-COUPLING  75  200 nF \nMaximum slew rate tCDR-SLEW-MAX   10 ms/s \nTable 3-18.  Transmitter Info rmative Electrical Parameters  \nParameter Symbol Min Max Units \nDeterministic min pulse tMIN-PULSE-Dj  0.96  UI \nTx min pulse tMIN-PULSE-Tj  0.90  UI \nTransmitter Eye tTX-EYE 0.625  UI \nTx deterministic jitter tTX-DJ-DD   0.205 UI \nTx input capacitance for return loss CTX-PARASITIC   1.25 pF \nTransmitter DC common mode \nimpedance RTX-DC 18 30 Ω \nTransmitter short-circuit current limit ITX-SHORT   60 mA \nTransmitter DC common-mode voltage V\nTX-DC-CM  0  2.2 V \nTx AC common mode voltage VTX-CM-AC-PP-ACTIVE   100 mVp-p\nAbsolute DC Common Mode Voltage between U1 and U0 V\nTX-CM-DC-ACTIVE-\nIDLE-DELTA   200 mV \nElectrical Idle Differential Peak- Peak Output voltage V\nTX-IDLE-DIFF-AC-pp  0 10 mV \nDC Electrical Idle Differential Output Voltage V\nTX-IDLE-DIFF-DC  0 10 mV \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 27 of 40 \nJan. 17, 2013  3.8.8 USB3.0 SuperSpeed Interface – Diff erential Receiver (RX) Specifications \n(Refer to Universal Serial Bus 3.0 Specif ication Revision 1.0 for more information) \nTable 3-19.  Receiver Norm ative Electrical Parameters  \nParameter Symbol Min Max Units \nUnit Interval UI 199.94 200.06 ps \nReceiver DC common mode \nimpedance RRX-DC 18 30 Ω \nDC differential impedance RRX-DIFF-DC  72 120 Ω \nDC Input CM Input Impedance for V>0 during Reset of Power down Z\nRX-HIGH-IMP-DC-POS  25k  Ω \nLFPS Detect Threshold VRX-LFPS-DET-DIFF-p-p  100 300 mV \nTable 3-20.  Receiver Info rmative Electrical Parameters  \nParameter Symbol Min Max Units \nDifferential Rx peak-to-peak voltage VRX-DIFF-PP-POST-EQ  30  mV \nMax Rx inherent timing error TRX-Tj  0.45 UI \nMax Rx inherent deterministic timing error T\nRX-DJ-DD   0.285 UI \nRx input capacitance for return loss CRX-PARASITIC   1.1 pF \nRx AC common mode voltage VRX-CM-AC-P   150 mVPeak\nRx AC common mode voltage during the U1 to U0 transition V\nRX-CM-DC-ACTIVE-IDLE-\nDELTA-P   200 mVPeak\n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 28 of 40 \nJan. 17, 2013  3.8.9 USB2.0 interface \n(Refer to Universal Serial Bus Specificat ion Revision 2.0 for more information) \nTable 3-21.  Low-Speed Sour ce Electrical Characteristics  \nParameter Symbol Min Max Units \nDriver Characteristics: \nTransition Time: \nRise Time Fall Time  T\nLR \nTLF  \n75 75  \n300 300  \nns ns \nRise and Fall Time Matching TLRFM 80 125 % \nClock Timings: \nLow-Speed Data Rate  TLDRATHS  1.49925 1.50075 Mb/s \nLow-Speed Data Timing: \nSource Jitter for Differential \nTransition to SE0 Transition TLDEOP −40 100 ns \nSource Jitter total (including frequency tolerance): \nTo Next Transition \nFor Paired Transitions  \n \nT\nDDJ1 \nTDDJ2  \n \n−25 \n−14   \n25 \n14  \n \nns \nns \nDifferential Receiver Jitter: \nTo Next Transition \nFor Paired Transitions  \nTUJR1 \nTUJR2  \n−152 \n−200  \n152 \n200  \nns ns \nSource SE0 interval of EOP TLEOPT 1.25 1.50 μs \nReceiver SE0 interval of EOP TLEOPR 670  ns \nWidth of SE0 interval during \ndifferential transition TLST  210 ns \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 29 of 40 \nJan. 17, 2013  Table 3-22.  Full-Speed Sour ce Electrical Characteristics  \nParameter Symbol Min Max Units \nDriver Characteristics: \nRise Time TFR 4 20 ns \nFall Time TFF 4 20 ns \nDifferential Rise and Fall Time \nMatching TFRFM 90 111.11 % \nClock Timings: \nFull-Speed Data Rate TFDRATHS  11.9940 12.0060 Mb/s \nFrame Interval TFRAME 0.9995 1.0005 ms \nConsecutive Frame Interval Jitter TRFI  42 ns \nFull-Speed Data Timing: \nSource Jitter for Differential Transition to SE0 Transition T\nFDEOP −2 5 ns \nSource Jitter total (including frequency tolerance): \nTo Next Transition \nFor Paired Transitions  \n T\nDJ1 \nTDJ2   \n−3.5 \n−4   \n3.5 \n4   \nns \nns \nReceiver Jitter: \nTo Next Transition For Paired Transitions  T\nJR1 \nTJR2  \n−18.5 \n−9  \n18.5 \n9  \nns ns \nSource SE0 interval of EOP TFEOPT 160 175 ns \nReceiver SE0 interval of EOP TFEOPR 82  ns \nWidth of SE0 interval during \ndifferential transition TFST  14 ns \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 30 of 40 \nJan. 17, 2013  Table 3-23.  Hi-Speed Sour ce Electrical Characteristics  \nParameter Symbol Min Max Units \nDriver Characteristics: \nRise Time (10% - 90%) THSR 500  ps \nFall Time (10% - 90%) THSF 500  ps \nDriver waveform requirements See Figure 3-15 \nClock Timings: \nHi-Speed Data Rate THSDRAT 497.760 480.240 Mb/s \nMicroframe Interval THSFRAME  124.9375 125.0625 μs \nConsecutive Microframe Interval \nDifference THSRFI  4 Hi-Speed bit \ntimes  \nHi-Speed Data Timing: \nData source jitter See Figure 3-15 \nReceiver jitter tolerance See Figure 3-13 \n \nTable 3-24.  Hub Event Timings  \nParameter Symbol Min Max Units \nTime to detect a downstream facing \nport connect event TDCNN 2.5 2000 μs \nTime to detect a disconnect event at \na hub’s downstream facing port TDDIS 2 2.5 μs \nDuration of driving resume to a downstream port T\nDRSMDN  20  ms \nTime from detecting downstream resume to rebroadcast T\nURSM  1.0 ms \nInter-packet delay for packets traveling in same direction T\nHSIPDSD  88  Bit \ntimes \nInter-packet delay for packets traveling in opposite direction T\nHSIPDOD  8  Bit \ntimes \nInter-packet delay for root hub response for Hi-Speed T\nHSRSPIPD1   192 Bit \ntimes \nTime for which a Chirp J or Chirp K must be continuously detected by hub during Reset handshake T\nFILT 2.5  μs \nTime after end of device Chirp K by which hub must start driving first Chirp K in the hub’s chirp sequence T\nDCHBIT  100 μs \nTime for which each individual Chirp J or Chirp K in the chirp sequence is driven downstream by hub during reset T\nDCHBIT 40 60 μs \nTime before end of reset by which a hub must end its downstream chirp sequence T\nDCHSE0 100 500 μs \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 31 of 40 \nJan. 17, 2013  Figure 3-12.  Differential Input Sens itivity Range for Low-/Full-Speed \n4.6 −1.0\nInput Voltage Range (V)Differential Input Voltage Range\nDifferential Output\nCrossover\nVoltage Range\n0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2\n \n \nFigure 3-13.  Receiver Sensitivit y for Transceiver at U2DP/U2DM \n0 V\nDifferential+400 mV\nDifferential\n−400 mV\nDifferential\nUnit IntervalLevel 1\nLevel 2\n0% 100%Point 5Point 2 Point 1Point 3 Point 4\nPoint 6\n \n \nFigure 3-14.  Receiver Measurement Fixtures \nVbus\nD+\nD−\nGnd15.8 Ω +\nTo 50 Ω Inputs of a\nHigh Speed Differential\nOscilloscope, or 50 Ω\nOutputs of a High SpeedDifferential Data Generator\n−50 Ω\nCoax\n50 Ω\nCoaxUSB\nConnector\nNearest\nDeviceTest Supply Voltage\n15.8 Ω\n143 Ω 143 Ω\n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 32 of 40 \nJan. 17, 2013  Figure 3-15.  Transmit Wavefo rm for Transceiver at U2DP/U2DM \n0 V\nDifferential+400 mV\nDifferential\n−400 mV\nDifferential\nUnit IntervalLevel 1\nLevel 2\n0% 100%Point 4 Point 3\nPoint 1 Point 2\nPoint 5 Point 6\n \n \nFigure 3-16.  Transmitter Measurement Fixtures \nVbus\nD+\nD−\nGnd15.8 Ω +\nTo 50 Ω Inputs of a\nHigh Speed Differential\nOscilloscope, or 50 Ω\nOutputs of a High SpeedDifferential Data Generator\n−50 Ω\nCoax\n50 Ω\nCoaxUSB\nConnector\nNearest\nDeviceTest Supply Voltage\n15.8 Ω\n143 Ω 143 Ω\n \n \nFigure 3-17.  Differential Data  Jitter for Low-/Full-Speed \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 33 of 40 \nJan. 17, 2013  Figure 3-18.  Differential-to-EOP Transiti on Skew and EOP Width for Low-/Full-Speed \n \n \nFigure 3-19.  Receiver Jitter Tolerance for Low-/Full-Speed \n \n \n \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 34 of 40 \nJan. 17, 2013  3.8.10 SPI Type Serial ROM Interface  \nTable 3-25.  SPI Type Serial ROM Interface Signals Ti ming (SPI Mode 0)  \nParameter Symbol Min. Max. Units\nSPISCK Clock Frequency  1 20 MHz\nClock pulses width Low tSCLLOW  25  ns \nClock pulses width high tSCLHIGH  25  ns \nSPICSB disable time  tSCSDIS 100  ns \nSPICSB setup time tSCSSU 25  ns \nSPICSB hold time tSCSH 20  ns \nSPISI setup time to SPISCK rising edge tSDWSU 6  ns \nSPISI hold time from SPISCK rising edge tSDWH 6  ns \nSPISO validate time from SPISCK falling \nedge tSDRVALID   25 ns \nSPISO hold time from SPISCK falling edge tSDRH 0  ns \nSPISO pull-up time from SPICSB disabled (Note)  t\nSRDET  170 ns \nNote  “SPISO disable time from SPICSB disabled [tSDRDIS]” is expanded including “SPISO pull-up time [tSRDET]” as of Rev5.00. \nThis specification must be met only if μPD720201 and μPD720202 aborts firmware loading by PCIe reset. <R> <R> \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 35 of 40 \nJan. 17, 2013   \nFigure 3-20.  SPI Type Se rial ROM Signal Timing \n \n \nFigure 3-21.  SPISO Pull-up Timing from SPICSB disabled \n <R> \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 36 of 40 \nJan. 17, 2013  3.9 Power Consumption \nTable 3-26.  Power Consumption of μPD720201 \nParameter Device \nconnection Condition VDD10 \nline VDD33 \nline AVDD33 \nline  Units\nThere is no device on the ports under the L1 \ncondition. 10 0.4 1.0 mANo device \nThere is no device on the ports under the L0 \ncondition. 150 3 22 mA\nOnly one device is connected on the port.     \nLow-Speed data transfer on the port. 30 3 10 mA\nFull-Speed data transfer on the port. 140 3 22 mA\nHi-Speed data transfer on the port. 150 35 22 mA1 device \nSuperSpeed transfer on the port. 430 3 32 mA\nTwo devices are connected on the ports.     \nLow-Speed data transfer on the both ports. 40 3 10 mA\nFull-Speed data transfer on the both ports. 160 4 22 mA\nHi-Speed data transfer on the both ports. 150 43 22 mA2 devices \nSuperSpeed transfer on the both ports. 520 3 32 mA\nThree devices are connected on the ports.     \nLow-Speed data transfer on the three ports. 40 3 10 mA\nFull-Speed data transfer on the three ports. 170 5 22 mA\nHi-Speed data transfer on the three ports. 150 48 22 mA3 devices \nSuperSpeed transfer on the three ports. 610 3 32 mA\nFour devices are connected on the ports.     \nLow-Speed data transfer on the four ports. 40 3 11 mA\nFull-Speed data transfer on the four ports. 180 6 22 mA\nHi-Speed data transfer on the four ports. 150 55 22 mA4 devices \nSuperSpeed transfer on the four ports. 700 3 32 mA\n4 SS hubs \nwith SS and HS devices Four SuperSpeed hub ar e connected on the \nall ports under SS and HS data transfer. 710 57 32 mA\nPower consumption during system sleep \ncondition. (Wake On Connect, Wake On \nDisconnect and Wake On Over-current are \ndisabled.) 0.9 0.3 0.1 mANo device \n(D3-cold) \nPower consumption during system sleep \ncondition. (Wake On Connect, Wake On \nDisconnect and/or Wake On Over-current are enabled.) 3.4 0.3 1.0 mAPower \nConsumption \nLS device \n(D3-cold) Power consumption during system sleep condition with one LS device enabling the remote wakeup function. 2.9 0.3 0.1 mA\nTypical condition (T A = 25 °C, V DD33 = 3.3 V, V DD10 = 1.05 V), operating PCI Express Gen2 system. \n \nμPD720201/ μPD720202  3. ELECTRIC AL SPECIFICATIONS \nR19DS0047EJ0500  Rev. 5.00  Page 37 of 40 \nJan. 17, 2013  Table 3-27.  Power Consumption of μPD720202 \nParameter Device \nconnection Condition VDD10 \nline VDD33 \nline AVDD3\n3 line Units\nThere is no device on the ports under the L1 \ncondition. 8 0.2 1.0 mANo device \nThere is no device on the ports under the L0 \ncondition. 150 3 22 mA\nOnly one device is connected on the port.     \nLow-Speed data transfer on the port. 30 2 10 mA\nFull-Speed data transfer on the port. 130 3 22 mA\nHi-Speed data transfer on the port. 140 35 22 mA1 device \nSuperSpeed transfer on the port. 360 2 32 mA\nTwo devices are connected on the ports.     \nLow-Speed data transfer on the both ports. 30 2 11 mA\nFull-Speed data transfer on the both ports. 150 3 22 mA\nHi-Speed data transfer on the both ports. 140 43 22 mA2 devices \nSuperSpeed transfer on the both ports. 450 2 32 mA\n2 SS hubs \nwith SS and HS devices Two SuperSpeed hub are connected on the both ports under SS and HS data transfer. 460 42 32 mA\nPower consumption during system sleep \ncondition. (Wake On Connect, Wake On \nDisconnect and Wake On Over-current are \ndisabled.) 0.7 0.1 0.1 mANo device \n(D3-cold) \nPower consumption during system sleep \ncondition. (Wake On Connect, Wake On \nDisconnect and/or Wake On Over-current are enabled.) 2.2 0.1 0.9 mAPower \nConsumption \nLS device \n(D3-cold) Power consumption during system sleep condition with one LS device enabling the remote wakeup function. 1.8 0.1 0.1 mA\nTypical condition (T A = 25 °C, V DD33 = 3.3 V, V DD10 = 1.05 V), operating PCI Express Gen2 system.\nμPD720201/ μPD720202  4. PACKAGE DRAWINGS \nR19DS0047EJ0500  Rev. 5.00  Page 38 of 40 \nJan. 17, 2013  4. PACKAGE DRAWINGS \n• μPD720201K8-701-BAC-A \n• μPD720201K8-711-BAC-A \n \n68-PIN QFN (8x8) \n  \nμPD720201/ μPD720202  4. PACKAGE DRAWINGS \nR19DS0047EJ0500  Rev. 5.00  Page 39 of 40 \nJan. 17, 2013  • μPD720202K8-701-BAA-A \n• μPD720202K8-711-BAA-A \n48-PIN QFN (7x7) \n \n  \n\nμPD720201/ μPD720202  5. RECOMMENDED SOLDERING CONDITIONS \nR19DS0047EJ0500  Rev. 5.00  Page 40 of 40 \nJan. 17, 2013  5. RECOMMENDED SOLDERING CONDITIONS \nThe μPD720201 and μPD720202 should be soldered and mounted under the following recommended conditions. \nFor soldering methods and conditions other than those recommended below, contact a Renesas Electronics sales \nrepresentative. \nFor technical information, see the following website. \n \nSemiconductor Device Mount Manual (h ttp://www.renesas.com/prod/package/manual/ ) \n \n• μPD720201K8-701-BAC-A : 68-PIN QFN (8x8) \n• μPD720202K8-701-BAA-A : 48-PIN QFN (7x7) \n• μPD720201K8-711-BAC-A : 68-PIN QFN (8x8) \n• μPD720202K8-711-BAA-A : 48-PIN QFN (7x7) \n \nSoldering Method Solder ing Conditions Symbol \nInfrared reflow Peak package’s surface temperat ure: 260°C, Reflow time: 60 seconds or less \n(220°C or higher), Maximum allowable number of reflow processes: 3,  \nExposure limit Note: 7 days (10 hours pre-backing is required at 125°C afterwards),  \nFlux: Rosin flux with low chlori ne (0.2 Wt% or below) recommended. \n<Caution> \nNon-heat-resistant trays, such as m agazine and taping trays, cannot be baked \nbefore unpacking. IR60-107-3 \nNote  The Maximum number of days during which the product c an be stored at a temperatur e of 25°C and a relative \nhumidity of 65% or less after dry-pack package is opened. \n \n \n \n \nAll trademarks and registered trademarks are t he property of their respective owners. \n C - 1  \nREVISION HISTORY μPD720201/ μPD720202 Data Sheet \n \nDescription Rev. Date \nPage Summary \n0.01 Dec. 7, 2010 - First Edition issued \n0.02 Apr. 21, 2011 - z Chapter1 \n¾ Updated ordering information. \nz Chapter2 \n¾ Updated Table 5-1. SPI Interface \nz Chapter4 \n¾ Updated Package information. \n0.03 June 6, 2011 - z Chapter 1 \n¾ Changed the revision of USB Battery Charging Specification \nz Chapter 5 \n¾ Updated the Recommended Soldering Condition Information \n0.04 September 16, 2011 - z Chapter 1 \n¾ Updated the section 1.2 Applications \nz Chapter 2 \n¾ Modified the misdescription of SMIB (I/O Type) of Table 2-4. System \nInterface Signal.  \nz Chapter 3 \n¾ Updated the SPI Type Serial ROM Interface  \n¾ Updated the Power Consumption \n1.00 September 26, 2011 - z Document promoted from Preliminary Data to full Data. \n(Document No. R19DS0047E) \nz Chapter 3 \n¾ Modified the misdescription OCIxB of the section 3.1 Buffer List \n2.00 March 2, 2012 - z Chapter 1 \n¾ Modified the typo of part number of  section 1.5 Pin Configuration \nz Chapter 2  \n¾ Changed the Function of SPISO of Table 2-7. SPI Interface \n \nAll trademarks and registered trademarks are t he property of their respective owners. \n C - 2 Description Rev. Date \nPage Summary \n3.00 May 25, 2012 - z Chapter 1 \n¾ Updated 1.3 Ordering Information \n¾ Updated 1.5 Pin Confi guration (TOP VIEW) \nz Chapter 3 \n¾ Updated the Operating Temperature Table 3-5. Recommended \nOperating Ranges \n¾ Deleted the condition of Table 3-6. DC Characteristics \n¾ Deleted the condition of Table 3-9. System clock (XT1/XT2) ratings \n¾ Deleted the condition of Table 3-11. Power on Reset (PONRSTB) \nTimings \n¾ Change the parameter name & value of Table 3-13. PCI Express \nInterface -Power-Up and PECREQB Signal Timings \n¾ Added the remark to Figure 3-9. Power Up and Reset \nz Chapter 4 \n¾ Added the part number \nz Chapter 5 ¾ Added the part number \n4.00 September 20, 2012 - z Chapter 3 \n¾ Deleted the description of section 3.9 \n5.00 January 17, 2013  z Chapter 1 ¾ Updated 1.1 Features \n¾ Added “Note” to 1.3 Ordering Information \nz Chapter 3 \n¾ Updated Table3-25 SPI Type Serial ROM Interface Signals Timing \n(SPI Mode 0) \n¾ Added Figure 3-21 SPISO Pull-up Timing from SPICSB disabled \nz All Chapters ¾ Modified the typo \n \nNotice\n1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operat ion of semiconductor products and application examples.  You are fully responsible for \nthe incorporation of these circuits, software, and information in the design of your equipment.  Renesas Electronics assumes no  responsibility for any losses incurred by you or third parties arising from the \nuse of these circuits, software, or information.\n2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics  does not warrant that such information is error free.  Renesas Electronics \nassumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information incl uded herein.\n3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property ri ghts of third parties by or arising from the use of Renesas Electronics products or \ntechnical information described in this document.  No license, express, implied or otherwise, is granted hereby under any paten ts, copyrights or other intellectual property rights of Renesas Electronics or \nothers.\n4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part .  Renesas Electronics assumes no responsibility for any losses incurred by you or \nthird parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.\n5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality".  T he recommended applications for each Renesas Electronics product depends on \nthe product\'s quality grade, as indicated below. "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic \nequipment; and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; an ti-crime systems; and safety equipment etc. \nRenesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat t o human life or bodily injury (artificial life support devices or systems, surgical \nimplantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.).  You mus t check the quality grade of each Renesas Electronics product before using it \nin a particular application.  You may not use any Renesas Electronics product for any application for which it is not intended.   Renesas Electronics shall not be in any way liable for any damages or losses \nincurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.\n6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics , especially with respect to the maximum rating, operating supply voltage \nrange, movement power voltage range, heat radiation characteristics, installation and other product characteristics.  Renesas E lectronics shall have no liability for malfunctions or damages arising out of the \nuse of Renesas Electronics products beyond such specified ranges.\n7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have s pecific characteristics such as the occurrence of failure at a certain rate and \nmalfunctions under certain use conditions.  Further, Renesas Electronics products are not subject to radiation resistance desig n.  Please be sure to implement safety measures to guard them against the \npossibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics produc t, such as safety design for hardware and software including but not limited to \nredundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measu res.  Because the evaluation of microcomputer software alone is very difficult, \nplease evaluate the safety of the final products or systems manufactured by you.\n8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatib ility of each Renesas Electronics product.  Please use Renesas Electronics \nproducts in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, in cluding without limitation, the EU RoHS Directive.  Renesas Electronics assumes \nno liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.\n9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufactu re, use, or sale is prohibited under any applicable domestic or foreign laws or \nregulations.  You should not use Renesas Electronics products or technology described in this document for any purpose relating  to military applications or use by the military, including but not limited to the \ndevelopment of weapons of mass destruction.  When exporting the Renesas Electronics products or technology described in this do cument, you should comply with the applicable export control laws and \nregulations and follow the procedures required by such laws and regulations.\n10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or othe rwise places the product with a third party, to notify such third party in advance of the \ncontents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by yo u or third parties as a result of unauthorized use of Renesas Electronics \nproducts.\n11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesa s Electronics.\n12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this doc ument or Renesas Electronics products, or if you have any other inquiries.\n(Note 1)  "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-o wned subsidiaries.\n(Note 2)  "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.\nhttp://www.renesas.co m\nRefer to "htt p://www.renesas.com/" for the latest and detailed information .\nRenesas  Electronics America Inc. \n2880 Scott Boulevard Santa Clara , CA 95050-2554 , U.S.A .\nTel:  +1-408-588-6000, Fax: +1-408-588-6130\nRenesas Electronics Canada Limited\n1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, CanadaTel: +1-905-898-5441, Fax: +1-905-898-3220\nRenesas Electronics Europe Limited\nDukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.KTel: +44-1628-651-700, Fax: +44-1628-651-804\nRenesas Electronics Europe GmbH\nArcadiastrasse 10, 40472 Düsseldorf, Germany   \nTel: +49-211-65030, Fax: +49-211-6503-1327 \nRenesas Electronics (China) Co., Ltd.\n7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679\nRenesas Electronics (Shanghai) Co., Ltd.\nUnit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898 \nRenesas Electronics Hong Kong Limited\nUnit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong KongTel: +852-2886-9318, Fax: +852 2886-9022/9044\nRenesas Electronics Taiwan Co., Ltd.\n13F, No. 363, Fu Shing North Road, Taipei, TaiwanTel: +886-2-8175-9600, Fax: +886 2-8175-9670\nRenesas Electronics Singapore Pte. Ltd. \n80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949Tel: +65-6213-0200, Fax: +65-6213-0300\nRenesas Electronics Mala\nysia Sdn.Bhd.\nUnit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petalin g Jaya, Selan gor Darul Ehsan, Malaysi a\nTel: +60-3-7955-9390 , Fax: +60-3-7955-951 0\nRenesas Electronics Korea Co. , Ltd.\n11F., Samik Lavied\' or Bld g., 720-2 Yeoksam-Don g, Kan gnam-Ku, Seoul 135-080, Korea\nTel: +82-2-558-3737 , Fax: +82-2-558-514 1SALES OFFICES\n© 2012 Renesas Electronics Corporation. All ri ghts reserved .\nColophon 2.2 \n'}]
!==============================================================================!
### Component Summary: μPD720201K8-701-BAC-A

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VDD33: 3.0V to 3.6V
  - VDD10: 0.9975V to 1.1025V
- **Current Ratings:**
  - Power consumption varies based on device connection and data transfer mode (e.g., up to 700 mA during SuperSpeed transfer with four devices connected).
- **Power Consumption:**
  - No device connected (L1 condition): 0.4 mA (VDD33), 1.0 mA (AVDD33)
  - SuperSpeed transfer (4 devices): 700 mA (VDD33), 32 mA (AVDD33)
- **Operating Temperature Range:**
  - 0°C to +85°C
- **Package Type:**
  - 68-pin QFN (8 x 8 mm)
- **Special Features:**
  - Supports up to four USB 3.0 SuperSpeed ports.
  - Compliant with USB 3.0 and Intel's xHCI specifications.
  - Supports USB Battery Charging Specification Revision 1.2.
  - Low power consumption and small footprint suitable for mobile devices.
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 as per JEDEC J-STD-020E.

#### Description:
The μPD720201K8-701-BAC-A is a USB 3.0 host controller designed by Renesas. It is part of the μPD720201/μPD720202 series, which are third-generation USB 3.0 host controllers. This component is specifically engineered to facilitate high-speed data transfer (up to 5 Gbps) between a host system and USB 3.0-compliant peripherals. It is particularly suitable for integration into mobile computing devices such as laptops and tablets due to its compact size and low power consumption.

#### Typical Applications:
- **Mobile Computing Devices:** Laptops, notebooks, and tablets that require USB 3.0 connectivity.
- **Consumer Electronics:** Digital TVs, set-top boxes, Blu-ray players, media players, and digital audio systems.
- **Networking Equipment:** Routers and Network Attached Storage (NAS) devices.
- **Peripheral Devices:** Multi-function printers and projectors that benefit from high-speed USB connections.

This component is ideal for designers looking to implement USB 3.0 interfaces in their products, providing enhanced data transfer capabilities while maintaining energy efficiency.