INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/Seven_Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/counterUp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/masterReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module masterReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/masterSlave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module masterSlave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/slaveReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slaveReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/t20ms.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t20ms
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab5/Lab5.srcs/sim_1/new/masterSlave_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module masterSlave_tb
