
F4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ee5c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001bec  0800f000  0800f000  0001f000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010bec  08010bec  00030208  2**0
                  CONTENTS
  4 .ARM          00000008  08010bec  08010bec  00020bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010bf4  08010bf4  00030208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010bf4  08010bf4  00020bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010bf8  08010bf8  00020bf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  08010bfc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000057a4  20000208  08010e04  00030208  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200059ac  08010e04  000359ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030208  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e04f  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005f26  00000000  00000000  0005e287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020d8  00000000  00000000  000641b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001e88  00000000  00000000  00066288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f510  00000000  00000000  00068110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a2ad  00000000  00000000  00087620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ab3dd  00000000  00000000  000b18cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015ccaa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a034  00000000  00000000  0015cd00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000208 	.word	0x20000208
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800efe4 	.word	0x0800efe4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000020c 	.word	0x2000020c
 80001dc:	0800efe4 	.word	0x0800efe4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a4 	b.w	8000ff8 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468c      	mov	ip, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f040 8083 	bne.w	8000e4a <__udivmoddi4+0x116>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d947      	bls.n	8000dda <__udivmoddi4+0xa6>
 8000d4a:	fab2 f282 	clz	r2, r2
 8000d4e:	b142      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	f1c2 0020 	rsb	r0, r2, #32
 8000d54:	fa24 f000 	lsr.w	r0, r4, r0
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	4097      	lsls	r7, r2
 8000d5c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d60:	4094      	lsls	r4, r2
 8000d62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d66:	0c23      	lsrs	r3, r4, #16
 8000d68:	fbbc f6f8 	udiv	r6, ip, r8
 8000d6c:	fa1f fe87 	uxth.w	lr, r7
 8000d70:	fb08 c116 	mls	r1, r8, r6, ip
 8000d74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d78:	fb06 f10e 	mul.w	r1, r6, lr
 8000d7c:	4299      	cmp	r1, r3
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x60>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d86:	f080 8119 	bcs.w	8000fbc <__udivmoddi4+0x288>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 8116 	bls.w	8000fbc <__udivmoddi4+0x288>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000da0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d909      	bls.n	8000dc0 <__udivmoddi4+0x8c>
 8000dac:	193c      	adds	r4, r7, r4
 8000dae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db2:	f080 8105 	bcs.w	8000fc0 <__udivmoddi4+0x28c>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f240 8102 	bls.w	8000fc0 <__udivmoddi4+0x28c>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	2600      	movs	r6, #0
 8000dca:	b11d      	cbz	r5, 8000dd4 <__udivmoddi4+0xa0>
 8000dcc:	40d4      	lsrs	r4, r2
 8000dce:	2300      	movs	r3, #0
 8000dd0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd4:	4631      	mov	r1, r6
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xaa>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f282 	clz	r2, r2
 8000de2:	2a00      	cmp	r2, #0
 8000de4:	d150      	bne.n	8000e88 <__udivmoddi4+0x154>
 8000de6:	1bcb      	subs	r3, r1, r7
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	fa1f f887 	uxth.w	r8, r7
 8000df0:	2601      	movs	r6, #1
 8000df2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000df6:	0c21      	lsrs	r1, r4, #16
 8000df8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dfc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e00:	fb08 f30c 	mul.w	r3, r8, ip
 8000e04:	428b      	cmp	r3, r1
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0xe4>
 8000e08:	1879      	adds	r1, r7, r1
 8000e0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0xe2>
 8000e10:	428b      	cmp	r3, r1
 8000e12:	f200 80e9 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e16:	4684      	mov	ip, r0
 8000e18:	1ac9      	subs	r1, r1, r3
 8000e1a:	b2a3      	uxth	r3, r4
 8000e1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e24:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e28:	fb08 f800 	mul.w	r8, r8, r0
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	d907      	bls.n	8000e40 <__udivmoddi4+0x10c>
 8000e30:	193c      	adds	r4, r7, r4
 8000e32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x10a>
 8000e38:	45a0      	cmp	r8, r4
 8000e3a:	f200 80d9 	bhi.w	8000ff0 <__udivmoddi4+0x2bc>
 8000e3e:	4618      	mov	r0, r3
 8000e40:	eba4 0408 	sub.w	r4, r4, r8
 8000e44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e48:	e7bf      	b.n	8000dca <__udivmoddi4+0x96>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d909      	bls.n	8000e62 <__udivmoddi4+0x12e>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	f000 80b1 	beq.w	8000fb6 <__udivmoddi4+0x282>
 8000e54:	2600      	movs	r6, #0
 8000e56:	e9c5 0100 	strd	r0, r1, [r5]
 8000e5a:	4630      	mov	r0, r6
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	fab3 f683 	clz	r6, r3
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d14a      	bne.n	8000f00 <__udivmoddi4+0x1cc>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d302      	bcc.n	8000e74 <__udivmoddi4+0x140>
 8000e6e:	4282      	cmp	r2, r0
 8000e70:	f200 80b8 	bhi.w	8000fe4 <__udivmoddi4+0x2b0>
 8000e74:	1a84      	subs	r4, r0, r2
 8000e76:	eb61 0103 	sbc.w	r1, r1, r3
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	468c      	mov	ip, r1
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	d0a8      	beq.n	8000dd4 <__udivmoddi4+0xa0>
 8000e82:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e86:	e7a5      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e90:	4097      	lsls	r7, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9a:	40d9      	lsrs	r1, r3
 8000e9c:	4330      	orrs	r0, r6
 8000e9e:	0c03      	lsrs	r3, r0, #16
 8000ea0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ea4:	fa1f f887 	uxth.w	r8, r7
 8000ea8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb0:	fb06 f108 	mul.w	r1, r6, r8
 8000eb4:	4299      	cmp	r1, r3
 8000eb6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eba:	d909      	bls.n	8000ed0 <__udivmoddi4+0x19c>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ec2:	f080 808d 	bcs.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ec6:	4299      	cmp	r1, r3
 8000ec8:	f240 808a 	bls.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	443b      	add	r3, r7
 8000ed0:	1a5b      	subs	r3, r3, r1
 8000ed2:	b281      	uxth	r1, r0
 8000ed4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000edc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee0:	fb00 f308 	mul.w	r3, r0, r8
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	d907      	bls.n	8000ef8 <__udivmoddi4+0x1c4>
 8000ee8:	1879      	adds	r1, r7, r1
 8000eea:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eee:	d273      	bcs.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef0:	428b      	cmp	r3, r1
 8000ef2:	d971      	bls.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4439      	add	r1, r7
 8000ef8:	1acb      	subs	r3, r1, r3
 8000efa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000efe:	e778      	b.n	8000df2 <__udivmoddi4+0xbe>
 8000f00:	f1c6 0c20 	rsb	ip, r6, #32
 8000f04:	fa03 f406 	lsl.w	r4, r3, r6
 8000f08:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f0c:	431c      	orrs	r4, r3
 8000f0e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f12:	fa01 f306 	lsl.w	r3, r1, r6
 8000f16:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f1a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f1e:	431f      	orrs	r7, r3
 8000f20:	0c3b      	lsrs	r3, r7, #16
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fa1f f884 	uxth.w	r8, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f32:	fb09 fa08 	mul.w	sl, r9, r8
 8000f36:	458a      	cmp	sl, r1
 8000f38:	fa02 f206 	lsl.w	r2, r2, r6
 8000f3c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x220>
 8000f42:	1861      	adds	r1, r4, r1
 8000f44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f48:	d248      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4a:	458a      	cmp	sl, r1
 8000f4c:	d946      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f52:	4421      	add	r1, r4
 8000f54:	eba1 010a 	sub.w	r1, r1, sl
 8000f58:	b2bf      	uxth	r7, r7
 8000f5a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f5e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f62:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f66:	fb00 f808 	mul.w	r8, r0, r8
 8000f6a:	45b8      	cmp	r8, r7
 8000f6c:	d907      	bls.n	8000f7e <__udivmoddi4+0x24a>
 8000f6e:	19e7      	adds	r7, r4, r7
 8000f70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f74:	d22e      	bcs.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f76:	45b8      	cmp	r8, r7
 8000f78:	d92c      	bls.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	4427      	add	r7, r4
 8000f7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f82:	eba7 0708 	sub.w	r7, r7, r8
 8000f86:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8a:	454f      	cmp	r7, r9
 8000f8c:	46c6      	mov	lr, r8
 8000f8e:	4649      	mov	r1, r9
 8000f90:	d31a      	bcc.n	8000fc8 <__udivmoddi4+0x294>
 8000f92:	d017      	beq.n	8000fc4 <__udivmoddi4+0x290>
 8000f94:	b15d      	cbz	r5, 8000fae <__udivmoddi4+0x27a>
 8000f96:	ebb3 020e 	subs.w	r2, r3, lr
 8000f9a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f9e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fa2:	40f2      	lsrs	r2, r6
 8000fa4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fa8:	40f7      	lsrs	r7, r6
 8000faa:	e9c5 2700 	strd	r2, r7, [r5]
 8000fae:	2600      	movs	r6, #0
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e70b      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e9      	b.n	8000d94 <__udivmoddi4+0x60>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6fd      	b.n	8000dc0 <__udivmoddi4+0x8c>
 8000fc4:	4543      	cmp	r3, r8
 8000fc6:	d2e5      	bcs.n	8000f94 <__udivmoddi4+0x260>
 8000fc8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fcc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7df      	b.n	8000f94 <__udivmoddi4+0x260>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e7d2      	b.n	8000f7e <__udivmoddi4+0x24a>
 8000fd8:	4660      	mov	r0, ip
 8000fda:	e78d      	b.n	8000ef8 <__udivmoddi4+0x1c4>
 8000fdc:	4681      	mov	r9, r0
 8000fde:	e7b9      	b.n	8000f54 <__udivmoddi4+0x220>
 8000fe0:	4666      	mov	r6, ip
 8000fe2:	e775      	b.n	8000ed0 <__udivmoddi4+0x19c>
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	e74a      	b.n	8000e7e <__udivmoddi4+0x14a>
 8000fe8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fec:	4439      	add	r1, r7
 8000fee:	e713      	b.n	8000e18 <__udivmoddi4+0xe4>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	443c      	add	r4, r7
 8000ff4:	e724      	b.n	8000e40 <__udivmoddi4+0x10c>
 8000ff6:	bf00      	nop

08000ff8 <__aeabi_idiv0>:
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop

08000ffc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001002:	463b      	mov	r3, r7
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800100e:	4b21      	ldr	r3, [pc, #132]	; (8001094 <MX_ADC1_Init+0x98>)
 8001010:	4a21      	ldr	r2, [pc, #132]	; (8001098 <MX_ADC1_Init+0x9c>)
 8001012:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001014:	4b1f      	ldr	r3, [pc, #124]	; (8001094 <MX_ADC1_Init+0x98>)
 8001016:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800101a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800101c:	4b1d      	ldr	r3, [pc, #116]	; (8001094 <MX_ADC1_Init+0x98>)
 800101e:	2200      	movs	r2, #0
 8001020:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001022:	4b1c      	ldr	r3, [pc, #112]	; (8001094 <MX_ADC1_Init+0x98>)
 8001024:	2200      	movs	r2, #0
 8001026:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001028:	4b1a      	ldr	r3, [pc, #104]	; (8001094 <MX_ADC1_Init+0x98>)
 800102a:	2200      	movs	r2, #0
 800102c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800102e:	4b19      	ldr	r3, [pc, #100]	; (8001094 <MX_ADC1_Init+0x98>)
 8001030:	2200      	movs	r2, #0
 8001032:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001036:	4b17      	ldr	r3, [pc, #92]	; (8001094 <MX_ADC1_Init+0x98>)
 8001038:	2200      	movs	r2, #0
 800103a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800103c:	4b15      	ldr	r3, [pc, #84]	; (8001094 <MX_ADC1_Init+0x98>)
 800103e:	4a17      	ldr	r2, [pc, #92]	; (800109c <MX_ADC1_Init+0xa0>)
 8001040:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001042:	4b14      	ldr	r3, [pc, #80]	; (8001094 <MX_ADC1_Init+0x98>)
 8001044:	2200      	movs	r2, #0
 8001046:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001048:	4b12      	ldr	r3, [pc, #72]	; (8001094 <MX_ADC1_Init+0x98>)
 800104a:	2201      	movs	r2, #1
 800104c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800104e:	4b11      	ldr	r3, [pc, #68]	; (8001094 <MX_ADC1_Init+0x98>)
 8001050:	2200      	movs	r2, #0
 8001052:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001056:	4b0f      	ldr	r3, [pc, #60]	; (8001094 <MX_ADC1_Init+0x98>)
 8001058:	2201      	movs	r2, #1
 800105a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800105c:	480d      	ldr	r0, [pc, #52]	; (8001094 <MX_ADC1_Init+0x98>)
 800105e:	f001 fc33 	bl	80028c8 <HAL_ADC_Init>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001068:	f000 fe6a 	bl	8001d40 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800106c:	2301      	movs	r3, #1
 800106e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001070:	2301      	movs	r3, #1
 8001072:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001074:	2300      	movs	r3, #0
 8001076:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001078:	463b      	mov	r3, r7
 800107a:	4619      	mov	r1, r3
 800107c:	4805      	ldr	r0, [pc, #20]	; (8001094 <MX_ADC1_Init+0x98>)
 800107e:	f001 fe87 	bl	8002d90 <HAL_ADC_ConfigChannel>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001088:	f000 fe5a 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800108c:	bf00      	nop
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20004c8c 	.word	0x20004c8c
 8001098:	40012000 	.word	0x40012000
 800109c:	0f000001 	.word	0x0f000001

080010a0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b08a      	sub	sp, #40	; 0x28
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a8:	f107 0314 	add.w	r3, r7, #20
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
 80010b0:	605a      	str	r2, [r3, #4]
 80010b2:	609a      	str	r2, [r3, #8]
 80010b4:	60da      	str	r2, [r3, #12]
 80010b6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a17      	ldr	r2, [pc, #92]	; (800111c <HAL_ADC_MspInit+0x7c>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d127      	bne.n	8001112 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	613b      	str	r3, [r7, #16]
 80010c6:	4b16      	ldr	r3, [pc, #88]	; (8001120 <HAL_ADC_MspInit+0x80>)
 80010c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ca:	4a15      	ldr	r2, [pc, #84]	; (8001120 <HAL_ADC_MspInit+0x80>)
 80010cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010d0:	6453      	str	r3, [r2, #68]	; 0x44
 80010d2:	4b13      	ldr	r3, [pc, #76]	; (8001120 <HAL_ADC_MspInit+0x80>)
 80010d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010da:	613b      	str	r3, [r7, #16]
 80010dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <HAL_ADC_MspInit+0x80>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	4a0e      	ldr	r2, [pc, #56]	; (8001120 <HAL_ADC_MspInit+0x80>)
 80010e8:	f043 0301 	orr.w	r3, r3, #1
 80010ec:	6313      	str	r3, [r2, #48]	; 0x30
 80010ee:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <HAL_ADC_MspInit+0x80>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80010fa:	2302      	movs	r3, #2
 80010fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010fe:	2303      	movs	r3, #3
 8001100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001106:	f107 0314 	add.w	r3, r7, #20
 800110a:	4619      	mov	r1, r3
 800110c:	4805      	ldr	r0, [pc, #20]	; (8001124 <HAL_ADC_MspInit+0x84>)
 800110e:	f002 f9db 	bl	80034c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001112:	bf00      	nop
 8001114:	3728      	adds	r7, #40	; 0x28
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40012000 	.word	0x40012000
 8001120:	40023800 	.word	0x40023800
 8001124:	40020000 	.word	0x40020000

08001128 <HAL_ADC_ConvCpltCallback>:
}

/* USER CODE BEGIN 1 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
    ADCValue = HAL_ADC_GetValue(&hadc1);
 8001130:	4805      	ldr	r0, [pc, #20]	; (8001148 <HAL_ADC_ConvCpltCallback+0x20>)
 8001132:	f001 fe0c 	bl	8002d4e <HAL_ADC_GetValue>
 8001136:	4603      	mov	r3, r0
 8001138:	b29a      	uxth	r2, r3
 800113a:	4b04      	ldr	r3, [pc, #16]	; (800114c <HAL_ADC_ConvCpltCallback+0x24>)
 800113c:	801a      	strh	r2, [r3, #0]
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20004c8c 	.word	0x20004c8c
 800114c:	20000224 	.word	0x20000224

08001150 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001154:	4a10      	ldr	r2, [pc, #64]	; (8001198 <MX_FREERTOS_Init+0x48>)
 8001156:	2100      	movs	r1, #0
 8001158:	4810      	ldr	r0, [pc, #64]	; (800119c <MX_FREERTOS_Init+0x4c>)
 800115a:	f005 fc49 	bl	80069f0 <osThreadNew>
 800115e:	4603      	mov	r3, r0
 8001160:	4a0f      	ldr	r2, [pc, #60]	; (80011a0 <MX_FREERTOS_Init+0x50>)
 8001162:	6013      	str	r3, [r2, #0]

  /* creation of DrawOnOledTask */
  DrawOnOledTaskHandle = osThreadNew(StartDrawing, NULL, &DrawOnOledTask_attributes);
 8001164:	4a0f      	ldr	r2, [pc, #60]	; (80011a4 <MX_FREERTOS_Init+0x54>)
 8001166:	2100      	movs	r1, #0
 8001168:	480f      	ldr	r0, [pc, #60]	; (80011a8 <MX_FREERTOS_Init+0x58>)
 800116a:	f005 fc41 	bl	80069f0 <osThreadNew>
 800116e:	4603      	mov	r3, r0
 8001170:	4a0e      	ldr	r2, [pc, #56]	; (80011ac <MX_FREERTOS_Init+0x5c>)
 8001172:	6013      	str	r3, [r2, #0]

  /* creation of ActivityTask */
  ActivityTaskHandle = osThreadNew(StartActivityTask, NULL, &ActivityTask_attributes);
 8001174:	4a0e      	ldr	r2, [pc, #56]	; (80011b0 <MX_FREERTOS_Init+0x60>)
 8001176:	2100      	movs	r1, #0
 8001178:	480e      	ldr	r0, [pc, #56]	; (80011b4 <MX_FREERTOS_Init+0x64>)
 800117a:	f005 fc39 	bl	80069f0 <osThreadNew>
 800117e:	4603      	mov	r3, r0
 8001180:	4a0d      	ldr	r2, [pc, #52]	; (80011b8 <MX_FREERTOS_Init+0x68>)
 8001182:	6013      	str	r3, [r2, #0]

  /* creation of readBattery */
  readBatteryHandle = osThreadNew(StartReadBattery, NULL, &readBattery_attributes);
 8001184:	4a0d      	ldr	r2, [pc, #52]	; (80011bc <MX_FREERTOS_Init+0x6c>)
 8001186:	2100      	movs	r1, #0
 8001188:	480d      	ldr	r0, [pc, #52]	; (80011c0 <MX_FREERTOS_Init+0x70>)
 800118a:	f005 fc31 	bl	80069f0 <osThreadNew>
 800118e:	4603      	mov	r3, r0
 8001190:	4a0c      	ldr	r2, [pc, #48]	; (80011c4 <MX_FREERTOS_Init+0x74>)
 8001192:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001194:	bf00      	nop
 8001196:	bd80      	pop	{r7, pc}
 8001198:	08010678 	.word	0x08010678
 800119c:	080011c9 	.word	0x080011c9
 80011a0:	20004cd4 	.word	0x20004cd4
 80011a4:	0801069c 	.word	0x0801069c
 80011a8:	080011d9 	.word	0x080011d9
 80011ac:	20004cdc 	.word	0x20004cdc
 80011b0:	080106c0 	.word	0x080106c0
 80011b4:	08001295 	.word	0x08001295
 80011b8:	20004cd8 	.word	0x20004cd8
 80011bc:	080106e4 	.word	0x080106e4
 80011c0:	08001329 	.word	0x08001329
 80011c4:	20004ce0 	.word	0x20004ce0

080011c8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80011d0:	2001      	movs	r0, #1
 80011d2:	f005 fc9f 	bl	8006b14 <osDelay>
 80011d6:	e7fb      	b.n	80011d0 <StartDefaultTask+0x8>

080011d8 <StartDrawing>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDrawing */
void StartDrawing(void *argument)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	char numbers[10];

	SSD1306_GotoXY (0,0);
 80011e0:	2100      	movs	r1, #0
 80011e2:	2000      	movs	r0, #0
 80011e4:	f000 ffb4 	bl	8002150 <SSD1306_GotoXY>
	sprintf(numbers, "batt: %.0f", batteryPer);
 80011e8:	4b23      	ldr	r3, [pc, #140]	; (8001278 <StartDrawing+0xa0>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff f9b3 	bl	8000558 <__aeabi_f2d>
 80011f2:	4602      	mov	r2, r0
 80011f4:	460b      	mov	r3, r1
 80011f6:	f107 000c 	add.w	r0, r7, #12
 80011fa:	4920      	ldr	r1, [pc, #128]	; (800127c <StartDrawing+0xa4>)
 80011fc:	f009 fd1e 	bl	800ac3c <siprintf>
	SSD1306_Puts (numbers, &Font_7x10, 1);
 8001200:	f107 030c 	add.w	r3, r7, #12
 8001204:	2201      	movs	r2, #1
 8001206:	491e      	ldr	r1, [pc, #120]	; (8001280 <StartDrawing+0xa8>)
 8001208:	4618      	mov	r0, r3
 800120a:	f001 f837 	bl	800227c <SSD1306_Puts>

	SSD1306_GotoXY (0, 30);
 800120e:	211e      	movs	r1, #30
 8001210:	2000      	movs	r0, #0
 8001212:	f000 ff9d 	bl	8002150 <SSD1306_GotoXY>
	sprintf(numbers, "%.2f", GPS.speed_km);
 8001216:	4b1b      	ldr	r3, [pc, #108]	; (8001284 <StartDrawing+0xac>)
 8001218:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff f99c 	bl	8000558 <__aeabi_f2d>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	f107 000c 	add.w	r0, r7, #12
 8001228:	4917      	ldr	r1, [pc, #92]	; (8001288 <StartDrawing+0xb0>)
 800122a:	f009 fd07 	bl	800ac3c <siprintf>
	SSD1306_Puts(numbers, &Font_11x18, 1);
 800122e:	f107 030c 	add.w	r3, r7, #12
 8001232:	2201      	movs	r2, #1
 8001234:	4915      	ldr	r1, [pc, #84]	; (800128c <StartDrawing+0xb4>)
 8001236:	4618      	mov	r0, r3
 8001238:	f001 f820 	bl	800227c <SSD1306_Puts>
	SSD1306_GotoXY (50,36);
 800123c:	2124      	movs	r1, #36	; 0x24
 800123e:	2032      	movs	r0, #50	; 0x32
 8001240:	f000 ff86 	bl	8002150 <SSD1306_GotoXY>
	SSD1306_Puts ("km/u", &Font_7x10, 1);
 8001244:	2201      	movs	r2, #1
 8001246:	490e      	ldr	r1, [pc, #56]	; (8001280 <StartDrawing+0xa8>)
 8001248:	4811      	ldr	r0, [pc, #68]	; (8001290 <StartDrawing+0xb8>)
 800124a:	f001 f817 	bl	800227c <SSD1306_Puts>

	getTime();
 800124e:	f000 f8a9 	bl	80013a4 <getTime>

	SSD1306_GotoXY (0,10);
 8001252:	210a      	movs	r1, #10
 8001254:	2000      	movs	r0, #0
 8001256:	f000 ff7b 	bl	8002150 <SSD1306_GotoXY>
	SSD1306_Puts(getActivity(), &Font_7x10, 1);
 800125a:	f000 f901 	bl	8001460 <getActivity>
 800125e:	4603      	mov	r3, r0
 8001260:	2201      	movs	r2, #1
 8001262:	4907      	ldr	r1, [pc, #28]	; (8001280 <StartDrawing+0xa8>)
 8001264:	4618      	mov	r0, r3
 8001266:	f001 f809 	bl	800227c <SSD1306_Puts>

	SSD1306_UpdateScreen();
 800126a:	f000 fecb 	bl	8002004 <SSD1306_UpdateScreen>

    osDelay(100);
 800126e:	2064      	movs	r0, #100	; 0x64
 8001270:	f005 fc50 	bl	8006b14 <osDelay>
  {
 8001274:	e7b4      	b.n	80011e0 <StartDrawing+0x8>
 8001276:	bf00      	nop
 8001278:	20000228 	.word	0x20000228
 800127c:	0800f038 	.word	0x0800f038
 8001280:	20000000 	.word	0x20000000
 8001284:	20004ce4 	.word	0x20004ce4
 8001288:	0800f044 	.word	0x0800f044
 800128c:	20000008 	.word	0x20000008
 8001290:	0800f04c 	.word	0x0800f04c

08001294 <StartActivityTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartActivityTask */
void StartActivityTask(void *argument)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartActivityTask */
  /* Infinite loop */
  for(;;)
  {
	if(GPS.speed_km < 2.0)
 800129c:	4b21      	ldr	r3, [pc, #132]	; (8001324 <StartActivityTask+0x90>)
 800129e:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80012a2:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80012a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ae:	d504      	bpl.n	80012ba <StartActivityTask+0x26>
	{
		GPS.currentActivity = 0;
 80012b0:	4b1c      	ldr	r3, [pc, #112]	; (8001324 <StartActivityTask+0x90>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	f883 2264 	strb.w	r2, [r3, #612]	; 0x264
 80012b8:	e030      	b.n	800131c <StartActivityTask+0x88>
	}
	else if(GPS.speed_km >= 2.0 && GPS.speed_km < 7.0)
 80012ba:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <StartActivityTask+0x90>)
 80012bc:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80012c0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80012c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012cc:	db0e      	blt.n	80012ec <StartActivityTask+0x58>
 80012ce:	4b15      	ldr	r3, [pc, #84]	; (8001324 <StartActivityTask+0x90>)
 80012d0:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80012d4:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 80012d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e0:	d504      	bpl.n	80012ec <StartActivityTask+0x58>
	{
		GPS.currentActivity = 1;
 80012e2:	4b10      	ldr	r3, [pc, #64]	; (8001324 <StartActivityTask+0x90>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	f883 2264 	strb.w	r2, [r3, #612]	; 0x264
 80012ea:	e017      	b.n	800131c <StartActivityTask+0x88>
	}
	else if(GPS.speed_km >= 7.0 && GPS.speed_km < 15.0)
 80012ec:	4b0d      	ldr	r3, [pc, #52]	; (8001324 <StartActivityTask+0x90>)
 80012ee:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80012f2:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 80012f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012fe:	db0d      	blt.n	800131c <StartActivityTask+0x88>
 8001300:	4b08      	ldr	r3, [pc, #32]	; (8001324 <StartActivityTask+0x90>)
 8001302:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8001306:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 800130a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800130e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001312:	d503      	bpl.n	800131c <StartActivityTask+0x88>
	{
		GPS.currentActivity = 2;
 8001314:	4b03      	ldr	r3, [pc, #12]	; (8001324 <StartActivityTask+0x90>)
 8001316:	2202      	movs	r2, #2
 8001318:	f883 2264 	strb.w	r2, [r3, #612]	; 0x264
	}

    osDelay(100);
 800131c:	2064      	movs	r0, #100	; 0x64
 800131e:	f005 fbf9 	bl	8006b14 <osDelay>
	if(GPS.speed_km < 2.0)
 8001322:	e7bb      	b.n	800129c <StartActivityTask+0x8>
 8001324:	20004ce4 	.word	0x20004ce4

08001328 <StartReadBattery>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadBattery */
void StartReadBattery(void *argument)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadBattery */
  /* Infinite loop */
  for(;;)
  {
	batteryPer = calculateBattery(CALCULATEPERCENTAGE);
 8001330:	2000      	movs	r0, #0
 8001332:	f000 f8c1 	bl	80014b8 <calculateBattery>
 8001336:	eef0 7a40 	vmov.f32	s15, s0
 800133a:	4b17      	ldr	r3, [pc, #92]	; (8001398 <StartReadBattery+0x70>)
 800133c:	edc3 7a00 	vstr	s15, [r3]
	batteryVol = calculateBattery(CALCULATEVOLTAGE);
 8001340:	2001      	movs	r0, #1
 8001342:	f000 f8b9 	bl	80014b8 <calculateBattery>
 8001346:	eef0 7a40 	vmov.f32	s15, s0
 800134a:	4b14      	ldr	r3, [pc, #80]	; (800139c <StartReadBattery+0x74>)
 800134c:	edc3 7a00 	vstr	s15, [r3]
	if(batteryVol < 3.2)
 8001350:	4b12      	ldr	r3, [pc, #72]	; (800139c <StartReadBattery+0x74>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff f8ff 	bl	8000558 <__aeabi_f2d>
 800135a:	a30d      	add	r3, pc, #52	; (adr r3, 8001390 <StartReadBattery+0x68>)
 800135c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001360:	f7ff fbc4 	bl	8000aec <__aeabi_dcmplt>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d006      	beq.n	8001378 <StartReadBattery+0x50>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, SET);
 800136a:	2201      	movs	r2, #1
 800136c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001370:	480b      	ldr	r0, [pc, #44]	; (80013a0 <StartReadBattery+0x78>)
 8001372:	f002 fa2d 	bl	80037d0 <HAL_GPIO_WritePin>
 8001376:	e005      	b.n	8001384 <StartReadBattery+0x5c>
	} else
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);
 8001378:	2200      	movs	r2, #0
 800137a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800137e:	4808      	ldr	r0, [pc, #32]	; (80013a0 <StartReadBattery+0x78>)
 8001380:	f002 fa26 	bl	80037d0 <HAL_GPIO_WritePin>
	}
    osDelay(5000);
 8001384:	f241 3088 	movw	r0, #5000	; 0x1388
 8001388:	f005 fbc4 	bl	8006b14 <osDelay>
	batteryPer = calculateBattery(CALCULATEPERCENTAGE);
 800138c:	e7d0      	b.n	8001330 <StartReadBattery+0x8>
 800138e:	bf00      	nop
 8001390:	9999999a 	.word	0x9999999a
 8001394:	40099999 	.word	0x40099999
 8001398:	20000228 	.word	0x20000228
 800139c:	2000022c 	.word	0x2000022c
 80013a0:	40020400 	.word	0x40020400

080013a4 <getTime>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void getTime()
{
 80013a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013a6:	b089      	sub	sp, #36	; 0x24
 80013a8:	af04      	add	r7, sp, #16
	SSD1306_GotoXY (0, 50);
 80013aa:	2132      	movs	r1, #50	; 0x32
 80013ac:	2000      	movs	r0, #0
 80013ae:	f000 fecf 	bl	8002150 <SSD1306_GotoXY>

	char toArray[10];

	float time = GPS.utc_time + 20000; //make it CET
 80013b2:	4b24      	ldr	r3, [pc, #144]	; (8001444 <getTime+0xa0>)
 80013b4:	edd3 7a06 	vldr	s15, [r3, #24]
 80013b8:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001448 <getTime+0xa4>
 80013bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013c0:	edc7 7a03 	vstr	s15, [r7, #12]
	sprintf(toArray, "%f", time );
 80013c4:	68f8      	ldr	r0, [r7, #12]
 80013c6:	f7ff f8c7 	bl	8000558 <__aeabi_f2d>
 80013ca:	4602      	mov	r2, r0
 80013cc:	460b      	mov	r3, r1
 80013ce:	4638      	mov	r0, r7
 80013d0:	491e      	ldr	r1, [pc, #120]	; (800144c <getTime+0xa8>)
 80013d2:	f009 fc33 	bl	800ac3c <siprintf>

	if(time < 100000)
 80013d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80013da:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001450 <getTime+0xac>
 80013de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e6:	d510      	bpl.n	800140a <getTime+0x66>
		sprintf(toArray, "%c:%c%c:%c%c", toArray[0], toArray[1], toArray[2], toArray[3], toArray[4]);
 80013e8:	783b      	ldrb	r3, [r7, #0]
 80013ea:	461c      	mov	r4, r3
 80013ec:	787b      	ldrb	r3, [r7, #1]
 80013ee:	461d      	mov	r5, r3
 80013f0:	78bb      	ldrb	r3, [r7, #2]
 80013f2:	78fa      	ldrb	r2, [r7, #3]
 80013f4:	7939      	ldrb	r1, [r7, #4]
 80013f6:	4638      	mov	r0, r7
 80013f8:	9102      	str	r1, [sp, #8]
 80013fa:	9201      	str	r2, [sp, #4]
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	462b      	mov	r3, r5
 8001400:	4622      	mov	r2, r4
 8001402:	4914      	ldr	r1, [pc, #80]	; (8001454 <getTime+0xb0>)
 8001404:	f009 fc1a 	bl	800ac3c <siprintf>
 8001408:	e012      	b.n	8001430 <getTime+0x8c>
	else
		sprintf(toArray, "%c%c:%c%c:%c%c", toArray[0], toArray[1], toArray[2], toArray[3], toArray[4], toArray[5]);
 800140a:	783b      	ldrb	r3, [r7, #0]
 800140c:	461d      	mov	r5, r3
 800140e:	787b      	ldrb	r3, [r7, #1]
 8001410:	461e      	mov	r6, r3
 8001412:	78bb      	ldrb	r3, [r7, #2]
 8001414:	78fa      	ldrb	r2, [r7, #3]
 8001416:	7939      	ldrb	r1, [r7, #4]
 8001418:	7978      	ldrb	r0, [r7, #5]
 800141a:	4604      	mov	r4, r0
 800141c:	4638      	mov	r0, r7
 800141e:	9403      	str	r4, [sp, #12]
 8001420:	9102      	str	r1, [sp, #8]
 8001422:	9201      	str	r2, [sp, #4]
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	4633      	mov	r3, r6
 8001428:	462a      	mov	r2, r5
 800142a:	490b      	ldr	r1, [pc, #44]	; (8001458 <getTime+0xb4>)
 800142c:	f009 fc06 	bl	800ac3c <siprintf>

	SSD1306_Puts(toArray, &Font_7x10, 1);
 8001430:	463b      	mov	r3, r7
 8001432:	2201      	movs	r2, #1
 8001434:	4909      	ldr	r1, [pc, #36]	; (800145c <getTime+0xb8>)
 8001436:	4618      	mov	r0, r3
 8001438:	f000 ff20 	bl	800227c <SSD1306_Puts>
}
 800143c:	bf00      	nop
 800143e:	3714      	adds	r7, #20
 8001440:	46bd      	mov	sp, r7
 8001442:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001444:	20004ce4 	.word	0x20004ce4
 8001448:	469c4000 	.word	0x469c4000
 800144c:	0800f054 	.word	0x0800f054
 8001450:	47c35000 	.word	0x47c35000
 8001454:	0800f058 	.word	0x0800f058
 8001458:	0800f068 	.word	0x0800f068
 800145c:	20000000 	.word	0x20000000

08001460 <getActivity>:

char* getActivity()
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
	char * activity;
	switch (GPS.currentActivity) {
 8001466:	4b0f      	ldr	r3, [pc, #60]	; (80014a4 <getActivity+0x44>)
 8001468:	f893 3264 	ldrb.w	r3, [r3, #612]	; 0x264
 800146c:	2b02      	cmp	r3, #2
 800146e:	d00c      	beq.n	800148a <getActivity+0x2a>
 8001470:	2b02      	cmp	r3, #2
 8001472:	dc0d      	bgt.n	8001490 <getActivity+0x30>
 8001474:	2b00      	cmp	r3, #0
 8001476:	d002      	beq.n	800147e <getActivity+0x1e>
 8001478:	2b01      	cmp	r3, #1
 800147a:	d003      	beq.n	8001484 <getActivity+0x24>
 800147c:	e008      	b.n	8001490 <getActivity+0x30>
		case 0:
			activity = "Geen beweging";
 800147e:	4b0a      	ldr	r3, [pc, #40]	; (80014a8 <getActivity+0x48>)
 8001480:	607b      	str	r3, [r7, #4]
			break;
 8001482:	e008      	b.n	8001496 <getActivity+0x36>
		case 1:
			activity = "Wandelen     ";
 8001484:	4b09      	ldr	r3, [pc, #36]	; (80014ac <getActivity+0x4c>)
 8001486:	607b      	str	r3, [r7, #4]
			break;
 8001488:	e005      	b.n	8001496 <getActivity+0x36>
		case 2:
			activity = "Hardlopen    ";
 800148a:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <getActivity+0x50>)
 800148c:	607b      	str	r3, [r7, #4]
			break;
 800148e:	e002      	b.n	8001496 <getActivity+0x36>
		default:
			activity = "onbekende activiteit";
 8001490:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <getActivity+0x54>)
 8001492:	607b      	str	r3, [r7, #4]
			break;
 8001494:	bf00      	nop
	}
	return activity;
 8001496:	687b      	ldr	r3, [r7, #4]
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	20004ce4 	.word	0x20004ce4
 80014a8:	0800f078 	.word	0x0800f078
 80014ac:	0800f088 	.word	0x0800f088
 80014b0:	0800f098 	.word	0x0800f098
 80014b4:	0800f0a8 	.word	0x0800f0a8

080014b8 <calculateBattery>:

float calculateBattery(uint8_t whatCalculation)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	71fb      	strb	r3, [r7, #7]
	uint16_t localADC = ADCValue;	//grab the last conversion value
 80014c2:	4b31      	ldr	r3, [pc, #196]	; (8001588 <calculateBattery+0xd0>)
 80014c4:	881b      	ldrh	r3, [r3, #0]
 80014c6:	81fb      	strh	r3, [r7, #14]
	HAL_ADC_Start_IT(&hadc1);		//start a new conversion already so it's ready for the next time the function is called
 80014c8:	4830      	ldr	r0, [pc, #192]	; (800158c <calculateBattery+0xd4>)
 80014ca:	f001 fa41 	bl	8002950 <HAL_ADC_Start_IT>
	if(whatCalculation == CALCULATEPERCENTAGE)
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d12b      	bne.n	800152c <calculateBattery+0x74>
	{
		return 71.428571428571 * ((localADC / (float)4095) * 4.2) - 200;
 80014d4:	89fb      	ldrh	r3, [r7, #14]
 80014d6:	ee07 3a90 	vmov	s15, r3
 80014da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014de:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001590 <calculateBattery+0xd8>
 80014e2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80014e6:	ee16 0a90 	vmov	r0, s13
 80014ea:	f7ff f835 	bl	8000558 <__aeabi_f2d>
 80014ee:	a322      	add	r3, pc, #136	; (adr r3, 8001578 <calculateBattery+0xc0>)
 80014f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f4:	f7ff f888 	bl	8000608 <__aeabi_dmul>
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4610      	mov	r0, r2
 80014fe:	4619      	mov	r1, r3
 8001500:	a31f      	add	r3, pc, #124	; (adr r3, 8001580 <calculateBattery+0xc8>)
 8001502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001506:	f7ff f87f 	bl	8000608 <__aeabi_dmul>
 800150a:	4602      	mov	r2, r0
 800150c:	460b      	mov	r3, r1
 800150e:	4610      	mov	r0, r2
 8001510:	4619      	mov	r1, r3
 8001512:	f04f 0200 	mov.w	r2, #0
 8001516:	4b1f      	ldr	r3, [pc, #124]	; (8001594 <calculateBattery+0xdc>)
 8001518:	f7fe febe 	bl	8000298 <__aeabi_dsub>
 800151c:	4602      	mov	r2, r0
 800151e:	460b      	mov	r3, r1
 8001520:	4610      	mov	r0, r2
 8001522:	4619      	mov	r1, r3
 8001524:	f7ff fb68 	bl	8000bf8 <__aeabi_d2f>
 8001528:	4603      	mov	r3, r0
 800152a:	e01d      	b.n	8001568 <calculateBattery+0xb0>
		//return (localADC / (float)4095) * 100;
	} else if(whatCalculation == CALCULATEVOLTAGE)
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	2b01      	cmp	r3, #1
 8001530:	d119      	bne.n	8001566 <calculateBattery+0xae>
	{
		return (localADC / (float)4095) * 4.2;
 8001532:	89fb      	ldrh	r3, [r7, #14]
 8001534:	ee07 3a90 	vmov	s15, r3
 8001538:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800153c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001590 <calculateBattery+0xd8>
 8001540:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001544:	ee16 0a90 	vmov	r0, s13
 8001548:	f7ff f806 	bl	8000558 <__aeabi_f2d>
 800154c:	a30a      	add	r3, pc, #40	; (adr r3, 8001578 <calculateBattery+0xc0>)
 800154e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001552:	f7ff f859 	bl	8000608 <__aeabi_dmul>
 8001556:	4602      	mov	r2, r0
 8001558:	460b      	mov	r3, r1
 800155a:	4610      	mov	r0, r2
 800155c:	4619      	mov	r1, r3
 800155e:	f7ff fb4b 	bl	8000bf8 <__aeabi_d2f>
 8001562:	4603      	mov	r3, r0
 8001564:	e000      	b.n	8001568 <calculateBattery+0xb0>
	}
	return -1.0;
 8001566:	4b0c      	ldr	r3, [pc, #48]	; (8001598 <calculateBattery+0xe0>)
 8001568:	ee07 3a90 	vmov	s15, r3
}
 800156c:	eeb0 0a67 	vmov.f32	s0, s15
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	cccccccd 	.word	0xcccccccd
 800157c:	4010cccc 	.word	0x4010cccc
 8001580:	b6db6d99 	.word	0xb6db6d99
 8001584:	4051db6d 	.word	0x4051db6d
 8001588:	20000224 	.word	0x20000224
 800158c:	20004c8c 	.word	0x20004c8c
 8001590:	457ff000 	.word	0x457ff000
 8001594:	40690000 	.word	0x40690000
 8001598:	bf800000 	.word	0xbf800000

0800159c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08a      	sub	sp, #40	; 0x28
 80015a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a2:	f107 0314 	add.w	r3, r7, #20
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	60da      	str	r2, [r3, #12]
 80015b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	613b      	str	r3, [r7, #16]
 80015b6:	4b37      	ldr	r3, [pc, #220]	; (8001694 <MX_GPIO_Init+0xf8>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	4a36      	ldr	r2, [pc, #216]	; (8001694 <MX_GPIO_Init+0xf8>)
 80015bc:	f043 0304 	orr.w	r3, r3, #4
 80015c0:	6313      	str	r3, [r2, #48]	; 0x30
 80015c2:	4b34      	ldr	r3, [pc, #208]	; (8001694 <MX_GPIO_Init+0xf8>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	f003 0304 	and.w	r3, r3, #4
 80015ca:	613b      	str	r3, [r7, #16]
 80015cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	4b30      	ldr	r3, [pc, #192]	; (8001694 <MX_GPIO_Init+0xf8>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	4a2f      	ldr	r2, [pc, #188]	; (8001694 <MX_GPIO_Init+0xf8>)
 80015d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015dc:	6313      	str	r3, [r2, #48]	; 0x30
 80015de:	4b2d      	ldr	r3, [pc, #180]	; (8001694 <MX_GPIO_Init+0xf8>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	60bb      	str	r3, [r7, #8]
 80015ee:	4b29      	ldr	r3, [pc, #164]	; (8001694 <MX_GPIO_Init+0xf8>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f2:	4a28      	ldr	r2, [pc, #160]	; (8001694 <MX_GPIO_Init+0xf8>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	6313      	str	r3, [r2, #48]	; 0x30
 80015fa:	4b26      	ldr	r3, [pc, #152]	; (8001694 <MX_GPIO_Init+0xf8>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	60bb      	str	r3, [r7, #8]
 8001604:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	607b      	str	r3, [r7, #4]
 800160a:	4b22      	ldr	r3, [pc, #136]	; (8001694 <MX_GPIO_Init+0xf8>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	4a21      	ldr	r2, [pc, #132]	; (8001694 <MX_GPIO_Init+0xf8>)
 8001610:	f043 0302 	orr.w	r3, r3, #2
 8001614:	6313      	str	r3, [r2, #48]	; 0x30
 8001616:	4b1f      	ldr	r3, [pc, #124]	; (8001694 <MX_GPIO_Init+0xf8>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	607b      	str	r3, [r7, #4]
 8001620:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8001622:	2200      	movs	r2, #0
 8001624:	2110      	movs	r1, #16
 8001626:	481c      	ldr	r0, [pc, #112]	; (8001698 <MX_GPIO_Init+0xfc>)
 8001628:	f002 f8d2 	bl	80037d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800162c:	2200      	movs	r2, #0
 800162e:	f240 3102 	movw	r1, #770	; 0x302
 8001632:	481a      	ldr	r0, [pc, #104]	; (800169c <MX_GPIO_Init+0x100>)
 8001634:	f002 f8cc 	bl	80037d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8001638:	2310      	movs	r3, #16
 800163a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163c:	2301      	movs	r3, #1
 800163e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001644:	2300      	movs	r3, #0
 8001646:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8001648:	f107 0314 	add.w	r3, r7, #20
 800164c:	4619      	mov	r1, r3
 800164e:	4812      	ldr	r0, [pc, #72]	; (8001698 <MX_GPIO_Init+0xfc>)
 8001650:	f001 ff3a 	bl	80034c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_9;
 8001654:	f240 3302 	movw	r3, #770	; 0x302
 8001658:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165a:	2301      	movs	r3, #1
 800165c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001662:	2300      	movs	r3, #0
 8001664:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	4619      	mov	r1, r3
 800166c:	480b      	ldr	r0, [pc, #44]	; (800169c <MX_GPIO_Init+0x100>)
 800166e:	f001 ff2b 	bl	80034c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001672:	2304      	movs	r3, #4
 8001674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001676:	2300      	movs	r3, #0
 8001678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800167e:	f107 0314 	add.w	r3, r7, #20
 8001682:	4619      	mov	r1, r3
 8001684:	4805      	ldr	r0, [pc, #20]	; (800169c <MX_GPIO_Init+0x100>)
 8001686:	f001 ff1f 	bl	80034c8 <HAL_GPIO_Init>

}
 800168a:	bf00      	nop
 800168c:	3728      	adds	r7, #40	; 0x28
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40023800 	.word	0x40023800
 8001698:	40020000 	.word	0x40020000
 800169c:	40020400 	.word	0x40020400

080016a0 <GPS_Init>:
	CDC_Transmit_FS((unsigned char *) buf, (uint16_t) strlen(buf));
}
#endif

void GPS_Init()
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(GPS_USART, &GPS.rxTmp, 1);
 80016a4:	2201      	movs	r2, #1
 80016a6:	4903      	ldr	r1, [pc, #12]	; (80016b4 <GPS_Init+0x14>)
 80016a8:	4803      	ldr	r0, [pc, #12]	; (80016b8 <GPS_Init+0x18>)
 80016aa:	f003 fdf4 	bl	8005296 <HAL_UART_Receive_IT>
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20004f40 	.word	0x20004f40
 80016b8:	200054a8 	.word	0x200054a8

080016bc <GPS_UART_CallBack>:


void GPS_UART_CallBack(){
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
	GPS.LastTime=HAL_GetTick();
 80016c0:	f001 f8f6 	bl	80028b0 <HAL_GetTick>
 80016c4:	4603      	mov	r3, r0
 80016c6:	4a35      	ldr	r2, [pc, #212]	; (800179c <GPS_UART_CallBack+0xe0>)
 80016c8:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
	static int i = 0;
	if(GPS.rxTmp != '\n' && GPS.rxIndex < sizeof(GPS.rxBuffer)-2)
 80016cc:	4b33      	ldr	r3, [pc, #204]	; (800179c <GPS_UART_CallBack+0xe0>)
 80016ce:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 80016d2:	2b0a      	cmp	r3, #10
 80016d4:	d044      	beq.n	8001760 <GPS_UART_CallBack+0xa4>
 80016d6:	4b31      	ldr	r3, [pc, #196]	; (800179c <GPS_UART_CallBack+0xe0>)
 80016d8:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 80016dc:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 80016e0:	d23e      	bcs.n	8001760 <GPS_UART_CallBack+0xa4>
	{
		if(i % 2)
 80016e2:	4b2f      	ldr	r3, [pc, #188]	; (80017a0 <GPS_UART_CallBack+0xe4>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d032      	beq.n	8001754 <GPS_UART_CallBack+0x98>
		{
			if(GPS.rxBuffer[GPS.rxIndex - 1]== ',' && GPS.rxTmp == ',') {  // check n-1 and n chr's for two ',,'
 80016ee:	4b2b      	ldr	r3, [pc, #172]	; (800179c <GPS_UART_CallBack+0xe0>)
 80016f0:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 80016f4:	3b01      	subs	r3, #1
 80016f6:	4a29      	ldr	r2, [pc, #164]	; (800179c <GPS_UART_CallBack+0xe0>)
 80016f8:	4413      	add	r3, r2
 80016fa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80016fe:	2b2c      	cmp	r3, #44	; 0x2c
 8001700:	d115      	bne.n	800172e <GPS_UART_CallBack+0x72>
 8001702:	4b26      	ldr	r3, [pc, #152]	; (800179c <GPS_UART_CallBack+0xe0>)
 8001704:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 8001708:	2b2c      	cmp	r3, #44	; 0x2c
 800170a:	d110      	bne.n	800172e <GPS_UART_CallBack+0x72>
				GPS.rxBuffer[GPS.rxIndex] = '0';      // add a '0'
 800170c:	4b23      	ldr	r3, [pc, #140]	; (800179c <GPS_UART_CallBack+0xe0>)
 800170e:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8001712:	461a      	mov	r2, r3
 8001714:	4b21      	ldr	r3, [pc, #132]	; (800179c <GPS_UART_CallBack+0xe0>)
 8001716:	4413      	add	r3, r2
 8001718:	2230      	movs	r2, #48	; 0x30
 800171a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
				GPS.rxIndex++;
 800171e:	4b1f      	ldr	r3, [pc, #124]	; (800179c <GPS_UART_CallBack+0xe0>)
 8001720:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8001724:	3301      	adds	r3, #1
 8001726:	b29a      	uxth	r2, r3
 8001728:	4b1c      	ldr	r3, [pc, #112]	; (800179c <GPS_UART_CallBack+0xe0>)
 800172a:	f8a3 225a 	strh.w	r2, [r3, #602]	; 0x25a
			}

			GPS.rxBuffer[GPS.rxIndex] = GPS.rxTmp;
 800172e:	4b1b      	ldr	r3, [pc, #108]	; (800179c <GPS_UART_CallBack+0xe0>)
 8001730:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8001734:	4619      	mov	r1, r3
 8001736:	4b19      	ldr	r3, [pc, #100]	; (800179c <GPS_UART_CallBack+0xe0>)
 8001738:	f893 225c 	ldrb.w	r2, [r3, #604]	; 0x25c
 800173c:	4b17      	ldr	r3, [pc, #92]	; (800179c <GPS_UART_CallBack+0xe0>)
 800173e:	440b      	add	r3, r1
 8001740:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

			GPS.rxIndex++;
 8001744:	4b15      	ldr	r3, [pc, #84]	; (800179c <GPS_UART_CallBack+0xe0>)
 8001746:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 800174a:	3301      	adds	r3, #1
 800174c:	b29a      	uxth	r2, r3
 800174e:	4b13      	ldr	r3, [pc, #76]	; (800179c <GPS_UART_CallBack+0xe0>)
 8001750:	f8a3 225a 	strh.w	r2, [r3, #602]	; 0x25a
		}
		i++;
 8001754:	4b12      	ldr	r3, [pc, #72]	; (80017a0 <GPS_UART_CallBack+0xe4>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	3301      	adds	r3, #1
 800175a:	4a11      	ldr	r2, [pc, #68]	; (80017a0 <GPS_UART_CallBack+0xe4>)
 800175c:	6013      	str	r3, [r2, #0]
 800175e:	e015      	b.n	800178c <GPS_UART_CallBack+0xd0>
	}
	else
	{

		if(GPS_validate((char*) GPS.rxBuffer))
 8001760:	4810      	ldr	r0, [pc, #64]	; (80017a4 <GPS_UART_CallBack+0xe8>)
 8001762:	f000 f825 	bl	80017b0 <GPS_validate>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d002      	beq.n	8001772 <GPS_UART_CallBack+0xb6>
			GPS_parse((char*) GPS.rxBuffer);
 800176c:	480d      	ldr	r0, [pc, #52]	; (80017a4 <GPS_UART_CallBack+0xe8>)
 800176e:	f000 f881 	bl	8001874 <GPS_parse>
		GPS.rxIndex=0;
 8001772:	4b0a      	ldr	r3, [pc, #40]	; (800179c <GPS_UART_CallBack+0xe0>)
 8001774:	2200      	movs	r2, #0
 8001776:	f8a3 225a 	strh.w	r2, [r3, #602]	; 0x25a
		i = 0;
 800177a:	4b09      	ldr	r3, [pc, #36]	; (80017a0 <GPS_UART_CallBack+0xe4>)
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
		memset(GPS.rxBuffer, 0, sizeof(GPS.rxBuffer));
 8001780:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001784:	2100      	movs	r1, #0
 8001786:	4807      	ldr	r0, [pc, #28]	; (80017a4 <GPS_UART_CallBack+0xe8>)
 8001788:	f008 fbd0 	bl	8009f2c <memset>
	}
	HAL_UART_Receive_IT(GPS_USART, &GPS.rxTmp, 1);
 800178c:	2201      	movs	r2, #1
 800178e:	4906      	ldr	r1, [pc, #24]	; (80017a8 <GPS_UART_CallBack+0xec>)
 8001790:	4806      	ldr	r0, [pc, #24]	; (80017ac <GPS_UART_CallBack+0xf0>)
 8001792:	f003 fd80 	bl	8005296 <HAL_UART_Receive_IT>
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	20004ce4 	.word	0x20004ce4
 80017a0:	20000230 	.word	0x20000230
 80017a4:	20004d3d 	.word	0x20004d3d
 80017a8:	20004f40 	.word	0x20004f40
 80017ac:	200054a8 	.word	0x200054a8

080017b0 <GPS_validate>:


int GPS_validate(char *nmeastr){
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 80017bc:	2300      	movs	r3, #0
 80017be:	613b      	str	r3, [r7, #16]


    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	4413      	add	r3, r2
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b24      	cmp	r3, #36	; 0x24
 80017ca:	d103      	bne.n	80017d4 <GPS_validate+0x24>
        i++;
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	3301      	adds	r3, #1
 80017d0:	617b      	str	r3, [r7, #20]
    else
        return 0;


    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80017d2:	e00c      	b.n	80017ee <GPS_validate+0x3e>
        return 0;
 80017d4:	2300      	movs	r3, #0
 80017d6:	e047      	b.n	8001868 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	4413      	add	r3, r2
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	461a      	mov	r2, r3
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	4053      	eors	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
        i++;
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	3301      	adds	r3, #1
 80017ec:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	687a      	ldr	r2, [r7, #4]
 80017f2:	4413      	add	r3, r2
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d008      	beq.n	800180c <GPS_validate+0x5c>
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	4413      	add	r3, r2
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2b2a      	cmp	r3, #42	; 0x2a
 8001804:	d002      	beq.n	800180c <GPS_validate+0x5c>
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	2b4a      	cmp	r3, #74	; 0x4a
 800180a:	dde5      	ble.n	80017d8 <GPS_validate+0x28>
    }

    if(i >= 75){
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	2b4a      	cmp	r3, #74	; 0x4a
 8001810:	dd01      	ble.n	8001816 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 8001812:	2300      	movs	r3, #0
 8001814:	e028      	b.n	8001868 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	4413      	add	r3, r2
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b2a      	cmp	r3, #42	; 0x2a
 8001820:	d119      	bne.n	8001856 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	3301      	adds	r3, #1
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	3302      	adds	r3, #2
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 800183a:	2300      	movs	r3, #0
 800183c:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 800183e:	f107 0308 	add.w	r3, r7, #8
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	490a      	ldr	r1, [pc, #40]	; (8001870 <GPS_validate+0xc0>)
 8001846:	4618      	mov	r0, r3
 8001848:	f009 f9f8 	bl	800ac3c <siprintf>

    return((checkcalcstr[0] == check[0])
 800184c:	7a3a      	ldrb	r2, [r7, #8]
 800184e:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001850:	429a      	cmp	r2, r3
 8001852:	d108      	bne.n	8001866 <GPS_validate+0xb6>
 8001854:	e001      	b.n	800185a <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 8001856:	2300      	movs	r3, #0
 8001858:	e006      	b.n	8001868 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 800185a:	7a7a      	ldrb	r2, [r7, #9]
 800185c:	7b7b      	ldrb	r3, [r7, #13]
 800185e:	429a      	cmp	r2, r3
 8001860:	d101      	bne.n	8001866 <GPS_validate+0xb6>
 8001862:	2301      	movs	r3, #1
 8001864:	e000      	b.n	8001868 <GPS_validate+0xb8>
 8001866:	2300      	movs	r3, #0
}
 8001868:	4618      	mov	r0, r3
 800186a:	3718      	adds	r7, #24
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	0800f0c0 	.word	0x0800f0c0

08001874 <GPS_parse>:

void GPS_parse(char *GPSstrParse){
 8001874:	b580      	push	{r7, lr}
 8001876:	b08a      	sub	sp, #40	; 0x28
 8001878:	af08      	add	r7, sp, #32
 800187a:	6078      	str	r0, [r7, #4]



	   if(!strncmp(GPSstrParse, "$GPGGA", 6)){
 800187c:	2206      	movs	r2, #6
 800187e:	494a      	ldr	r1, [pc, #296]	; (80019a8 <GPS_parse+0x134>)
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f009 fa6c 	bl	800ad5e <strncmp>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d118      	bne.n	80018be <GPS_parse+0x4a>

	    	if (sscanf(GPSstrParse, "$GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1)
 800188c:	4b47      	ldr	r3, [pc, #284]	; (80019ac <GPS_parse+0x138>)
 800188e:	9307      	str	r3, [sp, #28]
 8001890:	4b47      	ldr	r3, [pc, #284]	; (80019b0 <GPS_parse+0x13c>)
 8001892:	9306      	str	r3, [sp, #24]
 8001894:	4b47      	ldr	r3, [pc, #284]	; (80019b4 <GPS_parse+0x140>)
 8001896:	9305      	str	r3, [sp, #20]
 8001898:	4b47      	ldr	r3, [pc, #284]	; (80019b8 <GPS_parse+0x144>)
 800189a:	9304      	str	r3, [sp, #16]
 800189c:	4b47      	ldr	r3, [pc, #284]	; (80019bc <GPS_parse+0x148>)
 800189e:	9303      	str	r3, [sp, #12]
 80018a0:	4b47      	ldr	r3, [pc, #284]	; (80019c0 <GPS_parse+0x14c>)
 80018a2:	9302      	str	r3, [sp, #8]
 80018a4:	4b47      	ldr	r3, [pc, #284]	; (80019c4 <GPS_parse+0x150>)
 80018a6:	9301      	str	r3, [sp, #4]
 80018a8:	4b47      	ldr	r3, [pc, #284]	; (80019c8 <GPS_parse+0x154>)
 80018aa:	9300      	str	r3, [sp, #0]
 80018ac:	4b47      	ldr	r3, [pc, #284]	; (80019cc <GPS_parse+0x158>)
 80018ae:	4a48      	ldr	r2, [pc, #288]	; (80019d0 <GPS_parse+0x15c>)
 80018b0:	4948      	ldr	r1, [pc, #288]	; (80019d4 <GPS_parse+0x160>)
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f009 f9e2 	bl	800ac7c <siscanf>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	e070      	b.n	80019a0 <GPS_parse+0x12c>
	    		return;
	    }
	    else if (!strncmp(GPSstrParse, "$GPRMC", 6)){
 80018be:	2206      	movs	r2, #6
 80018c0:	4945      	ldr	r1, [pc, #276]	; (80019d8 <GPS_parse+0x164>)
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f009 fa4b 	bl	800ad5e <strncmp>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d114      	bne.n	80018f8 <GPS_parse+0x84>

	    	if(sscanf(GPSstrParse, "$GPRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1)
 80018ce:	4b43      	ldr	r3, [pc, #268]	; (80019dc <GPS_parse+0x168>)
 80018d0:	9305      	str	r3, [sp, #20]
 80018d2:	4b43      	ldr	r3, [pc, #268]	; (80019e0 <GPS_parse+0x16c>)
 80018d4:	9304      	str	r3, [sp, #16]
 80018d6:	4b43      	ldr	r3, [pc, #268]	; (80019e4 <GPS_parse+0x170>)
 80018d8:	9303      	str	r3, [sp, #12]
 80018da:	4b39      	ldr	r3, [pc, #228]	; (80019c0 <GPS_parse+0x14c>)
 80018dc:	9302      	str	r3, [sp, #8]
 80018de:	4b39      	ldr	r3, [pc, #228]	; (80019c4 <GPS_parse+0x150>)
 80018e0:	9301      	str	r3, [sp, #4]
 80018e2:	4b39      	ldr	r3, [pc, #228]	; (80019c8 <GPS_parse+0x154>)
 80018e4:	9300      	str	r3, [sp, #0]
 80018e6:	4b39      	ldr	r3, [pc, #228]	; (80019cc <GPS_parse+0x158>)
 80018e8:	4a39      	ldr	r2, [pc, #228]	; (80019d0 <GPS_parse+0x15c>)
 80018ea:	493f      	ldr	r1, [pc, #252]	; (80019e8 <GPS_parse+0x174>)
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f009 f9c5 	bl	800ac7c <siscanf>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	e053      	b.n	80019a0 <GPS_parse+0x12c>
	    		return;
	    }
	    else if (!strncmp(GPSstrParse, "$GPGLL", 6)){
 80018f8:	2206      	movs	r2, #6
 80018fa:	493c      	ldr	r1, [pc, #240]	; (80019ec <GPS_parse+0x178>)
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f009 fa2e 	bl	800ad5e <strncmp>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d12f      	bne.n	8001968 <GPS_parse+0xf4>

	        if(sscanf(GPSstrParse, "$GPGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1)
 8001908:	4b39      	ldr	r3, [pc, #228]	; (80019f0 <GPS_parse+0x17c>)
 800190a:	9303      	str	r3, [sp, #12]
 800190c:	4b30      	ldr	r3, [pc, #192]	; (80019d0 <GPS_parse+0x15c>)
 800190e:	9302      	str	r3, [sp, #8]
 8001910:	4b2b      	ldr	r3, [pc, #172]	; (80019c0 <GPS_parse+0x14c>)
 8001912:	9301      	str	r3, [sp, #4]
 8001914:	4b2b      	ldr	r3, [pc, #172]	; (80019c4 <GPS_parse+0x150>)
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	4b2b      	ldr	r3, [pc, #172]	; (80019c8 <GPS_parse+0x154>)
 800191a:	4a2c      	ldr	r2, [pc, #176]	; (80019cc <GPS_parse+0x158>)
 800191c:	4935      	ldr	r1, [pc, #212]	; (80019f4 <GPS_parse+0x180>)
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f009 f9ac 	bl	800ac7c <siscanf>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	dd3a      	ble.n	80019a0 <GPS_parse+0x12c>
	        {
				GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 800192a:	4b33      	ldr	r3, [pc, #204]	; (80019f8 <GPS_parse+0x184>)
 800192c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001930:	4b31      	ldr	r3, [pc, #196]	; (80019f8 <GPS_parse+0x184>)
 8001932:	7f1b      	ldrb	r3, [r3, #28]
 8001934:	4618      	mov	r0, r3
 8001936:	eeb0 0a67 	vmov.f32	s0, s15
 800193a:	f000 f871 	bl	8001a20 <GPS_nmea_to_dec>
 800193e:	eef0 7a40 	vmov.f32	s15, s0
 8001942:	4b2d      	ldr	r3, [pc, #180]	; (80019f8 <GPS_parse+0x184>)
 8001944:	edc3 7a01 	vstr	s15, [r3, #4]
				GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8001948:	4b2b      	ldr	r3, [pc, #172]	; (80019f8 <GPS_parse+0x184>)
 800194a:	edd3 7a04 	vldr	s15, [r3, #16]
 800194e:	4b2a      	ldr	r3, [pc, #168]	; (80019f8 <GPS_parse+0x184>)
 8001950:	7f5b      	ldrb	r3, [r3, #29]
 8001952:	4618      	mov	r0, r3
 8001954:	eeb0 0a67 	vmov.f32	s0, s15
 8001958:	f000 f862 	bl	8001a20 <GPS_nmea_to_dec>
 800195c:	eef0 7a40 	vmov.f32	s15, s0
 8001960:	4b25      	ldr	r3, [pc, #148]	; (80019f8 <GPS_parse+0x184>)
 8001962:	edc3 7a00 	vstr	s15, [r3]

				return;
 8001966:	e01b      	b.n	80019a0 <GPS_parse+0x12c>
			}
	    }
	    else if (!strncmp(GPSstrParse, "$GPVTG", 6)){
 8001968:	2206      	movs	r2, #6
 800196a:	4924      	ldr	r1, [pc, #144]	; (80019fc <GPS_parse+0x188>)
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f009 f9f6 	bl	800ad5e <strncmp>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d113      	bne.n	80019a0 <GPS_parse+0x12c>

			if(sscanf(GPSstrParse, "$GPVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 8001978:	4b21      	ldr	r3, [pc, #132]	; (8001a00 <GPS_parse+0x18c>)
 800197a:	9305      	str	r3, [sp, #20]
 800197c:	4b21      	ldr	r3, [pc, #132]	; (8001a04 <GPS_parse+0x190>)
 800197e:	9304      	str	r3, [sp, #16]
 8001980:	4b21      	ldr	r3, [pc, #132]	; (8001a08 <GPS_parse+0x194>)
 8001982:	9303      	str	r3, [sp, #12]
 8001984:	4b17      	ldr	r3, [pc, #92]	; (80019e4 <GPS_parse+0x170>)
 8001986:	9302      	str	r3, [sp, #8]
 8001988:	4b20      	ldr	r3, [pc, #128]	; (8001a0c <GPS_parse+0x198>)
 800198a:	9301      	str	r3, [sp, #4]
 800198c:	4b20      	ldr	r3, [pc, #128]	; (8001a10 <GPS_parse+0x19c>)
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	4b20      	ldr	r3, [pc, #128]	; (8001a14 <GPS_parse+0x1a0>)
 8001992:	4a21      	ldr	r2, [pc, #132]	; (8001a18 <GPS_parse+0x1a4>)
 8001994:	4921      	ldr	r1, [pc, #132]	; (8001a1c <GPS_parse+0x1a8>)
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f009 f970 	bl	800ac7c <siscanf>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
				return;

	    }
	}
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	0800f0c8 	.word	0x0800f0c8
 80019ac:	20004d14 	.word	0x20004d14
 80019b0:	20004d10 	.word	0x20004d10
 80019b4:	20004d0c 	.word	0x20004d0c
 80019b8:	20004d08 	.word	0x20004d08
 80019bc:	20004d04 	.word	0x20004d04
 80019c0:	20004d01 	.word	0x20004d01
 80019c4:	20004cf4 	.word	0x20004cf4
 80019c8:	20004d00 	.word	0x20004d00
 80019cc:	20004cf8 	.word	0x20004cf8
 80019d0:	20004cfc 	.word	0x20004cfc
 80019d4:	0800f0d0 	.word	0x0800f0d0
 80019d8:	0800f0f8 	.word	0x0800f0f8
 80019dc:	20004d20 	.word	0x20004d20
 80019e0:	20004d1c 	.word	0x20004d1c
 80019e4:	20004d18 	.word	0x20004d18
 80019e8:	0800f100 	.word	0x0800f100
 80019ec:	0800f120 	.word	0x0800f120
 80019f0:	20004d24 	.word	0x20004d24
 80019f4:	0800f128 	.word	0x0800f128
 80019f8:	20004ce4 	.word	0x20004ce4
 80019fc:	0800f144 	.word	0x0800f144
 8001a00:	20004d3c 	.word	0x20004d3c
 8001a04:	20004d38 	.word	0x20004d38
 8001a08:	20004d35 	.word	0x20004d35
 8001a0c:	20004d34 	.word	0x20004d34
 8001a10:	20004d30 	.word	0x20004d30
 8001a14:	20004d2c 	.word	0x20004d2c
 8001a18:	20004d28 	.word	0x20004d28
 8001a1c:	0800f14c 	.word	0x0800f14c

08001a20 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8001a20:	b480      	push	{r7}
 8001a22:	b087      	sub	sp, #28
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 8001a2e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a32:	eddf 6a20 	vldr	s13, [pc, #128]	; 8001ab4 <GPS_nmea_to_dec+0x94>
 8001a36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a3e:	ee17 3a90 	vmov	r3, s15
 8001a42:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	2264      	movs	r2, #100	; 0x64
 8001a48:	fb02 f303 	mul.w	r3, r2, r3
 8001a4c:	ee07 3a90 	vmov	s15, r3
 8001a50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a54:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a5c:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8001a60:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a64:	eddf 6a14 	vldr	s13, [pc, #80]	; 8001ab8 <GPS_nmea_to_dec+0x98>
 8001a68:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a6c:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	ee07 3a90 	vmov	s15, r3
 8001a76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a7a:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a82:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 8001a86:	78fb      	ldrb	r3, [r7, #3]
 8001a88:	2b53      	cmp	r3, #83	; 0x53
 8001a8a:	d002      	beq.n	8001a92 <GPS_nmea_to_dec+0x72>
 8001a8c:	78fb      	ldrb	r3, [r7, #3]
 8001a8e:	2b57      	cmp	r3, #87	; 0x57
 8001a90:	d105      	bne.n	8001a9e <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 8001a92:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a96:	eef1 7a67 	vneg.f32	s15, s15
 8001a9a:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	ee07 3a90 	vmov	s15, r3
}
 8001aa4:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa8:	371c      	adds	r7, #28
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	42c80000 	.word	0x42c80000
 8001ab8:	42700000 	.word	0x42700000

08001abc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ac0:	4b12      	ldr	r3, [pc, #72]	; (8001b0c <MX_I2C1_Init+0x50>)
 8001ac2:	4a13      	ldr	r2, [pc, #76]	; (8001b10 <MX_I2C1_Init+0x54>)
 8001ac4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001ac6:	4b11      	ldr	r3, [pc, #68]	; (8001b0c <MX_I2C1_Init+0x50>)
 8001ac8:	4a12      	ldr	r2, [pc, #72]	; (8001b14 <MX_I2C1_Init+0x58>)
 8001aca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001acc:	4b0f      	ldr	r3, [pc, #60]	; (8001b0c <MX_I2C1_Init+0x50>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001ad2:	4b0e      	ldr	r3, [pc, #56]	; (8001b0c <MX_I2C1_Init+0x50>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ad8:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <MX_I2C1_Init+0x50>)
 8001ada:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ade:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ae0:	4b0a      	ldr	r3, [pc, #40]	; (8001b0c <MX_I2C1_Init+0x50>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ae6:	4b09      	ldr	r3, [pc, #36]	; (8001b0c <MX_I2C1_Init+0x50>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001aec:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <MX_I2C1_Init+0x50>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001af2:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <MX_I2C1_Init+0x50>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001af8:	4804      	ldr	r0, [pc, #16]	; (8001b0c <MX_I2C1_Init+0x50>)
 8001afa:	f001 fe83 	bl	8003804 <HAL_I2C_Init>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b04:	f000 f91c 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b08:	bf00      	nop
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	20004f4c 	.word	0x20004f4c
 8001b10:	40005400 	.word	0x40005400
 8001b14:	00061a80 	.word	0x00061a80

08001b18 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08a      	sub	sp, #40	; 0x28
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 0314 	add.w	r3, r7, #20
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a19      	ldr	r2, [pc, #100]	; (8001b9c <HAL_I2C_MspInit+0x84>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d12b      	bne.n	8001b92 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]
 8001b3e:	4b18      	ldr	r3, [pc, #96]	; (8001ba0 <HAL_I2C_MspInit+0x88>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b42:	4a17      	ldr	r2, [pc, #92]	; (8001ba0 <HAL_I2C_MspInit+0x88>)
 8001b44:	f043 0302 	orr.w	r3, r3, #2
 8001b48:	6313      	str	r3, [r2, #48]	; 0x30
 8001b4a:	4b15      	ldr	r3, [pc, #84]	; (8001ba0 <HAL_I2C_MspInit+0x88>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	613b      	str	r3, [r7, #16]
 8001b54:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b56:	23c0      	movs	r3, #192	; 0xc0
 8001b58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b5a:	2312      	movs	r3, #18
 8001b5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b62:	2303      	movs	r3, #3
 8001b64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b66:	2304      	movs	r3, #4
 8001b68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b6a:	f107 0314 	add.w	r3, r7, #20
 8001b6e:	4619      	mov	r1, r3
 8001b70:	480c      	ldr	r0, [pc, #48]	; (8001ba4 <HAL_I2C_MspInit+0x8c>)
 8001b72:	f001 fca9 	bl	80034c8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <HAL_I2C_MspInit+0x88>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	4a08      	ldr	r2, [pc, #32]	; (8001ba0 <HAL_I2C_MspInit+0x88>)
 8001b80:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b84:	6413      	str	r3, [r2, #64]	; 0x40
 8001b86:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <HAL_I2C_MspInit+0x88>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001b92:	bf00      	nop
 8001b94:	3728      	adds	r7, #40	; 0x28
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40005400 	.word	0x40005400
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	40020400 	.word	0x40020400

08001ba8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bac:	f000 fe4a 	bl	8002844 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bb0:	f000 f836 	bl	8001c20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bb4:	f7ff fcf2 	bl	800159c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001bb8:	f7ff ff80 	bl	8001abc <MX_I2C1_Init>
  MX_SPI1_Init();
 8001bbc:	f000 f8e0 	bl	8001d80 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001bc0:	f000 fda4 	bl	800270c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001bc4:	f7ff fa1a 	bl	8000ffc <MX_ADC1_Init>
  MX_FATFS_Init();
 8001bc8:	f004 f8a4 	bl	8005d14 <MX_FATFS_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001bcc:	f000 f892 	bl	8001cf4 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  GPS_Init();
 8001bd0:	f7ff fd66 	bl	80016a0 <GPS_Init>
  SSD1306_Init();
 8001bd4:	f000 f952 	bl	8001e7c <SSD1306_Init>
  SSD1306_Clear();
 8001bd8:	f000 fb75 	bl	80022c6 <SSD1306_Clear>
  SSD1306_UpdateScreen();
 8001bdc:	f000 fa12 	bl	8002004 <SSD1306_UpdateScreen>

  initSdCard();
 8001be0:	f000 f8b4 	bl	8001d4c <initSdCard>

  __HAL_UART_ENABLE_IT(&huart1, UART_FLAG_RXNE);
 8001be4:	4b0c      	ldr	r3, [pc, #48]	; (8001c18 <main+0x70>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	695a      	ldr	r2, [r3, #20]
 8001bea:	4b0b      	ldr	r3, [pc, #44]	; (8001c18 <main+0x70>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f042 0220 	orr.w	r2, r2, #32
 8001bf2:	615a      	str	r2, [r3, #20]
  __HAL_ADC_ENABLE_IT(&hadc1, ADC_FLAG_EOC);
 8001bf4:	4b09      	ldr	r3, [pc, #36]	; (8001c1c <main+0x74>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	685a      	ldr	r2, [r3, #4]
 8001bfa:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <main+0x74>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f042 0202 	orr.w	r2, r2, #2
 8001c02:	605a      	str	r2, [r3, #4]

  HAL_ADC_Start_IT(&hadc1);
 8001c04:	4805      	ldr	r0, [pc, #20]	; (8001c1c <main+0x74>)
 8001c06:	f000 fea3 	bl	8002950 <HAL_ADC_Start_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001c0a:	f004 fea7 	bl	800695c <osKernelInitialize>
  MX_FREERTOS_Init();
 8001c0e:	f7ff fa9f 	bl	8001150 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8001c12:	f004 fec7 	bl	80069a4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c16:	e7fe      	b.n	8001c16 <main+0x6e>
 8001c18:	200054a8 	.word	0x200054a8
 8001c1c:	20004c8c 	.word	0x20004c8c

08001c20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b094      	sub	sp, #80	; 0x50
 8001c24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c26:	f107 0320 	add.w	r3, r7, #32
 8001c2a:	2230      	movs	r2, #48	; 0x30
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f008 f97c 	bl	8009f2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c34:	f107 030c 	add.w	r3, r7, #12
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	605a      	str	r2, [r3, #4]
 8001c3e:	609a      	str	r2, [r3, #8]
 8001c40:	60da      	str	r2, [r3, #12]
 8001c42:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c44:	2300      	movs	r3, #0
 8001c46:	60bb      	str	r3, [r7, #8]
 8001c48:	4b28      	ldr	r3, [pc, #160]	; (8001cec <SystemClock_Config+0xcc>)
 8001c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4c:	4a27      	ldr	r2, [pc, #156]	; (8001cec <SystemClock_Config+0xcc>)
 8001c4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c52:	6413      	str	r3, [r2, #64]	; 0x40
 8001c54:	4b25      	ldr	r3, [pc, #148]	; (8001cec <SystemClock_Config+0xcc>)
 8001c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c5c:	60bb      	str	r3, [r7, #8]
 8001c5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c60:	2300      	movs	r3, #0
 8001c62:	607b      	str	r3, [r7, #4]
 8001c64:	4b22      	ldr	r3, [pc, #136]	; (8001cf0 <SystemClock_Config+0xd0>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001c6c:	4a20      	ldr	r2, [pc, #128]	; (8001cf0 <SystemClock_Config+0xd0>)
 8001c6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c72:	6013      	str	r3, [r2, #0]
 8001c74:	4b1e      	ldr	r3, [pc, #120]	; (8001cf0 <SystemClock_Config+0xd0>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c7c:	607b      	str	r3, [r7, #4]
 8001c7e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c80:	2302      	movs	r3, #2
 8001c82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c84:	2301      	movs	r3, #1
 8001c86:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c88:	2310      	movs	r3, #16
 8001c8a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c90:	2300      	movs	r3, #0
 8001c92:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c94:	2308      	movs	r3, #8
 8001c96:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001c98:	2354      	movs	r3, #84	; 0x54
 8001c9a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001ca0:	2305      	movs	r3, #5
 8001ca2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ca4:	f107 0320 	add.w	r3, r7, #32
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f002 fb25 	bl	80042f8 <HAL_RCC_OscConfig>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001cb4:	f000 f844 	bl	8001d40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cb8:	230f      	movs	r3, #15
 8001cba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001cce:	f107 030c 	add.w	r3, r7, #12
 8001cd2:	2102      	movs	r1, #2
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f002 fd87 	bl	80047e8 <HAL_RCC_ClockConfig>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001ce0:	f000 f82e 	bl	8001d40 <Error_Handler>
  }
}
 8001ce4:	bf00      	nop
 8001ce6:	3750      	adds	r7, #80	; 0x50
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	40007000 	.word	0x40007000

08001cf4 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	2105      	movs	r1, #5
 8001cfc:	2025      	movs	r0, #37	; 0x25
 8001cfe:	f001 fb27 	bl	8003350 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d02:	2025      	movs	r0, #37	; 0x25
 8001d04:	f001 fb40 	bl	8003388 <HAL_NVIC_EnableIRQ>
  /* ADC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	2105      	movs	r1, #5
 8001d0c:	2012      	movs	r0, #18
 8001d0e:	f001 fb1f 	bl	8003350 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001d12:	2012      	movs	r0, #18
 8001d14:	f001 fb38 	bl	8003388 <HAL_NVIC_EnableIRQ>
}
 8001d18:	bf00      	nop
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a04      	ldr	r2, [pc, #16]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d101      	bne.n	8001d32 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d2e:	f000 fdab 	bl	8002888 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40000400 	.word	0x40000400

08001d40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d44:	b672      	cpsid	i
}
 8001d46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d48:	e7fe      	b.n	8001d48 <Error_Handler+0x8>
	...

08001d4c <initSdCard>:
FATFS FatFs; 	//Fatfs handle
FIL fil; 		//File handle
FRESULT fres; //Result after operations

bool initSdCard()
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
	fres = f_mount(&FatFs, "", 1); //1=mount now
 8001d50:	2201      	movs	r2, #1
 8001d52:	4908      	ldr	r1, [pc, #32]	; (8001d74 <initSdCard+0x28>)
 8001d54:	4808      	ldr	r0, [pc, #32]	; (8001d78 <initSdCard+0x2c>)
 8001d56:	f004 fcb7 	bl	80066c8 <f_mount>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	4b07      	ldr	r3, [pc, #28]	; (8001d7c <initSdCard+0x30>)
 8001d60:	701a      	strb	r2, [r3, #0]
	if (fres != FR_OK)
 8001d62:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <initSdCard+0x30>)
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <initSdCard+0x22>
	{
	   	return false;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	e000      	b.n	8001d70 <initSdCard+0x24>
	} else
	{
	   	return true;
 8001d6e:	2301      	movs	r3, #1
	}
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	0800f16c 	.word	0x0800f16c
 8001d78:	20004fa0 	.word	0x20004fa0
 8001d7c:	200051d4 	.word	0x200051d4

08001d80 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001d84:	4b17      	ldr	r3, [pc, #92]	; (8001de4 <MX_SPI1_Init+0x64>)
 8001d86:	4a18      	ldr	r2, [pc, #96]	; (8001de8 <MX_SPI1_Init+0x68>)
 8001d88:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d8a:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <MX_SPI1_Init+0x64>)
 8001d8c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d90:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d92:	4b14      	ldr	r3, [pc, #80]	; (8001de4 <MX_SPI1_Init+0x64>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d98:	4b12      	ldr	r3, [pc, #72]	; (8001de4 <MX_SPI1_Init+0x64>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d9e:	4b11      	ldr	r3, [pc, #68]	; (8001de4 <MX_SPI1_Init+0x64>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001da4:	4b0f      	ldr	r3, [pc, #60]	; (8001de4 <MX_SPI1_Init+0x64>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001daa:	4b0e      	ldr	r3, [pc, #56]	; (8001de4 <MX_SPI1_Init+0x64>)
 8001dac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001db0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001db2:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <MX_SPI1_Init+0x64>)
 8001db4:	2230      	movs	r2, #48	; 0x30
 8001db6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001db8:	4b0a      	ldr	r3, [pc, #40]	; (8001de4 <MX_SPI1_Init+0x64>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dbe:	4b09      	ldr	r3, [pc, #36]	; (8001de4 <MX_SPI1_Init+0x64>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dc4:	4b07      	ldr	r3, [pc, #28]	; (8001de4 <MX_SPI1_Init+0x64>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001dca:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <MX_SPI1_Init+0x64>)
 8001dcc:	220a      	movs	r2, #10
 8001dce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001dd0:	4804      	ldr	r0, [pc, #16]	; (8001de4 <MX_SPI1_Init+0x64>)
 8001dd2:	f002 ff0b 	bl	8004bec <HAL_SPI_Init>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001ddc:	f7ff ffb0 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001de0:	bf00      	nop
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	20005408 	.word	0x20005408
 8001de8:	40013000 	.word	0x40013000

08001dec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08a      	sub	sp, #40	; 0x28
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df4:	f107 0314 	add.w	r3, r7, #20
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]
 8001e02:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a19      	ldr	r2, [pc, #100]	; (8001e70 <HAL_SPI_MspInit+0x84>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d12b      	bne.n	8001e66 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	613b      	str	r3, [r7, #16]
 8001e12:	4b18      	ldr	r3, [pc, #96]	; (8001e74 <HAL_SPI_MspInit+0x88>)
 8001e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e16:	4a17      	ldr	r2, [pc, #92]	; (8001e74 <HAL_SPI_MspInit+0x88>)
 8001e18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e1e:	4b15      	ldr	r3, [pc, #84]	; (8001e74 <HAL_SPI_MspInit+0x88>)
 8001e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e26:	613b      	str	r3, [r7, #16]
 8001e28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
 8001e2e:	4b11      	ldr	r3, [pc, #68]	; (8001e74 <HAL_SPI_MspInit+0x88>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	4a10      	ldr	r2, [pc, #64]	; (8001e74 <HAL_SPI_MspInit+0x88>)
 8001e34:	f043 0301 	orr.w	r3, r3, #1
 8001e38:	6313      	str	r3, [r2, #48]	; 0x30
 8001e3a:	4b0e      	ldr	r3, [pc, #56]	; (8001e74 <HAL_SPI_MspInit+0x88>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	f003 0301 	and.w	r3, r3, #1
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001e46:	23e0      	movs	r3, #224	; 0xe0
 8001e48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e52:	2303      	movs	r3, #3
 8001e54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e56:	2305      	movs	r3, #5
 8001e58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5a:	f107 0314 	add.w	r3, r7, #20
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4805      	ldr	r0, [pc, #20]	; (8001e78 <HAL_SPI_MspInit+0x8c>)
 8001e62:	f001 fb31 	bl	80034c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001e66:	bf00      	nop
 8001e68:	3728      	adds	r7, #40	; 0x28
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	40013000 	.word	0x40013000
 8001e74:	40023800 	.word	0x40023800
 8001e78:	40020000 	.word	0x40020000

08001e7c <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001e82:	f000 fa29 	bl	80022d8 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001e86:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	2178      	movs	r1, #120	; 0x78
 8001e8e:	485b      	ldr	r0, [pc, #364]	; (8001ffc <SSD1306_Init+0x180>)
 8001e90:	f001 fefa 	bl	8003c88 <HAL_I2C_IsDeviceReady>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	e0a9      	b.n	8001ff2 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8001e9e:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001ea2:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001ea4:	e002      	b.n	8001eac <SSD1306_Init+0x30>
		p--;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	3b01      	subs	r3, #1
 8001eaa:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d1f9      	bne.n	8001ea6 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001eb2:	22ae      	movs	r2, #174	; 0xae
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	2078      	movs	r0, #120	; 0x78
 8001eb8:	f000 fa6c 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8001ebc:	2220      	movs	r2, #32
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	2078      	movs	r0, #120	; 0x78
 8001ec2:	f000 fa67 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001ec6:	2210      	movs	r2, #16
 8001ec8:	2100      	movs	r1, #0
 8001eca:	2078      	movs	r0, #120	; 0x78
 8001ecc:	f000 fa62 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001ed0:	22b0      	movs	r2, #176	; 0xb0
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	2078      	movs	r0, #120	; 0x78
 8001ed6:	f000 fa5d 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001eda:	22c8      	movs	r2, #200	; 0xc8
 8001edc:	2100      	movs	r1, #0
 8001ede:	2078      	movs	r0, #120	; 0x78
 8001ee0:	f000 fa58 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	2078      	movs	r0, #120	; 0x78
 8001eea:	f000 fa53 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001eee:	2210      	movs	r2, #16
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	2078      	movs	r0, #120	; 0x78
 8001ef4:	f000 fa4e 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001ef8:	2240      	movs	r2, #64	; 0x40
 8001efa:	2100      	movs	r1, #0
 8001efc:	2078      	movs	r0, #120	; 0x78
 8001efe:	f000 fa49 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001f02:	2281      	movs	r2, #129	; 0x81
 8001f04:	2100      	movs	r1, #0
 8001f06:	2078      	movs	r0, #120	; 0x78
 8001f08:	f000 fa44 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001f0c:	22ff      	movs	r2, #255	; 0xff
 8001f0e:	2100      	movs	r1, #0
 8001f10:	2078      	movs	r0, #120	; 0x78
 8001f12:	f000 fa3f 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001f16:	22a1      	movs	r2, #161	; 0xa1
 8001f18:	2100      	movs	r1, #0
 8001f1a:	2078      	movs	r0, #120	; 0x78
 8001f1c:	f000 fa3a 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001f20:	22a6      	movs	r2, #166	; 0xa6
 8001f22:	2100      	movs	r1, #0
 8001f24:	2078      	movs	r0, #120	; 0x78
 8001f26:	f000 fa35 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001f2a:	22a8      	movs	r2, #168	; 0xa8
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	2078      	movs	r0, #120	; 0x78
 8001f30:	f000 fa30 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001f34:	223f      	movs	r2, #63	; 0x3f
 8001f36:	2100      	movs	r1, #0
 8001f38:	2078      	movs	r0, #120	; 0x78
 8001f3a:	f000 fa2b 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001f3e:	22a4      	movs	r2, #164	; 0xa4
 8001f40:	2100      	movs	r1, #0
 8001f42:	2078      	movs	r0, #120	; 0x78
 8001f44:	f000 fa26 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001f48:	22d3      	movs	r2, #211	; 0xd3
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	2078      	movs	r0, #120	; 0x78
 8001f4e:	f000 fa21 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001f52:	2200      	movs	r2, #0
 8001f54:	2100      	movs	r1, #0
 8001f56:	2078      	movs	r0, #120	; 0x78
 8001f58:	f000 fa1c 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001f5c:	22d5      	movs	r2, #213	; 0xd5
 8001f5e:	2100      	movs	r1, #0
 8001f60:	2078      	movs	r0, #120	; 0x78
 8001f62:	f000 fa17 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001f66:	22f0      	movs	r2, #240	; 0xf0
 8001f68:	2100      	movs	r1, #0
 8001f6a:	2078      	movs	r0, #120	; 0x78
 8001f6c:	f000 fa12 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001f70:	22d9      	movs	r2, #217	; 0xd9
 8001f72:	2100      	movs	r1, #0
 8001f74:	2078      	movs	r0, #120	; 0x78
 8001f76:	f000 fa0d 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001f7a:	2222      	movs	r2, #34	; 0x22
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	2078      	movs	r0, #120	; 0x78
 8001f80:	f000 fa08 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001f84:	22da      	movs	r2, #218	; 0xda
 8001f86:	2100      	movs	r1, #0
 8001f88:	2078      	movs	r0, #120	; 0x78
 8001f8a:	f000 fa03 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001f8e:	2212      	movs	r2, #18
 8001f90:	2100      	movs	r1, #0
 8001f92:	2078      	movs	r0, #120	; 0x78
 8001f94:	f000 f9fe 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001f98:	22db      	movs	r2, #219	; 0xdb
 8001f9a:	2100      	movs	r1, #0
 8001f9c:	2078      	movs	r0, #120	; 0x78
 8001f9e:	f000 f9f9 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001fa2:	2220      	movs	r2, #32
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	2078      	movs	r0, #120	; 0x78
 8001fa8:	f000 f9f4 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001fac:	228d      	movs	r2, #141	; 0x8d
 8001fae:	2100      	movs	r1, #0
 8001fb0:	2078      	movs	r0, #120	; 0x78
 8001fb2:	f000 f9ef 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001fb6:	2214      	movs	r2, #20
 8001fb8:	2100      	movs	r1, #0
 8001fba:	2078      	movs	r0, #120	; 0x78
 8001fbc:	f000 f9ea 	bl	8002394 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001fc0:	22af      	movs	r2, #175	; 0xaf
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	2078      	movs	r0, #120	; 0x78
 8001fc6:	f000 f9e5 	bl	8002394 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001fca:	222e      	movs	r2, #46	; 0x2e
 8001fcc:	2100      	movs	r1, #0
 8001fce:	2078      	movs	r0, #120	; 0x78
 8001fd0:	f000 f9e0 	bl	8002394 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001fd4:	2000      	movs	r0, #0
 8001fd6:	f000 f843 	bl	8002060 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8001fda:	f000 f813 	bl	8002004 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8001fde:	4b08      	ldr	r3, [pc, #32]	; (8002000 <SSD1306_Init+0x184>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001fe4:	4b06      	ldr	r3, [pc, #24]	; (8002000 <SSD1306_Init+0x184>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001fea:	4b05      	ldr	r3, [pc, #20]	; (8002000 <SSD1306_Init+0x184>)
 8001fec:	2201      	movs	r2, #1
 8001fee:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001ff0:	2301      	movs	r3, #1
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20004f4c 	.word	0x20004f4c
 8002000:	20000634 	.word	0x20000634

08002004 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 800200a:	2300      	movs	r3, #0
 800200c:	71fb      	strb	r3, [r7, #7]
 800200e:	e01d      	b.n	800204c <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	3b50      	subs	r3, #80	; 0x50
 8002014:	b2db      	uxtb	r3, r3
 8002016:	461a      	mov	r2, r3
 8002018:	2100      	movs	r1, #0
 800201a:	2078      	movs	r0, #120	; 0x78
 800201c:	f000 f9ba 	bl	8002394 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8002020:	2200      	movs	r2, #0
 8002022:	2100      	movs	r1, #0
 8002024:	2078      	movs	r0, #120	; 0x78
 8002026:	f000 f9b5 	bl	8002394 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800202a:	2210      	movs	r2, #16
 800202c:	2100      	movs	r1, #0
 800202e:	2078      	movs	r0, #120	; 0x78
 8002030:	f000 f9b0 	bl	8002394 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8002034:	79fb      	ldrb	r3, [r7, #7]
 8002036:	01db      	lsls	r3, r3, #7
 8002038:	4a08      	ldr	r2, [pc, #32]	; (800205c <SSD1306_UpdateScreen+0x58>)
 800203a:	441a      	add	r2, r3
 800203c:	2380      	movs	r3, #128	; 0x80
 800203e:	2140      	movs	r1, #64	; 0x40
 8002040:	2078      	movs	r0, #120	; 0x78
 8002042:	f000 f95f 	bl	8002304 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	3301      	adds	r3, #1
 800204a:	71fb      	strb	r3, [r7, #7]
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	2b07      	cmp	r3, #7
 8002050:	d9de      	bls.n	8002010 <SSD1306_UpdateScreen+0xc>
	}
}
 8002052:	bf00      	nop
 8002054:	bf00      	nop
 8002056:	3708      	adds	r7, #8
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	20000234 	.word	0x20000234

08002060 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	4603      	mov	r3, r0
 8002068:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800206a:	79fb      	ldrb	r3, [r7, #7]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d101      	bne.n	8002074 <SSD1306_Fill+0x14>
 8002070:	2300      	movs	r3, #0
 8002072:	e000      	b.n	8002076 <SSD1306_Fill+0x16>
 8002074:	23ff      	movs	r3, #255	; 0xff
 8002076:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800207a:	4619      	mov	r1, r3
 800207c:	4803      	ldr	r0, [pc, #12]	; (800208c <SSD1306_Fill+0x2c>)
 800207e:	f007 ff55 	bl	8009f2c <memset>
}
 8002082:	bf00      	nop
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000234 	.word	0x20000234

08002090 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	80fb      	strh	r3, [r7, #6]
 800209a:	460b      	mov	r3, r1
 800209c:	80bb      	strh	r3, [r7, #4]
 800209e:	4613      	mov	r3, r2
 80020a0:	70fb      	strb	r3, [r7, #3]
	if (
 80020a2:	88fb      	ldrh	r3, [r7, #6]
 80020a4:	2b7f      	cmp	r3, #127	; 0x7f
 80020a6:	d848      	bhi.n	800213a <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80020a8:	88bb      	ldrh	r3, [r7, #4]
 80020aa:	2b3f      	cmp	r3, #63	; 0x3f
 80020ac:	d845      	bhi.n	800213a <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80020ae:	4b26      	ldr	r3, [pc, #152]	; (8002148 <SSD1306_DrawPixel+0xb8>)
 80020b0:	791b      	ldrb	r3, [r3, #4]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d006      	beq.n	80020c4 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80020b6:	78fb      	ldrb	r3, [r7, #3]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	bf0c      	ite	eq
 80020bc:	2301      	moveq	r3, #1
 80020be:	2300      	movne	r3, #0
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80020c4:	78fb      	ldrb	r3, [r7, #3]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d11a      	bne.n	8002100 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80020ca:	88fa      	ldrh	r2, [r7, #6]
 80020cc:	88bb      	ldrh	r3, [r7, #4]
 80020ce:	08db      	lsrs	r3, r3, #3
 80020d0:	b298      	uxth	r0, r3
 80020d2:	4603      	mov	r3, r0
 80020d4:	01db      	lsls	r3, r3, #7
 80020d6:	4413      	add	r3, r2
 80020d8:	4a1c      	ldr	r2, [pc, #112]	; (800214c <SSD1306_DrawPixel+0xbc>)
 80020da:	5cd3      	ldrb	r3, [r2, r3]
 80020dc:	b25a      	sxtb	r2, r3
 80020de:	88bb      	ldrh	r3, [r7, #4]
 80020e0:	f003 0307 	and.w	r3, r3, #7
 80020e4:	2101      	movs	r1, #1
 80020e6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ea:	b25b      	sxtb	r3, r3
 80020ec:	4313      	orrs	r3, r2
 80020ee:	b259      	sxtb	r1, r3
 80020f0:	88fa      	ldrh	r2, [r7, #6]
 80020f2:	4603      	mov	r3, r0
 80020f4:	01db      	lsls	r3, r3, #7
 80020f6:	4413      	add	r3, r2
 80020f8:	b2c9      	uxtb	r1, r1
 80020fa:	4a14      	ldr	r2, [pc, #80]	; (800214c <SSD1306_DrawPixel+0xbc>)
 80020fc:	54d1      	strb	r1, [r2, r3]
 80020fe:	e01d      	b.n	800213c <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002100:	88fa      	ldrh	r2, [r7, #6]
 8002102:	88bb      	ldrh	r3, [r7, #4]
 8002104:	08db      	lsrs	r3, r3, #3
 8002106:	b298      	uxth	r0, r3
 8002108:	4603      	mov	r3, r0
 800210a:	01db      	lsls	r3, r3, #7
 800210c:	4413      	add	r3, r2
 800210e:	4a0f      	ldr	r2, [pc, #60]	; (800214c <SSD1306_DrawPixel+0xbc>)
 8002110:	5cd3      	ldrb	r3, [r2, r3]
 8002112:	b25a      	sxtb	r2, r3
 8002114:	88bb      	ldrh	r3, [r7, #4]
 8002116:	f003 0307 	and.w	r3, r3, #7
 800211a:	2101      	movs	r1, #1
 800211c:	fa01 f303 	lsl.w	r3, r1, r3
 8002120:	b25b      	sxtb	r3, r3
 8002122:	43db      	mvns	r3, r3
 8002124:	b25b      	sxtb	r3, r3
 8002126:	4013      	ands	r3, r2
 8002128:	b259      	sxtb	r1, r3
 800212a:	88fa      	ldrh	r2, [r7, #6]
 800212c:	4603      	mov	r3, r0
 800212e:	01db      	lsls	r3, r3, #7
 8002130:	4413      	add	r3, r2
 8002132:	b2c9      	uxtb	r1, r1
 8002134:	4a05      	ldr	r2, [pc, #20]	; (800214c <SSD1306_DrawPixel+0xbc>)
 8002136:	54d1      	strb	r1, [r2, r3]
 8002138:	e000      	b.n	800213c <SSD1306_DrawPixel+0xac>
		return;
 800213a:	bf00      	nop
	}
}
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	20000634 	.word	0x20000634
 800214c:	20000234 	.word	0x20000234

08002150 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	460a      	mov	r2, r1
 800215a:	80fb      	strh	r3, [r7, #6]
 800215c:	4613      	mov	r3, r2
 800215e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8002160:	4a05      	ldr	r2, [pc, #20]	; (8002178 <SSD1306_GotoXY+0x28>)
 8002162:	88fb      	ldrh	r3, [r7, #6]
 8002164:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8002166:	4a04      	ldr	r2, [pc, #16]	; (8002178 <SSD1306_GotoXY+0x28>)
 8002168:	88bb      	ldrh	r3, [r7, #4]
 800216a:	8053      	strh	r3, [r2, #2]
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr
 8002178:	20000634 	.word	0x20000634

0800217c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	4603      	mov	r3, r0
 8002184:	6039      	str	r1, [r7, #0]
 8002186:	71fb      	strb	r3, [r7, #7]
 8002188:	4613      	mov	r3, r2
 800218a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800218c:	4b3a      	ldr	r3, [pc, #232]	; (8002278 <SSD1306_Putc+0xfc>)
 800218e:	881b      	ldrh	r3, [r3, #0]
 8002190:	461a      	mov	r2, r3
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	4413      	add	r3, r2
	if (
 8002198:	2b7f      	cmp	r3, #127	; 0x7f
 800219a:	dc07      	bgt.n	80021ac <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800219c:	4b36      	ldr	r3, [pc, #216]	; (8002278 <SSD1306_Putc+0xfc>)
 800219e:	885b      	ldrh	r3, [r3, #2]
 80021a0:	461a      	mov	r2, r3
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	785b      	ldrb	r3, [r3, #1]
 80021a6:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80021a8:	2b3f      	cmp	r3, #63	; 0x3f
 80021aa:	dd01      	ble.n	80021b0 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80021ac:	2300      	movs	r3, #0
 80021ae:	e05e      	b.n	800226e <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80021b0:	2300      	movs	r3, #0
 80021b2:	617b      	str	r3, [r7, #20]
 80021b4:	e04b      	b.n	800224e <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685a      	ldr	r2, [r3, #4]
 80021ba:	79fb      	ldrb	r3, [r7, #7]
 80021bc:	3b20      	subs	r3, #32
 80021be:	6839      	ldr	r1, [r7, #0]
 80021c0:	7849      	ldrb	r1, [r1, #1]
 80021c2:	fb01 f303 	mul.w	r3, r1, r3
 80021c6:	4619      	mov	r1, r3
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	440b      	add	r3, r1
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	4413      	add	r3, r2
 80021d0:	881b      	ldrh	r3, [r3, #0]
 80021d2:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80021d4:	2300      	movs	r3, #0
 80021d6:	613b      	str	r3, [r7, #16]
 80021d8:	e030      	b.n	800223c <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80021da:	68fa      	ldr	r2, [r7, #12]
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d010      	beq.n	800220c <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80021ea:	4b23      	ldr	r3, [pc, #140]	; (8002278 <SSD1306_Putc+0xfc>)
 80021ec:	881a      	ldrh	r2, [r3, #0]
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	b29b      	uxth	r3, r3
 80021f2:	4413      	add	r3, r2
 80021f4:	b298      	uxth	r0, r3
 80021f6:	4b20      	ldr	r3, [pc, #128]	; (8002278 <SSD1306_Putc+0xfc>)
 80021f8:	885a      	ldrh	r2, [r3, #2]
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	4413      	add	r3, r2
 8002200:	b29b      	uxth	r3, r3
 8002202:	79ba      	ldrb	r2, [r7, #6]
 8002204:	4619      	mov	r1, r3
 8002206:	f7ff ff43 	bl	8002090 <SSD1306_DrawPixel>
 800220a:	e014      	b.n	8002236 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 800220c:	4b1a      	ldr	r3, [pc, #104]	; (8002278 <SSD1306_Putc+0xfc>)
 800220e:	881a      	ldrh	r2, [r3, #0]
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	b29b      	uxth	r3, r3
 8002214:	4413      	add	r3, r2
 8002216:	b298      	uxth	r0, r3
 8002218:	4b17      	ldr	r3, [pc, #92]	; (8002278 <SSD1306_Putc+0xfc>)
 800221a:	885a      	ldrh	r2, [r3, #2]
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	b29b      	uxth	r3, r3
 8002220:	4413      	add	r3, r2
 8002222:	b299      	uxth	r1, r3
 8002224:	79bb      	ldrb	r3, [r7, #6]
 8002226:	2b00      	cmp	r3, #0
 8002228:	bf0c      	ite	eq
 800222a:	2301      	moveq	r3, #1
 800222c:	2300      	movne	r3, #0
 800222e:	b2db      	uxtb	r3, r3
 8002230:	461a      	mov	r2, r3
 8002232:	f7ff ff2d 	bl	8002090 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	3301      	adds	r3, #1
 800223a:	613b      	str	r3, [r7, #16]
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	461a      	mov	r2, r3
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	4293      	cmp	r3, r2
 8002246:	d3c8      	bcc.n	80021da <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	3301      	adds	r3, #1
 800224c:	617b      	str	r3, [r7, #20]
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	785b      	ldrb	r3, [r3, #1]
 8002252:	461a      	mov	r2, r3
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	4293      	cmp	r3, r2
 8002258:	d3ad      	bcc.n	80021b6 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800225a:	4b07      	ldr	r3, [pc, #28]	; (8002278 <SSD1306_Putc+0xfc>)
 800225c:	881a      	ldrh	r2, [r3, #0]
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	b29b      	uxth	r3, r3
 8002264:	4413      	add	r3, r2
 8002266:	b29a      	uxth	r2, r3
 8002268:	4b03      	ldr	r3, [pc, #12]	; (8002278 <SSD1306_Putc+0xfc>)
 800226a:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 800226c:	79fb      	ldrb	r3, [r7, #7]
}
 800226e:	4618      	mov	r0, r3
 8002270:	3718      	adds	r7, #24
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000634 	.word	0x20000634

0800227c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	4613      	mov	r3, r2
 8002288:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800228a:	e012      	b.n	80022b2 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	79fa      	ldrb	r2, [r7, #7]
 8002292:	68b9      	ldr	r1, [r7, #8]
 8002294:	4618      	mov	r0, r3
 8002296:	f7ff ff71 	bl	800217c <SSD1306_Putc>
 800229a:	4603      	mov	r3, r0
 800229c:	461a      	mov	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d002      	beq.n	80022ac <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	e008      	b.n	80022be <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	3301      	adds	r3, #1
 80022b0:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d1e8      	bne.n	800228c <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	781b      	ldrb	r3, [r3, #0]
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3710      	adds	r7, #16
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80022ca:	2000      	movs	r0, #0
 80022cc:	f7ff fec8 	bl	8002060 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80022d0:	f7ff fe98 	bl	8002004 <SSD1306_UpdateScreen>
}
 80022d4:	bf00      	nop
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80022de:	4b08      	ldr	r3, [pc, #32]	; (8002300 <ssd1306_I2C_Init+0x28>)
 80022e0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80022e2:	e002      	b.n	80022ea <ssd1306_I2C_Init+0x12>
		p--;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	3b01      	subs	r3, #1
 80022e8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1f9      	bne.n	80022e4 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80022f0:	bf00      	nop
 80022f2:	bf00      	nop
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	0003d090 	.word	0x0003d090

08002304 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8002304:	b590      	push	{r4, r7, lr}
 8002306:	b0c7      	sub	sp, #284	; 0x11c
 8002308:	af02      	add	r7, sp, #8
 800230a:	4604      	mov	r4, r0
 800230c:	4608      	mov	r0, r1
 800230e:	4639      	mov	r1, r7
 8002310:	600a      	str	r2, [r1, #0]
 8002312:	4619      	mov	r1, r3
 8002314:	1dfb      	adds	r3, r7, #7
 8002316:	4622      	mov	r2, r4
 8002318:	701a      	strb	r2, [r3, #0]
 800231a:	1dbb      	adds	r3, r7, #6
 800231c:	4602      	mov	r2, r0
 800231e:	701a      	strb	r2, [r3, #0]
 8002320:	1d3b      	adds	r3, r7, #4
 8002322:	460a      	mov	r2, r1
 8002324:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8002326:	f107 030c 	add.w	r3, r7, #12
 800232a:	1dba      	adds	r2, r7, #6
 800232c:	7812      	ldrb	r2, [r2, #0]
 800232e:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8002330:	2300      	movs	r3, #0
 8002332:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002336:	e010      	b.n	800235a <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8002338:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800233c:	463a      	mov	r2, r7
 800233e:	6812      	ldr	r2, [r2, #0]
 8002340:	441a      	add	r2, r3
 8002342:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002346:	3301      	adds	r3, #1
 8002348:	7811      	ldrb	r1, [r2, #0]
 800234a:	f107 020c 	add.w	r2, r7, #12
 800234e:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8002350:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002354:	3301      	adds	r3, #1
 8002356:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800235a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800235e:	b29b      	uxth	r3, r3
 8002360:	1d3a      	adds	r2, r7, #4
 8002362:	8812      	ldrh	r2, [r2, #0]
 8002364:	429a      	cmp	r2, r3
 8002366:	d8e7      	bhi.n	8002338 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8002368:	1dfb      	adds	r3, r7, #7
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	b299      	uxth	r1, r3
 800236e:	1d3b      	adds	r3, r7, #4
 8002370:	881b      	ldrh	r3, [r3, #0]
 8002372:	3301      	adds	r3, #1
 8002374:	b29b      	uxth	r3, r3
 8002376:	f107 020c 	add.w	r2, r7, #12
 800237a:	200a      	movs	r0, #10
 800237c:	9000      	str	r0, [sp, #0]
 800237e:	4804      	ldr	r0, [pc, #16]	; (8002390 <ssd1306_I2C_WriteMulti+0x8c>)
 8002380:	f001 fb84 	bl	8003a8c <HAL_I2C_Master_Transmit>
}
 8002384:	bf00      	nop
 8002386:	f507 778a 	add.w	r7, r7, #276	; 0x114
 800238a:	46bd      	mov	sp, r7
 800238c:	bd90      	pop	{r4, r7, pc}
 800238e:	bf00      	nop
 8002390:	20004f4c 	.word	0x20004f4c

08002394 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8002394:	b580      	push	{r7, lr}
 8002396:	b086      	sub	sp, #24
 8002398:	af02      	add	r7, sp, #8
 800239a:	4603      	mov	r3, r0
 800239c:	71fb      	strb	r3, [r7, #7]
 800239e:	460b      	mov	r3, r1
 80023a0:	71bb      	strb	r3, [r7, #6]
 80023a2:	4613      	mov	r3, r2
 80023a4:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80023a6:	79bb      	ldrb	r3, [r7, #6]
 80023a8:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80023aa:	797b      	ldrb	r3, [r7, #5]
 80023ac:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80023ae:	79fb      	ldrb	r3, [r7, #7]
 80023b0:	b299      	uxth	r1, r3
 80023b2:	f107 020c 	add.w	r2, r7, #12
 80023b6:	230a      	movs	r3, #10
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	2302      	movs	r3, #2
 80023bc:	4803      	ldr	r0, [pc, #12]	; (80023cc <ssd1306_I2C_Write+0x38>)
 80023be:	f001 fb65 	bl	8003a8c <HAL_I2C_Master_Transmit>
}
 80023c2:	bf00      	nop
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20004f4c 	.word	0x20004f4c

080023d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023d6:	2300      	movs	r3, #0
 80023d8:	607b      	str	r3, [r7, #4]
 80023da:	4b12      	ldr	r3, [pc, #72]	; (8002424 <HAL_MspInit+0x54>)
 80023dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023de:	4a11      	ldr	r2, [pc, #68]	; (8002424 <HAL_MspInit+0x54>)
 80023e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023e4:	6453      	str	r3, [r2, #68]	; 0x44
 80023e6:	4b0f      	ldr	r3, [pc, #60]	; (8002424 <HAL_MspInit+0x54>)
 80023e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023ee:	607b      	str	r3, [r7, #4]
 80023f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	603b      	str	r3, [r7, #0]
 80023f6:	4b0b      	ldr	r3, [pc, #44]	; (8002424 <HAL_MspInit+0x54>)
 80023f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fa:	4a0a      	ldr	r2, [pc, #40]	; (8002424 <HAL_MspInit+0x54>)
 80023fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002400:	6413      	str	r3, [r2, #64]	; 0x40
 8002402:	4b08      	ldr	r3, [pc, #32]	; (8002424 <HAL_MspInit+0x54>)
 8002404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800240a:	603b      	str	r3, [r7, #0]
 800240c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800240e:	2200      	movs	r2, #0
 8002410:	210f      	movs	r1, #15
 8002412:	f06f 0001 	mvn.w	r0, #1
 8002416:	f000 ff9b 	bl	8003350 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40023800 	.word	0x40023800

08002428 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b08c      	sub	sp, #48	; 0x30
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002430:	2300      	movs	r3, #0
 8002432:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002434:	2300      	movs	r3, #0
 8002436:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 8002438:	2200      	movs	r2, #0
 800243a:	6879      	ldr	r1, [r7, #4]
 800243c:	201d      	movs	r0, #29
 800243e:	f000 ff87 	bl	8003350 <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002442:	201d      	movs	r0, #29
 8002444:	f000 ffa0 	bl	8003388 <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002448:	2300      	movs	r3, #0
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	4b1f      	ldr	r3, [pc, #124]	; (80024cc <HAL_InitTick+0xa4>)
 800244e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002450:	4a1e      	ldr	r2, [pc, #120]	; (80024cc <HAL_InitTick+0xa4>)
 8002452:	f043 0302 	orr.w	r3, r3, #2
 8002456:	6413      	str	r3, [r2, #64]	; 0x40
 8002458:	4b1c      	ldr	r3, [pc, #112]	; (80024cc <HAL_InitTick+0xa4>)
 800245a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245c:	f003 0302 	and.w	r3, r3, #2
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002464:	f107 0210 	add.w	r2, r7, #16
 8002468:	f107 0314 	add.w	r3, r7, #20
 800246c:	4611      	mov	r1, r2
 800246e:	4618      	mov	r0, r3
 8002470:	f002 fb8a 	bl	8004b88 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002474:	f002 fb60 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 8002478:	4603      	mov	r3, r0
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800247e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002480:	4a13      	ldr	r2, [pc, #76]	; (80024d0 <HAL_InitTick+0xa8>)
 8002482:	fba2 2303 	umull	r2, r3, r2, r3
 8002486:	0c9b      	lsrs	r3, r3, #18
 8002488:	3b01      	subs	r3, #1
 800248a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 800248c:	4b11      	ldr	r3, [pc, #68]	; (80024d4 <HAL_InitTick+0xac>)
 800248e:	4a12      	ldr	r2, [pc, #72]	; (80024d8 <HAL_InitTick+0xb0>)
 8002490:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8002492:	4b10      	ldr	r3, [pc, #64]	; (80024d4 <HAL_InitTick+0xac>)
 8002494:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002498:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 800249a:	4a0e      	ldr	r2, [pc, #56]	; (80024d4 <HAL_InitTick+0xac>)
 800249c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800249e:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80024a0:	4b0c      	ldr	r3, [pc, #48]	; (80024d4 <HAL_InitTick+0xac>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024a6:	4b0b      	ldr	r3, [pc, #44]	; (80024d4 <HAL_InitTick+0xac>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 80024ac:	4809      	ldr	r0, [pc, #36]	; (80024d4 <HAL_InitTick+0xac>)
 80024ae:	f002 fc26 	bl	8004cfe <HAL_TIM_Base_Init>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d104      	bne.n	80024c2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 80024b8:	4806      	ldr	r0, [pc, #24]	; (80024d4 <HAL_InitTick+0xac>)
 80024ba:	f002 fc79 	bl	8004db0 <HAL_TIM_Base_Start_IT>
 80024be:	4603      	mov	r3, r0
 80024c0:	e000      	b.n	80024c4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3730      	adds	r7, #48	; 0x30
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	40023800 	.word	0x40023800
 80024d0:	431bde83 	.word	0x431bde83
 80024d4:	20005460 	.word	0x20005460
 80024d8:	40000400 	.word	0x40000400

080024dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024e0:	e7fe      	b.n	80024e0 <NMI_Handler+0x4>

080024e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024e2:	b480      	push	{r7}
 80024e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024e6:	e7fe      	b.n	80024e6 <HardFault_Handler+0x4>

080024e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024ec:	e7fe      	b.n	80024ec <MemManage_Handler+0x4>

080024ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024ee:	b480      	push	{r7}
 80024f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024f2:	e7fe      	b.n	80024f2 <BusFault_Handler+0x4>

080024f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024f8:	e7fe      	b.n	80024f8 <UsageFault_Handler+0x4>

080024fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024fa:	b480      	push	{r7}
 80024fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024fe:	bf00      	nop
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800250c:	4802      	ldr	r0, [pc, #8]	; (8002518 <ADC_IRQHandler+0x10>)
 800250e:	f000 fadd 	bl	8002acc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20004c8c 	.word	0x20004c8c

0800251c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002520:	4802      	ldr	r0, [pc, #8]	; (800252c <TIM3_IRQHandler+0x10>)
 8002522:	f002 fca7 	bl	8004e74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20005460 	.word	0x20005460

08002530 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  HAL_UART_RxCpltCallback(&huart1);
 8002534:	4803      	ldr	r0, [pc, #12]	; (8002544 <USART1_IRQHandler+0x14>)
 8002536:	f000 f807 	bl	8002548 <HAL_UART_RxCpltCallback>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800253a:	4802      	ldr	r0, [pc, #8]	; (8002544 <USART1_IRQHandler+0x14>)
 800253c:	f002 fedc 	bl	80052f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  //GPS_CallBack();
  /* USER CODE END USART1_IRQn 1 */
}
 8002540:	bf00      	nop
 8002542:	bd80      	pop	{r7, pc}
 8002544:	200054a8 	.word	0x200054a8

08002548 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
	GPS_UART_CallBack();
 8002550:	f7ff f8b4 	bl	80016bc <GPS_UART_CallBack>
}
 8002554:	bf00      	nop
 8002556:	3708      	adds	r7, #8
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
	return 1;
 8002560:	2301      	movs	r3, #1
}
 8002562:	4618      	mov	r0, r3
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <_kill>:

int _kill(int pid, int sig)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002576:	f007 fca1 	bl	8009ebc <__errno>
 800257a:	4603      	mov	r3, r0
 800257c:	2216      	movs	r2, #22
 800257e:	601a      	str	r2, [r3, #0]
	return -1;
 8002580:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002584:	4618      	mov	r0, r3
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}

0800258c <_exit>:

void _exit (int status)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002594:	f04f 31ff 	mov.w	r1, #4294967295
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f7ff ffe7 	bl	800256c <_kill>
	while (1) {}		/* Make sure we hang here */
 800259e:	e7fe      	b.n	800259e <_exit+0x12>

080025a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	60b9      	str	r1, [r7, #8]
 80025aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]
 80025b0:	e00a      	b.n	80025c8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025b2:	f3af 8000 	nop.w
 80025b6:	4601      	mov	r1, r0
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	1c5a      	adds	r2, r3, #1
 80025bc:	60ba      	str	r2, [r7, #8]
 80025be:	b2ca      	uxtb	r2, r1
 80025c0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	3301      	adds	r3, #1
 80025c6:	617b      	str	r3, [r7, #20]
 80025c8:	697a      	ldr	r2, [r7, #20]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	dbf0      	blt.n	80025b2 <_read+0x12>
	}

return len;
 80025d0:	687b      	ldr	r3, [r7, #4]
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3718      	adds	r7, #24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	b086      	sub	sp, #24
 80025de:	af00      	add	r7, sp, #0
 80025e0:	60f8      	str	r0, [r7, #12]
 80025e2:	60b9      	str	r1, [r7, #8]
 80025e4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025e6:	2300      	movs	r3, #0
 80025e8:	617b      	str	r3, [r7, #20]
 80025ea:	e009      	b.n	8002600 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	1c5a      	adds	r2, r3, #1
 80025f0:	60ba      	str	r2, [r7, #8]
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	3301      	adds	r3, #1
 80025fe:	617b      	str	r3, [r7, #20]
 8002600:	697a      	ldr	r2, [r7, #20]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	429a      	cmp	r2, r3
 8002606:	dbf1      	blt.n	80025ec <_write+0x12>
	}
	return len;
 8002608:	687b      	ldr	r3, [r7, #4]
}
 800260a:	4618      	mov	r0, r3
 800260c:	3718      	adds	r7, #24
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <_close>:

int _close(int file)
{
 8002612:	b480      	push	{r7}
 8002614:	b083      	sub	sp, #12
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
	return -1;
 800261a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800261e:	4618      	mov	r0, r3
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr

0800262a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800262a:	b480      	push	{r7}
 800262c:	b083      	sub	sp, #12
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
 8002632:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800263a:	605a      	str	r2, [r3, #4]
	return 0;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr

0800264a <_isatty>:

int _isatty(int file)
{
 800264a:	b480      	push	{r7}
 800264c:	b083      	sub	sp, #12
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
	return 1;
 8002652:	2301      	movs	r3, #1
}
 8002654:	4618      	mov	r0, r3
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
	return 0;
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3714      	adds	r7, #20
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
	...

0800267c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b086      	sub	sp, #24
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002684:	4a14      	ldr	r2, [pc, #80]	; (80026d8 <_sbrk+0x5c>)
 8002686:	4b15      	ldr	r3, [pc, #84]	; (80026dc <_sbrk+0x60>)
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002690:	4b13      	ldr	r3, [pc, #76]	; (80026e0 <_sbrk+0x64>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d102      	bne.n	800269e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002698:	4b11      	ldr	r3, [pc, #68]	; (80026e0 <_sbrk+0x64>)
 800269a:	4a12      	ldr	r2, [pc, #72]	; (80026e4 <_sbrk+0x68>)
 800269c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800269e:	4b10      	ldr	r3, [pc, #64]	; (80026e0 <_sbrk+0x64>)
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4413      	add	r3, r2
 80026a6:	693a      	ldr	r2, [r7, #16]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d207      	bcs.n	80026bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026ac:	f007 fc06 	bl	8009ebc <__errno>
 80026b0:	4603      	mov	r3, r0
 80026b2:	220c      	movs	r2, #12
 80026b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026b6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ba:	e009      	b.n	80026d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026bc:	4b08      	ldr	r3, [pc, #32]	; (80026e0 <_sbrk+0x64>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026c2:	4b07      	ldr	r3, [pc, #28]	; (80026e0 <_sbrk+0x64>)
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4413      	add	r3, r2
 80026ca:	4a05      	ldr	r2, [pc, #20]	; (80026e0 <_sbrk+0x64>)
 80026cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026ce:	68fb      	ldr	r3, [r7, #12]
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3718      	adds	r7, #24
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	20010000 	.word	0x20010000
 80026dc:	00000400 	.word	0x00000400
 80026e0:	2000063c 	.word	0x2000063c
 80026e4:	200059b0 	.word	0x200059b0

080026e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026ec:	4b06      	ldr	r3, [pc, #24]	; (8002708 <SystemInit+0x20>)
 80026ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026f2:	4a05      	ldr	r2, [pc, #20]	; (8002708 <SystemInit+0x20>)
 80026f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026fc:	bf00      	nop
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	e000ed00 	.word	0xe000ed00

0800270c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002710:	4b11      	ldr	r3, [pc, #68]	; (8002758 <MX_USART1_UART_Init+0x4c>)
 8002712:	4a12      	ldr	r2, [pc, #72]	; (800275c <MX_USART1_UART_Init+0x50>)
 8002714:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002716:	4b10      	ldr	r3, [pc, #64]	; (8002758 <MX_USART1_UART_Init+0x4c>)
 8002718:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800271c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800271e:	4b0e      	ldr	r3, [pc, #56]	; (8002758 <MX_USART1_UART_Init+0x4c>)
 8002720:	2200      	movs	r2, #0
 8002722:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002724:	4b0c      	ldr	r3, [pc, #48]	; (8002758 <MX_USART1_UART_Init+0x4c>)
 8002726:	2200      	movs	r2, #0
 8002728:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800272a:	4b0b      	ldr	r3, [pc, #44]	; (8002758 <MX_USART1_UART_Init+0x4c>)
 800272c:	2200      	movs	r2, #0
 800272e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002730:	4b09      	ldr	r3, [pc, #36]	; (8002758 <MX_USART1_UART_Init+0x4c>)
 8002732:	220c      	movs	r2, #12
 8002734:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002736:	4b08      	ldr	r3, [pc, #32]	; (8002758 <MX_USART1_UART_Init+0x4c>)
 8002738:	2200      	movs	r2, #0
 800273a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800273c:	4b06      	ldr	r3, [pc, #24]	; (8002758 <MX_USART1_UART_Init+0x4c>)
 800273e:	2200      	movs	r2, #0
 8002740:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002742:	4805      	ldr	r0, [pc, #20]	; (8002758 <MX_USART1_UART_Init+0x4c>)
 8002744:	f002 fd5a 	bl	80051fc <HAL_UART_Init>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800274e:	f7ff faf7 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 8002752:	bf00      	nop
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	200054a8 	.word	0x200054a8
 800275c:	40011000 	.word	0x40011000

08002760 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b08a      	sub	sp, #40	; 0x28
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002768:	f107 0314 	add.w	r3, r7, #20
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	605a      	str	r2, [r3, #4]
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	60da      	str	r2, [r3, #12]
 8002776:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a19      	ldr	r2, [pc, #100]	; (80027e4 <HAL_UART_MspInit+0x84>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d12c      	bne.n	80027dc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	613b      	str	r3, [r7, #16]
 8002786:	4b18      	ldr	r3, [pc, #96]	; (80027e8 <HAL_UART_MspInit+0x88>)
 8002788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800278a:	4a17      	ldr	r2, [pc, #92]	; (80027e8 <HAL_UART_MspInit+0x88>)
 800278c:	f043 0310 	orr.w	r3, r3, #16
 8002790:	6453      	str	r3, [r2, #68]	; 0x44
 8002792:	4b15      	ldr	r3, [pc, #84]	; (80027e8 <HAL_UART_MspInit+0x88>)
 8002794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002796:	f003 0310 	and.w	r3, r3, #16
 800279a:	613b      	str	r3, [r7, #16]
 800279c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	60fb      	str	r3, [r7, #12]
 80027a2:	4b11      	ldr	r3, [pc, #68]	; (80027e8 <HAL_UART_MspInit+0x88>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a6:	4a10      	ldr	r2, [pc, #64]	; (80027e8 <HAL_UART_MspInit+0x88>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	6313      	str	r3, [r2, #48]	; 0x30
 80027ae:	4b0e      	ldr	r3, [pc, #56]	; (80027e8 <HAL_UART_MspInit+0x88>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80027ba:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80027be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c0:	2302      	movs	r3, #2
 80027c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c4:	2300      	movs	r3, #0
 80027c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027c8:	2303      	movs	r3, #3
 80027ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80027cc:	2307      	movs	r3, #7
 80027ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d0:	f107 0314 	add.w	r3, r7, #20
 80027d4:	4619      	mov	r1, r3
 80027d6:	4805      	ldr	r0, [pc, #20]	; (80027ec <HAL_UART_MspInit+0x8c>)
 80027d8:	f000 fe76 	bl	80034c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80027dc:	bf00      	nop
 80027de:	3728      	adds	r7, #40	; 0x28
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	40011000 	.word	0x40011000
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40020000 	.word	0x40020000

080027f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80027f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002828 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027f4:	480d      	ldr	r0, [pc, #52]	; (800282c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80027f6:	490e      	ldr	r1, [pc, #56]	; (8002830 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80027f8:	4a0e      	ldr	r2, [pc, #56]	; (8002834 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027fc:	e002      	b.n	8002804 <LoopCopyDataInit>

080027fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002800:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002802:	3304      	adds	r3, #4

08002804 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002804:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002806:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002808:	d3f9      	bcc.n	80027fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800280a:	4a0b      	ldr	r2, [pc, #44]	; (8002838 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800280c:	4c0b      	ldr	r4, [pc, #44]	; (800283c <LoopFillZerobss+0x26>)
  movs r3, #0
 800280e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002810:	e001      	b.n	8002816 <LoopFillZerobss>

08002812 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002812:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002814:	3204      	adds	r2, #4

08002816 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002816:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002818:	d3fb      	bcc.n	8002812 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800281a:	f7ff ff65 	bl	80026e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800281e:	f007 fb53 	bl	8009ec8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002822:	f7ff f9c1 	bl	8001ba8 <main>
  bx  lr    
 8002826:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002828:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800282c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002830:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8002834:	08010bfc 	.word	0x08010bfc
  ldr r2, =_sbss
 8002838:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 800283c:	200059ac 	.word	0x200059ac

08002840 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002840:	e7fe      	b.n	8002840 <DMA1_Stream0_IRQHandler>
	...

08002844 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002848:	4b0e      	ldr	r3, [pc, #56]	; (8002884 <HAL_Init+0x40>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a0d      	ldr	r2, [pc, #52]	; (8002884 <HAL_Init+0x40>)
 800284e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002852:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002854:	4b0b      	ldr	r3, [pc, #44]	; (8002884 <HAL_Init+0x40>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a0a      	ldr	r2, [pc, #40]	; (8002884 <HAL_Init+0x40>)
 800285a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800285e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002860:	4b08      	ldr	r3, [pc, #32]	; (8002884 <HAL_Init+0x40>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a07      	ldr	r2, [pc, #28]	; (8002884 <HAL_Init+0x40>)
 8002866:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800286a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800286c:	2003      	movs	r0, #3
 800286e:	f000 fd64 	bl	800333a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002872:	2000      	movs	r0, #0
 8002874:	f7ff fdd8 	bl	8002428 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002878:	f7ff fdaa 	bl	80023d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	40023c00 	.word	0x40023c00

08002888 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800288c:	4b06      	ldr	r3, [pc, #24]	; (80028a8 <HAL_IncTick+0x20>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	461a      	mov	r2, r3
 8002892:	4b06      	ldr	r3, [pc, #24]	; (80028ac <HAL_IncTick+0x24>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4413      	add	r3, r2
 8002898:	4a04      	ldr	r2, [pc, #16]	; (80028ac <HAL_IncTick+0x24>)
 800289a:	6013      	str	r3, [r2, #0]
}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	20000018 	.word	0x20000018
 80028ac:	200054ec 	.word	0x200054ec

080028b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0
  return uwTick;
 80028b4:	4b03      	ldr	r3, [pc, #12]	; (80028c4 <HAL_GetTick+0x14>)
 80028b6:	681b      	ldr	r3, [r3, #0]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	200054ec 	.word	0x200054ec

080028c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028d0:	2300      	movs	r3, #0
 80028d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e033      	b.n	8002946 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d109      	bne.n	80028fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7fe fbda 	bl	80010a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	f003 0310 	and.w	r3, r3, #16
 8002902:	2b00      	cmp	r3, #0
 8002904:	d118      	bne.n	8002938 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800290e:	f023 0302 	bic.w	r3, r3, #2
 8002912:	f043 0202 	orr.w	r2, r3, #2
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 fb5a 	bl	8002fd4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292a:	f023 0303 	bic.w	r3, r3, #3
 800292e:	f043 0201 	orr.w	r2, r3, #1
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	641a      	str	r2, [r3, #64]	; 0x40
 8002936:	e001      	b.n	800293c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002944:	7bfb      	ldrb	r3, [r7, #15]
}
 8002946:	4618      	mov	r0, r3
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002950:	b480      	push	{r7}
 8002952:	b085      	sub	sp, #20
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002958:	2300      	movs	r3, #0
 800295a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_ADC_Start_IT+0x1a>
 8002966:	2302      	movs	r3, #2
 8002968:	e0a1      	b.n	8002aae <HAL_ADC_Start_IT+0x15e>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b01      	cmp	r3, #1
 800297e:	d018      	beq.n	80029b2 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f042 0201 	orr.w	r2, r2, #1
 800298e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002990:	4b4a      	ldr	r3, [pc, #296]	; (8002abc <HAL_ADC_Start_IT+0x16c>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a4a      	ldr	r2, [pc, #296]	; (8002ac0 <HAL_ADC_Start_IT+0x170>)
 8002996:	fba2 2303 	umull	r2, r3, r2, r3
 800299a:	0c9a      	lsrs	r2, r3, #18
 800299c:	4613      	mov	r3, r2
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	4413      	add	r3, r2
 80029a2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80029a4:	e002      	b.n	80029ac <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	3b01      	subs	r3, #1
 80029aa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f9      	bne.n	80029a6 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d169      	bne.n	8002a94 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80029c8:	f023 0301 	bic.w	r3, r3, #1
 80029cc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d007      	beq.n	80029f2 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80029ea:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029fe:	d106      	bne.n	8002a0e <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a04:	f023 0206 	bic.w	r2, r3, #6
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	645a      	str	r2, [r3, #68]	; 0x44
 8002a0c:	e002      	b.n	8002a14 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a1c:	4b29      	ldr	r3, [pc, #164]	; (8002ac4 <HAL_ADC_Start_IT+0x174>)
 8002a1e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002a28:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	6812      	ldr	r2, [r2, #0]
 8002a34:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002a38:	f043 0320 	orr.w	r3, r3, #32
 8002a3c:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f003 031f 	and.w	r3, r3, #31
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10f      	bne.n	8002a6a <HAL_ADC_Start_IT+0x11a>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d129      	bne.n	8002aac <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	689a      	ldr	r2, [r3, #8]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a66:	609a      	str	r2, [r3, #8]
 8002a68:	e020      	b.n	8002aac <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a16      	ldr	r2, [pc, #88]	; (8002ac8 <HAL_ADC_Start_IT+0x178>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d11b      	bne.n	8002aac <HAL_ADC_Start_IT+0x15c>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d114      	bne.n	8002aac <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	689a      	ldr	r2, [r3, #8]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a90:	609a      	str	r2, [r3, #8]
 8002a92:	e00b      	b.n	8002aac <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a98:	f043 0210 	orr.w	r2, r3, #16
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa4:	f043 0201 	orr.w	r2, r3, #1
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3714      	adds	r7, #20
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	20000010 	.word	0x20000010
 8002ac0:	431bde83 	.word	0x431bde83
 8002ac4:	40012300 	.word	0x40012300
 8002ac8:	40012000 	.word	0x40012000

08002acc <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	60fb      	str	r3, [r7, #12]
 8002ad8:	2300      	movs	r3, #0
 8002ada:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	bf0c      	ite	eq
 8002aea:	2301      	moveq	r3, #1
 8002aec:	2300      	movne	r3, #0
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f003 0320 	and.w	r3, r3, #32
 8002afc:	2b20      	cmp	r3, #32
 8002afe:	bf0c      	ite	eq
 8002b00:	2301      	moveq	r3, #1
 8002b02:	2300      	movne	r3, #0
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d049      	beq.n	8002ba2 <HAL_ADC_IRQHandler+0xd6>
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d046      	beq.n	8002ba2 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b18:	f003 0310 	and.w	r3, r3, #16
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d105      	bne.n	8002b2c <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b24:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d12b      	bne.n	8002b92 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d127      	bne.n	8002b92 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b48:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d006      	beq.n	8002b5e <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d119      	bne.n	8002b92 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	685a      	ldr	r2, [r3, #4]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f022 0220 	bic.w	r2, r2, #32
 8002b6c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b72:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d105      	bne.n	8002b92 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8a:	f043 0201 	orr.w	r2, r3, #1
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f7fe fac8 	bl	8001128 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f06f 0212 	mvn.w	r2, #18
 8002ba0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0304 	and.w	r3, r3, #4
 8002bac:	2b04      	cmp	r3, #4
 8002bae:	bf0c      	ite	eq
 8002bb0:	2301      	moveq	r3, #1
 8002bb2:	2300      	movne	r3, #0
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bc2:	2b80      	cmp	r3, #128	; 0x80
 8002bc4:	bf0c      	ite	eq
 8002bc6:	2301      	moveq	r3, #1
 8002bc8:	2300      	movne	r3, #0
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d057      	beq.n	8002c84 <HAL_ADC_IRQHandler+0x1b8>
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d054      	beq.n	8002c84 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bde:	f003 0310 	and.w	r3, r3, #16
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d105      	bne.n	8002bf2 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d139      	bne.n	8002c74 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c06:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d006      	beq.n	8002c1c <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d12b      	bne.n	8002c74 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d124      	bne.n	8002c74 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d11d      	bne.n	8002c74 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d119      	bne.n	8002c74 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	685a      	ldr	r2, [r3, #4]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c4e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c54:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d105      	bne.n	8002c74 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6c:	f043 0201 	orr.w	r2, r3, #1
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 faa9 	bl	80031cc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f06f 020c 	mvn.w	r2, #12
 8002c82:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	bf0c      	ite	eq
 8002c92:	2301      	moveq	r3, #1
 8002c94:	2300      	movne	r3, #0
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ca4:	2b40      	cmp	r3, #64	; 0x40
 8002ca6:	bf0c      	ite	eq
 8002ca8:	2301      	moveq	r3, #1
 8002caa:	2300      	movne	r3, #0
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d017      	beq.n	8002ce6 <HAL_ADC_IRQHandler+0x21a>
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d014      	beq.n	8002ce6 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d10d      	bne.n	8002ce6 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cce:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 f846 	bl	8002d68 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f06f 0201 	mvn.w	r2, #1
 8002ce4:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0320 	and.w	r3, r3, #32
 8002cf0:	2b20      	cmp	r3, #32
 8002cf2:	bf0c      	ite	eq
 8002cf4:	2301      	moveq	r3, #1
 8002cf6:	2300      	movne	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d06:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d0a:	bf0c      	ite	eq
 8002d0c:	2301      	moveq	r3, #1
 8002d0e:	2300      	movne	r3, #0
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d015      	beq.n	8002d46 <HAL_ADC_IRQHandler+0x27a>
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d012      	beq.n	8002d46 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d24:	f043 0202 	orr.w	r2, r3, #2
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f06f 0220 	mvn.w	r2, #32
 8002d34:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 f820 	bl	8002d7c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f06f 0220 	mvn.w	r2, #32
 8002d44:	601a      	str	r2, [r3, #0]
  }
}
 8002d46:	bf00      	nop
 8002d48:	3710      	adds	r7, #16
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}

08002d4e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002d4e:	b480      	push	{r7}
 8002d50:	b083      	sub	sp, #12
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d101      	bne.n	8002dac <HAL_ADC_ConfigChannel+0x1c>
 8002da8:	2302      	movs	r3, #2
 8002daa:	e105      	b.n	8002fb8 <HAL_ADC_ConfigChannel+0x228>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2b09      	cmp	r3, #9
 8002dba:	d925      	bls.n	8002e08 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68d9      	ldr	r1, [r3, #12]
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	461a      	mov	r2, r3
 8002dca:	4613      	mov	r3, r2
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	4413      	add	r3, r2
 8002dd0:	3b1e      	subs	r3, #30
 8002dd2:	2207      	movs	r2, #7
 8002dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd8:	43da      	mvns	r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	400a      	ands	r2, r1
 8002de0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68d9      	ldr	r1, [r3, #12]
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	689a      	ldr	r2, [r3, #8]
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	4618      	mov	r0, r3
 8002df4:	4603      	mov	r3, r0
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	4403      	add	r3, r0
 8002dfa:	3b1e      	subs	r3, #30
 8002dfc:	409a      	lsls	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	430a      	orrs	r2, r1
 8002e04:	60da      	str	r2, [r3, #12]
 8002e06:	e022      	b.n	8002e4e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	6919      	ldr	r1, [r3, #16]
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	461a      	mov	r2, r3
 8002e16:	4613      	mov	r3, r2
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	4413      	add	r3, r2
 8002e1c:	2207      	movs	r2, #7
 8002e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e22:	43da      	mvns	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	400a      	ands	r2, r1
 8002e2a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6919      	ldr	r1, [r3, #16]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	689a      	ldr	r2, [r3, #8]
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	4603      	mov	r3, r0
 8002e40:	005b      	lsls	r3, r3, #1
 8002e42:	4403      	add	r3, r0
 8002e44:	409a      	lsls	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	2b06      	cmp	r3, #6
 8002e54:	d824      	bhi.n	8002ea0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685a      	ldr	r2, [r3, #4]
 8002e60:	4613      	mov	r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	4413      	add	r3, r2
 8002e66:	3b05      	subs	r3, #5
 8002e68:	221f      	movs	r2, #31
 8002e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6e:	43da      	mvns	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	400a      	ands	r2, r1
 8002e76:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	4618      	mov	r0, r3
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685a      	ldr	r2, [r3, #4]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	4413      	add	r3, r2
 8002e90:	3b05      	subs	r3, #5
 8002e92:	fa00 f203 	lsl.w	r2, r0, r3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	635a      	str	r2, [r3, #52]	; 0x34
 8002e9e:	e04c      	b.n	8002f3a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	2b0c      	cmp	r3, #12
 8002ea6:	d824      	bhi.n	8002ef2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685a      	ldr	r2, [r3, #4]
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	009b      	lsls	r3, r3, #2
 8002eb6:	4413      	add	r3, r2
 8002eb8:	3b23      	subs	r3, #35	; 0x23
 8002eba:	221f      	movs	r2, #31
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	43da      	mvns	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	400a      	ands	r2, r1
 8002ec8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	4613      	mov	r3, r2
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3b23      	subs	r3, #35	; 0x23
 8002ee4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	430a      	orrs	r2, r1
 8002eee:	631a      	str	r2, [r3, #48]	; 0x30
 8002ef0:	e023      	b.n	8002f3a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685a      	ldr	r2, [r3, #4]
 8002efc:	4613      	mov	r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	4413      	add	r3, r2
 8002f02:	3b41      	subs	r3, #65	; 0x41
 8002f04:	221f      	movs	r2, #31
 8002f06:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0a:	43da      	mvns	r2, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	400a      	ands	r2, r1
 8002f12:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	4618      	mov	r0, r3
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	685a      	ldr	r2, [r3, #4]
 8002f26:	4613      	mov	r3, r2
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	4413      	add	r3, r2
 8002f2c:	3b41      	subs	r3, #65	; 0x41
 8002f2e:	fa00 f203 	lsl.w	r2, r0, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f3a:	4b22      	ldr	r3, [pc, #136]	; (8002fc4 <HAL_ADC_ConfigChannel+0x234>)
 8002f3c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a21      	ldr	r2, [pc, #132]	; (8002fc8 <HAL_ADC_ConfigChannel+0x238>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d109      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x1cc>
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2b12      	cmp	r3, #18
 8002f4e:	d105      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a19      	ldr	r2, [pc, #100]	; (8002fc8 <HAL_ADC_ConfigChannel+0x238>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d123      	bne.n	8002fae <HAL_ADC_ConfigChannel+0x21e>
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2b10      	cmp	r3, #16
 8002f6c:	d003      	beq.n	8002f76 <HAL_ADC_ConfigChannel+0x1e6>
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2b11      	cmp	r3, #17
 8002f74:	d11b      	bne.n	8002fae <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2b10      	cmp	r3, #16
 8002f88:	d111      	bne.n	8002fae <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f8a:	4b10      	ldr	r3, [pc, #64]	; (8002fcc <HAL_ADC_ConfigChannel+0x23c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a10      	ldr	r2, [pc, #64]	; (8002fd0 <HAL_ADC_ConfigChannel+0x240>)
 8002f90:	fba2 2303 	umull	r2, r3, r2, r3
 8002f94:	0c9a      	lsrs	r2, r3, #18
 8002f96:	4613      	mov	r3, r2
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	4413      	add	r3, r2
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002fa0:	e002      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d1f9      	bne.n	8002fa2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3714      	adds	r7, #20
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr
 8002fc4:	40012300 	.word	0x40012300
 8002fc8:	40012000 	.word	0x40012000
 8002fcc:	20000010 	.word	0x20000010
 8002fd0:	431bde83 	.word	0x431bde83

08002fd4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fdc:	4b79      	ldr	r3, [pc, #484]	; (80031c4 <ADC_Init+0x1f0>)
 8002fde:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	431a      	orrs	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	685a      	ldr	r2, [r3, #4]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003008:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	6859      	ldr	r1, [r3, #4]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	691b      	ldr	r3, [r3, #16]
 8003014:	021a      	lsls	r2, r3, #8
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	430a      	orrs	r2, r1
 800301c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	685a      	ldr	r2, [r3, #4]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800302c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	6859      	ldr	r1, [r3, #4]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	689a      	ldr	r2, [r3, #8]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	430a      	orrs	r2, r1
 800303e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	689a      	ldr	r2, [r3, #8]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800304e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	6899      	ldr	r1, [r3, #8]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	68da      	ldr	r2, [r3, #12]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	430a      	orrs	r2, r1
 8003060:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003066:	4a58      	ldr	r2, [pc, #352]	; (80031c8 <ADC_Init+0x1f4>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d022      	beq.n	80030b2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	689a      	ldr	r2, [r3, #8]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800307a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6899      	ldr	r1, [r3, #8]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	430a      	orrs	r2, r1
 800308c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800309c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	6899      	ldr	r1, [r3, #8]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	430a      	orrs	r2, r1
 80030ae:	609a      	str	r2, [r3, #8]
 80030b0:	e00f      	b.n	80030d2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	689a      	ldr	r2, [r3, #8]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80030d0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	689a      	ldr	r2, [r3, #8]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f022 0202 	bic.w	r2, r2, #2
 80030e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	6899      	ldr	r1, [r3, #8]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	7e1b      	ldrb	r3, [r3, #24]
 80030ec:	005a      	lsls	r2, r3, #1
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	430a      	orrs	r2, r1
 80030f4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d01b      	beq.n	8003138 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	685a      	ldr	r2, [r3, #4]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800310e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800311e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6859      	ldr	r1, [r3, #4]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312a:	3b01      	subs	r3, #1
 800312c:	035a      	lsls	r2, r3, #13
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	430a      	orrs	r2, r1
 8003134:	605a      	str	r2, [r3, #4]
 8003136:	e007      	b.n	8003148 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	685a      	ldr	r2, [r3, #4]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003146:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003156:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	69db      	ldr	r3, [r3, #28]
 8003162:	3b01      	subs	r3, #1
 8003164:	051a      	lsls	r2, r3, #20
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	430a      	orrs	r2, r1
 800316c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800317c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	6899      	ldr	r1, [r3, #8]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800318a:	025a      	lsls	r2, r3, #9
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	430a      	orrs	r2, r1
 8003192:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	689a      	ldr	r2, [r3, #8]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	6899      	ldr	r1, [r3, #8]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	695b      	ldr	r3, [r3, #20]
 80031ae:	029a      	lsls	r2, r3, #10
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	430a      	orrs	r2, r1
 80031b6:	609a      	str	r2, [r3, #8]
}
 80031b8:	bf00      	nop
 80031ba:	3714      	adds	r7, #20
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	40012300 	.word	0x40012300
 80031c8:	0f000001 	.word	0x0f000001

080031cc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031f0:	4b0c      	ldr	r3, [pc, #48]	; (8003224 <__NVIC_SetPriorityGrouping+0x44>)
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031f6:	68ba      	ldr	r2, [r7, #8]
 80031f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031fc:	4013      	ands	r3, r2
 80031fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003208:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800320c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003210:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003212:	4a04      	ldr	r2, [pc, #16]	; (8003224 <__NVIC_SetPriorityGrouping+0x44>)
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	60d3      	str	r3, [r2, #12]
}
 8003218:	bf00      	nop
 800321a:	3714      	adds	r7, #20
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr
 8003224:	e000ed00 	.word	0xe000ed00

08003228 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800322c:	4b04      	ldr	r3, [pc, #16]	; (8003240 <__NVIC_GetPriorityGrouping+0x18>)
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	0a1b      	lsrs	r3, r3, #8
 8003232:	f003 0307 	and.w	r3, r3, #7
}
 8003236:	4618      	mov	r0, r3
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr
 8003240:	e000ed00 	.word	0xe000ed00

08003244 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	4603      	mov	r3, r0
 800324c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800324e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003252:	2b00      	cmp	r3, #0
 8003254:	db0b      	blt.n	800326e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003256:	79fb      	ldrb	r3, [r7, #7]
 8003258:	f003 021f 	and.w	r2, r3, #31
 800325c:	4907      	ldr	r1, [pc, #28]	; (800327c <__NVIC_EnableIRQ+0x38>)
 800325e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003262:	095b      	lsrs	r3, r3, #5
 8003264:	2001      	movs	r0, #1
 8003266:	fa00 f202 	lsl.w	r2, r0, r2
 800326a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	e000e100 	.word	0xe000e100

08003280 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	4603      	mov	r3, r0
 8003288:	6039      	str	r1, [r7, #0]
 800328a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800328c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003290:	2b00      	cmp	r3, #0
 8003292:	db0a      	blt.n	80032aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	b2da      	uxtb	r2, r3
 8003298:	490c      	ldr	r1, [pc, #48]	; (80032cc <__NVIC_SetPriority+0x4c>)
 800329a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800329e:	0112      	lsls	r2, r2, #4
 80032a0:	b2d2      	uxtb	r2, r2
 80032a2:	440b      	add	r3, r1
 80032a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032a8:	e00a      	b.n	80032c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	b2da      	uxtb	r2, r3
 80032ae:	4908      	ldr	r1, [pc, #32]	; (80032d0 <__NVIC_SetPriority+0x50>)
 80032b0:	79fb      	ldrb	r3, [r7, #7]
 80032b2:	f003 030f 	and.w	r3, r3, #15
 80032b6:	3b04      	subs	r3, #4
 80032b8:	0112      	lsls	r2, r2, #4
 80032ba:	b2d2      	uxtb	r2, r2
 80032bc:	440b      	add	r3, r1
 80032be:	761a      	strb	r2, [r3, #24]
}
 80032c0:	bf00      	nop
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr
 80032cc:	e000e100 	.word	0xe000e100
 80032d0:	e000ed00 	.word	0xe000ed00

080032d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b089      	sub	sp, #36	; 0x24
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	60b9      	str	r1, [r7, #8]
 80032de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f003 0307 	and.w	r3, r3, #7
 80032e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	f1c3 0307 	rsb	r3, r3, #7
 80032ee:	2b04      	cmp	r3, #4
 80032f0:	bf28      	it	cs
 80032f2:	2304      	movcs	r3, #4
 80032f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	3304      	adds	r3, #4
 80032fa:	2b06      	cmp	r3, #6
 80032fc:	d902      	bls.n	8003304 <NVIC_EncodePriority+0x30>
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	3b03      	subs	r3, #3
 8003302:	e000      	b.n	8003306 <NVIC_EncodePriority+0x32>
 8003304:	2300      	movs	r3, #0
 8003306:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003308:	f04f 32ff 	mov.w	r2, #4294967295
 800330c:	69bb      	ldr	r3, [r7, #24]
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	43da      	mvns	r2, r3
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	401a      	ands	r2, r3
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800331c:	f04f 31ff 	mov.w	r1, #4294967295
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	fa01 f303 	lsl.w	r3, r1, r3
 8003326:	43d9      	mvns	r1, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800332c:	4313      	orrs	r3, r2
         );
}
 800332e:	4618      	mov	r0, r3
 8003330:	3724      	adds	r7, #36	; 0x24
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr

0800333a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800333a:	b580      	push	{r7, lr}
 800333c:	b082      	sub	sp, #8
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f7ff ff4c 	bl	80031e0 <__NVIC_SetPriorityGrouping>
}
 8003348:	bf00      	nop
 800334a:	3708      	adds	r7, #8
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003350:	b580      	push	{r7, lr}
 8003352:	b086      	sub	sp, #24
 8003354:	af00      	add	r7, sp, #0
 8003356:	4603      	mov	r3, r0
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
 800335c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800335e:	2300      	movs	r3, #0
 8003360:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003362:	f7ff ff61 	bl	8003228 <__NVIC_GetPriorityGrouping>
 8003366:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	68b9      	ldr	r1, [r7, #8]
 800336c:	6978      	ldr	r0, [r7, #20]
 800336e:	f7ff ffb1 	bl	80032d4 <NVIC_EncodePriority>
 8003372:	4602      	mov	r2, r0
 8003374:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003378:	4611      	mov	r1, r2
 800337a:	4618      	mov	r0, r3
 800337c:	f7ff ff80 	bl	8003280 <__NVIC_SetPriority>
}
 8003380:	bf00      	nop
 8003382:	3718      	adds	r7, #24
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
 800338e:	4603      	mov	r3, r0
 8003390:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003396:	4618      	mov	r0, r3
 8003398:	f7ff ff54 	bl	8003244 <__NVIC_EnableIRQ>
}
 800339c:	bf00      	nop
 800339e:	3708      	adds	r7, #8
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033b2:	f7ff fa7d 	bl	80028b0 <HAL_GetTick>
 80033b6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d008      	beq.n	80033d6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2280      	movs	r2, #128	; 0x80
 80033c8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e052      	b.n	800347c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 0216 	bic.w	r2, r2, #22
 80033e4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	695a      	ldr	r2, [r3, #20]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033f4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d103      	bne.n	8003406 <HAL_DMA_Abort+0x62>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003402:	2b00      	cmp	r3, #0
 8003404:	d007      	beq.n	8003416 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 0208 	bic.w	r2, r2, #8
 8003414:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 0201 	bic.w	r2, r2, #1
 8003424:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003426:	e013      	b.n	8003450 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003428:	f7ff fa42 	bl	80028b0 <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	2b05      	cmp	r3, #5
 8003434:	d90c      	bls.n	8003450 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2220      	movs	r2, #32
 800343a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2203      	movs	r2, #3
 8003448:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	e015      	b.n	800347c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1e4      	bne.n	8003428 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003462:	223f      	movs	r2, #63	; 0x3f
 8003464:	409a      	lsls	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2201      	movs	r2, #1
 8003476:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800347a:	2300      	movs	r3, #0
}
 800347c:	4618      	mov	r0, r3
 800347e:	3710      	adds	r7, #16
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}

08003484 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003492:	b2db      	uxtb	r3, r3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d004      	beq.n	80034a2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2280      	movs	r2, #128	; 0x80
 800349c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e00c      	b.n	80034bc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2205      	movs	r2, #5
 80034a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f022 0201 	bic.w	r2, r2, #1
 80034b8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034ba:	2300      	movs	r3, #0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	370c      	adds	r7, #12
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr

080034c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b089      	sub	sp, #36	; 0x24
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034d2:	2300      	movs	r3, #0
 80034d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034d6:	2300      	movs	r3, #0
 80034d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034da:	2300      	movs	r3, #0
 80034dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034de:	2300      	movs	r3, #0
 80034e0:	61fb      	str	r3, [r7, #28]
 80034e2:	e159      	b.n	8003798 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034e4:	2201      	movs	r2, #1
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	4013      	ands	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	f040 8148 	bne.w	8003792 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f003 0303 	and.w	r3, r3, #3
 800350a:	2b01      	cmp	r3, #1
 800350c:	d005      	beq.n	800351a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003516:	2b02      	cmp	r3, #2
 8003518:	d130      	bne.n	800357c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	005b      	lsls	r3, r3, #1
 8003524:	2203      	movs	r2, #3
 8003526:	fa02 f303 	lsl.w	r3, r2, r3
 800352a:	43db      	mvns	r3, r3
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	4013      	ands	r3, r2
 8003530:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	68da      	ldr	r2, [r3, #12]
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	fa02 f303 	lsl.w	r3, r2, r3
 800353e:	69ba      	ldr	r2, [r7, #24]
 8003540:	4313      	orrs	r3, r2
 8003542:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003550:	2201      	movs	r2, #1
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	43db      	mvns	r3, r3
 800355a:	69ba      	ldr	r2, [r7, #24]
 800355c:	4013      	ands	r3, r2
 800355e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	091b      	lsrs	r3, r3, #4
 8003566:	f003 0201 	and.w	r2, r3, #1
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	4313      	orrs	r3, r2
 8003574:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	69ba      	ldr	r2, [r7, #24]
 800357a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f003 0303 	and.w	r3, r3, #3
 8003584:	2b03      	cmp	r3, #3
 8003586:	d017      	beq.n	80035b8 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	2203      	movs	r2, #3
 8003594:	fa02 f303 	lsl.w	r3, r2, r3
 8003598:	43db      	mvns	r3, r3
 800359a:	69ba      	ldr	r2, [r7, #24]
 800359c:	4013      	ands	r3, r2
 800359e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	689a      	ldr	r2, [r3, #8]
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	005b      	lsls	r3, r3, #1
 80035a8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ac:	69ba      	ldr	r2, [r7, #24]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f003 0303 	and.w	r3, r3, #3
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d123      	bne.n	800360c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	08da      	lsrs	r2, r3, #3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	3208      	adds	r2, #8
 80035cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	f003 0307 	and.w	r3, r3, #7
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	220f      	movs	r2, #15
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	43db      	mvns	r3, r3
 80035e2:	69ba      	ldr	r2, [r7, #24]
 80035e4:	4013      	ands	r3, r2
 80035e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	691a      	ldr	r2, [r3, #16]
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	f003 0307 	and.w	r3, r3, #7
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	08da      	lsrs	r2, r3, #3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	3208      	adds	r2, #8
 8003606:	69b9      	ldr	r1, [r7, #24]
 8003608:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	2203      	movs	r2, #3
 8003618:	fa02 f303 	lsl.w	r3, r2, r3
 800361c:	43db      	mvns	r3, r3
 800361e:	69ba      	ldr	r2, [r7, #24]
 8003620:	4013      	ands	r3, r2
 8003622:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f003 0203 	and.w	r2, r3, #3
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	69ba      	ldr	r2, [r7, #24]
 8003636:	4313      	orrs	r3, r2
 8003638:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003648:	2b00      	cmp	r3, #0
 800364a:	f000 80a2 	beq.w	8003792 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800364e:	2300      	movs	r3, #0
 8003650:	60fb      	str	r3, [r7, #12]
 8003652:	4b57      	ldr	r3, [pc, #348]	; (80037b0 <HAL_GPIO_Init+0x2e8>)
 8003654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003656:	4a56      	ldr	r2, [pc, #344]	; (80037b0 <HAL_GPIO_Init+0x2e8>)
 8003658:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800365c:	6453      	str	r3, [r2, #68]	; 0x44
 800365e:	4b54      	ldr	r3, [pc, #336]	; (80037b0 <HAL_GPIO_Init+0x2e8>)
 8003660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003662:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003666:	60fb      	str	r3, [r7, #12]
 8003668:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800366a:	4a52      	ldr	r2, [pc, #328]	; (80037b4 <HAL_GPIO_Init+0x2ec>)
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	089b      	lsrs	r3, r3, #2
 8003670:	3302      	adds	r3, #2
 8003672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003676:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	f003 0303 	and.w	r3, r3, #3
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	220f      	movs	r2, #15
 8003682:	fa02 f303 	lsl.w	r3, r2, r3
 8003686:	43db      	mvns	r3, r3
 8003688:	69ba      	ldr	r2, [r7, #24]
 800368a:	4013      	ands	r3, r2
 800368c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a49      	ldr	r2, [pc, #292]	; (80037b8 <HAL_GPIO_Init+0x2f0>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d019      	beq.n	80036ca <HAL_GPIO_Init+0x202>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a48      	ldr	r2, [pc, #288]	; (80037bc <HAL_GPIO_Init+0x2f4>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d013      	beq.n	80036c6 <HAL_GPIO_Init+0x1fe>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a47      	ldr	r2, [pc, #284]	; (80037c0 <HAL_GPIO_Init+0x2f8>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d00d      	beq.n	80036c2 <HAL_GPIO_Init+0x1fa>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a46      	ldr	r2, [pc, #280]	; (80037c4 <HAL_GPIO_Init+0x2fc>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d007      	beq.n	80036be <HAL_GPIO_Init+0x1f6>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a45      	ldr	r2, [pc, #276]	; (80037c8 <HAL_GPIO_Init+0x300>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d101      	bne.n	80036ba <HAL_GPIO_Init+0x1f2>
 80036b6:	2304      	movs	r3, #4
 80036b8:	e008      	b.n	80036cc <HAL_GPIO_Init+0x204>
 80036ba:	2307      	movs	r3, #7
 80036bc:	e006      	b.n	80036cc <HAL_GPIO_Init+0x204>
 80036be:	2303      	movs	r3, #3
 80036c0:	e004      	b.n	80036cc <HAL_GPIO_Init+0x204>
 80036c2:	2302      	movs	r3, #2
 80036c4:	e002      	b.n	80036cc <HAL_GPIO_Init+0x204>
 80036c6:	2301      	movs	r3, #1
 80036c8:	e000      	b.n	80036cc <HAL_GPIO_Init+0x204>
 80036ca:	2300      	movs	r3, #0
 80036cc:	69fa      	ldr	r2, [r7, #28]
 80036ce:	f002 0203 	and.w	r2, r2, #3
 80036d2:	0092      	lsls	r2, r2, #2
 80036d4:	4093      	lsls	r3, r2
 80036d6:	69ba      	ldr	r2, [r7, #24]
 80036d8:	4313      	orrs	r3, r2
 80036da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036dc:	4935      	ldr	r1, [pc, #212]	; (80037b4 <HAL_GPIO_Init+0x2ec>)
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	089b      	lsrs	r3, r3, #2
 80036e2:	3302      	adds	r3, #2
 80036e4:	69ba      	ldr	r2, [r7, #24]
 80036e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036ea:	4b38      	ldr	r3, [pc, #224]	; (80037cc <HAL_GPIO_Init+0x304>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	43db      	mvns	r3, r3
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	4013      	ands	r3, r2
 80036f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d003      	beq.n	800370e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	4313      	orrs	r3, r2
 800370c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800370e:	4a2f      	ldr	r2, [pc, #188]	; (80037cc <HAL_GPIO_Init+0x304>)
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003714:	4b2d      	ldr	r3, [pc, #180]	; (80037cc <HAL_GPIO_Init+0x304>)
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	43db      	mvns	r3, r3
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	4013      	ands	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d003      	beq.n	8003738 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	4313      	orrs	r3, r2
 8003736:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003738:	4a24      	ldr	r2, [pc, #144]	; (80037cc <HAL_GPIO_Init+0x304>)
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800373e:	4b23      	ldr	r3, [pc, #140]	; (80037cc <HAL_GPIO_Init+0x304>)
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	43db      	mvns	r3, r3
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	4013      	ands	r3, r2
 800374c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d003      	beq.n	8003762 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800375a:	69ba      	ldr	r2, [r7, #24]
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	4313      	orrs	r3, r2
 8003760:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003762:	4a1a      	ldr	r2, [pc, #104]	; (80037cc <HAL_GPIO_Init+0x304>)
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003768:	4b18      	ldr	r3, [pc, #96]	; (80037cc <HAL_GPIO_Init+0x304>)
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	43db      	mvns	r3, r3
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	4013      	ands	r3, r2
 8003776:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d003      	beq.n	800378c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	4313      	orrs	r3, r2
 800378a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800378c:	4a0f      	ldr	r2, [pc, #60]	; (80037cc <HAL_GPIO_Init+0x304>)
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	3301      	adds	r3, #1
 8003796:	61fb      	str	r3, [r7, #28]
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	2b0f      	cmp	r3, #15
 800379c:	f67f aea2 	bls.w	80034e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037a0:	bf00      	nop
 80037a2:	bf00      	nop
 80037a4:	3724      	adds	r7, #36	; 0x24
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	40023800 	.word	0x40023800
 80037b4:	40013800 	.word	0x40013800
 80037b8:	40020000 	.word	0x40020000
 80037bc:	40020400 	.word	0x40020400
 80037c0:	40020800 	.word	0x40020800
 80037c4:	40020c00 	.word	0x40020c00
 80037c8:	40021000 	.word	0x40021000
 80037cc:	40013c00 	.word	0x40013c00

080037d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	460b      	mov	r3, r1
 80037da:	807b      	strh	r3, [r7, #2]
 80037dc:	4613      	mov	r3, r2
 80037de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037e0:	787b      	ldrb	r3, [r7, #1]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d003      	beq.n	80037ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037e6:	887a      	ldrh	r2, [r7, #2]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037ec:	e003      	b.n	80037f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037ee:	887b      	ldrh	r3, [r7, #2]
 80037f0:	041a      	lsls	r2, r3, #16
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	619a      	str	r2, [r3, #24]
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
	...

08003804 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e12b      	b.n	8003a6e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d106      	bne.n	8003830 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f7fe f974 	bl	8001b18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2224      	movs	r2, #36	; 0x24
 8003834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f022 0201 	bic.w	r2, r2, #1
 8003846:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003856:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003866:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003868:	f001 f966 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 800386c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	4a81      	ldr	r2, [pc, #516]	; (8003a78 <HAL_I2C_Init+0x274>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d807      	bhi.n	8003888 <HAL_I2C_Init+0x84>
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	4a80      	ldr	r2, [pc, #512]	; (8003a7c <HAL_I2C_Init+0x278>)
 800387c:	4293      	cmp	r3, r2
 800387e:	bf94      	ite	ls
 8003880:	2301      	movls	r3, #1
 8003882:	2300      	movhi	r3, #0
 8003884:	b2db      	uxtb	r3, r3
 8003886:	e006      	b.n	8003896 <HAL_I2C_Init+0x92>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	4a7d      	ldr	r2, [pc, #500]	; (8003a80 <HAL_I2C_Init+0x27c>)
 800388c:	4293      	cmp	r3, r2
 800388e:	bf94      	ite	ls
 8003890:	2301      	movls	r3, #1
 8003892:	2300      	movhi	r3, #0
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d001      	beq.n	800389e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e0e7      	b.n	8003a6e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	4a78      	ldr	r2, [pc, #480]	; (8003a84 <HAL_I2C_Init+0x280>)
 80038a2:	fba2 2303 	umull	r2, r3, r2, r3
 80038a6:	0c9b      	lsrs	r3, r3, #18
 80038a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	68ba      	ldr	r2, [r7, #8]
 80038ba:	430a      	orrs	r2, r1
 80038bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	6a1b      	ldr	r3, [r3, #32]
 80038c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	4a6a      	ldr	r2, [pc, #424]	; (8003a78 <HAL_I2C_Init+0x274>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d802      	bhi.n	80038d8 <HAL_I2C_Init+0xd4>
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	3301      	adds	r3, #1
 80038d6:	e009      	b.n	80038ec <HAL_I2C_Init+0xe8>
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80038de:	fb02 f303 	mul.w	r3, r2, r3
 80038e2:	4a69      	ldr	r2, [pc, #420]	; (8003a88 <HAL_I2C_Init+0x284>)
 80038e4:	fba2 2303 	umull	r2, r3, r2, r3
 80038e8:	099b      	lsrs	r3, r3, #6
 80038ea:	3301      	adds	r3, #1
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	6812      	ldr	r2, [r2, #0]
 80038f0:	430b      	orrs	r3, r1
 80038f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	69db      	ldr	r3, [r3, #28]
 80038fa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80038fe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	495c      	ldr	r1, [pc, #368]	; (8003a78 <HAL_I2C_Init+0x274>)
 8003908:	428b      	cmp	r3, r1
 800390a:	d819      	bhi.n	8003940 <HAL_I2C_Init+0x13c>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	1e59      	subs	r1, r3, #1
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	005b      	lsls	r3, r3, #1
 8003916:	fbb1 f3f3 	udiv	r3, r1, r3
 800391a:	1c59      	adds	r1, r3, #1
 800391c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003920:	400b      	ands	r3, r1
 8003922:	2b00      	cmp	r3, #0
 8003924:	d00a      	beq.n	800393c <HAL_I2C_Init+0x138>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	1e59      	subs	r1, r3, #1
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	fbb1 f3f3 	udiv	r3, r1, r3
 8003934:	3301      	adds	r3, #1
 8003936:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800393a:	e051      	b.n	80039e0 <HAL_I2C_Init+0x1dc>
 800393c:	2304      	movs	r3, #4
 800393e:	e04f      	b.n	80039e0 <HAL_I2C_Init+0x1dc>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d111      	bne.n	800396c <HAL_I2C_Init+0x168>
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	1e58      	subs	r0, r3, #1
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6859      	ldr	r1, [r3, #4]
 8003950:	460b      	mov	r3, r1
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	440b      	add	r3, r1
 8003956:	fbb0 f3f3 	udiv	r3, r0, r3
 800395a:	3301      	adds	r3, #1
 800395c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003960:	2b00      	cmp	r3, #0
 8003962:	bf0c      	ite	eq
 8003964:	2301      	moveq	r3, #1
 8003966:	2300      	movne	r3, #0
 8003968:	b2db      	uxtb	r3, r3
 800396a:	e012      	b.n	8003992 <HAL_I2C_Init+0x18e>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	1e58      	subs	r0, r3, #1
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6859      	ldr	r1, [r3, #4]
 8003974:	460b      	mov	r3, r1
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	440b      	add	r3, r1
 800397a:	0099      	lsls	r1, r3, #2
 800397c:	440b      	add	r3, r1
 800397e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003982:	3301      	adds	r3, #1
 8003984:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003988:	2b00      	cmp	r3, #0
 800398a:	bf0c      	ite	eq
 800398c:	2301      	moveq	r3, #1
 800398e:	2300      	movne	r3, #0
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <HAL_I2C_Init+0x196>
 8003996:	2301      	movs	r3, #1
 8003998:	e022      	b.n	80039e0 <HAL_I2C_Init+0x1dc>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10e      	bne.n	80039c0 <HAL_I2C_Init+0x1bc>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	1e58      	subs	r0, r3, #1
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6859      	ldr	r1, [r3, #4]
 80039aa:	460b      	mov	r3, r1
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	440b      	add	r3, r1
 80039b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80039b4:	3301      	adds	r3, #1
 80039b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039be:	e00f      	b.n	80039e0 <HAL_I2C_Init+0x1dc>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	1e58      	subs	r0, r3, #1
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6859      	ldr	r1, [r3, #4]
 80039c8:	460b      	mov	r3, r1
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	440b      	add	r3, r1
 80039ce:	0099      	lsls	r1, r3, #2
 80039d0:	440b      	add	r3, r1
 80039d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80039d6:	3301      	adds	r3, #1
 80039d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039e0:	6879      	ldr	r1, [r7, #4]
 80039e2:	6809      	ldr	r1, [r1, #0]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	69da      	ldr	r2, [r3, #28]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	431a      	orrs	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	430a      	orrs	r2, r1
 8003a02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003a0e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	6911      	ldr	r1, [r2, #16]
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	68d2      	ldr	r2, [r2, #12]
 8003a1a:	4311      	orrs	r1, r2
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	6812      	ldr	r2, [r2, #0]
 8003a20:	430b      	orrs	r3, r1
 8003a22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	695a      	ldr	r2, [r3, #20]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	431a      	orrs	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f042 0201 	orr.w	r2, r2, #1
 8003a4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2220      	movs	r2, #32
 8003a5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	000186a0 	.word	0x000186a0
 8003a7c:	001e847f 	.word	0x001e847f
 8003a80:	003d08ff 	.word	0x003d08ff
 8003a84:	431bde83 	.word	0x431bde83
 8003a88:	10624dd3 	.word	0x10624dd3

08003a8c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b088      	sub	sp, #32
 8003a90:	af02      	add	r7, sp, #8
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	607a      	str	r2, [r7, #4]
 8003a96:	461a      	mov	r2, r3
 8003a98:	460b      	mov	r3, r1
 8003a9a:	817b      	strh	r3, [r7, #10]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003aa0:	f7fe ff06 	bl	80028b0 <HAL_GetTick>
 8003aa4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b20      	cmp	r3, #32
 8003ab0:	f040 80e0 	bne.w	8003c74 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	9300      	str	r3, [sp, #0]
 8003ab8:	2319      	movs	r3, #25
 8003aba:	2201      	movs	r2, #1
 8003abc:	4970      	ldr	r1, [pc, #448]	; (8003c80 <HAL_I2C_Master_Transmit+0x1f4>)
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	f000 fa92 	bl	8003fe8 <I2C_WaitOnFlagUntilTimeout>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003aca:	2302      	movs	r3, #2
 8003acc:	e0d3      	b.n	8003c76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d101      	bne.n	8003adc <HAL_I2C_Master_Transmit+0x50>
 8003ad8:	2302      	movs	r3, #2
 8003ada:	e0cc      	b.n	8003c76 <HAL_I2C_Master_Transmit+0x1ea>
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d007      	beq.n	8003b02 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f042 0201 	orr.w	r2, r2, #1
 8003b00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b10:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2221      	movs	r2, #33	; 0x21
 8003b16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2210      	movs	r2, #16
 8003b1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2200      	movs	r2, #0
 8003b26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	893a      	ldrh	r2, [r7, #8]
 8003b32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b38:	b29a      	uxth	r2, r3
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	4a50      	ldr	r2, [pc, #320]	; (8003c84 <HAL_I2C_Master_Transmit+0x1f8>)
 8003b42:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003b44:	8979      	ldrh	r1, [r7, #10]
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	6a3a      	ldr	r2, [r7, #32]
 8003b4a:	68f8      	ldr	r0, [r7, #12]
 8003b4c:	f000 f9ca 	bl	8003ee4 <I2C_MasterRequestWrite>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e08d      	b.n	8003c76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	613b      	str	r3, [r7, #16]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	613b      	str	r3, [r7, #16]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	613b      	str	r3, [r7, #16]
 8003b6e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003b70:	e066      	b.n	8003c40 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	6a39      	ldr	r1, [r7, #32]
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	f000 fb0c 	bl	8004194 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d00d      	beq.n	8003b9e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	2b04      	cmp	r3, #4
 8003b88:	d107      	bne.n	8003b9a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e06b      	b.n	8003c76 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba2:	781a      	ldrb	r2, [r3, #0]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	1c5a      	adds	r2, r3, #1
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bc6:	3b01      	subs	r3, #1
 8003bc8:	b29a      	uxth	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	695b      	ldr	r3, [r3, #20]
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	2b04      	cmp	r3, #4
 8003bda:	d11b      	bne.n	8003c14 <HAL_I2C_Master_Transmit+0x188>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d017      	beq.n	8003c14 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be8:	781a      	ldrb	r2, [r3, #0]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf4:	1c5a      	adds	r2, r3, #1
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	3b01      	subs	r3, #1
 8003c02:	b29a      	uxth	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c14:	697a      	ldr	r2, [r7, #20]
 8003c16:	6a39      	ldr	r1, [r7, #32]
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f000 fafc 	bl	8004216 <I2C_WaitOnBTFFlagUntilTimeout>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00d      	beq.n	8003c40 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c28:	2b04      	cmp	r3, #4
 8003c2a:	d107      	bne.n	8003c3c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c3a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e01a      	b.n	8003c76 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d194      	bne.n	8003b72 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2220      	movs	r2, #32
 8003c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	e000      	b.n	8003c76 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003c74:	2302      	movs	r3, #2
  }
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3718      	adds	r7, #24
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	00100002 	.word	0x00100002
 8003c84:	ffff0000 	.word	0xffff0000

08003c88 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b08a      	sub	sp, #40	; 0x28
 8003c8c:	af02      	add	r7, sp, #8
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	607a      	str	r2, [r7, #4]
 8003c92:	603b      	str	r3, [r7, #0]
 8003c94:	460b      	mov	r3, r1
 8003c96:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003c98:	f7fe fe0a 	bl	80028b0 <HAL_GetTick>
 8003c9c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	2b20      	cmp	r3, #32
 8003cac:	f040 8111 	bne.w	8003ed2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	9300      	str	r3, [sp, #0]
 8003cb4:	2319      	movs	r3, #25
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	4988      	ldr	r1, [pc, #544]	; (8003edc <HAL_I2C_IsDeviceReady+0x254>)
 8003cba:	68f8      	ldr	r0, [r7, #12]
 8003cbc:	f000 f994 	bl	8003fe8 <I2C_WaitOnFlagUntilTimeout>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d001      	beq.n	8003cca <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	e104      	b.n	8003ed4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d101      	bne.n	8003cd8 <HAL_I2C_IsDeviceReady+0x50>
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	e0fd      	b.n	8003ed4 <HAL_I2C_IsDeviceReady+0x24c>
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0301 	and.w	r3, r3, #1
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d007      	beq.n	8003cfe <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f042 0201 	orr.w	r2, r2, #1
 8003cfc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d0c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2224      	movs	r2, #36	; 0x24
 8003d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	4a70      	ldr	r2, [pc, #448]	; (8003ee0 <HAL_I2C_IsDeviceReady+0x258>)
 8003d20:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d30:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	9300      	str	r3, [sp, #0]
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d3e:	68f8      	ldr	r0, [r7, #12]
 8003d40:	f000 f952 	bl	8003fe8 <I2C_WaitOnFlagUntilTimeout>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d00d      	beq.n	8003d66 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d58:	d103      	bne.n	8003d62 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d60:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e0b6      	b.n	8003ed4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d66:	897b      	ldrh	r3, [r7, #10]
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d74:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003d76:	f7fe fd9b 	bl	80028b0 <HAL_GetTick>
 8003d7a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	bf0c      	ite	eq
 8003d8a:	2301      	moveq	r3, #1
 8003d8c:	2300      	movne	r3, #0
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	695b      	ldr	r3, [r3, #20]
 8003d98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003da0:	bf0c      	ite	eq
 8003da2:	2301      	moveq	r3, #1
 8003da4:	2300      	movne	r3, #0
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003daa:	e025      	b.n	8003df8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003dac:	f7fe fd80 	bl	80028b0 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	683a      	ldr	r2, [r7, #0]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d302      	bcc.n	8003dc2 <HAL_I2C_IsDeviceReady+0x13a>
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d103      	bne.n	8003dca <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	22a0      	movs	r2, #160	; 0xa0
 8003dc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	695b      	ldr	r3, [r3, #20]
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	bf0c      	ite	eq
 8003dd8:	2301      	moveq	r3, #1
 8003dda:	2300      	movne	r3, #0
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dee:	bf0c      	ite	eq
 8003df0:	2301      	moveq	r3, #1
 8003df2:	2300      	movne	r3, #0
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	2ba0      	cmp	r3, #160	; 0xa0
 8003e02:	d005      	beq.n	8003e10 <HAL_I2C_IsDeviceReady+0x188>
 8003e04:	7dfb      	ldrb	r3, [r7, #23]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d102      	bne.n	8003e10 <HAL_I2C_IsDeviceReady+0x188>
 8003e0a:	7dbb      	ldrb	r3, [r7, #22]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d0cd      	beq.n	8003dac <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2220      	movs	r2, #32
 8003e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d129      	bne.n	8003e7a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e34:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e36:	2300      	movs	r3, #0
 8003e38:	613b      	str	r3, [r7, #16]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	695b      	ldr	r3, [r3, #20]
 8003e40:	613b      	str	r3, [r7, #16]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	613b      	str	r3, [r7, #16]
 8003e4a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	9300      	str	r3, [sp, #0]
 8003e50:	2319      	movs	r3, #25
 8003e52:	2201      	movs	r2, #1
 8003e54:	4921      	ldr	r1, [pc, #132]	; (8003edc <HAL_I2C_IsDeviceReady+0x254>)
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f000 f8c6 	bl	8003fe8 <I2C_WaitOnFlagUntilTimeout>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e036      	b.n	8003ed4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2220      	movs	r2, #32
 8003e6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003e76:	2300      	movs	r3, #0
 8003e78:	e02c      	b.n	8003ed4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e88:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e92:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	9300      	str	r3, [sp, #0]
 8003e98:	2319      	movs	r3, #25
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	490f      	ldr	r1, [pc, #60]	; (8003edc <HAL_I2C_IsDeviceReady+0x254>)
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f000 f8a2 	bl	8003fe8 <I2C_WaitOnFlagUntilTimeout>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e012      	b.n	8003ed4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003eb4:	69ba      	ldr	r2, [r7, #24]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	f4ff af32 	bcc.w	8003d22 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2220      	movs	r2, #32
 8003ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e000      	b.n	8003ed4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003ed2:	2302      	movs	r3, #2
  }
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3720      	adds	r7, #32
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	00100002 	.word	0x00100002
 8003ee0:	ffff0000 	.word	0xffff0000

08003ee4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b088      	sub	sp, #32
 8003ee8:	af02      	add	r7, sp, #8
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	607a      	str	r2, [r7, #4]
 8003eee:	603b      	str	r3, [r7, #0]
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	2b08      	cmp	r3, #8
 8003efe:	d006      	beq.n	8003f0e <I2C_MasterRequestWrite+0x2a>
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d003      	beq.n	8003f0e <I2C_MasterRequestWrite+0x2a>
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f0c:	d108      	bne.n	8003f20 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f1c:	601a      	str	r2, [r3, #0]
 8003f1e:	e00b      	b.n	8003f38 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f24:	2b12      	cmp	r3, #18
 8003f26:	d107      	bne.n	8003f38 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f36:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	9300      	str	r3, [sp, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f000 f84f 	bl	8003fe8 <I2C_WaitOnFlagUntilTimeout>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00d      	beq.n	8003f6c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f5e:	d103      	bne.n	8003f68 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f66:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e035      	b.n	8003fd8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f74:	d108      	bne.n	8003f88 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f76:	897b      	ldrh	r3, [r7, #10]
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f84:	611a      	str	r2, [r3, #16]
 8003f86:	e01b      	b.n	8003fc0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f88:	897b      	ldrh	r3, [r7, #10]
 8003f8a:	11db      	asrs	r3, r3, #7
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	f003 0306 	and.w	r3, r3, #6
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	f063 030f 	orn	r3, r3, #15
 8003f98:	b2da      	uxtb	r2, r3
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	490e      	ldr	r1, [pc, #56]	; (8003fe0 <I2C_MasterRequestWrite+0xfc>)
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f000 f875 	bl	8004096 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d001      	beq.n	8003fb6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e010      	b.n	8003fd8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003fb6:	897b      	ldrh	r3, [r7, #10]
 8003fb8:	b2da      	uxtb	r2, r3
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	4907      	ldr	r1, [pc, #28]	; (8003fe4 <I2C_MasterRequestWrite+0x100>)
 8003fc6:	68f8      	ldr	r0, [r7, #12]
 8003fc8:	f000 f865 	bl	8004096 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d001      	beq.n	8003fd6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e000      	b.n	8003fd8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3718      	adds	r7, #24
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	00010008 	.word	0x00010008
 8003fe4:	00010002 	.word	0x00010002

08003fe8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	603b      	str	r3, [r7, #0]
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ff8:	e025      	b.n	8004046 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004000:	d021      	beq.n	8004046 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004002:	f7fe fc55 	bl	80028b0 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	69bb      	ldr	r3, [r7, #24]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	429a      	cmp	r2, r3
 8004010:	d302      	bcc.n	8004018 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d116      	bne.n	8004046 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2200      	movs	r2, #0
 800401c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2220      	movs	r2, #32
 8004022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004032:	f043 0220 	orr.w	r2, r3, #32
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e023      	b.n	800408e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	0c1b      	lsrs	r3, r3, #16
 800404a:	b2db      	uxtb	r3, r3
 800404c:	2b01      	cmp	r3, #1
 800404e:	d10d      	bne.n	800406c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	695b      	ldr	r3, [r3, #20]
 8004056:	43da      	mvns	r2, r3
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	4013      	ands	r3, r2
 800405c:	b29b      	uxth	r3, r3
 800405e:	2b00      	cmp	r3, #0
 8004060:	bf0c      	ite	eq
 8004062:	2301      	moveq	r3, #1
 8004064:	2300      	movne	r3, #0
 8004066:	b2db      	uxtb	r3, r3
 8004068:	461a      	mov	r2, r3
 800406a:	e00c      	b.n	8004086 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	43da      	mvns	r2, r3
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	4013      	ands	r3, r2
 8004078:	b29b      	uxth	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	bf0c      	ite	eq
 800407e:	2301      	moveq	r3, #1
 8004080:	2300      	movne	r3, #0
 8004082:	b2db      	uxtb	r3, r3
 8004084:	461a      	mov	r2, r3
 8004086:	79fb      	ldrb	r3, [r7, #7]
 8004088:	429a      	cmp	r2, r3
 800408a:	d0b6      	beq.n	8003ffa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800408c:	2300      	movs	r3, #0
}
 800408e:	4618      	mov	r0, r3
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}

08004096 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004096:	b580      	push	{r7, lr}
 8004098:	b084      	sub	sp, #16
 800409a:	af00      	add	r7, sp, #0
 800409c:	60f8      	str	r0, [r7, #12]
 800409e:	60b9      	str	r1, [r7, #8]
 80040a0:	607a      	str	r2, [r7, #4]
 80040a2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040a4:	e051      	b.n	800414a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	695b      	ldr	r3, [r3, #20]
 80040ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040b4:	d123      	bne.n	80040fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040c4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80040ce:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2220      	movs	r2, #32
 80040da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ea:	f043 0204 	orr.w	r2, r3, #4
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e046      	b.n	800418c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004104:	d021      	beq.n	800414a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004106:	f7fe fbd3 	bl	80028b0 <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	429a      	cmp	r2, r3
 8004114:	d302      	bcc.n	800411c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d116      	bne.n	800414a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2220      	movs	r2, #32
 8004126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004136:	f043 0220 	orr.w	r2, r3, #32
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e020      	b.n	800418c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	0c1b      	lsrs	r3, r3, #16
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b01      	cmp	r3, #1
 8004152:	d10c      	bne.n	800416e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	43da      	mvns	r2, r3
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	4013      	ands	r3, r2
 8004160:	b29b      	uxth	r3, r3
 8004162:	2b00      	cmp	r3, #0
 8004164:	bf14      	ite	ne
 8004166:	2301      	movne	r3, #1
 8004168:	2300      	moveq	r3, #0
 800416a:	b2db      	uxtb	r3, r3
 800416c:	e00b      	b.n	8004186 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	43da      	mvns	r2, r3
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	4013      	ands	r3, r2
 800417a:	b29b      	uxth	r3, r3
 800417c:	2b00      	cmp	r3, #0
 800417e:	bf14      	ite	ne
 8004180:	2301      	movne	r3, #1
 8004182:	2300      	moveq	r3, #0
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	d18d      	bne.n	80040a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3710      	adds	r7, #16
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}

08004194 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041a0:	e02d      	b.n	80041fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f000 f878 	bl	8004298 <I2C_IsAcknowledgeFailed>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e02d      	b.n	800420e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b8:	d021      	beq.n	80041fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041ba:	f7fe fb79 	bl	80028b0 <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	68ba      	ldr	r2, [r7, #8]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d302      	bcc.n	80041d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d116      	bne.n	80041fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2200      	movs	r2, #0
 80041d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2220      	movs	r2, #32
 80041da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ea:	f043 0220 	orr.w	r2, r3, #32
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e007      	b.n	800420e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	695b      	ldr	r3, [r3, #20]
 8004204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004208:	2b80      	cmp	r3, #128	; 0x80
 800420a:	d1ca      	bne.n	80041a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	3710      	adds	r7, #16
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}

08004216 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004216:	b580      	push	{r7, lr}
 8004218:	b084      	sub	sp, #16
 800421a:	af00      	add	r7, sp, #0
 800421c:	60f8      	str	r0, [r7, #12]
 800421e:	60b9      	str	r1, [r7, #8]
 8004220:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004222:	e02d      	b.n	8004280 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004224:	68f8      	ldr	r0, [r7, #12]
 8004226:	f000 f837 	bl	8004298 <I2C_IsAcknowledgeFailed>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	d001      	beq.n	8004234 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e02d      	b.n	8004290 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800423a:	d021      	beq.n	8004280 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800423c:	f7fe fb38 	bl	80028b0 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	429a      	cmp	r2, r3
 800424a:	d302      	bcc.n	8004252 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d116      	bne.n	8004280 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2220      	movs	r2, #32
 800425c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426c:	f043 0220 	orr.w	r2, r3, #32
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e007      	b.n	8004290 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	695b      	ldr	r3, [r3, #20]
 8004286:	f003 0304 	and.w	r3, r3, #4
 800428a:	2b04      	cmp	r3, #4
 800428c:	d1ca      	bne.n	8004224 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	695b      	ldr	r3, [r3, #20]
 80042a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042ae:	d11b      	bne.n	80042e8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80042b8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2220      	movs	r2, #32
 80042c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d4:	f043 0204 	orr.w	r2, r3, #4
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e000      	b.n	80042ea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	370c      	adds	r7, #12
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
	...

080042f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e264      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	2b00      	cmp	r3, #0
 8004314:	d075      	beq.n	8004402 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004316:	4ba3      	ldr	r3, [pc, #652]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f003 030c 	and.w	r3, r3, #12
 800431e:	2b04      	cmp	r3, #4
 8004320:	d00c      	beq.n	800433c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004322:	4ba0      	ldr	r3, [pc, #640]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800432a:	2b08      	cmp	r3, #8
 800432c:	d112      	bne.n	8004354 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800432e:	4b9d      	ldr	r3, [pc, #628]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004336:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800433a:	d10b      	bne.n	8004354 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800433c:	4b99      	ldr	r3, [pc, #612]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d05b      	beq.n	8004400 <HAL_RCC_OscConfig+0x108>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d157      	bne.n	8004400 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e23f      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800435c:	d106      	bne.n	800436c <HAL_RCC_OscConfig+0x74>
 800435e:	4b91      	ldr	r3, [pc, #580]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a90      	ldr	r2, [pc, #576]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004368:	6013      	str	r3, [r2, #0]
 800436a:	e01d      	b.n	80043a8 <HAL_RCC_OscConfig+0xb0>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004374:	d10c      	bne.n	8004390 <HAL_RCC_OscConfig+0x98>
 8004376:	4b8b      	ldr	r3, [pc, #556]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a8a      	ldr	r2, [pc, #552]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 800437c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004380:	6013      	str	r3, [r2, #0]
 8004382:	4b88      	ldr	r3, [pc, #544]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a87      	ldr	r2, [pc, #540]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004388:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800438c:	6013      	str	r3, [r2, #0]
 800438e:	e00b      	b.n	80043a8 <HAL_RCC_OscConfig+0xb0>
 8004390:	4b84      	ldr	r3, [pc, #528]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a83      	ldr	r2, [pc, #524]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004396:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800439a:	6013      	str	r3, [r2, #0]
 800439c:	4b81      	ldr	r3, [pc, #516]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a80      	ldr	r2, [pc, #512]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 80043a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d013      	beq.n	80043d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b0:	f7fe fa7e 	bl	80028b0 <HAL_GetTick>
 80043b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043b6:	e008      	b.n	80043ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043b8:	f7fe fa7a 	bl	80028b0 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b64      	cmp	r3, #100	; 0x64
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e204      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ca:	4b76      	ldr	r3, [pc, #472]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d0f0      	beq.n	80043b8 <HAL_RCC_OscConfig+0xc0>
 80043d6:	e014      	b.n	8004402 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d8:	f7fe fa6a 	bl	80028b0 <HAL_GetTick>
 80043dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043de:	e008      	b.n	80043f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043e0:	f7fe fa66 	bl	80028b0 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b64      	cmp	r3, #100	; 0x64
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e1f0      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043f2:	4b6c      	ldr	r3, [pc, #432]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1f0      	bne.n	80043e0 <HAL_RCC_OscConfig+0xe8>
 80043fe:	e000      	b.n	8004402 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004400:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0302 	and.w	r3, r3, #2
 800440a:	2b00      	cmp	r3, #0
 800440c:	d063      	beq.n	80044d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800440e:	4b65      	ldr	r3, [pc, #404]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f003 030c 	and.w	r3, r3, #12
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00b      	beq.n	8004432 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800441a:	4b62      	ldr	r3, [pc, #392]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004422:	2b08      	cmp	r3, #8
 8004424:	d11c      	bne.n	8004460 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004426:	4b5f      	ldr	r3, [pc, #380]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d116      	bne.n	8004460 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004432:	4b5c      	ldr	r3, [pc, #368]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0302 	and.w	r3, r3, #2
 800443a:	2b00      	cmp	r3, #0
 800443c:	d005      	beq.n	800444a <HAL_RCC_OscConfig+0x152>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	2b01      	cmp	r3, #1
 8004444:	d001      	beq.n	800444a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e1c4      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800444a:	4b56      	ldr	r3, [pc, #344]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	4952      	ldr	r1, [pc, #328]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 800445a:	4313      	orrs	r3, r2
 800445c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800445e:	e03a      	b.n	80044d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d020      	beq.n	80044aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004468:	4b4f      	ldr	r3, [pc, #316]	; (80045a8 <HAL_RCC_OscConfig+0x2b0>)
 800446a:	2201      	movs	r2, #1
 800446c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446e:	f7fe fa1f 	bl	80028b0 <HAL_GetTick>
 8004472:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004474:	e008      	b.n	8004488 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004476:	f7fe fa1b 	bl	80028b0 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b02      	cmp	r3, #2
 8004482:	d901      	bls.n	8004488 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e1a5      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004488:	4b46      	ldr	r3, [pc, #280]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0302 	and.w	r3, r3, #2
 8004490:	2b00      	cmp	r3, #0
 8004492:	d0f0      	beq.n	8004476 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004494:	4b43      	ldr	r3, [pc, #268]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	00db      	lsls	r3, r3, #3
 80044a2:	4940      	ldr	r1, [pc, #256]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	600b      	str	r3, [r1, #0]
 80044a8:	e015      	b.n	80044d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044aa:	4b3f      	ldr	r3, [pc, #252]	; (80045a8 <HAL_RCC_OscConfig+0x2b0>)
 80044ac:	2200      	movs	r2, #0
 80044ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b0:	f7fe f9fe 	bl	80028b0 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044b6:	e008      	b.n	80044ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044b8:	f7fe f9fa 	bl	80028b0 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e184      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ca:	4b36      	ldr	r3, [pc, #216]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1f0      	bne.n	80044b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0308 	and.w	r3, r3, #8
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d030      	beq.n	8004544 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d016      	beq.n	8004518 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044ea:	4b30      	ldr	r3, [pc, #192]	; (80045ac <HAL_RCC_OscConfig+0x2b4>)
 80044ec:	2201      	movs	r2, #1
 80044ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f0:	f7fe f9de 	bl	80028b0 <HAL_GetTick>
 80044f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044f6:	e008      	b.n	800450a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044f8:	f7fe f9da 	bl	80028b0 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b02      	cmp	r3, #2
 8004504:	d901      	bls.n	800450a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e164      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800450a:	4b26      	ldr	r3, [pc, #152]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 800450c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800450e:	f003 0302 	and.w	r3, r3, #2
 8004512:	2b00      	cmp	r3, #0
 8004514:	d0f0      	beq.n	80044f8 <HAL_RCC_OscConfig+0x200>
 8004516:	e015      	b.n	8004544 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004518:	4b24      	ldr	r3, [pc, #144]	; (80045ac <HAL_RCC_OscConfig+0x2b4>)
 800451a:	2200      	movs	r2, #0
 800451c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800451e:	f7fe f9c7 	bl	80028b0 <HAL_GetTick>
 8004522:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004524:	e008      	b.n	8004538 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004526:	f7fe f9c3 	bl	80028b0 <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	2b02      	cmp	r3, #2
 8004532:	d901      	bls.n	8004538 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e14d      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004538:	4b1a      	ldr	r3, [pc, #104]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 800453a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800453c:	f003 0302 	and.w	r3, r3, #2
 8004540:	2b00      	cmp	r3, #0
 8004542:	d1f0      	bne.n	8004526 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0304 	and.w	r3, r3, #4
 800454c:	2b00      	cmp	r3, #0
 800454e:	f000 80a0 	beq.w	8004692 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004552:	2300      	movs	r3, #0
 8004554:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004556:	4b13      	ldr	r3, [pc, #76]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d10f      	bne.n	8004582 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004562:	2300      	movs	r3, #0
 8004564:	60bb      	str	r3, [r7, #8]
 8004566:	4b0f      	ldr	r3, [pc, #60]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456a:	4a0e      	ldr	r2, [pc, #56]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 800456c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004570:	6413      	str	r3, [r2, #64]	; 0x40
 8004572:	4b0c      	ldr	r3, [pc, #48]	; (80045a4 <HAL_RCC_OscConfig+0x2ac>)
 8004574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004576:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800457a:	60bb      	str	r3, [r7, #8]
 800457c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800457e:	2301      	movs	r3, #1
 8004580:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004582:	4b0b      	ldr	r3, [pc, #44]	; (80045b0 <HAL_RCC_OscConfig+0x2b8>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800458a:	2b00      	cmp	r3, #0
 800458c:	d121      	bne.n	80045d2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800458e:	4b08      	ldr	r3, [pc, #32]	; (80045b0 <HAL_RCC_OscConfig+0x2b8>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a07      	ldr	r2, [pc, #28]	; (80045b0 <HAL_RCC_OscConfig+0x2b8>)
 8004594:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004598:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800459a:	f7fe f989 	bl	80028b0 <HAL_GetTick>
 800459e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045a0:	e011      	b.n	80045c6 <HAL_RCC_OscConfig+0x2ce>
 80045a2:	bf00      	nop
 80045a4:	40023800 	.word	0x40023800
 80045a8:	42470000 	.word	0x42470000
 80045ac:	42470e80 	.word	0x42470e80
 80045b0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045b4:	f7fe f97c 	bl	80028b0 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e106      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c6:	4b85      	ldr	r3, [pc, #532]	; (80047dc <HAL_RCC_OscConfig+0x4e4>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d0f0      	beq.n	80045b4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d106      	bne.n	80045e8 <HAL_RCC_OscConfig+0x2f0>
 80045da:	4b81      	ldr	r3, [pc, #516]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 80045dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045de:	4a80      	ldr	r2, [pc, #512]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 80045e0:	f043 0301 	orr.w	r3, r3, #1
 80045e4:	6713      	str	r3, [r2, #112]	; 0x70
 80045e6:	e01c      	b.n	8004622 <HAL_RCC_OscConfig+0x32a>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	2b05      	cmp	r3, #5
 80045ee:	d10c      	bne.n	800460a <HAL_RCC_OscConfig+0x312>
 80045f0:	4b7b      	ldr	r3, [pc, #492]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 80045f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f4:	4a7a      	ldr	r2, [pc, #488]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 80045f6:	f043 0304 	orr.w	r3, r3, #4
 80045fa:	6713      	str	r3, [r2, #112]	; 0x70
 80045fc:	4b78      	ldr	r3, [pc, #480]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 80045fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004600:	4a77      	ldr	r2, [pc, #476]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 8004602:	f043 0301 	orr.w	r3, r3, #1
 8004606:	6713      	str	r3, [r2, #112]	; 0x70
 8004608:	e00b      	b.n	8004622 <HAL_RCC_OscConfig+0x32a>
 800460a:	4b75      	ldr	r3, [pc, #468]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 800460c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800460e:	4a74      	ldr	r2, [pc, #464]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 8004610:	f023 0301 	bic.w	r3, r3, #1
 8004614:	6713      	str	r3, [r2, #112]	; 0x70
 8004616:	4b72      	ldr	r3, [pc, #456]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 8004618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800461a:	4a71      	ldr	r2, [pc, #452]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 800461c:	f023 0304 	bic.w	r3, r3, #4
 8004620:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d015      	beq.n	8004656 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800462a:	f7fe f941 	bl	80028b0 <HAL_GetTick>
 800462e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004630:	e00a      	b.n	8004648 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004632:	f7fe f93d 	bl	80028b0 <HAL_GetTick>
 8004636:	4602      	mov	r2, r0
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004640:	4293      	cmp	r3, r2
 8004642:	d901      	bls.n	8004648 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004644:	2303      	movs	r3, #3
 8004646:	e0c5      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004648:	4b65      	ldr	r3, [pc, #404]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 800464a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d0ee      	beq.n	8004632 <HAL_RCC_OscConfig+0x33a>
 8004654:	e014      	b.n	8004680 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004656:	f7fe f92b 	bl	80028b0 <HAL_GetTick>
 800465a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800465c:	e00a      	b.n	8004674 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800465e:	f7fe f927 	bl	80028b0 <HAL_GetTick>
 8004662:	4602      	mov	r2, r0
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	1ad3      	subs	r3, r2, r3
 8004668:	f241 3288 	movw	r2, #5000	; 0x1388
 800466c:	4293      	cmp	r3, r2
 800466e:	d901      	bls.n	8004674 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e0af      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004674:	4b5a      	ldr	r3, [pc, #360]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 8004676:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004678:	f003 0302 	and.w	r3, r3, #2
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1ee      	bne.n	800465e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004680:	7dfb      	ldrb	r3, [r7, #23]
 8004682:	2b01      	cmp	r3, #1
 8004684:	d105      	bne.n	8004692 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004686:	4b56      	ldr	r3, [pc, #344]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 8004688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468a:	4a55      	ldr	r2, [pc, #340]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 800468c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004690:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	699b      	ldr	r3, [r3, #24]
 8004696:	2b00      	cmp	r3, #0
 8004698:	f000 809b 	beq.w	80047d2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800469c:	4b50      	ldr	r3, [pc, #320]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	f003 030c 	and.w	r3, r3, #12
 80046a4:	2b08      	cmp	r3, #8
 80046a6:	d05c      	beq.n	8004762 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	699b      	ldr	r3, [r3, #24]
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d141      	bne.n	8004734 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046b0:	4b4c      	ldr	r3, [pc, #304]	; (80047e4 <HAL_RCC_OscConfig+0x4ec>)
 80046b2:	2200      	movs	r2, #0
 80046b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b6:	f7fe f8fb 	bl	80028b0 <HAL_GetTick>
 80046ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046bc:	e008      	b.n	80046d0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046be:	f7fe f8f7 	bl	80028b0 <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d901      	bls.n	80046d0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e081      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046d0:	4b43      	ldr	r3, [pc, #268]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d1f0      	bne.n	80046be <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	69da      	ldr	r2, [r3, #28]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a1b      	ldr	r3, [r3, #32]
 80046e4:	431a      	orrs	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ea:	019b      	lsls	r3, r3, #6
 80046ec:	431a      	orrs	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f2:	085b      	lsrs	r3, r3, #1
 80046f4:	3b01      	subs	r3, #1
 80046f6:	041b      	lsls	r3, r3, #16
 80046f8:	431a      	orrs	r2, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046fe:	061b      	lsls	r3, r3, #24
 8004700:	4937      	ldr	r1, [pc, #220]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 8004702:	4313      	orrs	r3, r2
 8004704:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004706:	4b37      	ldr	r3, [pc, #220]	; (80047e4 <HAL_RCC_OscConfig+0x4ec>)
 8004708:	2201      	movs	r2, #1
 800470a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800470c:	f7fe f8d0 	bl	80028b0 <HAL_GetTick>
 8004710:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004712:	e008      	b.n	8004726 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004714:	f7fe f8cc 	bl	80028b0 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	2b02      	cmp	r3, #2
 8004720:	d901      	bls.n	8004726 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	e056      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004726:	4b2e      	ldr	r3, [pc, #184]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d0f0      	beq.n	8004714 <HAL_RCC_OscConfig+0x41c>
 8004732:	e04e      	b.n	80047d2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004734:	4b2b      	ldr	r3, [pc, #172]	; (80047e4 <HAL_RCC_OscConfig+0x4ec>)
 8004736:	2200      	movs	r2, #0
 8004738:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800473a:	f7fe f8b9 	bl	80028b0 <HAL_GetTick>
 800473e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004740:	e008      	b.n	8004754 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004742:	f7fe f8b5 	bl	80028b0 <HAL_GetTick>
 8004746:	4602      	mov	r2, r0
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	2b02      	cmp	r3, #2
 800474e:	d901      	bls.n	8004754 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	e03f      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004754:	4b22      	ldr	r3, [pc, #136]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800475c:	2b00      	cmp	r3, #0
 800475e:	d1f0      	bne.n	8004742 <HAL_RCC_OscConfig+0x44a>
 8004760:	e037      	b.n	80047d2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	699b      	ldr	r3, [r3, #24]
 8004766:	2b01      	cmp	r3, #1
 8004768:	d101      	bne.n	800476e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e032      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800476e:	4b1c      	ldr	r3, [pc, #112]	; (80047e0 <HAL_RCC_OscConfig+0x4e8>)
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	2b01      	cmp	r3, #1
 800477a:	d028      	beq.n	80047ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004786:	429a      	cmp	r2, r3
 8004788:	d121      	bne.n	80047ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004794:	429a      	cmp	r2, r3
 8004796:	d11a      	bne.n	80047ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800479e:	4013      	ands	r3, r2
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80047a4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d111      	bne.n	80047ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047b4:	085b      	lsrs	r3, r3, #1
 80047b6:	3b01      	subs	r3, #1
 80047b8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d107      	bne.n	80047ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d001      	beq.n	80047d2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e000      	b.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80047d2:	2300      	movs	r3, #0
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3718      	adds	r7, #24
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	40007000 	.word	0x40007000
 80047e0:	40023800 	.word	0x40023800
 80047e4:	42470060 	.word	0x42470060

080047e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d101      	bne.n	80047fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e0cc      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047fc:	4b68      	ldr	r3, [pc, #416]	; (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0307 	and.w	r3, r3, #7
 8004804:	683a      	ldr	r2, [r7, #0]
 8004806:	429a      	cmp	r2, r3
 8004808:	d90c      	bls.n	8004824 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800480a:	4b65      	ldr	r3, [pc, #404]	; (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 800480c:	683a      	ldr	r2, [r7, #0]
 800480e:	b2d2      	uxtb	r2, r2
 8004810:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004812:	4b63      	ldr	r3, [pc, #396]	; (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0307 	and.w	r3, r3, #7
 800481a:	683a      	ldr	r2, [r7, #0]
 800481c:	429a      	cmp	r2, r3
 800481e:	d001      	beq.n	8004824 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e0b8      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d020      	beq.n	8004872 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0304 	and.w	r3, r3, #4
 8004838:	2b00      	cmp	r3, #0
 800483a:	d005      	beq.n	8004848 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800483c:	4b59      	ldr	r3, [pc, #356]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	4a58      	ldr	r2, [pc, #352]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004842:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004846:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0308 	and.w	r3, r3, #8
 8004850:	2b00      	cmp	r3, #0
 8004852:	d005      	beq.n	8004860 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004854:	4b53      	ldr	r3, [pc, #332]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	4a52      	ldr	r2, [pc, #328]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800485a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800485e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004860:	4b50      	ldr	r3, [pc, #320]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	494d      	ldr	r1, [pc, #308]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800486e:	4313      	orrs	r3, r2
 8004870:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b00      	cmp	r3, #0
 800487c:	d044      	beq.n	8004908 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d107      	bne.n	8004896 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004886:	4b47      	ldr	r3, [pc, #284]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d119      	bne.n	80048c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e07f      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	2b02      	cmp	r3, #2
 800489c:	d003      	beq.n	80048a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048a2:	2b03      	cmp	r3, #3
 80048a4:	d107      	bne.n	80048b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048a6:	4b3f      	ldr	r3, [pc, #252]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d109      	bne.n	80048c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e06f      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048b6:	4b3b      	ldr	r3, [pc, #236]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d101      	bne.n	80048c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e067      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048c6:	4b37      	ldr	r3, [pc, #220]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f023 0203 	bic.w	r2, r3, #3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	4934      	ldr	r1, [pc, #208]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048d8:	f7fd ffea 	bl	80028b0 <HAL_GetTick>
 80048dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048de:	e00a      	b.n	80048f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048e0:	f7fd ffe6 	bl	80028b0 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e04f      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048f6:	4b2b      	ldr	r3, [pc, #172]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f003 020c 	and.w	r2, r3, #12
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	429a      	cmp	r2, r3
 8004906:	d1eb      	bne.n	80048e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004908:	4b25      	ldr	r3, [pc, #148]	; (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0307 	and.w	r3, r3, #7
 8004910:	683a      	ldr	r2, [r7, #0]
 8004912:	429a      	cmp	r2, r3
 8004914:	d20c      	bcs.n	8004930 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004916:	4b22      	ldr	r3, [pc, #136]	; (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004918:	683a      	ldr	r2, [r7, #0]
 800491a:	b2d2      	uxtb	r2, r2
 800491c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800491e:	4b20      	ldr	r3, [pc, #128]	; (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 0307 	and.w	r3, r3, #7
 8004926:	683a      	ldr	r2, [r7, #0]
 8004928:	429a      	cmp	r2, r3
 800492a:	d001      	beq.n	8004930 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e032      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0304 	and.w	r3, r3, #4
 8004938:	2b00      	cmp	r3, #0
 800493a:	d008      	beq.n	800494e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800493c:	4b19      	ldr	r3, [pc, #100]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	4916      	ldr	r1, [pc, #88]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800494a:	4313      	orrs	r3, r2
 800494c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0308 	and.w	r3, r3, #8
 8004956:	2b00      	cmp	r3, #0
 8004958:	d009      	beq.n	800496e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800495a:	4b12      	ldr	r3, [pc, #72]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	00db      	lsls	r3, r3, #3
 8004968:	490e      	ldr	r1, [pc, #56]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800496a:	4313      	orrs	r3, r2
 800496c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800496e:	f000 f821 	bl	80049b4 <HAL_RCC_GetSysClockFreq>
 8004972:	4602      	mov	r2, r0
 8004974:	4b0b      	ldr	r3, [pc, #44]	; (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	091b      	lsrs	r3, r3, #4
 800497a:	f003 030f 	and.w	r3, r3, #15
 800497e:	490a      	ldr	r1, [pc, #40]	; (80049a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004980:	5ccb      	ldrb	r3, [r1, r3]
 8004982:	fa22 f303 	lsr.w	r3, r2, r3
 8004986:	4a09      	ldr	r2, [pc, #36]	; (80049ac <HAL_RCC_ClockConfig+0x1c4>)
 8004988:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800498a:	4b09      	ldr	r3, [pc, #36]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4618      	mov	r0, r3
 8004990:	f7fd fd4a 	bl	8002428 <HAL_InitTick>

  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	40023c00 	.word	0x40023c00
 80049a4:	40023800 	.word	0x40023800
 80049a8:	08010708 	.word	0x08010708
 80049ac:	20000010 	.word	0x20000010
 80049b0:	20000014 	.word	0x20000014

080049b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049b4:	b5b0      	push	{r4, r5, r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80049ba:	2100      	movs	r1, #0
 80049bc:	6079      	str	r1, [r7, #4]
 80049be:	2100      	movs	r1, #0
 80049c0:	60f9      	str	r1, [r7, #12]
 80049c2:	2100      	movs	r1, #0
 80049c4:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80049c6:	2100      	movs	r1, #0
 80049c8:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049ca:	4952      	ldr	r1, [pc, #328]	; (8004b14 <HAL_RCC_GetSysClockFreq+0x160>)
 80049cc:	6889      	ldr	r1, [r1, #8]
 80049ce:	f001 010c 	and.w	r1, r1, #12
 80049d2:	2908      	cmp	r1, #8
 80049d4:	d00d      	beq.n	80049f2 <HAL_RCC_GetSysClockFreq+0x3e>
 80049d6:	2908      	cmp	r1, #8
 80049d8:	f200 8094 	bhi.w	8004b04 <HAL_RCC_GetSysClockFreq+0x150>
 80049dc:	2900      	cmp	r1, #0
 80049de:	d002      	beq.n	80049e6 <HAL_RCC_GetSysClockFreq+0x32>
 80049e0:	2904      	cmp	r1, #4
 80049e2:	d003      	beq.n	80049ec <HAL_RCC_GetSysClockFreq+0x38>
 80049e4:	e08e      	b.n	8004b04 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049e6:	4b4c      	ldr	r3, [pc, #304]	; (8004b18 <HAL_RCC_GetSysClockFreq+0x164>)
 80049e8:	60bb      	str	r3, [r7, #8]
       break;
 80049ea:	e08e      	b.n	8004b0a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049ec:	4b4b      	ldr	r3, [pc, #300]	; (8004b1c <HAL_RCC_GetSysClockFreq+0x168>)
 80049ee:	60bb      	str	r3, [r7, #8]
      break;
 80049f0:	e08b      	b.n	8004b0a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049f2:	4948      	ldr	r1, [pc, #288]	; (8004b14 <HAL_RCC_GetSysClockFreq+0x160>)
 80049f4:	6849      	ldr	r1, [r1, #4]
 80049f6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80049fa:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049fc:	4945      	ldr	r1, [pc, #276]	; (8004b14 <HAL_RCC_GetSysClockFreq+0x160>)
 80049fe:	6849      	ldr	r1, [r1, #4]
 8004a00:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004a04:	2900      	cmp	r1, #0
 8004a06:	d024      	beq.n	8004a52 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a08:	4942      	ldr	r1, [pc, #264]	; (8004b14 <HAL_RCC_GetSysClockFreq+0x160>)
 8004a0a:	6849      	ldr	r1, [r1, #4]
 8004a0c:	0989      	lsrs	r1, r1, #6
 8004a0e:	4608      	mov	r0, r1
 8004a10:	f04f 0100 	mov.w	r1, #0
 8004a14:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004a18:	f04f 0500 	mov.w	r5, #0
 8004a1c:	ea00 0204 	and.w	r2, r0, r4
 8004a20:	ea01 0305 	and.w	r3, r1, r5
 8004a24:	493d      	ldr	r1, [pc, #244]	; (8004b1c <HAL_RCC_GetSysClockFreq+0x168>)
 8004a26:	fb01 f003 	mul.w	r0, r1, r3
 8004a2a:	2100      	movs	r1, #0
 8004a2c:	fb01 f102 	mul.w	r1, r1, r2
 8004a30:	1844      	adds	r4, r0, r1
 8004a32:	493a      	ldr	r1, [pc, #232]	; (8004b1c <HAL_RCC_GetSysClockFreq+0x168>)
 8004a34:	fba2 0101 	umull	r0, r1, r2, r1
 8004a38:	1863      	adds	r3, r4, r1
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	461a      	mov	r2, r3
 8004a40:	f04f 0300 	mov.w	r3, #0
 8004a44:	f7fc f928 	bl	8000c98 <__aeabi_uldivmod>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	60fb      	str	r3, [r7, #12]
 8004a50:	e04a      	b.n	8004ae8 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a52:	4b30      	ldr	r3, [pc, #192]	; (8004b14 <HAL_RCC_GetSysClockFreq+0x160>)
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	099b      	lsrs	r3, r3, #6
 8004a58:	461a      	mov	r2, r3
 8004a5a:	f04f 0300 	mov.w	r3, #0
 8004a5e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004a62:	f04f 0100 	mov.w	r1, #0
 8004a66:	ea02 0400 	and.w	r4, r2, r0
 8004a6a:	ea03 0501 	and.w	r5, r3, r1
 8004a6e:	4620      	mov	r0, r4
 8004a70:	4629      	mov	r1, r5
 8004a72:	f04f 0200 	mov.w	r2, #0
 8004a76:	f04f 0300 	mov.w	r3, #0
 8004a7a:	014b      	lsls	r3, r1, #5
 8004a7c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004a80:	0142      	lsls	r2, r0, #5
 8004a82:	4610      	mov	r0, r2
 8004a84:	4619      	mov	r1, r3
 8004a86:	1b00      	subs	r0, r0, r4
 8004a88:	eb61 0105 	sbc.w	r1, r1, r5
 8004a8c:	f04f 0200 	mov.w	r2, #0
 8004a90:	f04f 0300 	mov.w	r3, #0
 8004a94:	018b      	lsls	r3, r1, #6
 8004a96:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004a9a:	0182      	lsls	r2, r0, #6
 8004a9c:	1a12      	subs	r2, r2, r0
 8004a9e:	eb63 0301 	sbc.w	r3, r3, r1
 8004aa2:	f04f 0000 	mov.w	r0, #0
 8004aa6:	f04f 0100 	mov.w	r1, #0
 8004aaa:	00d9      	lsls	r1, r3, #3
 8004aac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004ab0:	00d0      	lsls	r0, r2, #3
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	460b      	mov	r3, r1
 8004ab6:	1912      	adds	r2, r2, r4
 8004ab8:	eb45 0303 	adc.w	r3, r5, r3
 8004abc:	f04f 0000 	mov.w	r0, #0
 8004ac0:	f04f 0100 	mov.w	r1, #0
 8004ac4:	0299      	lsls	r1, r3, #10
 8004ac6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004aca:	0290      	lsls	r0, r2, #10
 8004acc:	4602      	mov	r2, r0
 8004ace:	460b      	mov	r3, r1
 8004ad0:	4610      	mov	r0, r2
 8004ad2:	4619      	mov	r1, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	f04f 0300 	mov.w	r3, #0
 8004adc:	f7fc f8dc 	bl	8000c98 <__aeabi_uldivmod>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ae8:	4b0a      	ldr	r3, [pc, #40]	; (8004b14 <HAL_RCC_GetSysClockFreq+0x160>)
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	0c1b      	lsrs	r3, r3, #16
 8004aee:	f003 0303 	and.w	r3, r3, #3
 8004af2:	3301      	adds	r3, #1
 8004af4:	005b      	lsls	r3, r3, #1
 8004af6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b00:	60bb      	str	r3, [r7, #8]
      break;
 8004b02:	e002      	b.n	8004b0a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b04:	4b04      	ldr	r3, [pc, #16]	; (8004b18 <HAL_RCC_GetSysClockFreq+0x164>)
 8004b06:	60bb      	str	r3, [r7, #8]
      break;
 8004b08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b0a:	68bb      	ldr	r3, [r7, #8]
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bdb0      	pop	{r4, r5, r7, pc}
 8004b14:	40023800 	.word	0x40023800
 8004b18:	00f42400 	.word	0x00f42400
 8004b1c:	017d7840 	.word	0x017d7840

08004b20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b24:	4b03      	ldr	r3, [pc, #12]	; (8004b34 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b26:	681b      	ldr	r3, [r3, #0]
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	20000010 	.word	0x20000010

08004b38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004b3c:	f7ff fff0 	bl	8004b20 <HAL_RCC_GetHCLKFreq>
 8004b40:	4602      	mov	r2, r0
 8004b42:	4b05      	ldr	r3, [pc, #20]	; (8004b58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	0a9b      	lsrs	r3, r3, #10
 8004b48:	f003 0307 	and.w	r3, r3, #7
 8004b4c:	4903      	ldr	r1, [pc, #12]	; (8004b5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b4e:	5ccb      	ldrb	r3, [r1, r3]
 8004b50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	40023800 	.word	0x40023800
 8004b5c:	08010718 	.word	0x08010718

08004b60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004b64:	f7ff ffdc 	bl	8004b20 <HAL_RCC_GetHCLKFreq>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	4b05      	ldr	r3, [pc, #20]	; (8004b80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	0b5b      	lsrs	r3, r3, #13
 8004b70:	f003 0307 	and.w	r3, r3, #7
 8004b74:	4903      	ldr	r1, [pc, #12]	; (8004b84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b76:	5ccb      	ldrb	r3, [r1, r3]
 8004b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	40023800 	.word	0x40023800
 8004b84:	08010718 	.word	0x08010718

08004b88 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	220f      	movs	r2, #15
 8004b96:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004b98:	4b12      	ldr	r3, [pc, #72]	; (8004be4 <HAL_RCC_GetClockConfig+0x5c>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f003 0203 	and.w	r2, r3, #3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004ba4:	4b0f      	ldr	r3, [pc, #60]	; (8004be4 <HAL_RCC_GetClockConfig+0x5c>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004bb0:	4b0c      	ldr	r3, [pc, #48]	; (8004be4 <HAL_RCC_GetClockConfig+0x5c>)
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004bbc:	4b09      	ldr	r3, [pc, #36]	; (8004be4 <HAL_RCC_GetClockConfig+0x5c>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	08db      	lsrs	r3, r3, #3
 8004bc2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004bca:	4b07      	ldr	r3, [pc, #28]	; (8004be8 <HAL_RCC_GetClockConfig+0x60>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f003 0207 	and.w	r2, r3, #7
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	601a      	str	r2, [r3, #0]
}
 8004bd6:	bf00      	nop
 8004bd8:	370c      	adds	r7, #12
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	40023800 	.word	0x40023800
 8004be8:	40023c00 	.word	0x40023c00

08004bec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d101      	bne.n	8004bfe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e07b      	b.n	8004cf6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d108      	bne.n	8004c18 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c0e:	d009      	beq.n	8004c24 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	61da      	str	r2, [r3, #28]
 8004c16:	e005      	b.n	8004c24 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d106      	bne.n	8004c44 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f7fd f8d4 	bl	8001dec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2202      	movs	r2, #2
 8004c48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c5a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004c6c:	431a      	orrs	r2, r3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c76:	431a      	orrs	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	691b      	ldr	r3, [r3, #16]
 8004c7c:	f003 0302 	and.w	r3, r3, #2
 8004c80:	431a      	orrs	r2, r3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	431a      	orrs	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c94:	431a      	orrs	r2, r3
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	69db      	ldr	r3, [r3, #28]
 8004c9a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c9e:	431a      	orrs	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a1b      	ldr	r3, [r3, #32]
 8004ca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ca8:	ea42 0103 	orr.w	r1, r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	430a      	orrs	r2, r1
 8004cba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	699b      	ldr	r3, [r3, #24]
 8004cc0:	0c1b      	lsrs	r3, r3, #16
 8004cc2:	f003 0104 	and.w	r1, r3, #4
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cca:	f003 0210 	and.w	r2, r3, #16
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	69da      	ldr	r2, [r3, #28]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ce4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3708      	adds	r7, #8
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}

08004cfe <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cfe:	b580      	push	{r7, lr}
 8004d00:	b082      	sub	sp, #8
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d101      	bne.n	8004d10 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e041      	b.n	8004d94 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d106      	bne.n	8004d2a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f000 f839 	bl	8004d9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2202      	movs	r2, #2
 8004d2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	3304      	adds	r3, #4
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	4610      	mov	r0, r2
 8004d3e:	f000 f9c9 	bl	80050d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2201      	movs	r2, #1
 8004d56:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2201      	movs	r2, #1
 8004d86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3708      	adds	r7, #8
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004da4:	bf00      	nop
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b085      	sub	sp, #20
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d001      	beq.n	8004dc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e044      	b.n	8004e52 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2202      	movs	r2, #2
 8004dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68da      	ldr	r2, [r3, #12]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f042 0201 	orr.w	r2, r2, #1
 8004dde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a1e      	ldr	r2, [pc, #120]	; (8004e60 <HAL_TIM_Base_Start_IT+0xb0>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d018      	beq.n	8004e1c <HAL_TIM_Base_Start_IT+0x6c>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004df2:	d013      	beq.n	8004e1c <HAL_TIM_Base_Start_IT+0x6c>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a1a      	ldr	r2, [pc, #104]	; (8004e64 <HAL_TIM_Base_Start_IT+0xb4>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d00e      	beq.n	8004e1c <HAL_TIM_Base_Start_IT+0x6c>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a19      	ldr	r2, [pc, #100]	; (8004e68 <HAL_TIM_Base_Start_IT+0xb8>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d009      	beq.n	8004e1c <HAL_TIM_Base_Start_IT+0x6c>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a17      	ldr	r2, [pc, #92]	; (8004e6c <HAL_TIM_Base_Start_IT+0xbc>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d004      	beq.n	8004e1c <HAL_TIM_Base_Start_IT+0x6c>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a16      	ldr	r2, [pc, #88]	; (8004e70 <HAL_TIM_Base_Start_IT+0xc0>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d111      	bne.n	8004e40 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f003 0307 	and.w	r3, r3, #7
 8004e26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2b06      	cmp	r3, #6
 8004e2c:	d010      	beq.n	8004e50 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f042 0201 	orr.w	r2, r2, #1
 8004e3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e3e:	e007      	b.n	8004e50 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f042 0201 	orr.w	r2, r2, #1
 8004e4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e50:	2300      	movs	r3, #0
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3714      	adds	r7, #20
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	40010000 	.word	0x40010000
 8004e64:	40000400 	.word	0x40000400
 8004e68:	40000800 	.word	0x40000800
 8004e6c:	40000c00 	.word	0x40000c00
 8004e70:	40014000 	.word	0x40014000

08004e74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b082      	sub	sp, #8
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	f003 0302 	and.w	r3, r3, #2
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d122      	bne.n	8004ed0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	f003 0302 	and.w	r3, r3, #2
 8004e94:	2b02      	cmp	r3, #2
 8004e96:	d11b      	bne.n	8004ed0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f06f 0202 	mvn.w	r2, #2
 8004ea0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	f003 0303 	and.w	r3, r3, #3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d003      	beq.n	8004ebe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 f8ee 	bl	8005098 <HAL_TIM_IC_CaptureCallback>
 8004ebc:	e005      	b.n	8004eca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 f8e0 	bl	8005084 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	f000 f8f1 	bl	80050ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	691b      	ldr	r3, [r3, #16]
 8004ed6:	f003 0304 	and.w	r3, r3, #4
 8004eda:	2b04      	cmp	r3, #4
 8004edc:	d122      	bne.n	8004f24 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	f003 0304 	and.w	r3, r3, #4
 8004ee8:	2b04      	cmp	r3, #4
 8004eea:	d11b      	bne.n	8004f24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f06f 0204 	mvn.w	r2, #4
 8004ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2202      	movs	r2, #2
 8004efa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	699b      	ldr	r3, [r3, #24]
 8004f02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d003      	beq.n	8004f12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f000 f8c4 	bl	8005098 <HAL_TIM_IC_CaptureCallback>
 8004f10:	e005      	b.n	8004f1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f000 f8b6 	bl	8005084 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f000 f8c7 	bl	80050ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	f003 0308 	and.w	r3, r3, #8
 8004f2e:	2b08      	cmp	r3, #8
 8004f30:	d122      	bne.n	8004f78 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	f003 0308 	and.w	r3, r3, #8
 8004f3c:	2b08      	cmp	r3, #8
 8004f3e:	d11b      	bne.n	8004f78 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f06f 0208 	mvn.w	r2, #8
 8004f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2204      	movs	r2, #4
 8004f4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	69db      	ldr	r3, [r3, #28]
 8004f56:	f003 0303 	and.w	r3, r3, #3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d003      	beq.n	8004f66 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f000 f89a 	bl	8005098 <HAL_TIM_IC_CaptureCallback>
 8004f64:	e005      	b.n	8004f72 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f000 f88c 	bl	8005084 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	f000 f89d 	bl	80050ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	f003 0310 	and.w	r3, r3, #16
 8004f82:	2b10      	cmp	r3, #16
 8004f84:	d122      	bne.n	8004fcc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	f003 0310 	and.w	r3, r3, #16
 8004f90:	2b10      	cmp	r3, #16
 8004f92:	d11b      	bne.n	8004fcc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f06f 0210 	mvn.w	r2, #16
 8004f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2208      	movs	r2, #8
 8004fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	69db      	ldr	r3, [r3, #28]
 8004faa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d003      	beq.n	8004fba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f000 f870 	bl	8005098 <HAL_TIM_IC_CaptureCallback>
 8004fb8:	e005      	b.n	8004fc6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f000 f862 	bl	8005084 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f000 f873 	bl	80050ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	f003 0301 	and.w	r3, r3, #1
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d10e      	bne.n	8004ff8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	f003 0301 	and.w	r3, r3, #1
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d107      	bne.n	8004ff8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f06f 0201 	mvn.w	r2, #1
 8004ff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f7fc fe92 	bl	8001d1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	691b      	ldr	r3, [r3, #16]
 8004ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005002:	2b80      	cmp	r3, #128	; 0x80
 8005004:	d10e      	bne.n	8005024 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005010:	2b80      	cmp	r3, #128	; 0x80
 8005012:	d107      	bne.n	8005024 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800501c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 f8e2 	bl	80051e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800502e:	2b40      	cmp	r3, #64	; 0x40
 8005030:	d10e      	bne.n	8005050 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	68db      	ldr	r3, [r3, #12]
 8005038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800503c:	2b40      	cmp	r3, #64	; 0x40
 800503e:	d107      	bne.n	8005050 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 f838 	bl	80050c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	f003 0320 	and.w	r3, r3, #32
 800505a:	2b20      	cmp	r3, #32
 800505c:	d10e      	bne.n	800507c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	f003 0320 	and.w	r3, r3, #32
 8005068:	2b20      	cmp	r3, #32
 800506a:	d107      	bne.n	800507c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f06f 0220 	mvn.w	r2, #32
 8005074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 f8ac 	bl	80051d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800507c:	bf00      	nop
 800507e:	3708      	adds	r7, #8
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}

08005084 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800508c:	bf00      	nop
 800508e:	370c      	adds	r7, #12
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050a0:	bf00      	nop
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050b4:	bf00      	nop
 80050b6:	370c      	adds	r7, #12
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr

080050c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050c8:	bf00      	nop
 80050ca:	370c      	adds	r7, #12
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b085      	sub	sp, #20
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4a34      	ldr	r2, [pc, #208]	; (80051b8 <TIM_Base_SetConfig+0xe4>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d00f      	beq.n	800510c <TIM_Base_SetConfig+0x38>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050f2:	d00b      	beq.n	800510c <TIM_Base_SetConfig+0x38>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	4a31      	ldr	r2, [pc, #196]	; (80051bc <TIM_Base_SetConfig+0xe8>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d007      	beq.n	800510c <TIM_Base_SetConfig+0x38>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	4a30      	ldr	r2, [pc, #192]	; (80051c0 <TIM_Base_SetConfig+0xec>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d003      	beq.n	800510c <TIM_Base_SetConfig+0x38>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4a2f      	ldr	r2, [pc, #188]	; (80051c4 <TIM_Base_SetConfig+0xf0>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d108      	bne.n	800511e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005112:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	4313      	orrs	r3, r2
 800511c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a25      	ldr	r2, [pc, #148]	; (80051b8 <TIM_Base_SetConfig+0xe4>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d01b      	beq.n	800515e <TIM_Base_SetConfig+0x8a>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800512c:	d017      	beq.n	800515e <TIM_Base_SetConfig+0x8a>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4a22      	ldr	r2, [pc, #136]	; (80051bc <TIM_Base_SetConfig+0xe8>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d013      	beq.n	800515e <TIM_Base_SetConfig+0x8a>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a21      	ldr	r2, [pc, #132]	; (80051c0 <TIM_Base_SetConfig+0xec>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d00f      	beq.n	800515e <TIM_Base_SetConfig+0x8a>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a20      	ldr	r2, [pc, #128]	; (80051c4 <TIM_Base_SetConfig+0xf0>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d00b      	beq.n	800515e <TIM_Base_SetConfig+0x8a>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a1f      	ldr	r2, [pc, #124]	; (80051c8 <TIM_Base_SetConfig+0xf4>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d007      	beq.n	800515e <TIM_Base_SetConfig+0x8a>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a1e      	ldr	r2, [pc, #120]	; (80051cc <TIM_Base_SetConfig+0xf8>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d003      	beq.n	800515e <TIM_Base_SetConfig+0x8a>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a1d      	ldr	r2, [pc, #116]	; (80051d0 <TIM_Base_SetConfig+0xfc>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d108      	bne.n	8005170 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005164:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	68fa      	ldr	r2, [r7, #12]
 800516c:	4313      	orrs	r3, r2
 800516e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	695b      	ldr	r3, [r3, #20]
 800517a:	4313      	orrs	r3, r2
 800517c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	68fa      	ldr	r2, [r7, #12]
 8005182:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	689a      	ldr	r2, [r3, #8]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4a08      	ldr	r2, [pc, #32]	; (80051b8 <TIM_Base_SetConfig+0xe4>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d103      	bne.n	80051a4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	691a      	ldr	r2, [r3, #16]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	615a      	str	r2, [r3, #20]
}
 80051aa:	bf00      	nop
 80051ac:	3714      	adds	r7, #20
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	40010000 	.word	0x40010000
 80051bc:	40000400 	.word	0x40000400
 80051c0:	40000800 	.word	0x40000800
 80051c4:	40000c00 	.word	0x40000c00
 80051c8:	40014000 	.word	0x40014000
 80051cc:	40014400 	.word	0x40014400
 80051d0:	40014800 	.word	0x40014800

080051d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b083      	sub	sp, #12
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051f0:	bf00      	nop
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d101      	bne.n	800520e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e03f      	b.n	800528e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005214:	b2db      	uxtb	r3, r3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d106      	bne.n	8005228 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f7fd fa9c 	bl	8002760 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2224      	movs	r2, #36	; 0x24
 800522c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68da      	ldr	r2, [r3, #12]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800523e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	f000 fb9f 	bl	8005984 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	691a      	ldr	r2, [r3, #16]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005254:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	695a      	ldr	r2, [r3, #20]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005264:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68da      	ldr	r2, [r3, #12]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005274:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2220      	movs	r2, #32
 8005280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2220      	movs	r2, #32
 8005288:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800528c:	2300      	movs	r3, #0
}
 800528e:	4618      	mov	r0, r3
 8005290:	3708      	adds	r7, #8
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}

08005296 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005296:	b580      	push	{r7, lr}
 8005298:	b084      	sub	sp, #16
 800529a:	af00      	add	r7, sp, #0
 800529c:	60f8      	str	r0, [r7, #12]
 800529e:	60b9      	str	r1, [r7, #8]
 80052a0:	4613      	mov	r3, r2
 80052a2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	2b20      	cmp	r3, #32
 80052ae:	d11d      	bne.n	80052ec <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d002      	beq.n	80052bc <HAL_UART_Receive_IT+0x26>
 80052b6:	88fb      	ldrh	r3, [r7, #6]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d101      	bne.n	80052c0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e016      	b.n	80052ee <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d101      	bne.n	80052ce <HAL_UART_Receive_IT+0x38>
 80052ca:	2302      	movs	r3, #2
 80052cc:	e00f      	b.n	80052ee <HAL_UART_Receive_IT+0x58>
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2201      	movs	r2, #1
 80052d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2200      	movs	r2, #0
 80052da:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80052dc:	88fb      	ldrh	r3, [r7, #6]
 80052de:	461a      	mov	r2, r3
 80052e0:	68b9      	ldr	r1, [r7, #8]
 80052e2:	68f8      	ldr	r0, [r7, #12]
 80052e4:	f000 f9d4 	bl	8005690 <UART_Start_Receive_IT>
 80052e8:	4603      	mov	r3, r0
 80052ea:	e000      	b.n	80052ee <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80052ec:	2302      	movs	r3, #2
  }
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3710      	adds	r7, #16
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}
	...

080052f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b08a      	sub	sp, #40	; 0x28
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	695b      	ldr	r3, [r3, #20]
 8005316:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005318:	2300      	movs	r3, #0
 800531a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800531c:	2300      	movs	r3, #0
 800531e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005322:	f003 030f 	and.w	r3, r3, #15
 8005326:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005328:	69bb      	ldr	r3, [r7, #24]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d10d      	bne.n	800534a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800532e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005330:	f003 0320 	and.w	r3, r3, #32
 8005334:	2b00      	cmp	r3, #0
 8005336:	d008      	beq.n	800534a <HAL_UART_IRQHandler+0x52>
 8005338:	6a3b      	ldr	r3, [r7, #32]
 800533a:	f003 0320 	and.w	r3, r3, #32
 800533e:	2b00      	cmp	r3, #0
 8005340:	d003      	beq.n	800534a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 fa87 	bl	8005856 <UART_Receive_IT>
      return;
 8005348:	e17c      	b.n	8005644 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800534a:	69bb      	ldr	r3, [r7, #24]
 800534c:	2b00      	cmp	r3, #0
 800534e:	f000 80b1 	beq.w	80054b4 <HAL_UART_IRQHandler+0x1bc>
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	f003 0301 	and.w	r3, r3, #1
 8005358:	2b00      	cmp	r3, #0
 800535a:	d105      	bne.n	8005368 <HAL_UART_IRQHandler+0x70>
 800535c:	6a3b      	ldr	r3, [r7, #32]
 800535e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005362:	2b00      	cmp	r3, #0
 8005364:	f000 80a6 	beq.w	80054b4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536a:	f003 0301 	and.w	r3, r3, #1
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00a      	beq.n	8005388 <HAL_UART_IRQHandler+0x90>
 8005372:	6a3b      	ldr	r3, [r7, #32]
 8005374:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005378:	2b00      	cmp	r3, #0
 800537a:	d005      	beq.n	8005388 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005380:	f043 0201 	orr.w	r2, r3, #1
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538a:	f003 0304 	and.w	r3, r3, #4
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00a      	beq.n	80053a8 <HAL_UART_IRQHandler+0xb0>
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	f003 0301 	and.w	r3, r3, #1
 8005398:	2b00      	cmp	r3, #0
 800539a:	d005      	beq.n	80053a8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a0:	f043 0202 	orr.w	r2, r3, #2
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053aa:	f003 0302 	and.w	r3, r3, #2
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00a      	beq.n	80053c8 <HAL_UART_IRQHandler+0xd0>
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d005      	beq.n	80053c8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c0:	f043 0204 	orr.w	r2, r3, #4
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80053c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ca:	f003 0308 	and.w	r3, r3, #8
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00f      	beq.n	80053f2 <HAL_UART_IRQHandler+0xfa>
 80053d2:	6a3b      	ldr	r3, [r7, #32]
 80053d4:	f003 0320 	and.w	r3, r3, #32
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d104      	bne.n	80053e6 <HAL_UART_IRQHandler+0xee>
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	f003 0301 	and.w	r3, r3, #1
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d005      	beq.n	80053f2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ea:	f043 0208 	orr.w	r2, r3, #8
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	f000 811f 	beq.w	800563a <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053fe:	f003 0320 	and.w	r3, r3, #32
 8005402:	2b00      	cmp	r3, #0
 8005404:	d007      	beq.n	8005416 <HAL_UART_IRQHandler+0x11e>
 8005406:	6a3b      	ldr	r3, [r7, #32]
 8005408:	f003 0320 	and.w	r3, r3, #32
 800540c:	2b00      	cmp	r3, #0
 800540e:	d002      	beq.n	8005416 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 fa20 	bl	8005856 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	695b      	ldr	r3, [r3, #20]
 800541c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005420:	2b40      	cmp	r3, #64	; 0x40
 8005422:	bf0c      	ite	eq
 8005424:	2301      	moveq	r3, #1
 8005426:	2300      	movne	r3, #0
 8005428:	b2db      	uxtb	r3, r3
 800542a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005430:	f003 0308 	and.w	r3, r3, #8
 8005434:	2b00      	cmp	r3, #0
 8005436:	d102      	bne.n	800543e <HAL_UART_IRQHandler+0x146>
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d031      	beq.n	80054a2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 f960 	bl	8005704 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	695b      	ldr	r3, [r3, #20]
 800544a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800544e:	2b40      	cmp	r3, #64	; 0x40
 8005450:	d123      	bne.n	800549a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	695a      	ldr	r2, [r3, #20]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005460:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005466:	2b00      	cmp	r3, #0
 8005468:	d013      	beq.n	8005492 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800546e:	4a77      	ldr	r2, [pc, #476]	; (800564c <HAL_UART_IRQHandler+0x354>)
 8005470:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005476:	4618      	mov	r0, r3
 8005478:	f7fe f804 	bl	8003484 <HAL_DMA_Abort_IT>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d016      	beq.n	80054b0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005486:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800548c:	4610      	mov	r0, r2
 800548e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005490:	e00e      	b.n	80054b0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 f8e6 	bl	8005664 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005498:	e00a      	b.n	80054b0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 f8e2 	bl	8005664 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054a0:	e006      	b.n	80054b0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f000 f8de 	bl	8005664 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80054ae:	e0c4      	b.n	800563a <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b0:	bf00      	nop
    return;
 80054b2:	e0c2      	b.n	800563a <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	f040 80a2 	bne.w	8005602 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80054be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c0:	f003 0310 	and.w	r3, r3, #16
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	f000 809c 	beq.w	8005602 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80054ca:	6a3b      	ldr	r3, [r7, #32]
 80054cc:	f003 0310 	and.w	r3, r3, #16
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	f000 8096 	beq.w	8005602 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054d6:	2300      	movs	r3, #0
 80054d8:	60fb      	str	r3, [r7, #12]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	60fb      	str	r3, [r7, #12]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	60fb      	str	r3, [r7, #12]
 80054ea:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	695b      	ldr	r3, [r3, #20]
 80054f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054f6:	2b40      	cmp	r3, #64	; 0x40
 80054f8:	d14f      	bne.n	800559a <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005504:	8a3b      	ldrh	r3, [r7, #16]
 8005506:	2b00      	cmp	r3, #0
 8005508:	f000 8099 	beq.w	800563e <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005510:	8a3a      	ldrh	r2, [r7, #16]
 8005512:	429a      	cmp	r2, r3
 8005514:	f080 8093 	bcs.w	800563e <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	8a3a      	ldrh	r2, [r7, #16]
 800551c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005522:	69db      	ldr	r3, [r3, #28]
 8005524:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005528:	d02b      	beq.n	8005582 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68da      	ldr	r2, [r3, #12]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005538:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	695a      	ldr	r2, [r3, #20]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f022 0201 	bic.w	r2, r2, #1
 8005548:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	695a      	ldr	r2, [r3, #20]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005558:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2220      	movs	r2, #32
 800555e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68da      	ldr	r2, [r3, #12]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f022 0210 	bic.w	r2, r2, #16
 8005576:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800557c:	4618      	mov	r0, r3
 800557e:	f7fd ff11 	bl	80033a4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800558a:	b29b      	uxth	r3, r3
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	b29b      	uxth	r3, r3
 8005590:	4619      	mov	r1, r3
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 f870 	bl	8005678 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005598:	e051      	b.n	800563e <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d047      	beq.n	8005642 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80055b2:	8a7b      	ldrh	r3, [r7, #18]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d044      	beq.n	8005642 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68da      	ldr	r2, [r3, #12]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80055c6:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	695a      	ldr	r2, [r3, #20]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f022 0201 	bic.w	r2, r2, #1
 80055d6:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2220      	movs	r2, #32
 80055dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68da      	ldr	r2, [r3, #12]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f022 0210 	bic.w	r2, r2, #16
 80055f4:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80055f6:	8a7b      	ldrh	r3, [r7, #18]
 80055f8:	4619      	mov	r1, r3
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 f83c 	bl	8005678 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005600:	e01f      	b.n	8005642 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005604:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005608:	2b00      	cmp	r3, #0
 800560a:	d008      	beq.n	800561e <HAL_UART_IRQHandler+0x326>
 800560c:	6a3b      	ldr	r3, [r7, #32]
 800560e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005612:	2b00      	cmp	r3, #0
 8005614:	d003      	beq.n	800561e <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 f8b5 	bl	8005786 <UART_Transmit_IT>
    return;
 800561c:	e012      	b.n	8005644 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800561e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005624:	2b00      	cmp	r3, #0
 8005626:	d00d      	beq.n	8005644 <HAL_UART_IRQHandler+0x34c>
 8005628:	6a3b      	ldr	r3, [r7, #32]
 800562a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800562e:	2b00      	cmp	r3, #0
 8005630:	d008      	beq.n	8005644 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 f8f7 	bl	8005826 <UART_EndTransmit_IT>
    return;
 8005638:	e004      	b.n	8005644 <HAL_UART_IRQHandler+0x34c>
    return;
 800563a:	bf00      	nop
 800563c:	e002      	b.n	8005644 <HAL_UART_IRQHandler+0x34c>
      return;
 800563e:	bf00      	nop
 8005640:	e000      	b.n	8005644 <HAL_UART_IRQHandler+0x34c>
      return;
 8005642:	bf00      	nop
  }
}
 8005644:	3728      	adds	r7, #40	; 0x28
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	0800575f 	.word	0x0800575f

08005650 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005658:	bf00      	nop
 800565a:	370c      	adds	r7, #12
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr

08005664 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800566c:	bf00      	nop
 800566e:	370c      	adds	r7, #12
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	460b      	mov	r3, r1
 8005682:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005684:	bf00      	nop
 8005686:	370c      	adds	r7, #12
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr

08005690 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005690:	b480      	push	{r7}
 8005692:	b085      	sub	sp, #20
 8005694:	af00      	add	r7, sp, #0
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	60b9      	str	r1, [r7, #8]
 800569a:	4613      	mov	r3, r2
 800569c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	68ba      	ldr	r2, [r7, #8]
 80056a2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	88fa      	ldrh	r2, [r7, #6]
 80056a8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	88fa      	ldrh	r2, [r7, #6]
 80056ae:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2200      	movs	r2, #0
 80056b4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2222      	movs	r2, #34	; 0x22
 80056ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	68da      	ldr	r2, [r3, #12]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056d4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	695a      	ldr	r2, [r3, #20]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f042 0201 	orr.w	r2, r2, #1
 80056e4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68da      	ldr	r2, [r3, #12]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f042 0220 	orr.w	r2, r2, #32
 80056f4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80056f6:	2300      	movs	r3, #0
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3714      	adds	r7, #20
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr

08005704 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005704:	b480      	push	{r7}
 8005706:	b083      	sub	sp, #12
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	68da      	ldr	r2, [r3, #12]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800571a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	695a      	ldr	r2, [r3, #20]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f022 0201 	bic.w	r2, r2, #1
 800572a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005730:	2b01      	cmp	r3, #1
 8005732:	d107      	bne.n	8005744 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	68da      	ldr	r2, [r3, #12]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f022 0210 	bic.w	r2, r2, #16
 8005742:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2220      	movs	r2, #32
 8005748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005752:	bf00      	nop
 8005754:	370c      	adds	r7, #12
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr

0800575e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800575e:	b580      	push	{r7, lr}
 8005760:	b084      	sub	sp, #16
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800576a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2200      	movs	r2, #0
 8005770:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005778:	68f8      	ldr	r0, [r7, #12]
 800577a:	f7ff ff73 	bl	8005664 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800577e:	bf00      	nop
 8005780:	3710      	adds	r7, #16
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}

08005786 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005786:	b480      	push	{r7}
 8005788:	b085      	sub	sp, #20
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005794:	b2db      	uxtb	r3, r3
 8005796:	2b21      	cmp	r3, #33	; 0x21
 8005798:	d13e      	bne.n	8005818 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057a2:	d114      	bne.n	80057ce <UART_Transmit_IT+0x48>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	691b      	ldr	r3, [r3, #16]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d110      	bne.n	80057ce <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6a1b      	ldr	r3, [r3, #32]
 80057b0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	881b      	ldrh	r3, [r3, #0]
 80057b6:	461a      	mov	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057c0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a1b      	ldr	r3, [r3, #32]
 80057c6:	1c9a      	adds	r2, r3, #2
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	621a      	str	r2, [r3, #32]
 80057cc:	e008      	b.n	80057e0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a1b      	ldr	r3, [r3, #32]
 80057d2:	1c59      	adds	r1, r3, #1
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	6211      	str	r1, [r2, #32]
 80057d8:	781a      	ldrb	r2, [r3, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057e4:	b29b      	uxth	r3, r3
 80057e6:	3b01      	subs	r3, #1
 80057e8:	b29b      	uxth	r3, r3
 80057ea:	687a      	ldr	r2, [r7, #4]
 80057ec:	4619      	mov	r1, r3
 80057ee:	84d1      	strh	r1, [r2, #38]	; 0x26
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d10f      	bne.n	8005814 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68da      	ldr	r2, [r3, #12]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005802:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	68da      	ldr	r2, [r3, #12]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005812:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005814:	2300      	movs	r3, #0
 8005816:	e000      	b.n	800581a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005818:	2302      	movs	r3, #2
  }
}
 800581a:	4618      	mov	r0, r3
 800581c:	3714      	adds	r7, #20
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr

08005826 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005826:	b580      	push	{r7, lr}
 8005828:	b082      	sub	sp, #8
 800582a:	af00      	add	r7, sp, #0
 800582c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68da      	ldr	r2, [r3, #12]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800583c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2220      	movs	r2, #32
 8005842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f7ff ff02 	bl	8005650 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	3708      	adds	r7, #8
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}

08005856 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005856:	b580      	push	{r7, lr}
 8005858:	b084      	sub	sp, #16
 800585a:	af00      	add	r7, sp, #0
 800585c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005864:	b2db      	uxtb	r3, r3
 8005866:	2b22      	cmp	r3, #34	; 0x22
 8005868:	f040 8087 	bne.w	800597a <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005874:	d117      	bne.n	80058a6 <UART_Receive_IT+0x50>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d113      	bne.n	80058a6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800587e:	2300      	movs	r3, #0
 8005880:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005886:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	b29b      	uxth	r3, r3
 8005890:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005894:	b29a      	uxth	r2, r3
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800589e:	1c9a      	adds	r2, r3, #2
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	629a      	str	r2, [r3, #40]	; 0x28
 80058a4:	e026      	b.n	80058f4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058aa:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80058ac:	2300      	movs	r3, #0
 80058ae:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058b8:	d007      	beq.n	80058ca <UART_Receive_IT+0x74>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d10a      	bne.n	80058d8 <UART_Receive_IT+0x82>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	691b      	ldr	r3, [r3, #16]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d106      	bne.n	80058d8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	b2da      	uxtb	r2, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	701a      	strb	r2, [r3, #0]
 80058d6:	e008      	b.n	80058ea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058e4:	b2da      	uxtb	r2, r3
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ee:	1c5a      	adds	r2, r3, #1
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	3b01      	subs	r3, #1
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	4619      	mov	r1, r3
 8005902:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005904:	2b00      	cmp	r3, #0
 8005906:	d136      	bne.n	8005976 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68da      	ldr	r2, [r3, #12]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f022 0220 	bic.w	r2, r2, #32
 8005916:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	68da      	ldr	r2, [r3, #12]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005926:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	695a      	ldr	r2, [r3, #20]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f022 0201 	bic.w	r2, r2, #1
 8005936:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2220      	movs	r2, #32
 800593c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005944:	2b01      	cmp	r3, #1
 8005946:	d10e      	bne.n	8005966 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	68da      	ldr	r2, [r3, #12]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f022 0210 	bic.w	r2, r2, #16
 8005956:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800595c:	4619      	mov	r1, r3
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f7ff fe8a 	bl	8005678 <HAL_UARTEx_RxEventCallback>
 8005964:	e002      	b.n	800596c <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7fc fdee 	bl	8002548 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8005972:	2300      	movs	r3, #0
 8005974:	e002      	b.n	800597c <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8005976:	2300      	movs	r3, #0
 8005978:	e000      	b.n	800597c <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 800597a:	2302      	movs	r3, #2
  }
}
 800597c:	4618      	mov	r0, r3
 800597e:	3710      	adds	r7, #16
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005988:	b09f      	sub	sp, #124	; 0x7c
 800598a:	af00      	add	r7, sp, #0
 800598c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800598e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005998:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800599a:	68d9      	ldr	r1, [r3, #12]
 800599c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	ea40 0301 	orr.w	r3, r0, r1
 80059a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80059a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059a8:	689a      	ldr	r2, [r3, #8]
 80059aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	431a      	orrs	r2, r3
 80059b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059b2:	695b      	ldr	r3, [r3, #20]
 80059b4:	431a      	orrs	r2, r3
 80059b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059b8:	69db      	ldr	r3, [r3, #28]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80059be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80059c8:	f021 010c 	bic.w	r1, r1, #12
 80059cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80059d2:	430b      	orrs	r3, r1
 80059d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	695b      	ldr	r3, [r3, #20]
 80059dc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80059e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e2:	6999      	ldr	r1, [r3, #24]
 80059e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	ea40 0301 	orr.w	r3, r0, r1
 80059ec:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80059ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	4bc5      	ldr	r3, [pc, #788]	; (8005d08 <UART_SetConfig+0x384>)
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d004      	beq.n	8005a02 <UART_SetConfig+0x7e>
 80059f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	4bc3      	ldr	r3, [pc, #780]	; (8005d0c <UART_SetConfig+0x388>)
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d103      	bne.n	8005a0a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a02:	f7ff f8ad 	bl	8004b60 <HAL_RCC_GetPCLK2Freq>
 8005a06:	6778      	str	r0, [r7, #116]	; 0x74
 8005a08:	e002      	b.n	8005a10 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a0a:	f7ff f895 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 8005a0e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a12:	69db      	ldr	r3, [r3, #28]
 8005a14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a18:	f040 80b6 	bne.w	8005b88 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a1e:	461c      	mov	r4, r3
 8005a20:	f04f 0500 	mov.w	r5, #0
 8005a24:	4622      	mov	r2, r4
 8005a26:	462b      	mov	r3, r5
 8005a28:	1891      	adds	r1, r2, r2
 8005a2a:	6439      	str	r1, [r7, #64]	; 0x40
 8005a2c:	415b      	adcs	r3, r3
 8005a2e:	647b      	str	r3, [r7, #68]	; 0x44
 8005a30:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005a34:	1912      	adds	r2, r2, r4
 8005a36:	eb45 0303 	adc.w	r3, r5, r3
 8005a3a:	f04f 0000 	mov.w	r0, #0
 8005a3e:	f04f 0100 	mov.w	r1, #0
 8005a42:	00d9      	lsls	r1, r3, #3
 8005a44:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005a48:	00d0      	lsls	r0, r2, #3
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	1911      	adds	r1, r2, r4
 8005a50:	6639      	str	r1, [r7, #96]	; 0x60
 8005a52:	416b      	adcs	r3, r5
 8005a54:	667b      	str	r3, [r7, #100]	; 0x64
 8005a56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	f04f 0300 	mov.w	r3, #0
 8005a60:	1891      	adds	r1, r2, r2
 8005a62:	63b9      	str	r1, [r7, #56]	; 0x38
 8005a64:	415b      	adcs	r3, r3
 8005a66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005a6c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005a70:	f7fb f912 	bl	8000c98 <__aeabi_uldivmod>
 8005a74:	4602      	mov	r2, r0
 8005a76:	460b      	mov	r3, r1
 8005a78:	4ba5      	ldr	r3, [pc, #660]	; (8005d10 <UART_SetConfig+0x38c>)
 8005a7a:	fba3 2302 	umull	r2, r3, r3, r2
 8005a7e:	095b      	lsrs	r3, r3, #5
 8005a80:	011e      	lsls	r6, r3, #4
 8005a82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a84:	461c      	mov	r4, r3
 8005a86:	f04f 0500 	mov.w	r5, #0
 8005a8a:	4622      	mov	r2, r4
 8005a8c:	462b      	mov	r3, r5
 8005a8e:	1891      	adds	r1, r2, r2
 8005a90:	6339      	str	r1, [r7, #48]	; 0x30
 8005a92:	415b      	adcs	r3, r3
 8005a94:	637b      	str	r3, [r7, #52]	; 0x34
 8005a96:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005a9a:	1912      	adds	r2, r2, r4
 8005a9c:	eb45 0303 	adc.w	r3, r5, r3
 8005aa0:	f04f 0000 	mov.w	r0, #0
 8005aa4:	f04f 0100 	mov.w	r1, #0
 8005aa8:	00d9      	lsls	r1, r3, #3
 8005aaa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005aae:	00d0      	lsls	r0, r2, #3
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	460b      	mov	r3, r1
 8005ab4:	1911      	adds	r1, r2, r4
 8005ab6:	65b9      	str	r1, [r7, #88]	; 0x58
 8005ab8:	416b      	adcs	r3, r5
 8005aba:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005abc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	f04f 0300 	mov.w	r3, #0
 8005ac6:	1891      	adds	r1, r2, r2
 8005ac8:	62b9      	str	r1, [r7, #40]	; 0x28
 8005aca:	415b      	adcs	r3, r3
 8005acc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ace:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005ad2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005ad6:	f7fb f8df 	bl	8000c98 <__aeabi_uldivmod>
 8005ada:	4602      	mov	r2, r0
 8005adc:	460b      	mov	r3, r1
 8005ade:	4b8c      	ldr	r3, [pc, #560]	; (8005d10 <UART_SetConfig+0x38c>)
 8005ae0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ae4:	095b      	lsrs	r3, r3, #5
 8005ae6:	2164      	movs	r1, #100	; 0x64
 8005ae8:	fb01 f303 	mul.w	r3, r1, r3
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	00db      	lsls	r3, r3, #3
 8005af0:	3332      	adds	r3, #50	; 0x32
 8005af2:	4a87      	ldr	r2, [pc, #540]	; (8005d10 <UART_SetConfig+0x38c>)
 8005af4:	fba2 2303 	umull	r2, r3, r2, r3
 8005af8:	095b      	lsrs	r3, r3, #5
 8005afa:	005b      	lsls	r3, r3, #1
 8005afc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005b00:	441e      	add	r6, r3
 8005b02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b04:	4618      	mov	r0, r3
 8005b06:	f04f 0100 	mov.w	r1, #0
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	460b      	mov	r3, r1
 8005b0e:	1894      	adds	r4, r2, r2
 8005b10:	623c      	str	r4, [r7, #32]
 8005b12:	415b      	adcs	r3, r3
 8005b14:	627b      	str	r3, [r7, #36]	; 0x24
 8005b16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005b1a:	1812      	adds	r2, r2, r0
 8005b1c:	eb41 0303 	adc.w	r3, r1, r3
 8005b20:	f04f 0400 	mov.w	r4, #0
 8005b24:	f04f 0500 	mov.w	r5, #0
 8005b28:	00dd      	lsls	r5, r3, #3
 8005b2a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005b2e:	00d4      	lsls	r4, r2, #3
 8005b30:	4622      	mov	r2, r4
 8005b32:	462b      	mov	r3, r5
 8005b34:	1814      	adds	r4, r2, r0
 8005b36:	653c      	str	r4, [r7, #80]	; 0x50
 8005b38:	414b      	adcs	r3, r1
 8005b3a:	657b      	str	r3, [r7, #84]	; 0x54
 8005b3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	461a      	mov	r2, r3
 8005b42:	f04f 0300 	mov.w	r3, #0
 8005b46:	1891      	adds	r1, r2, r2
 8005b48:	61b9      	str	r1, [r7, #24]
 8005b4a:	415b      	adcs	r3, r3
 8005b4c:	61fb      	str	r3, [r7, #28]
 8005b4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b52:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005b56:	f7fb f89f 	bl	8000c98 <__aeabi_uldivmod>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	4b6c      	ldr	r3, [pc, #432]	; (8005d10 <UART_SetConfig+0x38c>)
 8005b60:	fba3 1302 	umull	r1, r3, r3, r2
 8005b64:	095b      	lsrs	r3, r3, #5
 8005b66:	2164      	movs	r1, #100	; 0x64
 8005b68:	fb01 f303 	mul.w	r3, r1, r3
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	00db      	lsls	r3, r3, #3
 8005b70:	3332      	adds	r3, #50	; 0x32
 8005b72:	4a67      	ldr	r2, [pc, #412]	; (8005d10 <UART_SetConfig+0x38c>)
 8005b74:	fba2 2303 	umull	r2, r3, r2, r3
 8005b78:	095b      	lsrs	r3, r3, #5
 8005b7a:	f003 0207 	and.w	r2, r3, #7
 8005b7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4432      	add	r2, r6
 8005b84:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005b86:	e0b9      	b.n	8005cfc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b88:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b8a:	461c      	mov	r4, r3
 8005b8c:	f04f 0500 	mov.w	r5, #0
 8005b90:	4622      	mov	r2, r4
 8005b92:	462b      	mov	r3, r5
 8005b94:	1891      	adds	r1, r2, r2
 8005b96:	6139      	str	r1, [r7, #16]
 8005b98:	415b      	adcs	r3, r3
 8005b9a:	617b      	str	r3, [r7, #20]
 8005b9c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005ba0:	1912      	adds	r2, r2, r4
 8005ba2:	eb45 0303 	adc.w	r3, r5, r3
 8005ba6:	f04f 0000 	mov.w	r0, #0
 8005baa:	f04f 0100 	mov.w	r1, #0
 8005bae:	00d9      	lsls	r1, r3, #3
 8005bb0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005bb4:	00d0      	lsls	r0, r2, #3
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	460b      	mov	r3, r1
 8005bba:	eb12 0804 	adds.w	r8, r2, r4
 8005bbe:	eb43 0905 	adc.w	r9, r3, r5
 8005bc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f04f 0100 	mov.w	r1, #0
 8005bcc:	f04f 0200 	mov.w	r2, #0
 8005bd0:	f04f 0300 	mov.w	r3, #0
 8005bd4:	008b      	lsls	r3, r1, #2
 8005bd6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005bda:	0082      	lsls	r2, r0, #2
 8005bdc:	4640      	mov	r0, r8
 8005bde:	4649      	mov	r1, r9
 8005be0:	f7fb f85a 	bl	8000c98 <__aeabi_uldivmod>
 8005be4:	4602      	mov	r2, r0
 8005be6:	460b      	mov	r3, r1
 8005be8:	4b49      	ldr	r3, [pc, #292]	; (8005d10 <UART_SetConfig+0x38c>)
 8005bea:	fba3 2302 	umull	r2, r3, r3, r2
 8005bee:	095b      	lsrs	r3, r3, #5
 8005bf0:	011e      	lsls	r6, r3, #4
 8005bf2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f04f 0100 	mov.w	r1, #0
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	1894      	adds	r4, r2, r2
 8005c00:	60bc      	str	r4, [r7, #8]
 8005c02:	415b      	adcs	r3, r3
 8005c04:	60fb      	str	r3, [r7, #12]
 8005c06:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c0a:	1812      	adds	r2, r2, r0
 8005c0c:	eb41 0303 	adc.w	r3, r1, r3
 8005c10:	f04f 0400 	mov.w	r4, #0
 8005c14:	f04f 0500 	mov.w	r5, #0
 8005c18:	00dd      	lsls	r5, r3, #3
 8005c1a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005c1e:	00d4      	lsls	r4, r2, #3
 8005c20:	4622      	mov	r2, r4
 8005c22:	462b      	mov	r3, r5
 8005c24:	1814      	adds	r4, r2, r0
 8005c26:	64bc      	str	r4, [r7, #72]	; 0x48
 8005c28:	414b      	adcs	r3, r1
 8005c2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	4618      	mov	r0, r3
 8005c32:	f04f 0100 	mov.w	r1, #0
 8005c36:	f04f 0200 	mov.w	r2, #0
 8005c3a:	f04f 0300 	mov.w	r3, #0
 8005c3e:	008b      	lsls	r3, r1, #2
 8005c40:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005c44:	0082      	lsls	r2, r0, #2
 8005c46:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005c4a:	f7fb f825 	bl	8000c98 <__aeabi_uldivmod>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	460b      	mov	r3, r1
 8005c52:	4b2f      	ldr	r3, [pc, #188]	; (8005d10 <UART_SetConfig+0x38c>)
 8005c54:	fba3 1302 	umull	r1, r3, r3, r2
 8005c58:	095b      	lsrs	r3, r3, #5
 8005c5a:	2164      	movs	r1, #100	; 0x64
 8005c5c:	fb01 f303 	mul.w	r3, r1, r3
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	011b      	lsls	r3, r3, #4
 8005c64:	3332      	adds	r3, #50	; 0x32
 8005c66:	4a2a      	ldr	r2, [pc, #168]	; (8005d10 <UART_SetConfig+0x38c>)
 8005c68:	fba2 2303 	umull	r2, r3, r2, r3
 8005c6c:	095b      	lsrs	r3, r3, #5
 8005c6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c72:	441e      	add	r6, r3
 8005c74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c76:	4618      	mov	r0, r3
 8005c78:	f04f 0100 	mov.w	r1, #0
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	460b      	mov	r3, r1
 8005c80:	1894      	adds	r4, r2, r2
 8005c82:	603c      	str	r4, [r7, #0]
 8005c84:	415b      	adcs	r3, r3
 8005c86:	607b      	str	r3, [r7, #4]
 8005c88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c8c:	1812      	adds	r2, r2, r0
 8005c8e:	eb41 0303 	adc.w	r3, r1, r3
 8005c92:	f04f 0400 	mov.w	r4, #0
 8005c96:	f04f 0500 	mov.w	r5, #0
 8005c9a:	00dd      	lsls	r5, r3, #3
 8005c9c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005ca0:	00d4      	lsls	r4, r2, #3
 8005ca2:	4622      	mov	r2, r4
 8005ca4:	462b      	mov	r3, r5
 8005ca6:	eb12 0a00 	adds.w	sl, r2, r0
 8005caa:	eb43 0b01 	adc.w	fp, r3, r1
 8005cae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f04f 0100 	mov.w	r1, #0
 8005cb8:	f04f 0200 	mov.w	r2, #0
 8005cbc:	f04f 0300 	mov.w	r3, #0
 8005cc0:	008b      	lsls	r3, r1, #2
 8005cc2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005cc6:	0082      	lsls	r2, r0, #2
 8005cc8:	4650      	mov	r0, sl
 8005cca:	4659      	mov	r1, fp
 8005ccc:	f7fa ffe4 	bl	8000c98 <__aeabi_uldivmod>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	4b0e      	ldr	r3, [pc, #56]	; (8005d10 <UART_SetConfig+0x38c>)
 8005cd6:	fba3 1302 	umull	r1, r3, r3, r2
 8005cda:	095b      	lsrs	r3, r3, #5
 8005cdc:	2164      	movs	r1, #100	; 0x64
 8005cde:	fb01 f303 	mul.w	r3, r1, r3
 8005ce2:	1ad3      	subs	r3, r2, r3
 8005ce4:	011b      	lsls	r3, r3, #4
 8005ce6:	3332      	adds	r3, #50	; 0x32
 8005ce8:	4a09      	ldr	r2, [pc, #36]	; (8005d10 <UART_SetConfig+0x38c>)
 8005cea:	fba2 2303 	umull	r2, r3, r2, r3
 8005cee:	095b      	lsrs	r3, r3, #5
 8005cf0:	f003 020f 	and.w	r2, r3, #15
 8005cf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4432      	add	r2, r6
 8005cfa:	609a      	str	r2, [r3, #8]
}
 8005cfc:	bf00      	nop
 8005cfe:	377c      	adds	r7, #124	; 0x7c
 8005d00:	46bd      	mov	sp, r7
 8005d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d06:	bf00      	nop
 8005d08:	40011000 	.word	0x40011000
 8005d0c:	40011400 	.word	0x40011400
 8005d10:	51eb851f 	.word	0x51eb851f

08005d14 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005d18:	4904      	ldr	r1, [pc, #16]	; (8005d2c <MX_FATFS_Init+0x18>)
 8005d1a:	4805      	ldr	r0, [pc, #20]	; (8005d30 <MX_FATFS_Init+0x1c>)
 8005d1c:	f000 fd84 	bl	8006828 <FATFS_LinkDriver>
 8005d20:	4603      	mov	r3, r0
 8005d22:	461a      	mov	r2, r3
 8005d24:	4b03      	ldr	r3, [pc, #12]	; (8005d34 <MX_FATFS_Init+0x20>)
 8005d26:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005d28:	bf00      	nop
 8005d2a:	bd80      	pop	{r7, pc}
 8005d2c:	200054f0 	.word	0x200054f0
 8005d30:	2000001c 	.word	0x2000001c
 8005d34:	200054f4 	.word	0x200054f4

08005d38 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	4603      	mov	r3, r0
 8005d40:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8005d42:	4b06      	ldr	r3, [pc, #24]	; (8005d5c <USER_initialize+0x24>)
 8005d44:	2201      	movs	r2, #1
 8005d46:	701a      	strb	r2, [r3, #0]
    return Stat;
 8005d48:	4b04      	ldr	r3, [pc, #16]	; (8005d5c <USER_initialize+0x24>)
 8005d4a:	781b      	ldrb	r3, [r3, #0]
 8005d4c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	370c      	adds	r7, #12
 8005d52:	46bd      	mov	sp, r7
 8005d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d58:	4770      	bx	lr
 8005d5a:	bf00      	nop
 8005d5c:	20000019 	.word	0x20000019

08005d60 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b083      	sub	sp, #12
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	4603      	mov	r3, r0
 8005d68:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8005d6a:	4b06      	ldr	r3, [pc, #24]	; (8005d84 <USER_status+0x24>)
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8005d70:	4b04      	ldr	r3, [pc, #16]	; (8005d84 <USER_status+0x24>)
 8005d72:	781b      	ldrb	r3, [r3, #0]
 8005d74:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	370c      	adds	r7, #12
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr
 8005d82:	bf00      	nop
 8005d84:	20000019 	.word	0x20000019

08005d88 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	60b9      	str	r1, [r7, #8]
 8005d90:	607a      	str	r2, [r7, #4]
 8005d92:	603b      	str	r3, [r7, #0]
 8005d94:	4603      	mov	r3, r0
 8005d96:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8005d98:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3714      	adds	r7, #20
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr

08005da6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8005da6:	b480      	push	{r7}
 8005da8:	b085      	sub	sp, #20
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	607a      	str	r2, [r7, #4]
 8005db0:	603b      	str	r3, [r7, #0]
 8005db2:	4603      	mov	r3, r0
 8005db4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8005db6:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3714      	adds	r7, #20
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	4603      	mov	r3, r0
 8005dcc:	603a      	str	r2, [r7, #0]
 8005dce:	71fb      	strb	r3, [r7, #7]
 8005dd0:	460b      	mov	r3, r1
 8005dd2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	73fb      	strb	r3, [r7, #15]
    return res;
 8005dd8:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3714      	adds	r7, #20
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr
	...

08005de8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	4603      	mov	r3, r0
 8005df0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005df2:	79fb      	ldrb	r3, [r7, #7]
 8005df4:	4a08      	ldr	r2, [pc, #32]	; (8005e18 <disk_status+0x30>)
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	4413      	add	r3, r2
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	79fa      	ldrb	r2, [r7, #7]
 8005e00:	4905      	ldr	r1, [pc, #20]	; (8005e18 <disk_status+0x30>)
 8005e02:	440a      	add	r2, r1
 8005e04:	7a12      	ldrb	r2, [r2, #8]
 8005e06:	4610      	mov	r0, r2
 8005e08:	4798      	blx	r3
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3710      	adds	r7, #16
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}
 8005e18:	20000668 	.word	0x20000668

08005e1c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	4603      	mov	r3, r0
 8005e24:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8005e26:	2300      	movs	r3, #0
 8005e28:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8005e2a:	79fb      	ldrb	r3, [r7, #7]
 8005e2c:	4a0d      	ldr	r2, [pc, #52]	; (8005e64 <disk_initialize+0x48>)
 8005e2e:	5cd3      	ldrb	r3, [r2, r3]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d111      	bne.n	8005e58 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8005e34:	79fb      	ldrb	r3, [r7, #7]
 8005e36:	4a0b      	ldr	r2, [pc, #44]	; (8005e64 <disk_initialize+0x48>)
 8005e38:	2101      	movs	r1, #1
 8005e3a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005e3c:	79fb      	ldrb	r3, [r7, #7]
 8005e3e:	4a09      	ldr	r2, [pc, #36]	; (8005e64 <disk_initialize+0x48>)
 8005e40:	009b      	lsls	r3, r3, #2
 8005e42:	4413      	add	r3, r2
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	79fa      	ldrb	r2, [r7, #7]
 8005e4a:	4906      	ldr	r1, [pc, #24]	; (8005e64 <disk_initialize+0x48>)
 8005e4c:	440a      	add	r2, r1
 8005e4e:	7a12      	ldrb	r2, [r2, #8]
 8005e50:	4610      	mov	r0, r2
 8005e52:	4798      	blx	r3
 8005e54:	4603      	mov	r3, r0
 8005e56:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3710      	adds	r7, #16
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	20000668 	.word	0x20000668

08005e68 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005e68:	b590      	push	{r4, r7, lr}
 8005e6a:	b087      	sub	sp, #28
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	60b9      	str	r1, [r7, #8]
 8005e70:	607a      	str	r2, [r7, #4]
 8005e72:	603b      	str	r3, [r7, #0]
 8005e74:	4603      	mov	r3, r0
 8005e76:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005e78:	7bfb      	ldrb	r3, [r7, #15]
 8005e7a:	4a0a      	ldr	r2, [pc, #40]	; (8005ea4 <disk_read+0x3c>)
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	4413      	add	r3, r2
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	689c      	ldr	r4, [r3, #8]
 8005e84:	7bfb      	ldrb	r3, [r7, #15]
 8005e86:	4a07      	ldr	r2, [pc, #28]	; (8005ea4 <disk_read+0x3c>)
 8005e88:	4413      	add	r3, r2
 8005e8a:	7a18      	ldrb	r0, [r3, #8]
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	68b9      	ldr	r1, [r7, #8]
 8005e92:	47a0      	blx	r4
 8005e94:	4603      	mov	r3, r0
 8005e96:	75fb      	strb	r3, [r7, #23]
  return res;
 8005e98:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	371c      	adds	r7, #28
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd90      	pop	{r4, r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	20000668 	.word	0x20000668

08005ea8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005ea8:	b590      	push	{r4, r7, lr}
 8005eaa:	b087      	sub	sp, #28
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60b9      	str	r1, [r7, #8]
 8005eb0:	607a      	str	r2, [r7, #4]
 8005eb2:	603b      	str	r3, [r7, #0]
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005eb8:	7bfb      	ldrb	r3, [r7, #15]
 8005eba:	4a0a      	ldr	r2, [pc, #40]	; (8005ee4 <disk_write+0x3c>)
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4413      	add	r3, r2
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	68dc      	ldr	r4, [r3, #12]
 8005ec4:	7bfb      	ldrb	r3, [r7, #15]
 8005ec6:	4a07      	ldr	r2, [pc, #28]	; (8005ee4 <disk_write+0x3c>)
 8005ec8:	4413      	add	r3, r2
 8005eca:	7a18      	ldrb	r0, [r3, #8]
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	68b9      	ldr	r1, [r7, #8]
 8005ed2:	47a0      	blx	r4
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	75fb      	strb	r3, [r7, #23]
  return res;
 8005ed8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	371c      	adds	r7, #28
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd90      	pop	{r4, r7, pc}
 8005ee2:	bf00      	nop
 8005ee4:	20000668 	.word	0x20000668

08005ee8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8005ef8:	89fb      	ldrh	r3, [r7, #14]
 8005efa:	021b      	lsls	r3, r3, #8
 8005efc:	b21a      	sxth	r2, r3
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	b21b      	sxth	r3, r3
 8005f04:	4313      	orrs	r3, r2
 8005f06:	b21b      	sxth	r3, r3
 8005f08:	81fb      	strh	r3, [r7, #14]
	return rv;
 8005f0a:	89fb      	ldrh	r3, [r7, #14]
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3714      	adds	r7, #20
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr

08005f18 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b085      	sub	sp, #20
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	3303      	adds	r3, #3
 8005f24:	781b      	ldrb	r3, [r3, #0]
 8005f26:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	021b      	lsls	r3, r3, #8
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	3202      	adds	r2, #2
 8005f30:	7812      	ldrb	r2, [r2, #0]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	021b      	lsls	r3, r3, #8
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	3201      	adds	r2, #1
 8005f3e:	7812      	ldrb	r2, [r2, #0]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	021b      	lsls	r3, r3, #8
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	7812      	ldrb	r2, [r2, #0]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	60fb      	str	r3, [r7, #12]
	return rv;
 8005f50:	68fb      	ldr	r3, [r7, #12]
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3714      	adds	r7, #20
 8005f56:	46bd      	mov	sp, r7
 8005f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5c:	4770      	bx	lr

08005f5e <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b082      	sub	sp, #8
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d009      	beq.n	8005f80 <lock_fs+0x22>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	4618      	mov	r0, r3
 8005f72:	f000 fc8f 	bl	8006894 <ff_req_grant>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d001      	beq.n	8005f80 <lock_fs+0x22>
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	e000      	b.n	8005f82 <lock_fs+0x24>
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3708      	adds	r7, #8
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b082      	sub	sp, #8
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
 8005f92:	460b      	mov	r3, r1
 8005f94:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d00d      	beq.n	8005fb8 <unlock_fs+0x2e>
 8005f9c:	78fb      	ldrb	r3, [r7, #3]
 8005f9e:	2b0c      	cmp	r3, #12
 8005fa0:	d00a      	beq.n	8005fb8 <unlock_fs+0x2e>
 8005fa2:	78fb      	ldrb	r3, [r7, #3]
 8005fa4:	2b0b      	cmp	r3, #11
 8005fa6:	d007      	beq.n	8005fb8 <unlock_fs+0x2e>
 8005fa8:	78fb      	ldrb	r3, [r7, #3]
 8005faa:	2b0f      	cmp	r3, #15
 8005fac:	d004      	beq.n	8005fb8 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f000 fc83 	bl	80068be <ff_rel_grant>
	}
}
 8005fb8:	bf00      	nop
 8005fba:	3708      	adds	r7, #8
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}

08005fc0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005fc8:	2300      	movs	r3, #0
 8005fca:	60fb      	str	r3, [r7, #12]
 8005fcc:	e010      	b.n	8005ff0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005fce:	4a0d      	ldr	r2, [pc, #52]	; (8006004 <clear_lock+0x44>)
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	011b      	lsls	r3, r3, #4
 8005fd4:	4413      	add	r3, r2
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d105      	bne.n	8005fea <clear_lock+0x2a>
 8005fde:	4a09      	ldr	r2, [pc, #36]	; (8006004 <clear_lock+0x44>)
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	011b      	lsls	r3, r3, #4
 8005fe4:	4413      	add	r3, r2
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	3301      	adds	r3, #1
 8005fee:	60fb      	str	r3, [r7, #12]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d9eb      	bls.n	8005fce <clear_lock+0xe>
	}
}
 8005ff6:	bf00      	nop
 8005ff8:	bf00      	nop
 8005ffa:	3714      	adds	r7, #20
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006002:	4770      	bx	lr
 8006004:	20000648 	.word	0x20000648

08006008 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b086      	sub	sp, #24
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006010:	2300      	movs	r3, #0
 8006012:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	78db      	ldrb	r3, [r3, #3]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d034      	beq.n	8006086 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006020:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	7858      	ldrb	r0, [r3, #1]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800602c:	2301      	movs	r3, #1
 800602e:	697a      	ldr	r2, [r7, #20]
 8006030:	f7ff ff3a 	bl	8005ea8 <disk_write>
 8006034:	4603      	mov	r3, r0
 8006036:	2b00      	cmp	r3, #0
 8006038:	d002      	beq.n	8006040 <sync_window+0x38>
			res = FR_DISK_ERR;
 800603a:	2301      	movs	r3, #1
 800603c:	73fb      	strb	r3, [r7, #15]
 800603e:	e022      	b.n	8006086 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	1ad2      	subs	r2, r2, r3
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	69db      	ldr	r3, [r3, #28]
 8006052:	429a      	cmp	r2, r3
 8006054:	d217      	bcs.n	8006086 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	789b      	ldrb	r3, [r3, #2]
 800605a:	613b      	str	r3, [r7, #16]
 800605c:	e010      	b.n	8006080 <sync_window+0x78>
					wsect += fs->fsize;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	69db      	ldr	r3, [r3, #28]
 8006062:	697a      	ldr	r2, [r7, #20]
 8006064:	4413      	add	r3, r2
 8006066:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	7858      	ldrb	r0, [r3, #1]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006072:	2301      	movs	r3, #1
 8006074:	697a      	ldr	r2, [r7, #20]
 8006076:	f7ff ff17 	bl	8005ea8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	3b01      	subs	r3, #1
 800607e:	613b      	str	r3, [r7, #16]
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	2b01      	cmp	r3, #1
 8006084:	d8eb      	bhi.n	800605e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8006086:	7bfb      	ldrb	r3, [r7, #15]
}
 8006088:	4618      	mov	r0, r3
 800608a:	3718      	adds	r7, #24
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}

08006090 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b084      	sub	sp, #16
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
 8006098:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800609a:	2300      	movs	r3, #0
 800609c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060a2:	683a      	ldr	r2, [r7, #0]
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d01b      	beq.n	80060e0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f7ff ffad 	bl	8006008 <sync_window>
 80060ae:	4603      	mov	r3, r0
 80060b0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80060b2:	7bfb      	ldrb	r3, [r7, #15]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d113      	bne.n	80060e0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	7858      	ldrb	r0, [r3, #1]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80060c2:	2301      	movs	r3, #1
 80060c4:	683a      	ldr	r2, [r7, #0]
 80060c6:	f7ff fecf 	bl	8005e68 <disk_read>
 80060ca:	4603      	mov	r3, r0
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d004      	beq.n	80060da <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80060d0:	f04f 33ff 	mov.w	r3, #4294967295
 80060d4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	683a      	ldr	r2, [r7, #0]
 80060de:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 80060e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3710      	adds	r7, #16
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}

080060ea <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80060ea:	b480      	push	{r7}
 80060ec:	b087      	sub	sp, #28
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80060f2:	f04f 33ff 	mov.w	r3, #4294967295
 80060f6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d031      	beq.n	8006164 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	617b      	str	r3, [r7, #20]
 8006106:	e002      	b.n	800610e <get_ldnumber+0x24>
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	3301      	adds	r3, #1
 800610c:	617b      	str	r3, [r7, #20]
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	781b      	ldrb	r3, [r3, #0]
 8006112:	2b20      	cmp	r3, #32
 8006114:	d903      	bls.n	800611e <get_ldnumber+0x34>
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	781b      	ldrb	r3, [r3, #0]
 800611a:	2b3a      	cmp	r3, #58	; 0x3a
 800611c:	d1f4      	bne.n	8006108 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	2b3a      	cmp	r3, #58	; 0x3a
 8006124:	d11c      	bne.n	8006160 <get_ldnumber+0x76>
			tp = *path;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	1c5a      	adds	r2, r3, #1
 8006130:	60fa      	str	r2, [r7, #12]
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	3b30      	subs	r3, #48	; 0x30
 8006136:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	2b09      	cmp	r3, #9
 800613c:	d80e      	bhi.n	800615c <get_ldnumber+0x72>
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	429a      	cmp	r2, r3
 8006144:	d10a      	bne.n	800615c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d107      	bne.n	800615c <get_ldnumber+0x72>
					vol = (int)i;
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	3301      	adds	r3, #1
 8006154:	617b      	str	r3, [r7, #20]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	e002      	b.n	8006166 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006160:	2300      	movs	r3, #0
 8006162:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006164:	693b      	ldr	r3, [r7, #16]
}
 8006166:	4618      	mov	r0, r3
 8006168:	371c      	adds	r7, #28
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr
	...

08006174 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b082      	sub	sp, #8
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	70da      	strb	r2, [r3, #3]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f04f 32ff 	mov.w	r2, #4294967295
 800618a:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800618c:	6839      	ldr	r1, [r7, #0]
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f7ff ff7e 	bl	8006090 <move_window>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d001      	beq.n	800619e <check_fs+0x2a>
 800619a:	2304      	movs	r3, #4
 800619c:	e038      	b.n	8006210 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	3334      	adds	r3, #52	; 0x34
 80061a2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7ff fe9e 	bl	8005ee8 <ld_word>
 80061ac:	4603      	mov	r3, r0
 80061ae:	461a      	mov	r2, r3
 80061b0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d001      	beq.n	80061bc <check_fs+0x48>
 80061b8:	2303      	movs	r3, #3
 80061ba:	e029      	b.n	8006210 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80061c2:	2be9      	cmp	r3, #233	; 0xe9
 80061c4:	d009      	beq.n	80061da <check_fs+0x66>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80061cc:	2beb      	cmp	r3, #235	; 0xeb
 80061ce:	d11e      	bne.n	800620e <check_fs+0x9a>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80061d6:	2b90      	cmp	r3, #144	; 0x90
 80061d8:	d119      	bne.n	800620e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	3334      	adds	r3, #52	; 0x34
 80061de:	3336      	adds	r3, #54	; 0x36
 80061e0:	4618      	mov	r0, r3
 80061e2:	f7ff fe99 	bl	8005f18 <ld_dword>
 80061e6:	4603      	mov	r3, r0
 80061e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80061ec:	4a0a      	ldr	r2, [pc, #40]	; (8006218 <check_fs+0xa4>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d101      	bne.n	80061f6 <check_fs+0x82>
 80061f2:	2300      	movs	r3, #0
 80061f4:	e00c      	b.n	8006210 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	3334      	adds	r3, #52	; 0x34
 80061fa:	3352      	adds	r3, #82	; 0x52
 80061fc:	4618      	mov	r0, r3
 80061fe:	f7ff fe8b 	bl	8005f18 <ld_dword>
 8006202:	4603      	mov	r3, r0
 8006204:	4a05      	ldr	r2, [pc, #20]	; (800621c <check_fs+0xa8>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d101      	bne.n	800620e <check_fs+0x9a>
 800620a:	2300      	movs	r3, #0
 800620c:	e000      	b.n	8006210 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800620e:	2302      	movs	r3, #2
}
 8006210:	4618      	mov	r0, r3
 8006212:	3708      	adds	r7, #8
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	00544146 	.word	0x00544146
 800621c:	33544146 	.word	0x33544146

08006220 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b096      	sub	sp, #88	; 0x58
 8006224:	af00      	add	r7, sp, #0
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	4613      	mov	r3, r2
 800622c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	2200      	movs	r2, #0
 8006232:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006234:	68f8      	ldr	r0, [r7, #12]
 8006236:	f7ff ff58 	bl	80060ea <get_ldnumber>
 800623a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800623c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800623e:	2b00      	cmp	r3, #0
 8006240:	da01      	bge.n	8006246 <find_volume+0x26>
 8006242:	230b      	movs	r3, #11
 8006244:	e236      	b.n	80066b4 <find_volume+0x494>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006246:	4aac      	ldr	r2, [pc, #688]	; (80064f8 <find_volume+0x2d8>)
 8006248:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800624a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800624e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <find_volume+0x3a>
 8006256:	230c      	movs	r3, #12
 8006258:	e22c      	b.n	80066b4 <find_volume+0x494>

	ENTER_FF(fs);						/* Lock the volume */
 800625a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800625c:	f7ff fe7f 	bl	8005f5e <lock_fs>
 8006260:	4603      	mov	r3, r0
 8006262:	2b00      	cmp	r3, #0
 8006264:	d101      	bne.n	800626a <find_volume+0x4a>
 8006266:	230f      	movs	r3, #15
 8006268:	e224      	b.n	80066b4 <find_volume+0x494>
	*rfs = fs;							/* Return pointer to the file system object */
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800626e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006270:	79fb      	ldrb	r3, [r7, #7]
 8006272:	f023 0301 	bic.w	r3, r3, #1
 8006276:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d01a      	beq.n	80062b6 <find_volume+0x96>
		stat = disk_status(fs->drv);
 8006280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006282:	785b      	ldrb	r3, [r3, #1]
 8006284:	4618      	mov	r0, r3
 8006286:	f7ff fdaf 	bl	8005de8 <disk_status>
 800628a:	4603      	mov	r3, r0
 800628c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006290:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006294:	f003 0301 	and.w	r3, r3, #1
 8006298:	2b00      	cmp	r3, #0
 800629a:	d10c      	bne.n	80062b6 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800629c:	79fb      	ldrb	r3, [r7, #7]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d007      	beq.n	80062b2 <find_volume+0x92>
 80062a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80062a6:	f003 0304 	and.w	r3, r3, #4
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d001      	beq.n	80062b2 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 80062ae:	230a      	movs	r3, #10
 80062b0:	e200      	b.n	80066b4 <find_volume+0x494>
			}
			return FR_OK;				/* The file system object is valid */
 80062b2:	2300      	movs	r3, #0
 80062b4:	e1fe      	b.n	80066b4 <find_volume+0x494>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80062b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062b8:	2200      	movs	r2, #0
 80062ba:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80062bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062be:	b2da      	uxtb	r2, r3
 80062c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062c2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80062c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062c6:	785b      	ldrb	r3, [r3, #1]
 80062c8:	4618      	mov	r0, r3
 80062ca:	f7ff fda7 	bl	8005e1c <disk_initialize>
 80062ce:	4603      	mov	r3, r0
 80062d0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80062d4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80062d8:	f003 0301 	and.w	r3, r3, #1
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d001      	beq.n	80062e4 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80062e0:	2303      	movs	r3, #3
 80062e2:	e1e7      	b.n	80066b4 <find_volume+0x494>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80062e4:	79fb      	ldrb	r3, [r7, #7]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d007      	beq.n	80062fa <find_volume+0xda>
 80062ea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80062ee:	f003 0304 	and.w	r3, r3, #4
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d001      	beq.n	80062fa <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 80062f6:	230a      	movs	r3, #10
 80062f8:	e1dc      	b.n	80066b4 <find_volume+0x494>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80062fa:	2300      	movs	r3, #0
 80062fc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80062fe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006300:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006302:	f7ff ff37 	bl	8006174 <check_fs>
 8006306:	4603      	mov	r3, r0
 8006308:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800630c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006310:	2b02      	cmp	r3, #2
 8006312:	d14b      	bne.n	80063ac <find_volume+0x18c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006314:	2300      	movs	r3, #0
 8006316:	643b      	str	r3, [r7, #64]	; 0x40
 8006318:	e01f      	b.n	800635a <find_volume+0x13a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800631a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800631c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8006320:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006322:	011b      	lsls	r3, r3, #4
 8006324:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8006328:	4413      	add	r3, r2
 800632a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800632c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800632e:	3304      	adds	r3, #4
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d006      	beq.n	8006344 <find_volume+0x124>
 8006336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006338:	3308      	adds	r3, #8
 800633a:	4618      	mov	r0, r3
 800633c:	f7ff fdec 	bl	8005f18 <ld_dword>
 8006340:	4602      	mov	r2, r0
 8006342:	e000      	b.n	8006346 <find_volume+0x126>
 8006344:	2200      	movs	r2, #0
 8006346:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006348:	009b      	lsls	r3, r3, #2
 800634a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800634e:	440b      	add	r3, r1
 8006350:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006354:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006356:	3301      	adds	r3, #1
 8006358:	643b      	str	r3, [r7, #64]	; 0x40
 800635a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800635c:	2b03      	cmp	r3, #3
 800635e:	d9dc      	bls.n	800631a <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006360:	2300      	movs	r3, #0
 8006362:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8006364:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006366:	2b00      	cmp	r3, #0
 8006368:	d002      	beq.n	8006370 <find_volume+0x150>
 800636a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800636c:	3b01      	subs	r3, #1
 800636e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006370:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006372:	009b      	lsls	r3, r3, #2
 8006374:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8006378:	4413      	add	r3, r2
 800637a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800637e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006380:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006382:	2b00      	cmp	r3, #0
 8006384:	d005      	beq.n	8006392 <find_volume+0x172>
 8006386:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006388:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800638a:	f7ff fef3 	bl	8006174 <check_fs>
 800638e:	4603      	mov	r3, r0
 8006390:	e000      	b.n	8006394 <find_volume+0x174>
 8006392:	2303      	movs	r3, #3
 8006394:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006398:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800639c:	2b01      	cmp	r3, #1
 800639e:	d905      	bls.n	80063ac <find_volume+0x18c>
 80063a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063a2:	3301      	adds	r3, #1
 80063a4:	643b      	str	r3, [r7, #64]	; 0x40
 80063a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063a8:	2b03      	cmp	r3, #3
 80063aa:	d9e1      	bls.n	8006370 <find_volume+0x150>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80063ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80063b0:	2b04      	cmp	r3, #4
 80063b2:	d101      	bne.n	80063b8 <find_volume+0x198>
 80063b4:	2301      	movs	r3, #1
 80063b6:	e17d      	b.n	80066b4 <find_volume+0x494>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80063b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d901      	bls.n	80063c4 <find_volume+0x1a4>
 80063c0:	230d      	movs	r3, #13
 80063c2:	e177      	b.n	80066b4 <find_volume+0x494>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80063c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063c6:	3334      	adds	r3, #52	; 0x34
 80063c8:	330b      	adds	r3, #11
 80063ca:	4618      	mov	r0, r3
 80063cc:	f7ff fd8c 	bl	8005ee8 <ld_word>
 80063d0:	4603      	mov	r3, r0
 80063d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063d6:	d001      	beq.n	80063dc <find_volume+0x1bc>
 80063d8:	230d      	movs	r3, #13
 80063da:	e16b      	b.n	80066b4 <find_volume+0x494>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80063dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063de:	3334      	adds	r3, #52	; 0x34
 80063e0:	3316      	adds	r3, #22
 80063e2:	4618      	mov	r0, r3
 80063e4:	f7ff fd80 	bl	8005ee8 <ld_word>
 80063e8:	4603      	mov	r3, r0
 80063ea:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80063ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d106      	bne.n	8006400 <find_volume+0x1e0>
 80063f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063f4:	3334      	adds	r3, #52	; 0x34
 80063f6:	3324      	adds	r3, #36	; 0x24
 80063f8:	4618      	mov	r0, r3
 80063fa:	f7ff fd8d 	bl	8005f18 <ld_dword>
 80063fe:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8006400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006402:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006404:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006408:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800640c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800640e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006412:	789b      	ldrb	r3, [r3, #2]
 8006414:	2b01      	cmp	r3, #1
 8006416:	d005      	beq.n	8006424 <find_volume+0x204>
 8006418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800641a:	789b      	ldrb	r3, [r3, #2]
 800641c:	2b02      	cmp	r3, #2
 800641e:	d001      	beq.n	8006424 <find_volume+0x204>
 8006420:	230d      	movs	r3, #13
 8006422:	e147      	b.n	80066b4 <find_volume+0x494>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006426:	789b      	ldrb	r3, [r3, #2]
 8006428:	461a      	mov	r2, r3
 800642a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800642c:	fb02 f303 	mul.w	r3, r2, r3
 8006430:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006434:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006438:	b29a      	uxth	r2, r3
 800643a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800643c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800643e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006440:	895b      	ldrh	r3, [r3, #10]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d008      	beq.n	8006458 <find_volume+0x238>
 8006446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006448:	895b      	ldrh	r3, [r3, #10]
 800644a:	461a      	mov	r2, r3
 800644c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800644e:	895b      	ldrh	r3, [r3, #10]
 8006450:	3b01      	subs	r3, #1
 8006452:	4013      	ands	r3, r2
 8006454:	2b00      	cmp	r3, #0
 8006456:	d001      	beq.n	800645c <find_volume+0x23c>
 8006458:	230d      	movs	r3, #13
 800645a:	e12b      	b.n	80066b4 <find_volume+0x494>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800645c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800645e:	3334      	adds	r3, #52	; 0x34
 8006460:	3311      	adds	r3, #17
 8006462:	4618      	mov	r0, r3
 8006464:	f7ff fd40 	bl	8005ee8 <ld_word>
 8006468:	4603      	mov	r3, r0
 800646a:	461a      	mov	r2, r3
 800646c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800646e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006472:	891b      	ldrh	r3, [r3, #8]
 8006474:	f003 030f 	and.w	r3, r3, #15
 8006478:	b29b      	uxth	r3, r3
 800647a:	2b00      	cmp	r3, #0
 800647c:	d001      	beq.n	8006482 <find_volume+0x262>
 800647e:	230d      	movs	r3, #13
 8006480:	e118      	b.n	80066b4 <find_volume+0x494>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006484:	3334      	adds	r3, #52	; 0x34
 8006486:	3313      	adds	r3, #19
 8006488:	4618      	mov	r0, r3
 800648a:	f7ff fd2d 	bl	8005ee8 <ld_word>
 800648e:	4603      	mov	r3, r0
 8006490:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006492:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006494:	2b00      	cmp	r3, #0
 8006496:	d106      	bne.n	80064a6 <find_volume+0x286>
 8006498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800649a:	3334      	adds	r3, #52	; 0x34
 800649c:	3320      	adds	r3, #32
 800649e:	4618      	mov	r0, r3
 80064a0:	f7ff fd3a 	bl	8005f18 <ld_dword>
 80064a4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80064a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a8:	3334      	adds	r3, #52	; 0x34
 80064aa:	330e      	adds	r3, #14
 80064ac:	4618      	mov	r0, r3
 80064ae:	f7ff fd1b 	bl	8005ee8 <ld_word>
 80064b2:	4603      	mov	r3, r0
 80064b4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80064b6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d101      	bne.n	80064c0 <find_volume+0x2a0>
 80064bc:	230d      	movs	r3, #13
 80064be:	e0f9      	b.n	80066b4 <find_volume+0x494>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80064c0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80064c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064c4:	4413      	add	r3, r2
 80064c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80064c8:	8912      	ldrh	r2, [r2, #8]
 80064ca:	0912      	lsrs	r2, r2, #4
 80064cc:	b292      	uxth	r2, r2
 80064ce:	4413      	add	r3, r2
 80064d0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80064d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80064d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d201      	bcs.n	80064de <find_volume+0x2be>
 80064da:	230d      	movs	r3, #13
 80064dc:	e0ea      	b.n	80066b4 <find_volume+0x494>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80064de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80064e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e2:	1ad3      	subs	r3, r2, r3
 80064e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80064e6:	8952      	ldrh	r2, [r2, #10]
 80064e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80064ec:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80064ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d103      	bne.n	80064fc <find_volume+0x2dc>
 80064f4:	230d      	movs	r3, #13
 80064f6:	e0dd      	b.n	80066b4 <find_volume+0x494>
 80064f8:	20000640 	.word	0x20000640
		fmt = FS_FAT32;
 80064fc:	2303      	movs	r3, #3
 80064fe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8006502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006504:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8006508:	4293      	cmp	r3, r2
 800650a:	d802      	bhi.n	8006512 <find_volume+0x2f2>
 800650c:	2302      	movs	r3, #2
 800650e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8006512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006514:	f640 72f5 	movw	r2, #4085	; 0xff5
 8006518:	4293      	cmp	r3, r2
 800651a:	d802      	bhi.n	8006522 <find_volume+0x302>
 800651c:	2301      	movs	r3, #1
 800651e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006524:	1c9a      	adds	r2, r3, #2
 8006526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006528:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800652a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800652c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800652e:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006530:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006532:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006534:	441a      	add	r2, r3
 8006536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006538:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800653a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800653c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800653e:	441a      	add	r2, r3
 8006540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006542:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8006544:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006548:	2b03      	cmp	r3, #3
 800654a:	d11e      	bne.n	800658a <find_volume+0x36a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800654c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800654e:	3334      	adds	r3, #52	; 0x34
 8006550:	332a      	adds	r3, #42	; 0x2a
 8006552:	4618      	mov	r0, r3
 8006554:	f7ff fcc8 	bl	8005ee8 <ld_word>
 8006558:	4603      	mov	r3, r0
 800655a:	2b00      	cmp	r3, #0
 800655c:	d001      	beq.n	8006562 <find_volume+0x342>
 800655e:	230d      	movs	r3, #13
 8006560:	e0a8      	b.n	80066b4 <find_volume+0x494>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8006562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006564:	891b      	ldrh	r3, [r3, #8]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d001      	beq.n	800656e <find_volume+0x34e>
 800656a:	230d      	movs	r3, #13
 800656c:	e0a2      	b.n	80066b4 <find_volume+0x494>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800656e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006570:	3334      	adds	r3, #52	; 0x34
 8006572:	332c      	adds	r3, #44	; 0x2c
 8006574:	4618      	mov	r0, r3
 8006576:	f7ff fccf 	bl	8005f18 <ld_dword>
 800657a:	4602      	mov	r2, r0
 800657c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800657e:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8006580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006582:	699b      	ldr	r3, [r3, #24]
 8006584:	009b      	lsls	r3, r3, #2
 8006586:	647b      	str	r3, [r7, #68]	; 0x44
 8006588:	e01f      	b.n	80065ca <find_volume+0x3aa>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800658a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800658c:	891b      	ldrh	r3, [r3, #8]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d101      	bne.n	8006596 <find_volume+0x376>
 8006592:	230d      	movs	r3, #13
 8006594:	e08e      	b.n	80066b4 <find_volume+0x494>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006598:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800659a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800659c:	441a      	add	r2, r3
 800659e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065a0:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80065a2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	d103      	bne.n	80065b2 <find_volume+0x392>
 80065aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ac:	699b      	ldr	r3, [r3, #24]
 80065ae:	005b      	lsls	r3, r3, #1
 80065b0:	e00a      	b.n	80065c8 <find_volume+0x3a8>
 80065b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065b4:	699a      	ldr	r2, [r3, #24]
 80065b6:	4613      	mov	r3, r2
 80065b8:	005b      	lsls	r3, r3, #1
 80065ba:	4413      	add	r3, r2
 80065bc:	085a      	lsrs	r2, r3, #1
 80065be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	f003 0301 	and.w	r3, r3, #1
 80065c6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80065c8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80065ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065cc:	69da      	ldr	r2, [r3, #28]
 80065ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80065d0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80065d4:	0a5b      	lsrs	r3, r3, #9
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d201      	bcs.n	80065de <find_volume+0x3be>
 80065da:	230d      	movs	r3, #13
 80065dc:	e06a      	b.n	80066b4 <find_volume+0x494>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80065de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065e0:	f04f 32ff 	mov.w	r2, #4294967295
 80065e4:	615a      	str	r2, [r3, #20]
 80065e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065e8:	695a      	ldr	r2, [r3, #20]
 80065ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ec:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80065ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065f0:	2280      	movs	r2, #128	; 0x80
 80065f2:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80065f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80065f8:	2b03      	cmp	r3, #3
 80065fa:	d149      	bne.n	8006690 <find_volume+0x470>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80065fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065fe:	3334      	adds	r3, #52	; 0x34
 8006600:	3330      	adds	r3, #48	; 0x30
 8006602:	4618      	mov	r0, r3
 8006604:	f7ff fc70 	bl	8005ee8 <ld_word>
 8006608:	4603      	mov	r3, r0
 800660a:	2b01      	cmp	r3, #1
 800660c:	d140      	bne.n	8006690 <find_volume+0x470>
			&& move_window(fs, bsect + 1) == FR_OK)
 800660e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006610:	3301      	adds	r3, #1
 8006612:	4619      	mov	r1, r3
 8006614:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006616:	f7ff fd3b 	bl	8006090 <move_window>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d137      	bne.n	8006690 <find_volume+0x470>
		{
			fs->fsi_flag = 0;
 8006620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006622:	2200      	movs	r2, #0
 8006624:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006628:	3334      	adds	r3, #52	; 0x34
 800662a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800662e:	4618      	mov	r0, r3
 8006630:	f7ff fc5a 	bl	8005ee8 <ld_word>
 8006634:	4603      	mov	r3, r0
 8006636:	461a      	mov	r2, r3
 8006638:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800663c:	429a      	cmp	r2, r3
 800663e:	d127      	bne.n	8006690 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8006640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006642:	3334      	adds	r3, #52	; 0x34
 8006644:	4618      	mov	r0, r3
 8006646:	f7ff fc67 	bl	8005f18 <ld_dword>
 800664a:	4603      	mov	r3, r0
 800664c:	4a1b      	ldr	r2, [pc, #108]	; (80066bc <find_volume+0x49c>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d11e      	bne.n	8006690 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8006652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006654:	3334      	adds	r3, #52	; 0x34
 8006656:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800665a:	4618      	mov	r0, r3
 800665c:	f7ff fc5c 	bl	8005f18 <ld_dword>
 8006660:	4603      	mov	r3, r0
 8006662:	4a17      	ldr	r2, [pc, #92]	; (80066c0 <find_volume+0x4a0>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d113      	bne.n	8006690 <find_volume+0x470>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8006668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800666a:	3334      	adds	r3, #52	; 0x34
 800666c:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8006670:	4618      	mov	r0, r3
 8006672:	f7ff fc51 	bl	8005f18 <ld_dword>
 8006676:	4602      	mov	r2, r0
 8006678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800667a:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800667c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800667e:	3334      	adds	r3, #52	; 0x34
 8006680:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8006684:	4618      	mov	r0, r3
 8006686:	f7ff fc47 	bl	8005f18 <ld_dword>
 800668a:	4602      	mov	r2, r0
 800668c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800668e:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8006690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006692:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8006696:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8006698:	4b0a      	ldr	r3, [pc, #40]	; (80066c4 <find_volume+0x4a4>)
 800669a:	881b      	ldrh	r3, [r3, #0]
 800669c:	3301      	adds	r3, #1
 800669e:	b29a      	uxth	r2, r3
 80066a0:	4b08      	ldr	r3, [pc, #32]	; (80066c4 <find_volume+0x4a4>)
 80066a2:	801a      	strh	r2, [r3, #0]
 80066a4:	4b07      	ldr	r3, [pc, #28]	; (80066c4 <find_volume+0x4a4>)
 80066a6:	881a      	ldrh	r2, [r3, #0]
 80066a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066aa:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80066ac:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80066ae:	f7ff fc87 	bl	8005fc0 <clear_lock>
#endif
	return FR_OK;
 80066b2:	2300      	movs	r3, #0
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3758      	adds	r7, #88	; 0x58
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	41615252 	.word	0x41615252
 80066c0:	61417272 	.word	0x61417272
 80066c4:	20000644 	.word	0x20000644

080066c8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b088      	sub	sp, #32
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	4613      	mov	r3, r2
 80066d4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80066da:	f107 0310 	add.w	r3, r7, #16
 80066de:	4618      	mov	r0, r3
 80066e0:	f7ff fd03 	bl	80060ea <get_ldnumber>
 80066e4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	da01      	bge.n	80066f0 <f_mount+0x28>
 80066ec:	230b      	movs	r3, #11
 80066ee:	e048      	b.n	8006782 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80066f0:	4a26      	ldr	r2, [pc, #152]	; (800678c <f_mount+0xc4>)
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066f8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d00f      	beq.n	8006720 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8006700:	69b8      	ldr	r0, [r7, #24]
 8006702:	f7ff fc5d 	bl	8005fc0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8006706:	69bb      	ldr	r3, [r7, #24]
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	4618      	mov	r0, r3
 800670c:	f000 f8b6 	bl	800687c <ff_del_syncobj>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d101      	bne.n	800671a <f_mount+0x52>
 8006716:	2302      	movs	r3, #2
 8006718:	e033      	b.n	8006782 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800671a:	69bb      	ldr	r3, [r7, #24]
 800671c:	2200      	movs	r2, #0
 800671e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d00f      	beq.n	8006746 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2200      	movs	r2, #0
 800672a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800672c:	69fb      	ldr	r3, [r7, #28]
 800672e:	b2da      	uxtb	r2, r3
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	330c      	adds	r3, #12
 8006734:	4619      	mov	r1, r3
 8006736:	4610      	mov	r0, r2
 8006738:	f000 f885 	bl	8006846 <ff_cre_syncobj>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d101      	bne.n	8006746 <f_mount+0x7e>
 8006742:	2302      	movs	r3, #2
 8006744:	e01d      	b.n	8006782 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8006746:	68fa      	ldr	r2, [r7, #12]
 8006748:	4910      	ldr	r1, [pc, #64]	; (800678c <f_mount+0xc4>)
 800674a:	69fb      	ldr	r3, [r7, #28]
 800674c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d002      	beq.n	800675c <f_mount+0x94>
 8006756:	79fb      	ldrb	r3, [r7, #7]
 8006758:	2b01      	cmp	r3, #1
 800675a:	d001      	beq.n	8006760 <f_mount+0x98>
 800675c:	2300      	movs	r3, #0
 800675e:	e010      	b.n	8006782 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8006760:	f107 010c 	add.w	r1, r7, #12
 8006764:	f107 0308 	add.w	r3, r7, #8
 8006768:	2200      	movs	r2, #0
 800676a:	4618      	mov	r0, r3
 800676c:	f7ff fd58 	bl	8006220 <find_volume>
 8006770:	4603      	mov	r3, r0
 8006772:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	7dfa      	ldrb	r2, [r7, #23]
 8006778:	4611      	mov	r1, r2
 800677a:	4618      	mov	r0, r3
 800677c:	f7ff fc05 	bl	8005f8a <unlock_fs>
 8006780:	7dfb      	ldrb	r3, [r7, #23]
}
 8006782:	4618      	mov	r0, r3
 8006784:	3720      	adds	r7, #32
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	20000640 	.word	0x20000640

08006790 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006790:	b480      	push	{r7}
 8006792:	b087      	sub	sp, #28
 8006794:	af00      	add	r7, sp, #0
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	60b9      	str	r1, [r7, #8]
 800679a:	4613      	mov	r3, r2
 800679c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800679e:	2301      	movs	r3, #1
 80067a0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80067a2:	2300      	movs	r3, #0
 80067a4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80067a6:	4b1f      	ldr	r3, [pc, #124]	; (8006824 <FATFS_LinkDriverEx+0x94>)
 80067a8:	7a5b      	ldrb	r3, [r3, #9]
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d131      	bne.n	8006814 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80067b0:	4b1c      	ldr	r3, [pc, #112]	; (8006824 <FATFS_LinkDriverEx+0x94>)
 80067b2:	7a5b      	ldrb	r3, [r3, #9]
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	461a      	mov	r2, r3
 80067b8:	4b1a      	ldr	r3, [pc, #104]	; (8006824 <FATFS_LinkDriverEx+0x94>)
 80067ba:	2100      	movs	r1, #0
 80067bc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80067be:	4b19      	ldr	r3, [pc, #100]	; (8006824 <FATFS_LinkDriverEx+0x94>)
 80067c0:	7a5b      	ldrb	r3, [r3, #9]
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	4a17      	ldr	r2, [pc, #92]	; (8006824 <FATFS_LinkDriverEx+0x94>)
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	4413      	add	r3, r2
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80067ce:	4b15      	ldr	r3, [pc, #84]	; (8006824 <FATFS_LinkDriverEx+0x94>)
 80067d0:	7a5b      	ldrb	r3, [r3, #9]
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	461a      	mov	r2, r3
 80067d6:	4b13      	ldr	r3, [pc, #76]	; (8006824 <FATFS_LinkDriverEx+0x94>)
 80067d8:	4413      	add	r3, r2
 80067da:	79fa      	ldrb	r2, [r7, #7]
 80067dc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80067de:	4b11      	ldr	r3, [pc, #68]	; (8006824 <FATFS_LinkDriverEx+0x94>)
 80067e0:	7a5b      	ldrb	r3, [r3, #9]
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	1c5a      	adds	r2, r3, #1
 80067e6:	b2d1      	uxtb	r1, r2
 80067e8:	4a0e      	ldr	r2, [pc, #56]	; (8006824 <FATFS_LinkDriverEx+0x94>)
 80067ea:	7251      	strb	r1, [r2, #9]
 80067ec:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80067ee:	7dbb      	ldrb	r3, [r7, #22]
 80067f0:	3330      	adds	r3, #48	; 0x30
 80067f2:	b2da      	uxtb	r2, r3
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	3301      	adds	r3, #1
 80067fc:	223a      	movs	r2, #58	; 0x3a
 80067fe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	3302      	adds	r3, #2
 8006804:	222f      	movs	r2, #47	; 0x2f
 8006806:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	3303      	adds	r3, #3
 800680c:	2200      	movs	r2, #0
 800680e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8006810:	2300      	movs	r3, #0
 8006812:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8006814:	7dfb      	ldrb	r3, [r7, #23]
}
 8006816:	4618      	mov	r0, r3
 8006818:	371c      	adds	r7, #28
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	20000668 	.word	0x20000668

08006828 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b082      	sub	sp, #8
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8006832:	2200      	movs	r2, #0
 8006834:	6839      	ldr	r1, [r7, #0]
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f7ff ffaa 	bl	8006790 <FATFS_LinkDriverEx>
 800683c:	4603      	mov	r3, r0
}
 800683e:	4618      	mov	r0, r3
 8006840:	3708      	adds	r7, #8
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}

08006846 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8006846:	b580      	push	{r7, lr}
 8006848:	b084      	sub	sp, #16
 800684a:	af00      	add	r7, sp, #0
 800684c:	4603      	mov	r3, r0
 800684e:	6039      	str	r1, [r7, #0]
 8006850:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 8006852:	2200      	movs	r2, #0
 8006854:	2101      	movs	r1, #1
 8006856:	2001      	movs	r0, #1
 8006858:	f000 f977 	bl	8006b4a <osSemaphoreNew>
 800685c:	4602      	mov	r2, r0
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2b00      	cmp	r3, #0
 8006868:	bf14      	ite	ne
 800686a:	2301      	movne	r3, #1
 800686c:	2300      	moveq	r3, #0
 800686e:	b2db      	uxtb	r3, r3
 8006870:	60fb      	str	r3, [r7, #12]

    return ret;
 8006872:	68fb      	ldr	r3, [r7, #12]
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b082      	sub	sp, #8
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8006884:	6878      	ldr	r0, [r7, #4]
 8006886:	f000 fa7f 	bl	8006d88 <osSemaphoreDelete>
#endif
    return 1;
 800688a:	2301      	movs	r3, #1
}
 800688c:	4618      	mov	r0, r3
 800688e:	3708      	adds	r7, #8
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}

08006894 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800689c:	2300      	movs	r3, #0
 800689e:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 80068a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f000 f9d9 	bl	8006c5c <osSemaphoreAcquire>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d101      	bne.n	80068b4 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 80068b0:	2301      	movs	r3, #1
 80068b2:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80068b4:	68fb      	ldr	r3, [r7, #12]
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3710      	adds	r7, #16
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}

080068be <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 80068be:	b580      	push	{r7, lr}
 80068c0:	b082      	sub	sp, #8
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 fa1a 	bl	8006d00 <osSemaphoreRelease>
#endif
}
 80068cc:	bf00      	nop
 80068ce:	3708      	adds	r7, #8
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}

080068d4 <__NVIC_SetPriority>:
{
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	4603      	mov	r3, r0
 80068dc:	6039      	str	r1, [r7, #0]
 80068de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80068e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	db0a      	blt.n	80068fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	b2da      	uxtb	r2, r3
 80068ec:	490c      	ldr	r1, [pc, #48]	; (8006920 <__NVIC_SetPriority+0x4c>)
 80068ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068f2:	0112      	lsls	r2, r2, #4
 80068f4:	b2d2      	uxtb	r2, r2
 80068f6:	440b      	add	r3, r1
 80068f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80068fc:	e00a      	b.n	8006914 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	b2da      	uxtb	r2, r3
 8006902:	4908      	ldr	r1, [pc, #32]	; (8006924 <__NVIC_SetPriority+0x50>)
 8006904:	79fb      	ldrb	r3, [r7, #7]
 8006906:	f003 030f 	and.w	r3, r3, #15
 800690a:	3b04      	subs	r3, #4
 800690c:	0112      	lsls	r2, r2, #4
 800690e:	b2d2      	uxtb	r2, r2
 8006910:	440b      	add	r3, r1
 8006912:	761a      	strb	r2, [r3, #24]
}
 8006914:	bf00      	nop
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr
 8006920:	e000e100 	.word	0xe000e100
 8006924:	e000ed00 	.word	0xe000ed00

08006928 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006928:	b580      	push	{r7, lr}
 800692a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800692c:	4b05      	ldr	r3, [pc, #20]	; (8006944 <SysTick_Handler+0x1c>)
 800692e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006930:	f002 f962 	bl	8008bf8 <xTaskGetSchedulerState>
 8006934:	4603      	mov	r3, r0
 8006936:	2b01      	cmp	r3, #1
 8006938:	d001      	beq.n	800693e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800693a:	f003 f845 	bl	80099c8 <xPortSysTickHandler>
  }
}
 800693e:	bf00      	nop
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop
 8006944:	e000e010 	.word	0xe000e010

08006948 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006948:	b580      	push	{r7, lr}
 800694a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800694c:	2100      	movs	r1, #0
 800694e:	f06f 0004 	mvn.w	r0, #4
 8006952:	f7ff ffbf 	bl	80068d4 <__NVIC_SetPriority>
#endif
}
 8006956:	bf00      	nop
 8006958:	bd80      	pop	{r7, pc}
	...

0800695c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006962:	f3ef 8305 	mrs	r3, IPSR
 8006966:	603b      	str	r3, [r7, #0]
  return(result);
 8006968:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800696a:	2b00      	cmp	r3, #0
 800696c:	d003      	beq.n	8006976 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800696e:	f06f 0305 	mvn.w	r3, #5
 8006972:	607b      	str	r3, [r7, #4]
 8006974:	e00c      	b.n	8006990 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006976:	4b0a      	ldr	r3, [pc, #40]	; (80069a0 <osKernelInitialize+0x44>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d105      	bne.n	800698a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800697e:	4b08      	ldr	r3, [pc, #32]	; (80069a0 <osKernelInitialize+0x44>)
 8006980:	2201      	movs	r2, #1
 8006982:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006984:	2300      	movs	r3, #0
 8006986:	607b      	str	r3, [r7, #4]
 8006988:	e002      	b.n	8006990 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800698a:	f04f 33ff 	mov.w	r3, #4294967295
 800698e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006990:	687b      	ldr	r3, [r7, #4]
}
 8006992:	4618      	mov	r0, r3
 8006994:	370c      	adds	r7, #12
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr
 800699e:	bf00      	nop
 80069a0:	20000674 	.word	0x20000674

080069a4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b082      	sub	sp, #8
 80069a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069aa:	f3ef 8305 	mrs	r3, IPSR
 80069ae:	603b      	str	r3, [r7, #0]
  return(result);
 80069b0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d003      	beq.n	80069be <osKernelStart+0x1a>
    stat = osErrorISR;
 80069b6:	f06f 0305 	mvn.w	r3, #5
 80069ba:	607b      	str	r3, [r7, #4]
 80069bc:	e010      	b.n	80069e0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80069be:	4b0b      	ldr	r3, [pc, #44]	; (80069ec <osKernelStart+0x48>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2b01      	cmp	r3, #1
 80069c4:	d109      	bne.n	80069da <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80069c6:	f7ff ffbf 	bl	8006948 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80069ca:	4b08      	ldr	r3, [pc, #32]	; (80069ec <osKernelStart+0x48>)
 80069cc:	2202      	movs	r2, #2
 80069ce:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80069d0:	f001 fcca 	bl	8008368 <vTaskStartScheduler>
      stat = osOK;
 80069d4:	2300      	movs	r3, #0
 80069d6:	607b      	str	r3, [r7, #4]
 80069d8:	e002      	b.n	80069e0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80069da:	f04f 33ff 	mov.w	r3, #4294967295
 80069de:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80069e0:	687b      	ldr	r3, [r7, #4]
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3708      	adds	r7, #8
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	20000674 	.word	0x20000674

080069f0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b08e      	sub	sp, #56	; 0x38
 80069f4:	af04      	add	r7, sp, #16
 80069f6:	60f8      	str	r0, [r7, #12]
 80069f8:	60b9      	str	r1, [r7, #8]
 80069fa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80069fc:	2300      	movs	r3, #0
 80069fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a00:	f3ef 8305 	mrs	r3, IPSR
 8006a04:	617b      	str	r3, [r7, #20]
  return(result);
 8006a06:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d17e      	bne.n	8006b0a <osThreadNew+0x11a>
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d07b      	beq.n	8006b0a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006a12:	2340      	movs	r3, #64	; 0x40
 8006a14:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006a16:	2318      	movs	r3, #24
 8006a18:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8006a22:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d045      	beq.n	8006ab6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d002      	beq.n	8006a38 <osThreadNew+0x48>
        name = attr->name;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	699b      	ldr	r3, [r3, #24]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d002      	beq.n	8006a46 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	699b      	ldr	r3, [r3, #24]
 8006a44:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006a46:	69fb      	ldr	r3, [r7, #28]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d008      	beq.n	8006a5e <osThreadNew+0x6e>
 8006a4c:	69fb      	ldr	r3, [r7, #28]
 8006a4e:	2b38      	cmp	r3, #56	; 0x38
 8006a50:	d805      	bhi.n	8006a5e <osThreadNew+0x6e>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	f003 0301 	and.w	r3, r3, #1
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d001      	beq.n	8006a62 <osThreadNew+0x72>
        return (NULL);
 8006a5e:	2300      	movs	r3, #0
 8006a60:	e054      	b.n	8006b0c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	695b      	ldr	r3, [r3, #20]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d003      	beq.n	8006a72 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	695b      	ldr	r3, [r3, #20]
 8006a6e:	089b      	lsrs	r3, r3, #2
 8006a70:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00e      	beq.n	8006a98 <osThreadNew+0xa8>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	2b5b      	cmp	r3, #91	; 0x5b
 8006a80:	d90a      	bls.n	8006a98 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d006      	beq.n	8006a98 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	695b      	ldr	r3, [r3, #20]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d002      	beq.n	8006a98 <osThreadNew+0xa8>
        mem = 1;
 8006a92:	2301      	movs	r3, #1
 8006a94:	61bb      	str	r3, [r7, #24]
 8006a96:	e010      	b.n	8006aba <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d10c      	bne.n	8006aba <osThreadNew+0xca>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	68db      	ldr	r3, [r3, #12]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d108      	bne.n	8006aba <osThreadNew+0xca>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	691b      	ldr	r3, [r3, #16]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d104      	bne.n	8006aba <osThreadNew+0xca>
          mem = 0;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	61bb      	str	r3, [r7, #24]
 8006ab4:	e001      	b.n	8006aba <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d110      	bne.n	8006ae2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ac8:	9202      	str	r2, [sp, #8]
 8006aca:	9301      	str	r3, [sp, #4]
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	9300      	str	r3, [sp, #0]
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	6a3a      	ldr	r2, [r7, #32]
 8006ad4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006ad6:	68f8      	ldr	r0, [r7, #12]
 8006ad8:	f001 fa70 	bl	8007fbc <xTaskCreateStatic>
 8006adc:	4603      	mov	r3, r0
 8006ade:	613b      	str	r3, [r7, #16]
 8006ae0:	e013      	b.n	8006b0a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d110      	bne.n	8006b0a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006ae8:	6a3b      	ldr	r3, [r7, #32]
 8006aea:	b29a      	uxth	r2, r3
 8006aec:	f107 0310 	add.w	r3, r7, #16
 8006af0:	9301      	str	r3, [sp, #4]
 8006af2:	69fb      	ldr	r3, [r7, #28]
 8006af4:	9300      	str	r3, [sp, #0]
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006afa:	68f8      	ldr	r0, [r7, #12]
 8006afc:	f001 fabb 	bl	8008076 <xTaskCreate>
 8006b00:	4603      	mov	r3, r0
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d001      	beq.n	8006b0a <osThreadNew+0x11a>
            hTask = NULL;
 8006b06:	2300      	movs	r3, #0
 8006b08:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006b0a:	693b      	ldr	r3, [r7, #16]
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3728      	adds	r7, #40	; 0x28
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}

08006b14 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b1c:	f3ef 8305 	mrs	r3, IPSR
 8006b20:	60bb      	str	r3, [r7, #8]
  return(result);
 8006b22:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d003      	beq.n	8006b30 <osDelay+0x1c>
    stat = osErrorISR;
 8006b28:	f06f 0305 	mvn.w	r3, #5
 8006b2c:	60fb      	str	r3, [r7, #12]
 8006b2e:	e007      	b.n	8006b40 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006b30:	2300      	movs	r3, #0
 8006b32:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d002      	beq.n	8006b40 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f001 fbe0 	bl	8008300 <vTaskDelay>
    }
  }

  return (stat);
 8006b40:	68fb      	ldr	r3, [r7, #12]
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3710      	adds	r7, #16
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}

08006b4a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8006b4a:	b580      	push	{r7, lr}
 8006b4c:	b08a      	sub	sp, #40	; 0x28
 8006b4e:	af02      	add	r7, sp, #8
 8006b50:	60f8      	str	r0, [r7, #12]
 8006b52:	60b9      	str	r1, [r7, #8]
 8006b54:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006b56:	2300      	movs	r3, #0
 8006b58:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b5a:	f3ef 8305 	mrs	r3, IPSR
 8006b5e:	613b      	str	r3, [r7, #16]
  return(result);
 8006b60:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d175      	bne.n	8006c52 <osSemaphoreNew+0x108>
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d072      	beq.n	8006c52 <osSemaphoreNew+0x108>
 8006b6c:	68ba      	ldr	r2, [r7, #8]
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d86e      	bhi.n	8006c52 <osSemaphoreNew+0x108>
    mem = -1;
 8006b74:	f04f 33ff 	mov.w	r3, #4294967295
 8006b78:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d015      	beq.n	8006bac <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d006      	beq.n	8006b96 <osSemaphoreNew+0x4c>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	2b4f      	cmp	r3, #79	; 0x4f
 8006b8e:	d902      	bls.n	8006b96 <osSemaphoreNew+0x4c>
        mem = 1;
 8006b90:	2301      	movs	r3, #1
 8006b92:	61bb      	str	r3, [r7, #24]
 8006b94:	e00c      	b.n	8006bb0 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d108      	bne.n	8006bb0 <osSemaphoreNew+0x66>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d104      	bne.n	8006bb0 <osSemaphoreNew+0x66>
          mem = 0;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	61bb      	str	r3, [r7, #24]
 8006baa:	e001      	b.n	8006bb0 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8006bac:	2300      	movs	r3, #0
 8006bae:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8006bb0:	69bb      	ldr	r3, [r7, #24]
 8006bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bb6:	d04c      	beq.n	8006c52 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	d128      	bne.n	8006c10 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8006bbe:	69bb      	ldr	r3, [r7, #24]
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d10a      	bne.n	8006bda <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	2203      	movs	r2, #3
 8006bca:	9200      	str	r2, [sp, #0]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	2100      	movs	r1, #0
 8006bd0:	2001      	movs	r0, #1
 8006bd2:	f000 fa4d 	bl	8007070 <xQueueGenericCreateStatic>
 8006bd6:	61f8      	str	r0, [r7, #28]
 8006bd8:	e005      	b.n	8006be6 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8006bda:	2203      	movs	r2, #3
 8006bdc:	2100      	movs	r1, #0
 8006bde:	2001      	movs	r0, #1
 8006be0:	f000 fabe 	bl	8007160 <xQueueGenericCreate>
 8006be4:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d022      	beq.n	8006c32 <osSemaphoreNew+0xe8>
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d01f      	beq.n	8006c32 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	2100      	movs	r1, #0
 8006bf8:	69f8      	ldr	r0, [r7, #28]
 8006bfa:	f000 fb79 	bl	80072f0 <xQueueGenericSend>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d016      	beq.n	8006c32 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8006c04:	69f8      	ldr	r0, [r7, #28]
 8006c06:	f001 f805 	bl	8007c14 <vQueueDelete>
            hSemaphore = NULL;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	61fb      	str	r3, [r7, #28]
 8006c0e:	e010      	b.n	8006c32 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d108      	bne.n	8006c28 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	68b9      	ldr	r1, [r7, #8]
 8006c1e:	68f8      	ldr	r0, [r7, #12]
 8006c20:	f000 fafb 	bl	800721a <xQueueCreateCountingSemaphoreStatic>
 8006c24:	61f8      	str	r0, [r7, #28]
 8006c26:	e004      	b.n	8006c32 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006c28:	68b9      	ldr	r1, [r7, #8]
 8006c2a:	68f8      	ldr	r0, [r7, #12]
 8006c2c:	f000 fb2c 	bl	8007288 <xQueueCreateCountingSemaphore>
 8006c30:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d00c      	beq.n	8006c52 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d003      	beq.n	8006c46 <osSemaphoreNew+0xfc>
          name = attr->name;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	617b      	str	r3, [r7, #20]
 8006c44:	e001      	b.n	8006c4a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8006c46:	2300      	movs	r3, #0
 8006c48:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006c4a:	6979      	ldr	r1, [r7, #20]
 8006c4c:	69f8      	ldr	r0, [r7, #28]
 8006c4e:	f001 f92d 	bl	8007eac <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8006c52:	69fb      	ldr	r3, [r7, #28]
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3720      	adds	r7, #32
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}

08006c5c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b086      	sub	sp, #24
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d103      	bne.n	8006c7c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8006c74:	f06f 0303 	mvn.w	r3, #3
 8006c78:	617b      	str	r3, [r7, #20]
 8006c7a:	e039      	b.n	8006cf0 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c7c:	f3ef 8305 	mrs	r3, IPSR
 8006c80:	60fb      	str	r3, [r7, #12]
  return(result);
 8006c82:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d022      	beq.n	8006cce <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d003      	beq.n	8006c96 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8006c8e:	f06f 0303 	mvn.w	r3, #3
 8006c92:	617b      	str	r3, [r7, #20]
 8006c94:	e02c      	b.n	8006cf0 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8006c96:	2300      	movs	r3, #0
 8006c98:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8006c9a:	f107 0308 	add.w	r3, r7, #8
 8006c9e:	461a      	mov	r2, r3
 8006ca0:	2100      	movs	r1, #0
 8006ca2:	6938      	ldr	r0, [r7, #16]
 8006ca4:	f000 ff36 	bl	8007b14 <xQueueReceiveFromISR>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b01      	cmp	r3, #1
 8006cac:	d003      	beq.n	8006cb6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8006cae:	f06f 0302 	mvn.w	r3, #2
 8006cb2:	617b      	str	r3, [r7, #20]
 8006cb4:	e01c      	b.n	8006cf0 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d019      	beq.n	8006cf0 <osSemaphoreAcquire+0x94>
 8006cbc:	4b0f      	ldr	r3, [pc, #60]	; (8006cfc <osSemaphoreAcquire+0xa0>)
 8006cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cc2:	601a      	str	r2, [r3, #0]
 8006cc4:	f3bf 8f4f 	dsb	sy
 8006cc8:	f3bf 8f6f 	isb	sy
 8006ccc:	e010      	b.n	8006cf0 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8006cce:	6839      	ldr	r1, [r7, #0]
 8006cd0:	6938      	ldr	r0, [r7, #16]
 8006cd2:	f000 fe13 	bl	80078fc <xQueueSemaphoreTake>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d009      	beq.n	8006cf0 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d003      	beq.n	8006cea <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8006ce2:	f06f 0301 	mvn.w	r3, #1
 8006ce6:	617b      	str	r3, [r7, #20]
 8006ce8:	e002      	b.n	8006cf0 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8006cea:	f06f 0302 	mvn.w	r3, #2
 8006cee:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006cf0:	697b      	ldr	r3, [r7, #20]
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3718      	adds	r7, #24
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}
 8006cfa:	bf00      	nop
 8006cfc:	e000ed04 	.word	0xe000ed04

08006d00 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b086      	sub	sp, #24
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d103      	bne.n	8006d1e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8006d16:	f06f 0303 	mvn.w	r3, #3
 8006d1a:	617b      	str	r3, [r7, #20]
 8006d1c:	e02c      	b.n	8006d78 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d1e:	f3ef 8305 	mrs	r3, IPSR
 8006d22:	60fb      	str	r3, [r7, #12]
  return(result);
 8006d24:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d01a      	beq.n	8006d60 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006d2e:	f107 0308 	add.w	r3, r7, #8
 8006d32:	4619      	mov	r1, r3
 8006d34:	6938      	ldr	r0, [r7, #16]
 8006d36:	f000 fc74 	bl	8007622 <xQueueGiveFromISR>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	d003      	beq.n	8006d48 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8006d40:	f06f 0302 	mvn.w	r3, #2
 8006d44:	617b      	str	r3, [r7, #20]
 8006d46:	e017      	b.n	8006d78 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d014      	beq.n	8006d78 <osSemaphoreRelease+0x78>
 8006d4e:	4b0d      	ldr	r3, [pc, #52]	; (8006d84 <osSemaphoreRelease+0x84>)
 8006d50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d54:	601a      	str	r2, [r3, #0]
 8006d56:	f3bf 8f4f 	dsb	sy
 8006d5a:	f3bf 8f6f 	isb	sy
 8006d5e:	e00b      	b.n	8006d78 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006d60:	2300      	movs	r3, #0
 8006d62:	2200      	movs	r2, #0
 8006d64:	2100      	movs	r1, #0
 8006d66:	6938      	ldr	r0, [r7, #16]
 8006d68:	f000 fac2 	bl	80072f0 <xQueueGenericSend>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d002      	beq.n	8006d78 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8006d72:	f06f 0302 	mvn.w	r3, #2
 8006d76:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006d78:	697b      	ldr	r3, [r7, #20]
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	3718      	adds	r7, #24
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}
 8006d82:	bf00      	nop
 8006d84:	e000ed04 	.word	0xe000ed04

08006d88 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b086      	sub	sp, #24
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d94:	f3ef 8305 	mrs	r3, IPSR
 8006d98:	60fb      	str	r3, [r7, #12]
  return(result);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d003      	beq.n	8006da8 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8006da0:	f06f 0305 	mvn.w	r3, #5
 8006da4:	617b      	str	r3, [r7, #20]
 8006da6:	e00e      	b.n	8006dc6 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d103      	bne.n	8006db6 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8006dae:	f06f 0303 	mvn.w	r3, #3
 8006db2:	617b      	str	r3, [r7, #20]
 8006db4:	e007      	b.n	8006dc6 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8006db6:	6938      	ldr	r0, [r7, #16]
 8006db8:	f001 f8a2 	bl	8007f00 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8006dc0:	6938      	ldr	r0, [r7, #16]
 8006dc2:	f000 ff27 	bl	8007c14 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8006dc6:	697b      	ldr	r3, [r7, #20]
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3718      	adds	r7, #24
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}

08006dd0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006dd0:	b480      	push	{r7}
 8006dd2:	b085      	sub	sp, #20
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	4a07      	ldr	r2, [pc, #28]	; (8006dfc <vApplicationGetIdleTaskMemory+0x2c>)
 8006de0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	4a06      	ldr	r2, [pc, #24]	; (8006e00 <vApplicationGetIdleTaskMemory+0x30>)
 8006de6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2240      	movs	r2, #64	; 0x40
 8006dec:	601a      	str	r2, [r3, #0]
}
 8006dee:	bf00      	nop
 8006df0:	3714      	adds	r7, #20
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr
 8006dfa:	bf00      	nop
 8006dfc:	20000678 	.word	0x20000678
 8006e00:	200006d4 	.word	0x200006d4

08006e04 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006e04:	b480      	push	{r7}
 8006e06:	b085      	sub	sp, #20
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	60b9      	str	r1, [r7, #8]
 8006e0e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	4a07      	ldr	r2, [pc, #28]	; (8006e30 <vApplicationGetTimerTaskMemory+0x2c>)
 8006e14:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	4a06      	ldr	r2, [pc, #24]	; (8006e34 <vApplicationGetTimerTaskMemory+0x30>)
 8006e1a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2280      	movs	r2, #128	; 0x80
 8006e20:	601a      	str	r2, [r3, #0]
}
 8006e22:	bf00      	nop
 8006e24:	3714      	adds	r7, #20
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	200007d4 	.word	0x200007d4
 8006e34:	20000830 	.word	0x20000830

08006e38 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f103 0208 	add.w	r2, r3, #8
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8006e50:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f103 0208 	add.w	r2, r3, #8
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f103 0208 	add.w	r2, r3, #8
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006e6c:	bf00      	nop
 8006e6e:	370c      	adds	r7, #12
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2200      	movs	r2, #0
 8006e84:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006e86:	bf00      	nop
 8006e88:	370c      	adds	r7, #12
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr

08006e92 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e92:	b480      	push	{r7}
 8006e94:	b085      	sub	sp, #20
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
 8006e9a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	68fa      	ldr	r2, [r7, #12]
 8006ea6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	689a      	ldr	r2, [r3, #8]
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	683a      	ldr	r2, [r7, #0]
 8006eb6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	683a      	ldr	r2, [r7, #0]
 8006ebc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	1c5a      	adds	r2, r3, #1
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	601a      	str	r2, [r3, #0]
}
 8006ece:	bf00      	nop
 8006ed0:	3714      	adds	r7, #20
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr

08006eda <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006eda:	b480      	push	{r7}
 8006edc:	b085      	sub	sp, #20
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	6078      	str	r0, [r7, #4]
 8006ee2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ef0:	d103      	bne.n	8006efa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	691b      	ldr	r3, [r3, #16]
 8006ef6:	60fb      	str	r3, [r7, #12]
 8006ef8:	e00c      	b.n	8006f14 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	3308      	adds	r3, #8
 8006efe:	60fb      	str	r3, [r7, #12]
 8006f00:	e002      	b.n	8006f08 <vListInsert+0x2e>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	60fb      	str	r3, [r7, #12]
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68ba      	ldr	r2, [r7, #8]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d2f6      	bcs.n	8006f02 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	685a      	ldr	r2, [r3, #4]
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	683a      	ldr	r2, [r7, #0]
 8006f22:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	68fa      	ldr	r2, [r7, #12]
 8006f28:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	683a      	ldr	r2, [r7, #0]
 8006f2e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	687a      	ldr	r2, [r7, #4]
 8006f34:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	1c5a      	adds	r2, r3, #1
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	601a      	str	r2, [r3, #0]
}
 8006f40:	bf00      	nop
 8006f42:	3714      	adds	r7, #20
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr

08006f4c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b085      	sub	sp, #20
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	691b      	ldr	r3, [r3, #16]
 8006f58:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	687a      	ldr	r2, [r7, #4]
 8006f60:	6892      	ldr	r2, [r2, #8]
 8006f62:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	687a      	ldr	r2, [r7, #4]
 8006f6a:	6852      	ldr	r2, [r2, #4]
 8006f6c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	687a      	ldr	r2, [r7, #4]
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d103      	bne.n	8006f80 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	689a      	ldr	r2, [r3, #8]
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2200      	movs	r2, #0
 8006f84:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	1e5a      	subs	r2, r3, #1
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	3714      	adds	r7, #20
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr

08006fa0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b084      	sub	sp, #16
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
 8006fa8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d10a      	bne.n	8006fca <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fb8:	f383 8811 	msr	BASEPRI, r3
 8006fbc:	f3bf 8f6f 	isb	sy
 8006fc0:	f3bf 8f4f 	dsb	sy
 8006fc4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006fc6:	bf00      	nop
 8006fc8:	e7fe      	b.n	8006fc8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006fca:	f002 fc6b 	bl	80098a4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fd6:	68f9      	ldr	r1, [r7, #12]
 8006fd8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006fda:	fb01 f303 	mul.w	r3, r1, r3
 8006fde:	441a      	add	r2, r3
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	68f9      	ldr	r1, [r7, #12]
 8006ffe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007000:	fb01 f303 	mul.w	r3, r1, r3
 8007004:	441a      	add	r2, r3
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	22ff      	movs	r2, #255	; 0xff
 800700e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	22ff      	movs	r2, #255	; 0xff
 8007016:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d114      	bne.n	800704a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	691b      	ldr	r3, [r3, #16]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d01a      	beq.n	800705e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	3310      	adds	r3, #16
 800702c:	4618      	mov	r0, r3
 800702e:	f001 fc25 	bl	800887c <xTaskRemoveFromEventList>
 8007032:	4603      	mov	r3, r0
 8007034:	2b00      	cmp	r3, #0
 8007036:	d012      	beq.n	800705e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007038:	4b0c      	ldr	r3, [pc, #48]	; (800706c <xQueueGenericReset+0xcc>)
 800703a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800703e:	601a      	str	r2, [r3, #0]
 8007040:	f3bf 8f4f 	dsb	sy
 8007044:	f3bf 8f6f 	isb	sy
 8007048:	e009      	b.n	800705e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	3310      	adds	r3, #16
 800704e:	4618      	mov	r0, r3
 8007050:	f7ff fef2 	bl	8006e38 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	3324      	adds	r3, #36	; 0x24
 8007058:	4618      	mov	r0, r3
 800705a:	f7ff feed 	bl	8006e38 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800705e:	f002 fc51 	bl	8009904 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007062:	2301      	movs	r3, #1
}
 8007064:	4618      	mov	r0, r3
 8007066:	3710      	adds	r7, #16
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}
 800706c:	e000ed04 	.word	0xe000ed04

08007070 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007070:	b580      	push	{r7, lr}
 8007072:	b08e      	sub	sp, #56	; 0x38
 8007074:	af02      	add	r7, sp, #8
 8007076:	60f8      	str	r0, [r7, #12]
 8007078:	60b9      	str	r1, [r7, #8]
 800707a:	607a      	str	r2, [r7, #4]
 800707c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d10a      	bne.n	800709a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007088:	f383 8811 	msr	BASEPRI, r3
 800708c:	f3bf 8f6f 	isb	sy
 8007090:	f3bf 8f4f 	dsb	sy
 8007094:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007096:	bf00      	nop
 8007098:	e7fe      	b.n	8007098 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d10a      	bne.n	80070b6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80070a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070a4:	f383 8811 	msr	BASEPRI, r3
 80070a8:	f3bf 8f6f 	isb	sy
 80070ac:	f3bf 8f4f 	dsb	sy
 80070b0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80070b2:	bf00      	nop
 80070b4:	e7fe      	b.n	80070b4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d002      	beq.n	80070c2 <xQueueGenericCreateStatic+0x52>
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d001      	beq.n	80070c6 <xQueueGenericCreateStatic+0x56>
 80070c2:	2301      	movs	r3, #1
 80070c4:	e000      	b.n	80070c8 <xQueueGenericCreateStatic+0x58>
 80070c6:	2300      	movs	r3, #0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d10a      	bne.n	80070e2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80070cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d0:	f383 8811 	msr	BASEPRI, r3
 80070d4:	f3bf 8f6f 	isb	sy
 80070d8:	f3bf 8f4f 	dsb	sy
 80070dc:	623b      	str	r3, [r7, #32]
}
 80070de:	bf00      	nop
 80070e0:	e7fe      	b.n	80070e0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d102      	bne.n	80070ee <xQueueGenericCreateStatic+0x7e>
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d101      	bne.n	80070f2 <xQueueGenericCreateStatic+0x82>
 80070ee:	2301      	movs	r3, #1
 80070f0:	e000      	b.n	80070f4 <xQueueGenericCreateStatic+0x84>
 80070f2:	2300      	movs	r3, #0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d10a      	bne.n	800710e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80070f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070fc:	f383 8811 	msr	BASEPRI, r3
 8007100:	f3bf 8f6f 	isb	sy
 8007104:	f3bf 8f4f 	dsb	sy
 8007108:	61fb      	str	r3, [r7, #28]
}
 800710a:	bf00      	nop
 800710c:	e7fe      	b.n	800710c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800710e:	2350      	movs	r3, #80	; 0x50
 8007110:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	2b50      	cmp	r3, #80	; 0x50
 8007116:	d00a      	beq.n	800712e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800711c:	f383 8811 	msr	BASEPRI, r3
 8007120:	f3bf 8f6f 	isb	sy
 8007124:	f3bf 8f4f 	dsb	sy
 8007128:	61bb      	str	r3, [r7, #24]
}
 800712a:	bf00      	nop
 800712c:	e7fe      	b.n	800712c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800712e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007136:	2b00      	cmp	r3, #0
 8007138:	d00d      	beq.n	8007156 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800713a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800713c:	2201      	movs	r2, #1
 800713e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007142:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007148:	9300      	str	r3, [sp, #0]
 800714a:	4613      	mov	r3, r2
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	68b9      	ldr	r1, [r7, #8]
 8007150:	68f8      	ldr	r0, [r7, #12]
 8007152:	f000 f83f 	bl	80071d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007158:	4618      	mov	r0, r3
 800715a:	3730      	adds	r7, #48	; 0x30
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}

08007160 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007160:	b580      	push	{r7, lr}
 8007162:	b08a      	sub	sp, #40	; 0x28
 8007164:	af02      	add	r7, sp, #8
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	60b9      	str	r1, [r7, #8]
 800716a:	4613      	mov	r3, r2
 800716c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d10a      	bne.n	800718a <xQueueGenericCreate+0x2a>
	__asm volatile
 8007174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007178:	f383 8811 	msr	BASEPRI, r3
 800717c:	f3bf 8f6f 	isb	sy
 8007180:	f3bf 8f4f 	dsb	sy
 8007184:	613b      	str	r3, [r7, #16]
}
 8007186:	bf00      	nop
 8007188:	e7fe      	b.n	8007188 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	68ba      	ldr	r2, [r7, #8]
 800718e:	fb02 f303 	mul.w	r3, r2, r3
 8007192:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007194:	69fb      	ldr	r3, [r7, #28]
 8007196:	3350      	adds	r3, #80	; 0x50
 8007198:	4618      	mov	r0, r3
 800719a:	f002 fca5 	bl	8009ae8 <pvPortMalloc>
 800719e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80071a0:	69bb      	ldr	r3, [r7, #24]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d011      	beq.n	80071ca <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80071a6:	69bb      	ldr	r3, [r7, #24]
 80071a8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	3350      	adds	r3, #80	; 0x50
 80071ae:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	2200      	movs	r2, #0
 80071b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80071b8:	79fa      	ldrb	r2, [r7, #7]
 80071ba:	69bb      	ldr	r3, [r7, #24]
 80071bc:	9300      	str	r3, [sp, #0]
 80071be:	4613      	mov	r3, r2
 80071c0:	697a      	ldr	r2, [r7, #20]
 80071c2:	68b9      	ldr	r1, [r7, #8]
 80071c4:	68f8      	ldr	r0, [r7, #12]
 80071c6:	f000 f805 	bl	80071d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80071ca:	69bb      	ldr	r3, [r7, #24]
	}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3720      	adds	r7, #32
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}

080071d4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b084      	sub	sp, #16
 80071d8:	af00      	add	r7, sp, #0
 80071da:	60f8      	str	r0, [r7, #12]
 80071dc:	60b9      	str	r1, [r7, #8]
 80071de:	607a      	str	r2, [r7, #4]
 80071e0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d103      	bne.n	80071f0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80071e8:	69bb      	ldr	r3, [r7, #24]
 80071ea:	69ba      	ldr	r2, [r7, #24]
 80071ec:	601a      	str	r2, [r3, #0]
 80071ee:	e002      	b.n	80071f6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80071f0:	69bb      	ldr	r3, [r7, #24]
 80071f2:	687a      	ldr	r2, [r7, #4]
 80071f4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80071f6:	69bb      	ldr	r3, [r7, #24]
 80071f8:	68fa      	ldr	r2, [r7, #12]
 80071fa:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80071fc:	69bb      	ldr	r3, [r7, #24]
 80071fe:	68ba      	ldr	r2, [r7, #8]
 8007200:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007202:	2101      	movs	r1, #1
 8007204:	69b8      	ldr	r0, [r7, #24]
 8007206:	f7ff fecb 	bl	8006fa0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800720a:	69bb      	ldr	r3, [r7, #24]
 800720c:	78fa      	ldrb	r2, [r7, #3]
 800720e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007212:	bf00      	nop
 8007214:	3710      	adds	r7, #16
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}

0800721a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800721a:	b580      	push	{r7, lr}
 800721c:	b08a      	sub	sp, #40	; 0x28
 800721e:	af02      	add	r7, sp, #8
 8007220:	60f8      	str	r0, [r7, #12]
 8007222:	60b9      	str	r1, [r7, #8]
 8007224:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d10a      	bne.n	8007242 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800722c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007230:	f383 8811 	msr	BASEPRI, r3
 8007234:	f3bf 8f6f 	isb	sy
 8007238:	f3bf 8f4f 	dsb	sy
 800723c:	61bb      	str	r3, [r7, #24]
}
 800723e:	bf00      	nop
 8007240:	e7fe      	b.n	8007240 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007242:	68ba      	ldr	r2, [r7, #8]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	429a      	cmp	r2, r3
 8007248:	d90a      	bls.n	8007260 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800724a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800724e:	f383 8811 	msr	BASEPRI, r3
 8007252:	f3bf 8f6f 	isb	sy
 8007256:	f3bf 8f4f 	dsb	sy
 800725a:	617b      	str	r3, [r7, #20]
}
 800725c:	bf00      	nop
 800725e:	e7fe      	b.n	800725e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007260:	2302      	movs	r3, #2
 8007262:	9300      	str	r3, [sp, #0]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	2100      	movs	r1, #0
 800726a:	68f8      	ldr	r0, [r7, #12]
 800726c:	f7ff ff00 	bl	8007070 <xQueueGenericCreateStatic>
 8007270:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007272:	69fb      	ldr	r3, [r7, #28]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d002      	beq.n	800727e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007278:	69fb      	ldr	r3, [r7, #28]
 800727a:	68ba      	ldr	r2, [r7, #8]
 800727c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800727e:	69fb      	ldr	r3, [r7, #28]
	}
 8007280:	4618      	mov	r0, r3
 8007282:	3720      	adds	r7, #32
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007288:	b580      	push	{r7, lr}
 800728a:	b086      	sub	sp, #24
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
 8007290:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d10a      	bne.n	80072ae <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8007298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800729c:	f383 8811 	msr	BASEPRI, r3
 80072a0:	f3bf 8f6f 	isb	sy
 80072a4:	f3bf 8f4f 	dsb	sy
 80072a8:	613b      	str	r3, [r7, #16]
}
 80072aa:	bf00      	nop
 80072ac:	e7fe      	b.n	80072ac <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80072ae:	683a      	ldr	r2, [r7, #0]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	429a      	cmp	r2, r3
 80072b4:	d90a      	bls.n	80072cc <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80072b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ba:	f383 8811 	msr	BASEPRI, r3
 80072be:	f3bf 8f6f 	isb	sy
 80072c2:	f3bf 8f4f 	dsb	sy
 80072c6:	60fb      	str	r3, [r7, #12]
}
 80072c8:	bf00      	nop
 80072ca:	e7fe      	b.n	80072ca <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80072cc:	2202      	movs	r2, #2
 80072ce:	2100      	movs	r1, #0
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f7ff ff45 	bl	8007160 <xQueueGenericCreate>
 80072d6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d002      	beq.n	80072e4 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	683a      	ldr	r2, [r7, #0]
 80072e2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80072e4:	697b      	ldr	r3, [r7, #20]
	}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3718      	adds	r7, #24
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
	...

080072f0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b08e      	sub	sp, #56	; 0x38
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	60f8      	str	r0, [r7, #12]
 80072f8:	60b9      	str	r1, [r7, #8]
 80072fa:	607a      	str	r2, [r7, #4]
 80072fc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80072fe:	2300      	movs	r3, #0
 8007300:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007308:	2b00      	cmp	r3, #0
 800730a:	d10a      	bne.n	8007322 <xQueueGenericSend+0x32>
	__asm volatile
 800730c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007310:	f383 8811 	msr	BASEPRI, r3
 8007314:	f3bf 8f6f 	isb	sy
 8007318:	f3bf 8f4f 	dsb	sy
 800731c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800731e:	bf00      	nop
 8007320:	e7fe      	b.n	8007320 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d103      	bne.n	8007330 <xQueueGenericSend+0x40>
 8007328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800732a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800732c:	2b00      	cmp	r3, #0
 800732e:	d101      	bne.n	8007334 <xQueueGenericSend+0x44>
 8007330:	2301      	movs	r3, #1
 8007332:	e000      	b.n	8007336 <xQueueGenericSend+0x46>
 8007334:	2300      	movs	r3, #0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d10a      	bne.n	8007350 <xQueueGenericSend+0x60>
	__asm volatile
 800733a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800733e:	f383 8811 	msr	BASEPRI, r3
 8007342:	f3bf 8f6f 	isb	sy
 8007346:	f3bf 8f4f 	dsb	sy
 800734a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800734c:	bf00      	nop
 800734e:	e7fe      	b.n	800734e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	2b02      	cmp	r3, #2
 8007354:	d103      	bne.n	800735e <xQueueGenericSend+0x6e>
 8007356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800735a:	2b01      	cmp	r3, #1
 800735c:	d101      	bne.n	8007362 <xQueueGenericSend+0x72>
 800735e:	2301      	movs	r3, #1
 8007360:	e000      	b.n	8007364 <xQueueGenericSend+0x74>
 8007362:	2300      	movs	r3, #0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d10a      	bne.n	800737e <xQueueGenericSend+0x8e>
	__asm volatile
 8007368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800736c:	f383 8811 	msr	BASEPRI, r3
 8007370:	f3bf 8f6f 	isb	sy
 8007374:	f3bf 8f4f 	dsb	sy
 8007378:	623b      	str	r3, [r7, #32]
}
 800737a:	bf00      	nop
 800737c:	e7fe      	b.n	800737c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800737e:	f001 fc3b 	bl	8008bf8 <xTaskGetSchedulerState>
 8007382:	4603      	mov	r3, r0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d102      	bne.n	800738e <xQueueGenericSend+0x9e>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d101      	bne.n	8007392 <xQueueGenericSend+0xa2>
 800738e:	2301      	movs	r3, #1
 8007390:	e000      	b.n	8007394 <xQueueGenericSend+0xa4>
 8007392:	2300      	movs	r3, #0
 8007394:	2b00      	cmp	r3, #0
 8007396:	d10a      	bne.n	80073ae <xQueueGenericSend+0xbe>
	__asm volatile
 8007398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800739c:	f383 8811 	msr	BASEPRI, r3
 80073a0:	f3bf 8f6f 	isb	sy
 80073a4:	f3bf 8f4f 	dsb	sy
 80073a8:	61fb      	str	r3, [r7, #28]
}
 80073aa:	bf00      	nop
 80073ac:	e7fe      	b.n	80073ac <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80073ae:	f002 fa79 	bl	80098a4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80073b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d302      	bcc.n	80073c4 <xQueueGenericSend+0xd4>
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	2b02      	cmp	r3, #2
 80073c2:	d129      	bne.n	8007418 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80073c4:	683a      	ldr	r2, [r7, #0]
 80073c6:	68b9      	ldr	r1, [r7, #8]
 80073c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073ca:	f000 fc5e 	bl	8007c8a <prvCopyDataToQueue>
 80073ce:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80073d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d010      	beq.n	80073fa <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80073d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073da:	3324      	adds	r3, #36	; 0x24
 80073dc:	4618      	mov	r0, r3
 80073de:	f001 fa4d 	bl	800887c <xTaskRemoveFromEventList>
 80073e2:	4603      	mov	r3, r0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d013      	beq.n	8007410 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80073e8:	4b3f      	ldr	r3, [pc, #252]	; (80074e8 <xQueueGenericSend+0x1f8>)
 80073ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073ee:	601a      	str	r2, [r3, #0]
 80073f0:	f3bf 8f4f 	dsb	sy
 80073f4:	f3bf 8f6f 	isb	sy
 80073f8:	e00a      	b.n	8007410 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80073fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d007      	beq.n	8007410 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007400:	4b39      	ldr	r3, [pc, #228]	; (80074e8 <xQueueGenericSend+0x1f8>)
 8007402:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007406:	601a      	str	r2, [r3, #0]
 8007408:	f3bf 8f4f 	dsb	sy
 800740c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007410:	f002 fa78 	bl	8009904 <vPortExitCritical>
				return pdPASS;
 8007414:	2301      	movs	r3, #1
 8007416:	e063      	b.n	80074e0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d103      	bne.n	8007426 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800741e:	f002 fa71 	bl	8009904 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007422:	2300      	movs	r3, #0
 8007424:	e05c      	b.n	80074e0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007428:	2b00      	cmp	r3, #0
 800742a:	d106      	bne.n	800743a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800742c:	f107 0314 	add.w	r3, r7, #20
 8007430:	4618      	mov	r0, r3
 8007432:	f001 fa87 	bl	8008944 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007436:	2301      	movs	r3, #1
 8007438:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800743a:	f002 fa63 	bl	8009904 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800743e:	f000 fff9 	bl	8008434 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007442:	f002 fa2f 	bl	80098a4 <vPortEnterCritical>
 8007446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007448:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800744c:	b25b      	sxtb	r3, r3
 800744e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007452:	d103      	bne.n	800745c <xQueueGenericSend+0x16c>
 8007454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007456:	2200      	movs	r2, #0
 8007458:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800745c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800745e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007462:	b25b      	sxtb	r3, r3
 8007464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007468:	d103      	bne.n	8007472 <xQueueGenericSend+0x182>
 800746a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800746c:	2200      	movs	r2, #0
 800746e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007472:	f002 fa47 	bl	8009904 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007476:	1d3a      	adds	r2, r7, #4
 8007478:	f107 0314 	add.w	r3, r7, #20
 800747c:	4611      	mov	r1, r2
 800747e:	4618      	mov	r0, r3
 8007480:	f001 fa76 	bl	8008970 <xTaskCheckForTimeOut>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d124      	bne.n	80074d4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800748a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800748c:	f000 fcf5 	bl	8007e7a <prvIsQueueFull>
 8007490:	4603      	mov	r3, r0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d018      	beq.n	80074c8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007498:	3310      	adds	r3, #16
 800749a:	687a      	ldr	r2, [r7, #4]
 800749c:	4611      	mov	r1, r2
 800749e:	4618      	mov	r0, r3
 80074a0:	f001 f99c 	bl	80087dc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80074a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80074a6:	f000 fc80 	bl	8007daa <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80074aa:	f000 ffd1 	bl	8008450 <xTaskResumeAll>
 80074ae:	4603      	mov	r3, r0
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	f47f af7c 	bne.w	80073ae <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80074b6:	4b0c      	ldr	r3, [pc, #48]	; (80074e8 <xQueueGenericSend+0x1f8>)
 80074b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074bc:	601a      	str	r2, [r3, #0]
 80074be:	f3bf 8f4f 	dsb	sy
 80074c2:	f3bf 8f6f 	isb	sy
 80074c6:	e772      	b.n	80073ae <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80074c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80074ca:	f000 fc6e 	bl	8007daa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80074ce:	f000 ffbf 	bl	8008450 <xTaskResumeAll>
 80074d2:	e76c      	b.n	80073ae <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80074d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80074d6:	f000 fc68 	bl	8007daa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80074da:	f000 ffb9 	bl	8008450 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80074de:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3738      	adds	r7, #56	; 0x38
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}
 80074e8:	e000ed04 	.word	0xe000ed04

080074ec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b090      	sub	sp, #64	; 0x40
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	60f8      	str	r0, [r7, #12]
 80074f4:	60b9      	str	r1, [r7, #8]
 80074f6:	607a      	str	r2, [r7, #4]
 80074f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80074fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007500:	2b00      	cmp	r3, #0
 8007502:	d10a      	bne.n	800751a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007508:	f383 8811 	msr	BASEPRI, r3
 800750c:	f3bf 8f6f 	isb	sy
 8007510:	f3bf 8f4f 	dsb	sy
 8007514:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007516:	bf00      	nop
 8007518:	e7fe      	b.n	8007518 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d103      	bne.n	8007528 <xQueueGenericSendFromISR+0x3c>
 8007520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007524:	2b00      	cmp	r3, #0
 8007526:	d101      	bne.n	800752c <xQueueGenericSendFromISR+0x40>
 8007528:	2301      	movs	r3, #1
 800752a:	e000      	b.n	800752e <xQueueGenericSendFromISR+0x42>
 800752c:	2300      	movs	r3, #0
 800752e:	2b00      	cmp	r3, #0
 8007530:	d10a      	bne.n	8007548 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007536:	f383 8811 	msr	BASEPRI, r3
 800753a:	f3bf 8f6f 	isb	sy
 800753e:	f3bf 8f4f 	dsb	sy
 8007542:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007544:	bf00      	nop
 8007546:	e7fe      	b.n	8007546 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	2b02      	cmp	r3, #2
 800754c:	d103      	bne.n	8007556 <xQueueGenericSendFromISR+0x6a>
 800754e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007552:	2b01      	cmp	r3, #1
 8007554:	d101      	bne.n	800755a <xQueueGenericSendFromISR+0x6e>
 8007556:	2301      	movs	r3, #1
 8007558:	e000      	b.n	800755c <xQueueGenericSendFromISR+0x70>
 800755a:	2300      	movs	r3, #0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d10a      	bne.n	8007576 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007564:	f383 8811 	msr	BASEPRI, r3
 8007568:	f3bf 8f6f 	isb	sy
 800756c:	f3bf 8f4f 	dsb	sy
 8007570:	623b      	str	r3, [r7, #32]
}
 8007572:	bf00      	nop
 8007574:	e7fe      	b.n	8007574 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007576:	f002 fa77 	bl	8009a68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800757a:	f3ef 8211 	mrs	r2, BASEPRI
 800757e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007582:	f383 8811 	msr	BASEPRI, r3
 8007586:	f3bf 8f6f 	isb	sy
 800758a:	f3bf 8f4f 	dsb	sy
 800758e:	61fa      	str	r2, [r7, #28]
 8007590:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007592:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007594:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007598:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800759a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800759c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800759e:	429a      	cmp	r2, r3
 80075a0:	d302      	bcc.n	80075a8 <xQueueGenericSendFromISR+0xbc>
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	2b02      	cmp	r3, #2
 80075a6:	d12f      	bne.n	8007608 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80075a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80075ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075b6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80075b8:	683a      	ldr	r2, [r7, #0]
 80075ba:	68b9      	ldr	r1, [r7, #8]
 80075bc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80075be:	f000 fb64 	bl	8007c8a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80075c2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80075c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ca:	d112      	bne.n	80075f2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80075cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d016      	beq.n	8007602 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075d6:	3324      	adds	r3, #36	; 0x24
 80075d8:	4618      	mov	r0, r3
 80075da:	f001 f94f 	bl	800887c <xTaskRemoveFromEventList>
 80075de:	4603      	mov	r3, r0
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d00e      	beq.n	8007602 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d00b      	beq.n	8007602 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2201      	movs	r2, #1
 80075ee:	601a      	str	r2, [r3, #0]
 80075f0:	e007      	b.n	8007602 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80075f2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80075f6:	3301      	adds	r3, #1
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	b25a      	sxtb	r2, r3
 80075fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007602:	2301      	movs	r3, #1
 8007604:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007606:	e001      	b.n	800760c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007608:	2300      	movs	r3, #0
 800760a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800760c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800760e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007616:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007618:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800761a:	4618      	mov	r0, r3
 800761c:	3740      	adds	r7, #64	; 0x40
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}

08007622 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007622:	b580      	push	{r7, lr}
 8007624:	b08e      	sub	sp, #56	; 0x38
 8007626:	af00      	add	r7, sp, #0
 8007628:	6078      	str	r0, [r7, #4]
 800762a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007632:	2b00      	cmp	r3, #0
 8007634:	d10a      	bne.n	800764c <xQueueGiveFromISR+0x2a>
	__asm volatile
 8007636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800763a:	f383 8811 	msr	BASEPRI, r3
 800763e:	f3bf 8f6f 	isb	sy
 8007642:	f3bf 8f4f 	dsb	sy
 8007646:	623b      	str	r3, [r7, #32]
}
 8007648:	bf00      	nop
 800764a:	e7fe      	b.n	800764a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800764c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800764e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007650:	2b00      	cmp	r3, #0
 8007652:	d00a      	beq.n	800766a <xQueueGiveFromISR+0x48>
	__asm volatile
 8007654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007658:	f383 8811 	msr	BASEPRI, r3
 800765c:	f3bf 8f6f 	isb	sy
 8007660:	f3bf 8f4f 	dsb	sy
 8007664:	61fb      	str	r3, [r7, #28]
}
 8007666:	bf00      	nop
 8007668:	e7fe      	b.n	8007668 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800766a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d103      	bne.n	800767a <xQueueGiveFromISR+0x58>
 8007672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007674:	689b      	ldr	r3, [r3, #8]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d101      	bne.n	800767e <xQueueGiveFromISR+0x5c>
 800767a:	2301      	movs	r3, #1
 800767c:	e000      	b.n	8007680 <xQueueGiveFromISR+0x5e>
 800767e:	2300      	movs	r3, #0
 8007680:	2b00      	cmp	r3, #0
 8007682:	d10a      	bne.n	800769a <xQueueGiveFromISR+0x78>
	__asm volatile
 8007684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007688:	f383 8811 	msr	BASEPRI, r3
 800768c:	f3bf 8f6f 	isb	sy
 8007690:	f3bf 8f4f 	dsb	sy
 8007694:	61bb      	str	r3, [r7, #24]
}
 8007696:	bf00      	nop
 8007698:	e7fe      	b.n	8007698 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800769a:	f002 f9e5 	bl	8009a68 <vPortValidateInterruptPriority>
	__asm volatile
 800769e:	f3ef 8211 	mrs	r2, BASEPRI
 80076a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076a6:	f383 8811 	msr	BASEPRI, r3
 80076aa:	f3bf 8f6f 	isb	sy
 80076ae:	f3bf 8f4f 	dsb	sy
 80076b2:	617a      	str	r2, [r7, #20]
 80076b4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80076b6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80076b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80076ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076be:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80076c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d22b      	bcs.n	8007722 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80076ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80076d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80076d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076d6:	1c5a      	adds	r2, r3, #1
 80076d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076da:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80076dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80076e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076e4:	d112      	bne.n	800770c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80076e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d016      	beq.n	800771c <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80076ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076f0:	3324      	adds	r3, #36	; 0x24
 80076f2:	4618      	mov	r0, r3
 80076f4:	f001 f8c2 	bl	800887c <xTaskRemoveFromEventList>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d00e      	beq.n	800771c <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d00b      	beq.n	800771c <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	2201      	movs	r2, #1
 8007708:	601a      	str	r2, [r3, #0]
 800770a:	e007      	b.n	800771c <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800770c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007710:	3301      	adds	r3, #1
 8007712:	b2db      	uxtb	r3, r3
 8007714:	b25a      	sxtb	r2, r3
 8007716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007718:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800771c:	2301      	movs	r3, #1
 800771e:	637b      	str	r3, [r7, #52]	; 0x34
 8007720:	e001      	b.n	8007726 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007722:	2300      	movs	r3, #0
 8007724:	637b      	str	r3, [r7, #52]	; 0x34
 8007726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007728:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	f383 8811 	msr	BASEPRI, r3
}
 8007730:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007732:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007734:	4618      	mov	r0, r3
 8007736:	3738      	adds	r7, #56	; 0x38
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b08c      	sub	sp, #48	; 0x30
 8007740:	af00      	add	r7, sp, #0
 8007742:	60f8      	str	r0, [r7, #12]
 8007744:	60b9      	str	r1, [r7, #8]
 8007746:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007748:	2300      	movs	r3, #0
 800774a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007752:	2b00      	cmp	r3, #0
 8007754:	d10a      	bne.n	800776c <xQueueReceive+0x30>
	__asm volatile
 8007756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800775a:	f383 8811 	msr	BASEPRI, r3
 800775e:	f3bf 8f6f 	isb	sy
 8007762:	f3bf 8f4f 	dsb	sy
 8007766:	623b      	str	r3, [r7, #32]
}
 8007768:	bf00      	nop
 800776a:	e7fe      	b.n	800776a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d103      	bne.n	800777a <xQueueReceive+0x3e>
 8007772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007776:	2b00      	cmp	r3, #0
 8007778:	d101      	bne.n	800777e <xQueueReceive+0x42>
 800777a:	2301      	movs	r3, #1
 800777c:	e000      	b.n	8007780 <xQueueReceive+0x44>
 800777e:	2300      	movs	r3, #0
 8007780:	2b00      	cmp	r3, #0
 8007782:	d10a      	bne.n	800779a <xQueueReceive+0x5e>
	__asm volatile
 8007784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007788:	f383 8811 	msr	BASEPRI, r3
 800778c:	f3bf 8f6f 	isb	sy
 8007790:	f3bf 8f4f 	dsb	sy
 8007794:	61fb      	str	r3, [r7, #28]
}
 8007796:	bf00      	nop
 8007798:	e7fe      	b.n	8007798 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800779a:	f001 fa2d 	bl	8008bf8 <xTaskGetSchedulerState>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d102      	bne.n	80077aa <xQueueReceive+0x6e>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d101      	bne.n	80077ae <xQueueReceive+0x72>
 80077aa:	2301      	movs	r3, #1
 80077ac:	e000      	b.n	80077b0 <xQueueReceive+0x74>
 80077ae:	2300      	movs	r3, #0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d10a      	bne.n	80077ca <xQueueReceive+0x8e>
	__asm volatile
 80077b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077b8:	f383 8811 	msr	BASEPRI, r3
 80077bc:	f3bf 8f6f 	isb	sy
 80077c0:	f3bf 8f4f 	dsb	sy
 80077c4:	61bb      	str	r3, [r7, #24]
}
 80077c6:	bf00      	nop
 80077c8:	e7fe      	b.n	80077c8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80077ca:	f002 f86b 	bl	80098a4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80077ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80077d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d01f      	beq.n	800781a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80077da:	68b9      	ldr	r1, [r7, #8]
 80077dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80077de:	f000 fabe 	bl	8007d5e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80077e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e4:	1e5a      	subs	r2, r3, #1
 80077e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ec:	691b      	ldr	r3, [r3, #16]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d00f      	beq.n	8007812 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077f4:	3310      	adds	r3, #16
 80077f6:	4618      	mov	r0, r3
 80077f8:	f001 f840 	bl	800887c <xTaskRemoveFromEventList>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d007      	beq.n	8007812 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007802:	4b3d      	ldr	r3, [pc, #244]	; (80078f8 <xQueueReceive+0x1bc>)
 8007804:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007808:	601a      	str	r2, [r3, #0]
 800780a:	f3bf 8f4f 	dsb	sy
 800780e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007812:	f002 f877 	bl	8009904 <vPortExitCritical>
				return pdPASS;
 8007816:	2301      	movs	r3, #1
 8007818:	e069      	b.n	80078ee <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d103      	bne.n	8007828 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007820:	f002 f870 	bl	8009904 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007824:	2300      	movs	r3, #0
 8007826:	e062      	b.n	80078ee <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800782a:	2b00      	cmp	r3, #0
 800782c:	d106      	bne.n	800783c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800782e:	f107 0310 	add.w	r3, r7, #16
 8007832:	4618      	mov	r0, r3
 8007834:	f001 f886 	bl	8008944 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007838:	2301      	movs	r3, #1
 800783a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800783c:	f002 f862 	bl	8009904 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007840:	f000 fdf8 	bl	8008434 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007844:	f002 f82e 	bl	80098a4 <vPortEnterCritical>
 8007848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800784a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800784e:	b25b      	sxtb	r3, r3
 8007850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007854:	d103      	bne.n	800785e <xQueueReceive+0x122>
 8007856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007858:	2200      	movs	r2, #0
 800785a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800785e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007860:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007864:	b25b      	sxtb	r3, r3
 8007866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800786a:	d103      	bne.n	8007874 <xQueueReceive+0x138>
 800786c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800786e:	2200      	movs	r2, #0
 8007870:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007874:	f002 f846 	bl	8009904 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007878:	1d3a      	adds	r2, r7, #4
 800787a:	f107 0310 	add.w	r3, r7, #16
 800787e:	4611      	mov	r1, r2
 8007880:	4618      	mov	r0, r3
 8007882:	f001 f875 	bl	8008970 <xTaskCheckForTimeOut>
 8007886:	4603      	mov	r3, r0
 8007888:	2b00      	cmp	r3, #0
 800788a:	d123      	bne.n	80078d4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800788c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800788e:	f000 fade 	bl	8007e4e <prvIsQueueEmpty>
 8007892:	4603      	mov	r3, r0
 8007894:	2b00      	cmp	r3, #0
 8007896:	d017      	beq.n	80078c8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800789a:	3324      	adds	r3, #36	; 0x24
 800789c:	687a      	ldr	r2, [r7, #4]
 800789e:	4611      	mov	r1, r2
 80078a0:	4618      	mov	r0, r3
 80078a2:	f000 ff9b 	bl	80087dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80078a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80078a8:	f000 fa7f 	bl	8007daa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80078ac:	f000 fdd0 	bl	8008450 <xTaskResumeAll>
 80078b0:	4603      	mov	r3, r0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d189      	bne.n	80077ca <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80078b6:	4b10      	ldr	r3, [pc, #64]	; (80078f8 <xQueueReceive+0x1bc>)
 80078b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078bc:	601a      	str	r2, [r3, #0]
 80078be:	f3bf 8f4f 	dsb	sy
 80078c2:	f3bf 8f6f 	isb	sy
 80078c6:	e780      	b.n	80077ca <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80078c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80078ca:	f000 fa6e 	bl	8007daa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80078ce:	f000 fdbf 	bl	8008450 <xTaskResumeAll>
 80078d2:	e77a      	b.n	80077ca <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80078d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80078d6:	f000 fa68 	bl	8007daa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80078da:	f000 fdb9 	bl	8008450 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80078de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80078e0:	f000 fab5 	bl	8007e4e <prvIsQueueEmpty>
 80078e4:	4603      	mov	r3, r0
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	f43f af6f 	beq.w	80077ca <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80078ec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3730      	adds	r7, #48	; 0x30
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	e000ed04 	.word	0xe000ed04

080078fc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b08e      	sub	sp, #56	; 0x38
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007906:	2300      	movs	r3, #0
 8007908:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800790e:	2300      	movs	r3, #0
 8007910:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007914:	2b00      	cmp	r3, #0
 8007916:	d10a      	bne.n	800792e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8007918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800791c:	f383 8811 	msr	BASEPRI, r3
 8007920:	f3bf 8f6f 	isb	sy
 8007924:	f3bf 8f4f 	dsb	sy
 8007928:	623b      	str	r3, [r7, #32]
}
 800792a:	bf00      	nop
 800792c:	e7fe      	b.n	800792c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800792e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007932:	2b00      	cmp	r3, #0
 8007934:	d00a      	beq.n	800794c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8007936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800793a:	f383 8811 	msr	BASEPRI, r3
 800793e:	f3bf 8f6f 	isb	sy
 8007942:	f3bf 8f4f 	dsb	sy
 8007946:	61fb      	str	r3, [r7, #28]
}
 8007948:	bf00      	nop
 800794a:	e7fe      	b.n	800794a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800794c:	f001 f954 	bl	8008bf8 <xTaskGetSchedulerState>
 8007950:	4603      	mov	r3, r0
 8007952:	2b00      	cmp	r3, #0
 8007954:	d102      	bne.n	800795c <xQueueSemaphoreTake+0x60>
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d101      	bne.n	8007960 <xQueueSemaphoreTake+0x64>
 800795c:	2301      	movs	r3, #1
 800795e:	e000      	b.n	8007962 <xQueueSemaphoreTake+0x66>
 8007960:	2300      	movs	r3, #0
 8007962:	2b00      	cmp	r3, #0
 8007964:	d10a      	bne.n	800797c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8007966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800796a:	f383 8811 	msr	BASEPRI, r3
 800796e:	f3bf 8f6f 	isb	sy
 8007972:	f3bf 8f4f 	dsb	sy
 8007976:	61bb      	str	r3, [r7, #24]
}
 8007978:	bf00      	nop
 800797a:	e7fe      	b.n	800797a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800797c:	f001 ff92 	bl	80098a4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007984:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007988:	2b00      	cmp	r3, #0
 800798a:	d024      	beq.n	80079d6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800798c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800798e:	1e5a      	subs	r2, r3, #1
 8007990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007992:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d104      	bne.n	80079a6 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800799c:	f001 faa2 	bl	8008ee4 <pvTaskIncrementMutexHeldCount>
 80079a0:	4602      	mov	r2, r0
 80079a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079a4:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079a8:	691b      	ldr	r3, [r3, #16]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d00f      	beq.n	80079ce <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079b0:	3310      	adds	r3, #16
 80079b2:	4618      	mov	r0, r3
 80079b4:	f000 ff62 	bl	800887c <xTaskRemoveFromEventList>
 80079b8:	4603      	mov	r3, r0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d007      	beq.n	80079ce <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80079be:	4b54      	ldr	r3, [pc, #336]	; (8007b10 <xQueueSemaphoreTake+0x214>)
 80079c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079c4:	601a      	str	r2, [r3, #0]
 80079c6:	f3bf 8f4f 	dsb	sy
 80079ca:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80079ce:	f001 ff99 	bl	8009904 <vPortExitCritical>
				return pdPASS;
 80079d2:	2301      	movs	r3, #1
 80079d4:	e097      	b.n	8007b06 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d111      	bne.n	8007a00 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80079dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d00a      	beq.n	80079f8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80079e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e6:	f383 8811 	msr	BASEPRI, r3
 80079ea:	f3bf 8f6f 	isb	sy
 80079ee:	f3bf 8f4f 	dsb	sy
 80079f2:	617b      	str	r3, [r7, #20]
}
 80079f4:	bf00      	nop
 80079f6:	e7fe      	b.n	80079f6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80079f8:	f001 ff84 	bl	8009904 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80079fc:	2300      	movs	r3, #0
 80079fe:	e082      	b.n	8007b06 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d106      	bne.n	8007a14 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a06:	f107 030c 	add.w	r3, r7, #12
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f000 ff9a 	bl	8008944 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a10:	2301      	movs	r3, #1
 8007a12:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a14:	f001 ff76 	bl	8009904 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a18:	f000 fd0c 	bl	8008434 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a1c:	f001 ff42 	bl	80098a4 <vPortEnterCritical>
 8007a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a22:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007a26:	b25b      	sxtb	r3, r3
 8007a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a2c:	d103      	bne.n	8007a36 <xQueueSemaphoreTake+0x13a>
 8007a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a30:	2200      	movs	r2, #0
 8007a32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a3c:	b25b      	sxtb	r3, r3
 8007a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a42:	d103      	bne.n	8007a4c <xQueueSemaphoreTake+0x150>
 8007a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a46:	2200      	movs	r2, #0
 8007a48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007a4c:	f001 ff5a 	bl	8009904 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a50:	463a      	mov	r2, r7
 8007a52:	f107 030c 	add.w	r3, r7, #12
 8007a56:	4611      	mov	r1, r2
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f000 ff89 	bl	8008970 <xTaskCheckForTimeOut>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d132      	bne.n	8007aca <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a64:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a66:	f000 f9f2 	bl	8007e4e <prvIsQueueEmpty>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d026      	beq.n	8007abe <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d109      	bne.n	8007a8c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8007a78:	f001 ff14 	bl	80098a4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	4618      	mov	r0, r3
 8007a82:	f001 f8d7 	bl	8008c34 <xTaskPriorityInherit>
 8007a86:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8007a88:	f001 ff3c 	bl	8009904 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a8e:	3324      	adds	r3, #36	; 0x24
 8007a90:	683a      	ldr	r2, [r7, #0]
 8007a92:	4611      	mov	r1, r2
 8007a94:	4618      	mov	r0, r3
 8007a96:	f000 fea1 	bl	80087dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007a9a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a9c:	f000 f985 	bl	8007daa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007aa0:	f000 fcd6 	bl	8008450 <xTaskResumeAll>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	f47f af68 	bne.w	800797c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8007aac:	4b18      	ldr	r3, [pc, #96]	; (8007b10 <xQueueSemaphoreTake+0x214>)
 8007aae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ab2:	601a      	str	r2, [r3, #0]
 8007ab4:	f3bf 8f4f 	dsb	sy
 8007ab8:	f3bf 8f6f 	isb	sy
 8007abc:	e75e      	b.n	800797c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007abe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007ac0:	f000 f973 	bl	8007daa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007ac4:	f000 fcc4 	bl	8008450 <xTaskResumeAll>
 8007ac8:	e758      	b.n	800797c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007aca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007acc:	f000 f96d 	bl	8007daa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ad0:	f000 fcbe 	bl	8008450 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ad4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007ad6:	f000 f9ba 	bl	8007e4e <prvIsQueueEmpty>
 8007ada:	4603      	mov	r3, r0
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	f43f af4d 	beq.w	800797c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d00d      	beq.n	8007b04 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8007ae8:	f001 fedc 	bl	80098a4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007aec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007aee:	f000 f8b4 	bl	8007c5a <prvGetDisinheritPriorityAfterTimeout>
 8007af2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007afa:	4618      	mov	r0, r3
 8007afc:	f001 f970 	bl	8008de0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007b00:	f001 ff00 	bl	8009904 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007b04:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3738      	adds	r7, #56	; 0x38
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}
 8007b0e:	bf00      	nop
 8007b10:	e000ed04 	.word	0xe000ed04

08007b14 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b08e      	sub	sp, #56	; 0x38
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	60f8      	str	r0, [r7, #12]
 8007b1c:	60b9      	str	r1, [r7, #8]
 8007b1e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d10a      	bne.n	8007b40 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8007b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b2e:	f383 8811 	msr	BASEPRI, r3
 8007b32:	f3bf 8f6f 	isb	sy
 8007b36:	f3bf 8f4f 	dsb	sy
 8007b3a:	623b      	str	r3, [r7, #32]
}
 8007b3c:	bf00      	nop
 8007b3e:	e7fe      	b.n	8007b3e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d103      	bne.n	8007b4e <xQueueReceiveFromISR+0x3a>
 8007b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d101      	bne.n	8007b52 <xQueueReceiveFromISR+0x3e>
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e000      	b.n	8007b54 <xQueueReceiveFromISR+0x40>
 8007b52:	2300      	movs	r3, #0
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d10a      	bne.n	8007b6e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8007b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b5c:	f383 8811 	msr	BASEPRI, r3
 8007b60:	f3bf 8f6f 	isb	sy
 8007b64:	f3bf 8f4f 	dsb	sy
 8007b68:	61fb      	str	r3, [r7, #28]
}
 8007b6a:	bf00      	nop
 8007b6c:	e7fe      	b.n	8007b6c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b6e:	f001 ff7b 	bl	8009a68 <vPortValidateInterruptPriority>
	__asm volatile
 8007b72:	f3ef 8211 	mrs	r2, BASEPRI
 8007b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b7a:	f383 8811 	msr	BASEPRI, r3
 8007b7e:	f3bf 8f6f 	isb	sy
 8007b82:	f3bf 8f4f 	dsb	sy
 8007b86:	61ba      	str	r2, [r7, #24]
 8007b88:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007b8a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b92:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d02f      	beq.n	8007bfa <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b9c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007ba0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007ba4:	68b9      	ldr	r1, [r7, #8]
 8007ba6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007ba8:	f000 f8d9 	bl	8007d5e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bae:	1e5a      	subs	r2, r3, #1
 8007bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bb2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007bb4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bbc:	d112      	bne.n	8007be4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007bbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bc0:	691b      	ldr	r3, [r3, #16]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d016      	beq.n	8007bf4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bc8:	3310      	adds	r3, #16
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f000 fe56 	bl	800887c <xTaskRemoveFromEventList>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d00e      	beq.n	8007bf4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d00b      	beq.n	8007bf4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2201      	movs	r2, #1
 8007be0:	601a      	str	r2, [r3, #0]
 8007be2:	e007      	b.n	8007bf4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007be4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007be8:	3301      	adds	r3, #1
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	b25a      	sxtb	r2, r3
 8007bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bf0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	637b      	str	r3, [r7, #52]	; 0x34
 8007bf8:	e001      	b.n	8007bfe <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	637b      	str	r3, [r7, #52]	; 0x34
 8007bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c00:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	f383 8811 	msr	BASEPRI, r3
}
 8007c08:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3738      	adds	r7, #56	; 0x38
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd80      	pop	{r7, pc}

08007c14 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d10a      	bne.n	8007c3c <vQueueDelete+0x28>
	__asm volatile
 8007c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c2a:	f383 8811 	msr	BASEPRI, r3
 8007c2e:	f3bf 8f6f 	isb	sy
 8007c32:	f3bf 8f4f 	dsb	sy
 8007c36:	60bb      	str	r3, [r7, #8]
}
 8007c38:	bf00      	nop
 8007c3a:	e7fe      	b.n	8007c3a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007c3c:	68f8      	ldr	r0, [r7, #12]
 8007c3e:	f000 f95f 	bl	8007f00 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d102      	bne.n	8007c52 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8007c4c:	68f8      	ldr	r0, [r7, #12]
 8007c4e:	f002 f817 	bl	8009c80 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007c52:	bf00      	nop
 8007c54:	3710      	adds	r7, #16
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}

08007c5a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007c5a:	b480      	push	{r7}
 8007c5c:	b085      	sub	sp, #20
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d006      	beq.n	8007c78 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8007c74:	60fb      	str	r3, [r7, #12]
 8007c76:	e001      	b.n	8007c7c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
	}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3714      	adds	r7, #20
 8007c82:	46bd      	mov	sp, r7
 8007c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c88:	4770      	bx	lr

08007c8a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007c8a:	b580      	push	{r7, lr}
 8007c8c:	b086      	sub	sp, #24
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	60f8      	str	r0, [r7, #12]
 8007c92:	60b9      	str	r1, [r7, #8]
 8007c94:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007c96:	2300      	movs	r3, #0
 8007c98:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c9e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d10d      	bne.n	8007cc4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d14d      	bne.n	8007d4c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f001 f825 	bl	8008d04 <xTaskPriorityDisinherit>
 8007cba:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	609a      	str	r2, [r3, #8]
 8007cc2:	e043      	b.n	8007d4c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d119      	bne.n	8007cfe <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	6858      	ldr	r0, [r3, #4]
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cd2:	461a      	mov	r2, r3
 8007cd4:	68b9      	ldr	r1, [r7, #8]
 8007cd6:	f002 f91b 	bl	8009f10 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	685a      	ldr	r2, [r3, #4]
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce2:	441a      	add	r2, r3
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	685a      	ldr	r2, [r3, #4]
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	429a      	cmp	r2, r3
 8007cf2:	d32b      	bcc.n	8007d4c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	605a      	str	r2, [r3, #4]
 8007cfc:	e026      	b.n	8007d4c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	68d8      	ldr	r0, [r3, #12]
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d06:	461a      	mov	r2, r3
 8007d08:	68b9      	ldr	r1, [r7, #8]
 8007d0a:	f002 f901 	bl	8009f10 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	68da      	ldr	r2, [r3, #12]
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d16:	425b      	negs	r3, r3
 8007d18:	441a      	add	r2, r3
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	68da      	ldr	r2, [r3, #12]
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d207      	bcs.n	8007d3a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	689a      	ldr	r2, [r3, #8]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d32:	425b      	negs	r3, r3
 8007d34:	441a      	add	r2, r3
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2b02      	cmp	r3, #2
 8007d3e:	d105      	bne.n	8007d4c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d002      	beq.n	8007d4c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	3b01      	subs	r3, #1
 8007d4a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	1c5a      	adds	r2, r3, #1
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007d54:	697b      	ldr	r3, [r7, #20]
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3718      	adds	r7, #24
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}

08007d5e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007d5e:	b580      	push	{r7, lr}
 8007d60:	b082      	sub	sp, #8
 8007d62:	af00      	add	r7, sp, #0
 8007d64:	6078      	str	r0, [r7, #4]
 8007d66:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d018      	beq.n	8007da2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	68da      	ldr	r2, [r3, #12]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d78:	441a      	add	r2, r3
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	68da      	ldr	r2, [r3, #12]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d303      	bcc.n	8007d92 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	68d9      	ldr	r1, [r3, #12]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	6838      	ldr	r0, [r7, #0]
 8007d9e:	f002 f8b7 	bl	8009f10 <memcpy>
	}
}
 8007da2:	bf00      	nop
 8007da4:	3708      	adds	r7, #8
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}

08007daa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007daa:	b580      	push	{r7, lr}
 8007dac:	b084      	sub	sp, #16
 8007dae:	af00      	add	r7, sp, #0
 8007db0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007db2:	f001 fd77 	bl	80098a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007dbc:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007dbe:	e011      	b.n	8007de4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d012      	beq.n	8007dee <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	3324      	adds	r3, #36	; 0x24
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f000 fd55 	bl	800887c <xTaskRemoveFromEventList>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d001      	beq.n	8007ddc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007dd8:	f000 fe2c 	bl	8008a34 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007ddc:	7bfb      	ldrb	r3, [r7, #15]
 8007dde:	3b01      	subs	r3, #1
 8007de0:	b2db      	uxtb	r3, r3
 8007de2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007de4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	dce9      	bgt.n	8007dc0 <prvUnlockQueue+0x16>
 8007dec:	e000      	b.n	8007df0 <prvUnlockQueue+0x46>
					break;
 8007dee:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	22ff      	movs	r2, #255	; 0xff
 8007df4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007df8:	f001 fd84 	bl	8009904 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007dfc:	f001 fd52 	bl	80098a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007e06:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e08:	e011      	b.n	8007e2e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	691b      	ldr	r3, [r3, #16]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d012      	beq.n	8007e38 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	3310      	adds	r3, #16
 8007e16:	4618      	mov	r0, r3
 8007e18:	f000 fd30 	bl	800887c <xTaskRemoveFromEventList>
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d001      	beq.n	8007e26 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007e22:	f000 fe07 	bl	8008a34 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007e26:	7bbb      	ldrb	r3, [r7, #14]
 8007e28:	3b01      	subs	r3, #1
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e2e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	dce9      	bgt.n	8007e0a <prvUnlockQueue+0x60>
 8007e36:	e000      	b.n	8007e3a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007e38:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	22ff      	movs	r2, #255	; 0xff
 8007e3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007e42:	f001 fd5f 	bl	8009904 <vPortExitCritical>
}
 8007e46:	bf00      	nop
 8007e48:	3710      	adds	r7, #16
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}

08007e4e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007e4e:	b580      	push	{r7, lr}
 8007e50:	b084      	sub	sp, #16
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007e56:	f001 fd25 	bl	80098a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d102      	bne.n	8007e68 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007e62:	2301      	movs	r3, #1
 8007e64:	60fb      	str	r3, [r7, #12]
 8007e66:	e001      	b.n	8007e6c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e6c:	f001 fd4a 	bl	8009904 <vPortExitCritical>

	return xReturn;
 8007e70:	68fb      	ldr	r3, [r7, #12]
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3710      	adds	r7, #16
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}

08007e7a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007e7a:	b580      	push	{r7, lr}
 8007e7c:	b084      	sub	sp, #16
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007e82:	f001 fd0f 	bl	80098a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d102      	bne.n	8007e98 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007e92:	2301      	movs	r3, #1
 8007e94:	60fb      	str	r3, [r7, #12]
 8007e96:	e001      	b.n	8007e9c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e9c:	f001 fd32 	bl	8009904 <vPortExitCritical>

	return xReturn;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3710      	adds	r7, #16
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}
	...

08007eac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007eac:	b480      	push	{r7}
 8007eae:	b085      	sub	sp, #20
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	60fb      	str	r3, [r7, #12]
 8007eba:	e014      	b.n	8007ee6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007ebc:	4a0f      	ldr	r2, [pc, #60]	; (8007efc <vQueueAddToRegistry+0x50>)
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d10b      	bne.n	8007ee0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007ec8:	490c      	ldr	r1, [pc, #48]	; (8007efc <vQueueAddToRegistry+0x50>)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	683a      	ldr	r2, [r7, #0]
 8007ece:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007ed2:	4a0a      	ldr	r2, [pc, #40]	; (8007efc <vQueueAddToRegistry+0x50>)
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	00db      	lsls	r3, r3, #3
 8007ed8:	4413      	add	r3, r2
 8007eda:	687a      	ldr	r2, [r7, #4]
 8007edc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007ede:	e006      	b.n	8007eee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	3301      	adds	r3, #1
 8007ee4:	60fb      	str	r3, [r7, #12]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2b07      	cmp	r3, #7
 8007eea:	d9e7      	bls.n	8007ebc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007eec:	bf00      	nop
 8007eee:	bf00      	nop
 8007ef0:	3714      	adds	r7, #20
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef8:	4770      	bx	lr
 8007efa:	bf00      	nop
 8007efc:	2000595c 	.word	0x2000595c

08007f00 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007f00:	b480      	push	{r7}
 8007f02:	b085      	sub	sp, #20
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f08:	2300      	movs	r3, #0
 8007f0a:	60fb      	str	r3, [r7, #12]
 8007f0c:	e016      	b.n	8007f3c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007f0e:	4a10      	ldr	r2, [pc, #64]	; (8007f50 <vQueueUnregisterQueue+0x50>)
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	00db      	lsls	r3, r3, #3
 8007f14:	4413      	add	r3, r2
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	687a      	ldr	r2, [r7, #4]
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d10b      	bne.n	8007f36 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007f1e:	4a0c      	ldr	r2, [pc, #48]	; (8007f50 <vQueueUnregisterQueue+0x50>)
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2100      	movs	r1, #0
 8007f24:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007f28:	4a09      	ldr	r2, [pc, #36]	; (8007f50 <vQueueUnregisterQueue+0x50>)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	00db      	lsls	r3, r3, #3
 8007f2e:	4413      	add	r3, r2
 8007f30:	2200      	movs	r2, #0
 8007f32:	605a      	str	r2, [r3, #4]
				break;
 8007f34:	e006      	b.n	8007f44 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	3301      	adds	r3, #1
 8007f3a:	60fb      	str	r3, [r7, #12]
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2b07      	cmp	r3, #7
 8007f40:	d9e5      	bls.n	8007f0e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007f42:	bf00      	nop
 8007f44:	bf00      	nop
 8007f46:	3714      	adds	r7, #20
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4e:	4770      	bx	lr
 8007f50:	2000595c 	.word	0x2000595c

08007f54 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b086      	sub	sp, #24
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	60f8      	str	r0, [r7, #12]
 8007f5c:	60b9      	str	r1, [r7, #8]
 8007f5e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007f64:	f001 fc9e 	bl	80098a4 <vPortEnterCritical>
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007f6e:	b25b      	sxtb	r3, r3
 8007f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f74:	d103      	bne.n	8007f7e <vQueueWaitForMessageRestricted+0x2a>
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f84:	b25b      	sxtb	r3, r3
 8007f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f8a:	d103      	bne.n	8007f94 <vQueueWaitForMessageRestricted+0x40>
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007f94:	f001 fcb6 	bl	8009904 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d106      	bne.n	8007fae <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	3324      	adds	r3, #36	; 0x24
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	68b9      	ldr	r1, [r7, #8]
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f000 fc3b 	bl	8008824 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007fae:	6978      	ldr	r0, [r7, #20]
 8007fb0:	f7ff fefb 	bl	8007daa <prvUnlockQueue>
	}
 8007fb4:	bf00      	nop
 8007fb6:	3718      	adds	r7, #24
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b08e      	sub	sp, #56	; 0x38
 8007fc0:	af04      	add	r7, sp, #16
 8007fc2:	60f8      	str	r0, [r7, #12]
 8007fc4:	60b9      	str	r1, [r7, #8]
 8007fc6:	607a      	str	r2, [r7, #4]
 8007fc8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007fca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d10a      	bne.n	8007fe6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8007fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd4:	f383 8811 	msr	BASEPRI, r3
 8007fd8:	f3bf 8f6f 	isb	sy
 8007fdc:	f3bf 8f4f 	dsb	sy
 8007fe0:	623b      	str	r3, [r7, #32]
}
 8007fe2:	bf00      	nop
 8007fe4:	e7fe      	b.n	8007fe4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d10a      	bne.n	8008002 <xTaskCreateStatic+0x46>
	__asm volatile
 8007fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ff0:	f383 8811 	msr	BASEPRI, r3
 8007ff4:	f3bf 8f6f 	isb	sy
 8007ff8:	f3bf 8f4f 	dsb	sy
 8007ffc:	61fb      	str	r3, [r7, #28]
}
 8007ffe:	bf00      	nop
 8008000:	e7fe      	b.n	8008000 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008002:	235c      	movs	r3, #92	; 0x5c
 8008004:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	2b5c      	cmp	r3, #92	; 0x5c
 800800a:	d00a      	beq.n	8008022 <xTaskCreateStatic+0x66>
	__asm volatile
 800800c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008010:	f383 8811 	msr	BASEPRI, r3
 8008014:	f3bf 8f6f 	isb	sy
 8008018:	f3bf 8f4f 	dsb	sy
 800801c:	61bb      	str	r3, [r7, #24]
}
 800801e:	bf00      	nop
 8008020:	e7fe      	b.n	8008020 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008022:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008026:	2b00      	cmp	r3, #0
 8008028:	d01e      	beq.n	8008068 <xTaskCreateStatic+0xac>
 800802a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800802c:	2b00      	cmp	r3, #0
 800802e:	d01b      	beq.n	8008068 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008032:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008036:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008038:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800803a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800803c:	2202      	movs	r2, #2
 800803e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008042:	2300      	movs	r3, #0
 8008044:	9303      	str	r3, [sp, #12]
 8008046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008048:	9302      	str	r3, [sp, #8]
 800804a:	f107 0314 	add.w	r3, r7, #20
 800804e:	9301      	str	r3, [sp, #4]
 8008050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008052:	9300      	str	r3, [sp, #0]
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	687a      	ldr	r2, [r7, #4]
 8008058:	68b9      	ldr	r1, [r7, #8]
 800805a:	68f8      	ldr	r0, [r7, #12]
 800805c:	f000 f850 	bl	8008100 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008060:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008062:	f000 f8dd 	bl	8008220 <prvAddNewTaskToReadyList>
 8008066:	e001      	b.n	800806c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008068:	2300      	movs	r3, #0
 800806a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800806c:	697b      	ldr	r3, [r7, #20]
	}
 800806e:	4618      	mov	r0, r3
 8008070:	3728      	adds	r7, #40	; 0x28
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}

08008076 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008076:	b580      	push	{r7, lr}
 8008078:	b08c      	sub	sp, #48	; 0x30
 800807a:	af04      	add	r7, sp, #16
 800807c:	60f8      	str	r0, [r7, #12]
 800807e:	60b9      	str	r1, [r7, #8]
 8008080:	603b      	str	r3, [r7, #0]
 8008082:	4613      	mov	r3, r2
 8008084:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008086:	88fb      	ldrh	r3, [r7, #6]
 8008088:	009b      	lsls	r3, r3, #2
 800808a:	4618      	mov	r0, r3
 800808c:	f001 fd2c 	bl	8009ae8 <pvPortMalloc>
 8008090:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d00e      	beq.n	80080b6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008098:	205c      	movs	r0, #92	; 0x5c
 800809a:	f001 fd25 	bl	8009ae8 <pvPortMalloc>
 800809e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80080a0:	69fb      	ldr	r3, [r7, #28]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d003      	beq.n	80080ae <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80080a6:	69fb      	ldr	r3, [r7, #28]
 80080a8:	697a      	ldr	r2, [r7, #20]
 80080aa:	631a      	str	r2, [r3, #48]	; 0x30
 80080ac:	e005      	b.n	80080ba <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80080ae:	6978      	ldr	r0, [r7, #20]
 80080b0:	f001 fde6 	bl	8009c80 <vPortFree>
 80080b4:	e001      	b.n	80080ba <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80080b6:	2300      	movs	r3, #0
 80080b8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80080ba:	69fb      	ldr	r3, [r7, #28]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d017      	beq.n	80080f0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80080c0:	69fb      	ldr	r3, [r7, #28]
 80080c2:	2200      	movs	r2, #0
 80080c4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80080c8:	88fa      	ldrh	r2, [r7, #6]
 80080ca:	2300      	movs	r3, #0
 80080cc:	9303      	str	r3, [sp, #12]
 80080ce:	69fb      	ldr	r3, [r7, #28]
 80080d0:	9302      	str	r3, [sp, #8]
 80080d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d4:	9301      	str	r3, [sp, #4]
 80080d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080d8:	9300      	str	r3, [sp, #0]
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	68b9      	ldr	r1, [r7, #8]
 80080de:	68f8      	ldr	r0, [r7, #12]
 80080e0:	f000 f80e 	bl	8008100 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80080e4:	69f8      	ldr	r0, [r7, #28]
 80080e6:	f000 f89b 	bl	8008220 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80080ea:	2301      	movs	r3, #1
 80080ec:	61bb      	str	r3, [r7, #24]
 80080ee:	e002      	b.n	80080f6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80080f0:	f04f 33ff 	mov.w	r3, #4294967295
 80080f4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80080f6:	69bb      	ldr	r3, [r7, #24]
	}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3720      	adds	r7, #32
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}

08008100 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b088      	sub	sp, #32
 8008104:	af00      	add	r7, sp, #0
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	60b9      	str	r1, [r7, #8]
 800810a:	607a      	str	r2, [r7, #4]
 800810c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800810e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008110:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	461a      	mov	r2, r3
 8008118:	21a5      	movs	r1, #165	; 0xa5
 800811a:	f001 ff07 	bl	8009f2c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800811e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008120:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008128:	3b01      	subs	r3, #1
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	4413      	add	r3, r2
 800812e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008130:	69bb      	ldr	r3, [r7, #24]
 8008132:	f023 0307 	bic.w	r3, r3, #7
 8008136:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008138:	69bb      	ldr	r3, [r7, #24]
 800813a:	f003 0307 	and.w	r3, r3, #7
 800813e:	2b00      	cmp	r3, #0
 8008140:	d00a      	beq.n	8008158 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008146:	f383 8811 	msr	BASEPRI, r3
 800814a:	f3bf 8f6f 	isb	sy
 800814e:	f3bf 8f4f 	dsb	sy
 8008152:	617b      	str	r3, [r7, #20]
}
 8008154:	bf00      	nop
 8008156:	e7fe      	b.n	8008156 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d01f      	beq.n	800819e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800815e:	2300      	movs	r3, #0
 8008160:	61fb      	str	r3, [r7, #28]
 8008162:	e012      	b.n	800818a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008164:	68ba      	ldr	r2, [r7, #8]
 8008166:	69fb      	ldr	r3, [r7, #28]
 8008168:	4413      	add	r3, r2
 800816a:	7819      	ldrb	r1, [r3, #0]
 800816c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800816e:	69fb      	ldr	r3, [r7, #28]
 8008170:	4413      	add	r3, r2
 8008172:	3334      	adds	r3, #52	; 0x34
 8008174:	460a      	mov	r2, r1
 8008176:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008178:	68ba      	ldr	r2, [r7, #8]
 800817a:	69fb      	ldr	r3, [r7, #28]
 800817c:	4413      	add	r3, r2
 800817e:	781b      	ldrb	r3, [r3, #0]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d006      	beq.n	8008192 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008184:	69fb      	ldr	r3, [r7, #28]
 8008186:	3301      	adds	r3, #1
 8008188:	61fb      	str	r3, [r7, #28]
 800818a:	69fb      	ldr	r3, [r7, #28]
 800818c:	2b0f      	cmp	r3, #15
 800818e:	d9e9      	bls.n	8008164 <prvInitialiseNewTask+0x64>
 8008190:	e000      	b.n	8008194 <prvInitialiseNewTask+0x94>
			{
				break;
 8008192:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008196:	2200      	movs	r2, #0
 8008198:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800819c:	e003      	b.n	80081a6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800819e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081a0:	2200      	movs	r2, #0
 80081a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80081a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a8:	2b37      	cmp	r3, #55	; 0x37
 80081aa:	d901      	bls.n	80081b0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80081ac:	2337      	movs	r3, #55	; 0x37
 80081ae:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80081b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80081b4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80081b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80081ba:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80081bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081be:	2200      	movs	r2, #0
 80081c0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80081c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081c4:	3304      	adds	r3, #4
 80081c6:	4618      	mov	r0, r3
 80081c8:	f7fe fe56 	bl	8006e78 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80081cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ce:	3318      	adds	r3, #24
 80081d0:	4618      	mov	r0, r3
 80081d2:	f7fe fe51 	bl	8006e78 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80081d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081da:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081de:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80081e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081e4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80081e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081ea:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80081ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ee:	2200      	movs	r2, #0
 80081f0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80081f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081f4:	2200      	movs	r2, #0
 80081f6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80081fa:	683a      	ldr	r2, [r7, #0]
 80081fc:	68f9      	ldr	r1, [r7, #12]
 80081fe:	69b8      	ldr	r0, [r7, #24]
 8008200:	f001 fa26 	bl	8009650 <pxPortInitialiseStack>
 8008204:	4602      	mov	r2, r0
 8008206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008208:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800820a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800820c:	2b00      	cmp	r3, #0
 800820e:	d002      	beq.n	8008216 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008212:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008214:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008216:	bf00      	nop
 8008218:	3720      	adds	r7, #32
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}
	...

08008220 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b082      	sub	sp, #8
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008228:	f001 fb3c 	bl	80098a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800822c:	4b2d      	ldr	r3, [pc, #180]	; (80082e4 <prvAddNewTaskToReadyList+0xc4>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	3301      	adds	r3, #1
 8008232:	4a2c      	ldr	r2, [pc, #176]	; (80082e4 <prvAddNewTaskToReadyList+0xc4>)
 8008234:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008236:	4b2c      	ldr	r3, [pc, #176]	; (80082e8 <prvAddNewTaskToReadyList+0xc8>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d109      	bne.n	8008252 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800823e:	4a2a      	ldr	r2, [pc, #168]	; (80082e8 <prvAddNewTaskToReadyList+0xc8>)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008244:	4b27      	ldr	r3, [pc, #156]	; (80082e4 <prvAddNewTaskToReadyList+0xc4>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	2b01      	cmp	r3, #1
 800824a:	d110      	bne.n	800826e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800824c:	f000 fc16 	bl	8008a7c <prvInitialiseTaskLists>
 8008250:	e00d      	b.n	800826e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008252:	4b26      	ldr	r3, [pc, #152]	; (80082ec <prvAddNewTaskToReadyList+0xcc>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d109      	bne.n	800826e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800825a:	4b23      	ldr	r3, [pc, #140]	; (80082e8 <prvAddNewTaskToReadyList+0xc8>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008264:	429a      	cmp	r2, r3
 8008266:	d802      	bhi.n	800826e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008268:	4a1f      	ldr	r2, [pc, #124]	; (80082e8 <prvAddNewTaskToReadyList+0xc8>)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800826e:	4b20      	ldr	r3, [pc, #128]	; (80082f0 <prvAddNewTaskToReadyList+0xd0>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	3301      	adds	r3, #1
 8008274:	4a1e      	ldr	r2, [pc, #120]	; (80082f0 <prvAddNewTaskToReadyList+0xd0>)
 8008276:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008278:	4b1d      	ldr	r3, [pc, #116]	; (80082f0 <prvAddNewTaskToReadyList+0xd0>)
 800827a:	681a      	ldr	r2, [r3, #0]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008284:	4b1b      	ldr	r3, [pc, #108]	; (80082f4 <prvAddNewTaskToReadyList+0xd4>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	429a      	cmp	r2, r3
 800828a:	d903      	bls.n	8008294 <prvAddNewTaskToReadyList+0x74>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008290:	4a18      	ldr	r2, [pc, #96]	; (80082f4 <prvAddNewTaskToReadyList+0xd4>)
 8008292:	6013      	str	r3, [r2, #0]
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008298:	4613      	mov	r3, r2
 800829a:	009b      	lsls	r3, r3, #2
 800829c:	4413      	add	r3, r2
 800829e:	009b      	lsls	r3, r3, #2
 80082a0:	4a15      	ldr	r2, [pc, #84]	; (80082f8 <prvAddNewTaskToReadyList+0xd8>)
 80082a2:	441a      	add	r2, r3
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	3304      	adds	r3, #4
 80082a8:	4619      	mov	r1, r3
 80082aa:	4610      	mov	r0, r2
 80082ac:	f7fe fdf1 	bl	8006e92 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80082b0:	f001 fb28 	bl	8009904 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80082b4:	4b0d      	ldr	r3, [pc, #52]	; (80082ec <prvAddNewTaskToReadyList+0xcc>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d00e      	beq.n	80082da <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80082bc:	4b0a      	ldr	r3, [pc, #40]	; (80082e8 <prvAddNewTaskToReadyList+0xc8>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d207      	bcs.n	80082da <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80082ca:	4b0c      	ldr	r3, [pc, #48]	; (80082fc <prvAddNewTaskToReadyList+0xdc>)
 80082cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082d0:	601a      	str	r2, [r3, #0]
 80082d2:	f3bf 8f4f 	dsb	sy
 80082d6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80082da:	bf00      	nop
 80082dc:	3708      	adds	r7, #8
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}
 80082e2:	bf00      	nop
 80082e4:	20000f04 	.word	0x20000f04
 80082e8:	20000a30 	.word	0x20000a30
 80082ec:	20000f10 	.word	0x20000f10
 80082f0:	20000f20 	.word	0x20000f20
 80082f4:	20000f0c 	.word	0x20000f0c
 80082f8:	20000a34 	.word	0x20000a34
 80082fc:	e000ed04 	.word	0xe000ed04

08008300 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008300:	b580      	push	{r7, lr}
 8008302:	b084      	sub	sp, #16
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008308:	2300      	movs	r3, #0
 800830a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d017      	beq.n	8008342 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008312:	4b13      	ldr	r3, [pc, #76]	; (8008360 <vTaskDelay+0x60>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d00a      	beq.n	8008330 <vTaskDelay+0x30>
	__asm volatile
 800831a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800831e:	f383 8811 	msr	BASEPRI, r3
 8008322:	f3bf 8f6f 	isb	sy
 8008326:	f3bf 8f4f 	dsb	sy
 800832a:	60bb      	str	r3, [r7, #8]
}
 800832c:	bf00      	nop
 800832e:	e7fe      	b.n	800832e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008330:	f000 f880 	bl	8008434 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008334:	2100      	movs	r1, #0
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 fde8 	bl	8008f0c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800833c:	f000 f888 	bl	8008450 <xTaskResumeAll>
 8008340:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d107      	bne.n	8008358 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008348:	4b06      	ldr	r3, [pc, #24]	; (8008364 <vTaskDelay+0x64>)
 800834a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800834e:	601a      	str	r2, [r3, #0]
 8008350:	f3bf 8f4f 	dsb	sy
 8008354:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008358:	bf00      	nop
 800835a:	3710      	adds	r7, #16
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}
 8008360:	20000f2c 	.word	0x20000f2c
 8008364:	e000ed04 	.word	0xe000ed04

08008368 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b08a      	sub	sp, #40	; 0x28
 800836c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800836e:	2300      	movs	r3, #0
 8008370:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008372:	2300      	movs	r3, #0
 8008374:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008376:	463a      	mov	r2, r7
 8008378:	1d39      	adds	r1, r7, #4
 800837a:	f107 0308 	add.w	r3, r7, #8
 800837e:	4618      	mov	r0, r3
 8008380:	f7fe fd26 	bl	8006dd0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008384:	6839      	ldr	r1, [r7, #0]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	68ba      	ldr	r2, [r7, #8]
 800838a:	9202      	str	r2, [sp, #8]
 800838c:	9301      	str	r3, [sp, #4]
 800838e:	2300      	movs	r3, #0
 8008390:	9300      	str	r3, [sp, #0]
 8008392:	2300      	movs	r3, #0
 8008394:	460a      	mov	r2, r1
 8008396:	4921      	ldr	r1, [pc, #132]	; (800841c <vTaskStartScheduler+0xb4>)
 8008398:	4821      	ldr	r0, [pc, #132]	; (8008420 <vTaskStartScheduler+0xb8>)
 800839a:	f7ff fe0f 	bl	8007fbc <xTaskCreateStatic>
 800839e:	4603      	mov	r3, r0
 80083a0:	4a20      	ldr	r2, [pc, #128]	; (8008424 <vTaskStartScheduler+0xbc>)
 80083a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80083a4:	4b1f      	ldr	r3, [pc, #124]	; (8008424 <vTaskStartScheduler+0xbc>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d002      	beq.n	80083b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80083ac:	2301      	movs	r3, #1
 80083ae:	617b      	str	r3, [r7, #20]
 80083b0:	e001      	b.n	80083b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80083b2:	2300      	movs	r3, #0
 80083b4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	2b01      	cmp	r3, #1
 80083ba:	d102      	bne.n	80083c2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80083bc:	f000 fdfa 	bl	8008fb4 <xTimerCreateTimerTask>
 80083c0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d116      	bne.n	80083f6 <vTaskStartScheduler+0x8e>
	__asm volatile
 80083c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083cc:	f383 8811 	msr	BASEPRI, r3
 80083d0:	f3bf 8f6f 	isb	sy
 80083d4:	f3bf 8f4f 	dsb	sy
 80083d8:	613b      	str	r3, [r7, #16]
}
 80083da:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80083dc:	4b12      	ldr	r3, [pc, #72]	; (8008428 <vTaskStartScheduler+0xc0>)
 80083de:	f04f 32ff 	mov.w	r2, #4294967295
 80083e2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80083e4:	4b11      	ldr	r3, [pc, #68]	; (800842c <vTaskStartScheduler+0xc4>)
 80083e6:	2201      	movs	r2, #1
 80083e8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80083ea:	4b11      	ldr	r3, [pc, #68]	; (8008430 <vTaskStartScheduler+0xc8>)
 80083ec:	2200      	movs	r2, #0
 80083ee:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80083f0:	f001 f9b6 	bl	8009760 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80083f4:	e00e      	b.n	8008414 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083fc:	d10a      	bne.n	8008414 <vTaskStartScheduler+0xac>
	__asm volatile
 80083fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008402:	f383 8811 	msr	BASEPRI, r3
 8008406:	f3bf 8f6f 	isb	sy
 800840a:	f3bf 8f4f 	dsb	sy
 800840e:	60fb      	str	r3, [r7, #12]
}
 8008410:	bf00      	nop
 8008412:	e7fe      	b.n	8008412 <vTaskStartScheduler+0xaa>
}
 8008414:	bf00      	nop
 8008416:	3718      	adds	r7, #24
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}
 800841c:	0800f18c 	.word	0x0800f18c
 8008420:	08008a4d 	.word	0x08008a4d
 8008424:	20000f28 	.word	0x20000f28
 8008428:	20000f24 	.word	0x20000f24
 800842c:	20000f10 	.word	0x20000f10
 8008430:	20000f08 	.word	0x20000f08

08008434 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008434:	b480      	push	{r7}
 8008436:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008438:	4b04      	ldr	r3, [pc, #16]	; (800844c <vTaskSuspendAll+0x18>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	3301      	adds	r3, #1
 800843e:	4a03      	ldr	r2, [pc, #12]	; (800844c <vTaskSuspendAll+0x18>)
 8008440:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008442:	bf00      	nop
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr
 800844c:	20000f2c 	.word	0x20000f2c

08008450 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b084      	sub	sp, #16
 8008454:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008456:	2300      	movs	r3, #0
 8008458:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800845a:	2300      	movs	r3, #0
 800845c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800845e:	4b42      	ldr	r3, [pc, #264]	; (8008568 <xTaskResumeAll+0x118>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d10a      	bne.n	800847c <xTaskResumeAll+0x2c>
	__asm volatile
 8008466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800846a:	f383 8811 	msr	BASEPRI, r3
 800846e:	f3bf 8f6f 	isb	sy
 8008472:	f3bf 8f4f 	dsb	sy
 8008476:	603b      	str	r3, [r7, #0]
}
 8008478:	bf00      	nop
 800847a:	e7fe      	b.n	800847a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800847c:	f001 fa12 	bl	80098a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008480:	4b39      	ldr	r3, [pc, #228]	; (8008568 <xTaskResumeAll+0x118>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	3b01      	subs	r3, #1
 8008486:	4a38      	ldr	r2, [pc, #224]	; (8008568 <xTaskResumeAll+0x118>)
 8008488:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800848a:	4b37      	ldr	r3, [pc, #220]	; (8008568 <xTaskResumeAll+0x118>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d162      	bne.n	8008558 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008492:	4b36      	ldr	r3, [pc, #216]	; (800856c <xTaskResumeAll+0x11c>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d05e      	beq.n	8008558 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800849a:	e02f      	b.n	80084fc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800849c:	4b34      	ldr	r3, [pc, #208]	; (8008570 <xTaskResumeAll+0x120>)
 800849e:	68db      	ldr	r3, [r3, #12]
 80084a0:	68db      	ldr	r3, [r3, #12]
 80084a2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	3318      	adds	r3, #24
 80084a8:	4618      	mov	r0, r3
 80084aa:	f7fe fd4f 	bl	8006f4c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	3304      	adds	r3, #4
 80084b2:	4618      	mov	r0, r3
 80084b4:	f7fe fd4a 	bl	8006f4c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084bc:	4b2d      	ldr	r3, [pc, #180]	; (8008574 <xTaskResumeAll+0x124>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d903      	bls.n	80084cc <xTaskResumeAll+0x7c>
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084c8:	4a2a      	ldr	r2, [pc, #168]	; (8008574 <xTaskResumeAll+0x124>)
 80084ca:	6013      	str	r3, [r2, #0]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084d0:	4613      	mov	r3, r2
 80084d2:	009b      	lsls	r3, r3, #2
 80084d4:	4413      	add	r3, r2
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	4a27      	ldr	r2, [pc, #156]	; (8008578 <xTaskResumeAll+0x128>)
 80084da:	441a      	add	r2, r3
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	3304      	adds	r3, #4
 80084e0:	4619      	mov	r1, r3
 80084e2:	4610      	mov	r0, r2
 80084e4:	f7fe fcd5 	bl	8006e92 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084ec:	4b23      	ldr	r3, [pc, #140]	; (800857c <xTaskResumeAll+0x12c>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d302      	bcc.n	80084fc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80084f6:	4b22      	ldr	r3, [pc, #136]	; (8008580 <xTaskResumeAll+0x130>)
 80084f8:	2201      	movs	r2, #1
 80084fa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80084fc:	4b1c      	ldr	r3, [pc, #112]	; (8008570 <xTaskResumeAll+0x120>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d1cb      	bne.n	800849c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d001      	beq.n	800850e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800850a:	f000 fb55 	bl	8008bb8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800850e:	4b1d      	ldr	r3, [pc, #116]	; (8008584 <xTaskResumeAll+0x134>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d010      	beq.n	800853c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800851a:	f000 f847 	bl	80085ac <xTaskIncrementTick>
 800851e:	4603      	mov	r3, r0
 8008520:	2b00      	cmp	r3, #0
 8008522:	d002      	beq.n	800852a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008524:	4b16      	ldr	r3, [pc, #88]	; (8008580 <xTaskResumeAll+0x130>)
 8008526:	2201      	movs	r2, #1
 8008528:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	3b01      	subs	r3, #1
 800852e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d1f1      	bne.n	800851a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008536:	4b13      	ldr	r3, [pc, #76]	; (8008584 <xTaskResumeAll+0x134>)
 8008538:	2200      	movs	r2, #0
 800853a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800853c:	4b10      	ldr	r3, [pc, #64]	; (8008580 <xTaskResumeAll+0x130>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d009      	beq.n	8008558 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008544:	2301      	movs	r3, #1
 8008546:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008548:	4b0f      	ldr	r3, [pc, #60]	; (8008588 <xTaskResumeAll+0x138>)
 800854a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800854e:	601a      	str	r2, [r3, #0]
 8008550:	f3bf 8f4f 	dsb	sy
 8008554:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008558:	f001 f9d4 	bl	8009904 <vPortExitCritical>

	return xAlreadyYielded;
 800855c:	68bb      	ldr	r3, [r7, #8]
}
 800855e:	4618      	mov	r0, r3
 8008560:	3710      	adds	r7, #16
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}
 8008566:	bf00      	nop
 8008568:	20000f2c 	.word	0x20000f2c
 800856c:	20000f04 	.word	0x20000f04
 8008570:	20000ec4 	.word	0x20000ec4
 8008574:	20000f0c 	.word	0x20000f0c
 8008578:	20000a34 	.word	0x20000a34
 800857c:	20000a30 	.word	0x20000a30
 8008580:	20000f18 	.word	0x20000f18
 8008584:	20000f14 	.word	0x20000f14
 8008588:	e000ed04 	.word	0xe000ed04

0800858c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008592:	4b05      	ldr	r3, [pc, #20]	; (80085a8 <xTaskGetTickCount+0x1c>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008598:	687b      	ldr	r3, [r7, #4]
}
 800859a:	4618      	mov	r0, r3
 800859c:	370c      	adds	r7, #12
 800859e:	46bd      	mov	sp, r7
 80085a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a4:	4770      	bx	lr
 80085a6:	bf00      	nop
 80085a8:	20000f08 	.word	0x20000f08

080085ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b086      	sub	sp, #24
 80085b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80085b2:	2300      	movs	r3, #0
 80085b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085b6:	4b4f      	ldr	r3, [pc, #316]	; (80086f4 <xTaskIncrementTick+0x148>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	f040 808f 	bne.w	80086de <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80085c0:	4b4d      	ldr	r3, [pc, #308]	; (80086f8 <xTaskIncrementTick+0x14c>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	3301      	adds	r3, #1
 80085c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80085c8:	4a4b      	ldr	r2, [pc, #300]	; (80086f8 <xTaskIncrementTick+0x14c>)
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d120      	bne.n	8008616 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80085d4:	4b49      	ldr	r3, [pc, #292]	; (80086fc <xTaskIncrementTick+0x150>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d00a      	beq.n	80085f4 <xTaskIncrementTick+0x48>
	__asm volatile
 80085de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085e2:	f383 8811 	msr	BASEPRI, r3
 80085e6:	f3bf 8f6f 	isb	sy
 80085ea:	f3bf 8f4f 	dsb	sy
 80085ee:	603b      	str	r3, [r7, #0]
}
 80085f0:	bf00      	nop
 80085f2:	e7fe      	b.n	80085f2 <xTaskIncrementTick+0x46>
 80085f4:	4b41      	ldr	r3, [pc, #260]	; (80086fc <xTaskIncrementTick+0x150>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	60fb      	str	r3, [r7, #12]
 80085fa:	4b41      	ldr	r3, [pc, #260]	; (8008700 <xTaskIncrementTick+0x154>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a3f      	ldr	r2, [pc, #252]	; (80086fc <xTaskIncrementTick+0x150>)
 8008600:	6013      	str	r3, [r2, #0]
 8008602:	4a3f      	ldr	r2, [pc, #252]	; (8008700 <xTaskIncrementTick+0x154>)
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	6013      	str	r3, [r2, #0]
 8008608:	4b3e      	ldr	r3, [pc, #248]	; (8008704 <xTaskIncrementTick+0x158>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	3301      	adds	r3, #1
 800860e:	4a3d      	ldr	r2, [pc, #244]	; (8008704 <xTaskIncrementTick+0x158>)
 8008610:	6013      	str	r3, [r2, #0]
 8008612:	f000 fad1 	bl	8008bb8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008616:	4b3c      	ldr	r3, [pc, #240]	; (8008708 <xTaskIncrementTick+0x15c>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	693a      	ldr	r2, [r7, #16]
 800861c:	429a      	cmp	r2, r3
 800861e:	d349      	bcc.n	80086b4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008620:	4b36      	ldr	r3, [pc, #216]	; (80086fc <xTaskIncrementTick+0x150>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d104      	bne.n	8008634 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800862a:	4b37      	ldr	r3, [pc, #220]	; (8008708 <xTaskIncrementTick+0x15c>)
 800862c:	f04f 32ff 	mov.w	r2, #4294967295
 8008630:	601a      	str	r2, [r3, #0]
					break;
 8008632:	e03f      	b.n	80086b4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008634:	4b31      	ldr	r3, [pc, #196]	; (80086fc <xTaskIncrementTick+0x150>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	68db      	ldr	r3, [r3, #12]
 800863a:	68db      	ldr	r3, [r3, #12]
 800863c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008644:	693a      	ldr	r2, [r7, #16]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	429a      	cmp	r2, r3
 800864a:	d203      	bcs.n	8008654 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800864c:	4a2e      	ldr	r2, [pc, #184]	; (8008708 <xTaskIncrementTick+0x15c>)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008652:	e02f      	b.n	80086b4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	3304      	adds	r3, #4
 8008658:	4618      	mov	r0, r3
 800865a:	f7fe fc77 	bl	8006f4c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008662:	2b00      	cmp	r3, #0
 8008664:	d004      	beq.n	8008670 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	3318      	adds	r3, #24
 800866a:	4618      	mov	r0, r3
 800866c:	f7fe fc6e 	bl	8006f4c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008674:	4b25      	ldr	r3, [pc, #148]	; (800870c <xTaskIncrementTick+0x160>)
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	429a      	cmp	r2, r3
 800867a:	d903      	bls.n	8008684 <xTaskIncrementTick+0xd8>
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008680:	4a22      	ldr	r2, [pc, #136]	; (800870c <xTaskIncrementTick+0x160>)
 8008682:	6013      	str	r3, [r2, #0]
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008688:	4613      	mov	r3, r2
 800868a:	009b      	lsls	r3, r3, #2
 800868c:	4413      	add	r3, r2
 800868e:	009b      	lsls	r3, r3, #2
 8008690:	4a1f      	ldr	r2, [pc, #124]	; (8008710 <xTaskIncrementTick+0x164>)
 8008692:	441a      	add	r2, r3
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	3304      	adds	r3, #4
 8008698:	4619      	mov	r1, r3
 800869a:	4610      	mov	r0, r2
 800869c:	f7fe fbf9 	bl	8006e92 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086a4:	4b1b      	ldr	r3, [pc, #108]	; (8008714 <xTaskIncrementTick+0x168>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086aa:	429a      	cmp	r2, r3
 80086ac:	d3b8      	bcc.n	8008620 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80086ae:	2301      	movs	r3, #1
 80086b0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086b2:	e7b5      	b.n	8008620 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80086b4:	4b17      	ldr	r3, [pc, #92]	; (8008714 <xTaskIncrementTick+0x168>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086ba:	4915      	ldr	r1, [pc, #84]	; (8008710 <xTaskIncrementTick+0x164>)
 80086bc:	4613      	mov	r3, r2
 80086be:	009b      	lsls	r3, r3, #2
 80086c0:	4413      	add	r3, r2
 80086c2:	009b      	lsls	r3, r3, #2
 80086c4:	440b      	add	r3, r1
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	d901      	bls.n	80086d0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80086cc:	2301      	movs	r3, #1
 80086ce:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80086d0:	4b11      	ldr	r3, [pc, #68]	; (8008718 <xTaskIncrementTick+0x16c>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d007      	beq.n	80086e8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80086d8:	2301      	movs	r3, #1
 80086da:	617b      	str	r3, [r7, #20]
 80086dc:	e004      	b.n	80086e8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80086de:	4b0f      	ldr	r3, [pc, #60]	; (800871c <xTaskIncrementTick+0x170>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	3301      	adds	r3, #1
 80086e4:	4a0d      	ldr	r2, [pc, #52]	; (800871c <xTaskIncrementTick+0x170>)
 80086e6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80086e8:	697b      	ldr	r3, [r7, #20]
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3718      	adds	r7, #24
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}
 80086f2:	bf00      	nop
 80086f4:	20000f2c 	.word	0x20000f2c
 80086f8:	20000f08 	.word	0x20000f08
 80086fc:	20000ebc 	.word	0x20000ebc
 8008700:	20000ec0 	.word	0x20000ec0
 8008704:	20000f1c 	.word	0x20000f1c
 8008708:	20000f24 	.word	0x20000f24
 800870c:	20000f0c 	.word	0x20000f0c
 8008710:	20000a34 	.word	0x20000a34
 8008714:	20000a30 	.word	0x20000a30
 8008718:	20000f18 	.word	0x20000f18
 800871c:	20000f14 	.word	0x20000f14

08008720 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008720:	b480      	push	{r7}
 8008722:	b085      	sub	sp, #20
 8008724:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008726:	4b28      	ldr	r3, [pc, #160]	; (80087c8 <vTaskSwitchContext+0xa8>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d003      	beq.n	8008736 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800872e:	4b27      	ldr	r3, [pc, #156]	; (80087cc <vTaskSwitchContext+0xac>)
 8008730:	2201      	movs	r2, #1
 8008732:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008734:	e041      	b.n	80087ba <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8008736:	4b25      	ldr	r3, [pc, #148]	; (80087cc <vTaskSwitchContext+0xac>)
 8008738:	2200      	movs	r2, #0
 800873a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800873c:	4b24      	ldr	r3, [pc, #144]	; (80087d0 <vTaskSwitchContext+0xb0>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	60fb      	str	r3, [r7, #12]
 8008742:	e010      	b.n	8008766 <vTaskSwitchContext+0x46>
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d10a      	bne.n	8008760 <vTaskSwitchContext+0x40>
	__asm volatile
 800874a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800874e:	f383 8811 	msr	BASEPRI, r3
 8008752:	f3bf 8f6f 	isb	sy
 8008756:	f3bf 8f4f 	dsb	sy
 800875a:	607b      	str	r3, [r7, #4]
}
 800875c:	bf00      	nop
 800875e:	e7fe      	b.n	800875e <vTaskSwitchContext+0x3e>
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	3b01      	subs	r3, #1
 8008764:	60fb      	str	r3, [r7, #12]
 8008766:	491b      	ldr	r1, [pc, #108]	; (80087d4 <vTaskSwitchContext+0xb4>)
 8008768:	68fa      	ldr	r2, [r7, #12]
 800876a:	4613      	mov	r3, r2
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	4413      	add	r3, r2
 8008770:	009b      	lsls	r3, r3, #2
 8008772:	440b      	add	r3, r1
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d0e4      	beq.n	8008744 <vTaskSwitchContext+0x24>
 800877a:	68fa      	ldr	r2, [r7, #12]
 800877c:	4613      	mov	r3, r2
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	4413      	add	r3, r2
 8008782:	009b      	lsls	r3, r3, #2
 8008784:	4a13      	ldr	r2, [pc, #76]	; (80087d4 <vTaskSwitchContext+0xb4>)
 8008786:	4413      	add	r3, r2
 8008788:	60bb      	str	r3, [r7, #8]
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	685b      	ldr	r3, [r3, #4]
 800878e:	685a      	ldr	r2, [r3, #4]
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	605a      	str	r2, [r3, #4]
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	685a      	ldr	r2, [r3, #4]
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	3308      	adds	r3, #8
 800879c:	429a      	cmp	r2, r3
 800879e:	d104      	bne.n	80087aa <vTaskSwitchContext+0x8a>
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	685b      	ldr	r3, [r3, #4]
 80087a4:	685a      	ldr	r2, [r3, #4]
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	605a      	str	r2, [r3, #4]
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	685b      	ldr	r3, [r3, #4]
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	4a09      	ldr	r2, [pc, #36]	; (80087d8 <vTaskSwitchContext+0xb8>)
 80087b2:	6013      	str	r3, [r2, #0]
 80087b4:	4a06      	ldr	r2, [pc, #24]	; (80087d0 <vTaskSwitchContext+0xb0>)
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	6013      	str	r3, [r2, #0]
}
 80087ba:	bf00      	nop
 80087bc:	3714      	adds	r7, #20
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr
 80087c6:	bf00      	nop
 80087c8:	20000f2c 	.word	0x20000f2c
 80087cc:	20000f18 	.word	0x20000f18
 80087d0:	20000f0c 	.word	0x20000f0c
 80087d4:	20000a34 	.word	0x20000a34
 80087d8:	20000a30 	.word	0x20000a30

080087dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b084      	sub	sp, #16
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
 80087e4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d10a      	bne.n	8008802 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80087ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087f0:	f383 8811 	msr	BASEPRI, r3
 80087f4:	f3bf 8f6f 	isb	sy
 80087f8:	f3bf 8f4f 	dsb	sy
 80087fc:	60fb      	str	r3, [r7, #12]
}
 80087fe:	bf00      	nop
 8008800:	e7fe      	b.n	8008800 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008802:	4b07      	ldr	r3, [pc, #28]	; (8008820 <vTaskPlaceOnEventList+0x44>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	3318      	adds	r3, #24
 8008808:	4619      	mov	r1, r3
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f7fe fb65 	bl	8006eda <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008810:	2101      	movs	r1, #1
 8008812:	6838      	ldr	r0, [r7, #0]
 8008814:	f000 fb7a 	bl	8008f0c <prvAddCurrentTaskToDelayedList>
}
 8008818:	bf00      	nop
 800881a:	3710      	adds	r7, #16
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}
 8008820:	20000a30 	.word	0x20000a30

08008824 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008824:	b580      	push	{r7, lr}
 8008826:	b086      	sub	sp, #24
 8008828:	af00      	add	r7, sp, #0
 800882a:	60f8      	str	r0, [r7, #12]
 800882c:	60b9      	str	r1, [r7, #8]
 800882e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d10a      	bne.n	800884c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800883a:	f383 8811 	msr	BASEPRI, r3
 800883e:	f3bf 8f6f 	isb	sy
 8008842:	f3bf 8f4f 	dsb	sy
 8008846:	617b      	str	r3, [r7, #20]
}
 8008848:	bf00      	nop
 800884a:	e7fe      	b.n	800884a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800884c:	4b0a      	ldr	r3, [pc, #40]	; (8008878 <vTaskPlaceOnEventListRestricted+0x54>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	3318      	adds	r3, #24
 8008852:	4619      	mov	r1, r3
 8008854:	68f8      	ldr	r0, [r7, #12]
 8008856:	f7fe fb1c 	bl	8006e92 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d002      	beq.n	8008866 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008860:	f04f 33ff 	mov.w	r3, #4294967295
 8008864:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008866:	6879      	ldr	r1, [r7, #4]
 8008868:	68b8      	ldr	r0, [r7, #8]
 800886a:	f000 fb4f 	bl	8008f0c <prvAddCurrentTaskToDelayedList>
	}
 800886e:	bf00      	nop
 8008870:	3718      	adds	r7, #24
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}
 8008876:	bf00      	nop
 8008878:	20000a30 	.word	0x20000a30

0800887c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b086      	sub	sp, #24
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	68db      	ldr	r3, [r3, #12]
 8008888:	68db      	ldr	r3, [r3, #12]
 800888a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d10a      	bne.n	80088a8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008896:	f383 8811 	msr	BASEPRI, r3
 800889a:	f3bf 8f6f 	isb	sy
 800889e:	f3bf 8f4f 	dsb	sy
 80088a2:	60fb      	str	r3, [r7, #12]
}
 80088a4:	bf00      	nop
 80088a6:	e7fe      	b.n	80088a6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	3318      	adds	r3, #24
 80088ac:	4618      	mov	r0, r3
 80088ae:	f7fe fb4d 	bl	8006f4c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088b2:	4b1e      	ldr	r3, [pc, #120]	; (800892c <xTaskRemoveFromEventList+0xb0>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d11d      	bne.n	80088f6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	3304      	adds	r3, #4
 80088be:	4618      	mov	r0, r3
 80088c0:	f7fe fb44 	bl	8006f4c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088c8:	4b19      	ldr	r3, [pc, #100]	; (8008930 <xTaskRemoveFromEventList+0xb4>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	429a      	cmp	r2, r3
 80088ce:	d903      	bls.n	80088d8 <xTaskRemoveFromEventList+0x5c>
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088d4:	4a16      	ldr	r2, [pc, #88]	; (8008930 <xTaskRemoveFromEventList+0xb4>)
 80088d6:	6013      	str	r3, [r2, #0]
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088dc:	4613      	mov	r3, r2
 80088de:	009b      	lsls	r3, r3, #2
 80088e0:	4413      	add	r3, r2
 80088e2:	009b      	lsls	r3, r3, #2
 80088e4:	4a13      	ldr	r2, [pc, #76]	; (8008934 <xTaskRemoveFromEventList+0xb8>)
 80088e6:	441a      	add	r2, r3
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	3304      	adds	r3, #4
 80088ec:	4619      	mov	r1, r3
 80088ee:	4610      	mov	r0, r2
 80088f0:	f7fe facf 	bl	8006e92 <vListInsertEnd>
 80088f4:	e005      	b.n	8008902 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	3318      	adds	r3, #24
 80088fa:	4619      	mov	r1, r3
 80088fc:	480e      	ldr	r0, [pc, #56]	; (8008938 <xTaskRemoveFromEventList+0xbc>)
 80088fe:	f7fe fac8 	bl	8006e92 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008906:	4b0d      	ldr	r3, [pc, #52]	; (800893c <xTaskRemoveFromEventList+0xc0>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800890c:	429a      	cmp	r2, r3
 800890e:	d905      	bls.n	800891c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008910:	2301      	movs	r3, #1
 8008912:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008914:	4b0a      	ldr	r3, [pc, #40]	; (8008940 <xTaskRemoveFromEventList+0xc4>)
 8008916:	2201      	movs	r2, #1
 8008918:	601a      	str	r2, [r3, #0]
 800891a:	e001      	b.n	8008920 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800891c:	2300      	movs	r3, #0
 800891e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008920:	697b      	ldr	r3, [r7, #20]
}
 8008922:	4618      	mov	r0, r3
 8008924:	3718      	adds	r7, #24
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}
 800892a:	bf00      	nop
 800892c:	20000f2c 	.word	0x20000f2c
 8008930:	20000f0c 	.word	0x20000f0c
 8008934:	20000a34 	.word	0x20000a34
 8008938:	20000ec4 	.word	0x20000ec4
 800893c:	20000a30 	.word	0x20000a30
 8008940:	20000f18 	.word	0x20000f18

08008944 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800894c:	4b06      	ldr	r3, [pc, #24]	; (8008968 <vTaskInternalSetTimeOutState+0x24>)
 800894e:	681a      	ldr	r2, [r3, #0]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008954:	4b05      	ldr	r3, [pc, #20]	; (800896c <vTaskInternalSetTimeOutState+0x28>)
 8008956:	681a      	ldr	r2, [r3, #0]
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	605a      	str	r2, [r3, #4]
}
 800895c:	bf00      	nop
 800895e:	370c      	adds	r7, #12
 8008960:	46bd      	mov	sp, r7
 8008962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008966:	4770      	bx	lr
 8008968:	20000f1c 	.word	0x20000f1c
 800896c:	20000f08 	.word	0x20000f08

08008970 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b088      	sub	sp, #32
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d10a      	bne.n	8008996 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008984:	f383 8811 	msr	BASEPRI, r3
 8008988:	f3bf 8f6f 	isb	sy
 800898c:	f3bf 8f4f 	dsb	sy
 8008990:	613b      	str	r3, [r7, #16]
}
 8008992:	bf00      	nop
 8008994:	e7fe      	b.n	8008994 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d10a      	bne.n	80089b2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800899c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a0:	f383 8811 	msr	BASEPRI, r3
 80089a4:	f3bf 8f6f 	isb	sy
 80089a8:	f3bf 8f4f 	dsb	sy
 80089ac:	60fb      	str	r3, [r7, #12]
}
 80089ae:	bf00      	nop
 80089b0:	e7fe      	b.n	80089b0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80089b2:	f000 ff77 	bl	80098a4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80089b6:	4b1d      	ldr	r3, [pc, #116]	; (8008a2c <xTaskCheckForTimeOut+0xbc>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	685b      	ldr	r3, [r3, #4]
 80089c0:	69ba      	ldr	r2, [r7, #24]
 80089c2:	1ad3      	subs	r3, r2, r3
 80089c4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089ce:	d102      	bne.n	80089d6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80089d0:	2300      	movs	r3, #0
 80089d2:	61fb      	str	r3, [r7, #28]
 80089d4:	e023      	b.n	8008a1e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681a      	ldr	r2, [r3, #0]
 80089da:	4b15      	ldr	r3, [pc, #84]	; (8008a30 <xTaskCheckForTimeOut+0xc0>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	429a      	cmp	r2, r3
 80089e0:	d007      	beq.n	80089f2 <xTaskCheckForTimeOut+0x82>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	685b      	ldr	r3, [r3, #4]
 80089e6:	69ba      	ldr	r2, [r7, #24]
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d302      	bcc.n	80089f2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80089ec:	2301      	movs	r3, #1
 80089ee:	61fb      	str	r3, [r7, #28]
 80089f0:	e015      	b.n	8008a1e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	697a      	ldr	r2, [r7, #20]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d20b      	bcs.n	8008a14 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	681a      	ldr	r2, [r3, #0]
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	1ad2      	subs	r2, r2, r3
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f7ff ff9b 	bl	8008944 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	61fb      	str	r3, [r7, #28]
 8008a12:	e004      	b.n	8008a1e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	2200      	movs	r2, #0
 8008a18:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008a1e:	f000 ff71 	bl	8009904 <vPortExitCritical>

	return xReturn;
 8008a22:	69fb      	ldr	r3, [r7, #28]
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	3720      	adds	r7, #32
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	bd80      	pop	{r7, pc}
 8008a2c:	20000f08 	.word	0x20000f08
 8008a30:	20000f1c 	.word	0x20000f1c

08008a34 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008a34:	b480      	push	{r7}
 8008a36:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008a38:	4b03      	ldr	r3, [pc, #12]	; (8008a48 <vTaskMissedYield+0x14>)
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	601a      	str	r2, [r3, #0]
}
 8008a3e:	bf00      	nop
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr
 8008a48:	20000f18 	.word	0x20000f18

08008a4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b082      	sub	sp, #8
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008a54:	f000 f852 	bl	8008afc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008a58:	4b06      	ldr	r3, [pc, #24]	; (8008a74 <prvIdleTask+0x28>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	2b01      	cmp	r3, #1
 8008a5e:	d9f9      	bls.n	8008a54 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008a60:	4b05      	ldr	r3, [pc, #20]	; (8008a78 <prvIdleTask+0x2c>)
 8008a62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a66:	601a      	str	r2, [r3, #0]
 8008a68:	f3bf 8f4f 	dsb	sy
 8008a6c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008a70:	e7f0      	b.n	8008a54 <prvIdleTask+0x8>
 8008a72:	bf00      	nop
 8008a74:	20000a34 	.word	0x20000a34
 8008a78:	e000ed04 	.word	0xe000ed04

08008a7c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b082      	sub	sp, #8
 8008a80:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a82:	2300      	movs	r3, #0
 8008a84:	607b      	str	r3, [r7, #4]
 8008a86:	e00c      	b.n	8008aa2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008a88:	687a      	ldr	r2, [r7, #4]
 8008a8a:	4613      	mov	r3, r2
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	4413      	add	r3, r2
 8008a90:	009b      	lsls	r3, r3, #2
 8008a92:	4a12      	ldr	r2, [pc, #72]	; (8008adc <prvInitialiseTaskLists+0x60>)
 8008a94:	4413      	add	r3, r2
 8008a96:	4618      	mov	r0, r3
 8008a98:	f7fe f9ce 	bl	8006e38 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	3301      	adds	r3, #1
 8008aa0:	607b      	str	r3, [r7, #4]
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2b37      	cmp	r3, #55	; 0x37
 8008aa6:	d9ef      	bls.n	8008a88 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008aa8:	480d      	ldr	r0, [pc, #52]	; (8008ae0 <prvInitialiseTaskLists+0x64>)
 8008aaa:	f7fe f9c5 	bl	8006e38 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008aae:	480d      	ldr	r0, [pc, #52]	; (8008ae4 <prvInitialiseTaskLists+0x68>)
 8008ab0:	f7fe f9c2 	bl	8006e38 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008ab4:	480c      	ldr	r0, [pc, #48]	; (8008ae8 <prvInitialiseTaskLists+0x6c>)
 8008ab6:	f7fe f9bf 	bl	8006e38 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008aba:	480c      	ldr	r0, [pc, #48]	; (8008aec <prvInitialiseTaskLists+0x70>)
 8008abc:	f7fe f9bc 	bl	8006e38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008ac0:	480b      	ldr	r0, [pc, #44]	; (8008af0 <prvInitialiseTaskLists+0x74>)
 8008ac2:	f7fe f9b9 	bl	8006e38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008ac6:	4b0b      	ldr	r3, [pc, #44]	; (8008af4 <prvInitialiseTaskLists+0x78>)
 8008ac8:	4a05      	ldr	r2, [pc, #20]	; (8008ae0 <prvInitialiseTaskLists+0x64>)
 8008aca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008acc:	4b0a      	ldr	r3, [pc, #40]	; (8008af8 <prvInitialiseTaskLists+0x7c>)
 8008ace:	4a05      	ldr	r2, [pc, #20]	; (8008ae4 <prvInitialiseTaskLists+0x68>)
 8008ad0:	601a      	str	r2, [r3, #0]
}
 8008ad2:	bf00      	nop
 8008ad4:	3708      	adds	r7, #8
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}
 8008ada:	bf00      	nop
 8008adc:	20000a34 	.word	0x20000a34
 8008ae0:	20000e94 	.word	0x20000e94
 8008ae4:	20000ea8 	.word	0x20000ea8
 8008ae8:	20000ec4 	.word	0x20000ec4
 8008aec:	20000ed8 	.word	0x20000ed8
 8008af0:	20000ef0 	.word	0x20000ef0
 8008af4:	20000ebc 	.word	0x20000ebc
 8008af8:	20000ec0 	.word	0x20000ec0

08008afc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b082      	sub	sp, #8
 8008b00:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008b02:	e019      	b.n	8008b38 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008b04:	f000 fece 	bl	80098a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b08:	4b10      	ldr	r3, [pc, #64]	; (8008b4c <prvCheckTasksWaitingTermination+0x50>)
 8008b0a:	68db      	ldr	r3, [r3, #12]
 8008b0c:	68db      	ldr	r3, [r3, #12]
 8008b0e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	3304      	adds	r3, #4
 8008b14:	4618      	mov	r0, r3
 8008b16:	f7fe fa19 	bl	8006f4c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008b1a:	4b0d      	ldr	r3, [pc, #52]	; (8008b50 <prvCheckTasksWaitingTermination+0x54>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	3b01      	subs	r3, #1
 8008b20:	4a0b      	ldr	r2, [pc, #44]	; (8008b50 <prvCheckTasksWaitingTermination+0x54>)
 8008b22:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008b24:	4b0b      	ldr	r3, [pc, #44]	; (8008b54 <prvCheckTasksWaitingTermination+0x58>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	3b01      	subs	r3, #1
 8008b2a:	4a0a      	ldr	r2, [pc, #40]	; (8008b54 <prvCheckTasksWaitingTermination+0x58>)
 8008b2c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008b2e:	f000 fee9 	bl	8009904 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f000 f810 	bl	8008b58 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008b38:	4b06      	ldr	r3, [pc, #24]	; (8008b54 <prvCheckTasksWaitingTermination+0x58>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d1e1      	bne.n	8008b04 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008b40:	bf00      	nop
 8008b42:	bf00      	nop
 8008b44:	3708      	adds	r7, #8
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}
 8008b4a:	bf00      	nop
 8008b4c:	20000ed8 	.word	0x20000ed8
 8008b50:	20000f04 	.word	0x20000f04
 8008b54:	20000eec 	.word	0x20000eec

08008b58 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d108      	bne.n	8008b7c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f001 f886 	bl	8009c80 <vPortFree>
				vPortFree( pxTCB );
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f001 f883 	bl	8009c80 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008b7a:	e018      	b.n	8008bae <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008b82:	2b01      	cmp	r3, #1
 8008b84:	d103      	bne.n	8008b8e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f001 f87a 	bl	8009c80 <vPortFree>
	}
 8008b8c:	e00f      	b.n	8008bae <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008b94:	2b02      	cmp	r3, #2
 8008b96:	d00a      	beq.n	8008bae <prvDeleteTCB+0x56>
	__asm volatile
 8008b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b9c:	f383 8811 	msr	BASEPRI, r3
 8008ba0:	f3bf 8f6f 	isb	sy
 8008ba4:	f3bf 8f4f 	dsb	sy
 8008ba8:	60fb      	str	r3, [r7, #12]
}
 8008baa:	bf00      	nop
 8008bac:	e7fe      	b.n	8008bac <prvDeleteTCB+0x54>
	}
 8008bae:	bf00      	nop
 8008bb0:	3710      	adds	r7, #16
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}
	...

08008bb8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b083      	sub	sp, #12
 8008bbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008bbe:	4b0c      	ldr	r3, [pc, #48]	; (8008bf0 <prvResetNextTaskUnblockTime+0x38>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d104      	bne.n	8008bd2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008bc8:	4b0a      	ldr	r3, [pc, #40]	; (8008bf4 <prvResetNextTaskUnblockTime+0x3c>)
 8008bca:	f04f 32ff 	mov.w	r2, #4294967295
 8008bce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008bd0:	e008      	b.n	8008be4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bd2:	4b07      	ldr	r3, [pc, #28]	; (8008bf0 <prvResetNextTaskUnblockTime+0x38>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	68db      	ldr	r3, [r3, #12]
 8008bd8:	68db      	ldr	r3, [r3, #12]
 8008bda:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	4a04      	ldr	r2, [pc, #16]	; (8008bf4 <prvResetNextTaskUnblockTime+0x3c>)
 8008be2:	6013      	str	r3, [r2, #0]
}
 8008be4:	bf00      	nop
 8008be6:	370c      	adds	r7, #12
 8008be8:	46bd      	mov	sp, r7
 8008bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bee:	4770      	bx	lr
 8008bf0:	20000ebc 	.word	0x20000ebc
 8008bf4:	20000f24 	.word	0x20000f24

08008bf8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b083      	sub	sp, #12
 8008bfc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008bfe:	4b0b      	ldr	r3, [pc, #44]	; (8008c2c <xTaskGetSchedulerState+0x34>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d102      	bne.n	8008c0c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008c06:	2301      	movs	r3, #1
 8008c08:	607b      	str	r3, [r7, #4]
 8008c0a:	e008      	b.n	8008c1e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c0c:	4b08      	ldr	r3, [pc, #32]	; (8008c30 <xTaskGetSchedulerState+0x38>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d102      	bne.n	8008c1a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008c14:	2302      	movs	r3, #2
 8008c16:	607b      	str	r3, [r7, #4]
 8008c18:	e001      	b.n	8008c1e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008c1e:	687b      	ldr	r3, [r7, #4]
	}
 8008c20:	4618      	mov	r0, r3
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr
 8008c2c:	20000f10 	.word	0x20000f10
 8008c30:	20000f2c 	.word	0x20000f2c

08008c34 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b084      	sub	sp, #16
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008c40:	2300      	movs	r3, #0
 8008c42:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d051      	beq.n	8008cee <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c4e:	4b2a      	ldr	r3, [pc, #168]	; (8008cf8 <xTaskPriorityInherit+0xc4>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c54:	429a      	cmp	r2, r3
 8008c56:	d241      	bcs.n	8008cdc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	699b      	ldr	r3, [r3, #24]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	db06      	blt.n	8008c6e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c60:	4b25      	ldr	r3, [pc, #148]	; (8008cf8 <xTaskPriorityInherit+0xc4>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c66:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	6959      	ldr	r1, [r3, #20]
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c76:	4613      	mov	r3, r2
 8008c78:	009b      	lsls	r3, r3, #2
 8008c7a:	4413      	add	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	4a1f      	ldr	r2, [pc, #124]	; (8008cfc <xTaskPriorityInherit+0xc8>)
 8008c80:	4413      	add	r3, r2
 8008c82:	4299      	cmp	r1, r3
 8008c84:	d122      	bne.n	8008ccc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	3304      	adds	r3, #4
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f7fe f95e 	bl	8006f4c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008c90:	4b19      	ldr	r3, [pc, #100]	; (8008cf8 <xTaskPriorityInherit+0xc4>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c9e:	4b18      	ldr	r3, [pc, #96]	; (8008d00 <xTaskPriorityInherit+0xcc>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	d903      	bls.n	8008cae <xTaskPriorityInherit+0x7a>
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008caa:	4a15      	ldr	r2, [pc, #84]	; (8008d00 <xTaskPriorityInherit+0xcc>)
 8008cac:	6013      	str	r3, [r2, #0]
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cb2:	4613      	mov	r3, r2
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	4413      	add	r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	4a10      	ldr	r2, [pc, #64]	; (8008cfc <xTaskPriorityInherit+0xc8>)
 8008cbc:	441a      	add	r2, r3
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	3304      	adds	r3, #4
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	4610      	mov	r0, r2
 8008cc6:	f7fe f8e4 	bl	8006e92 <vListInsertEnd>
 8008cca:	e004      	b.n	8008cd6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008ccc:	4b0a      	ldr	r3, [pc, #40]	; (8008cf8 <xTaskPriorityInherit+0xc4>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	60fb      	str	r3, [r7, #12]
 8008cda:	e008      	b.n	8008cee <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008ce0:	4b05      	ldr	r3, [pc, #20]	; (8008cf8 <xTaskPriorityInherit+0xc4>)
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ce6:	429a      	cmp	r2, r3
 8008ce8:	d201      	bcs.n	8008cee <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008cea:	2301      	movs	r3, #1
 8008cec:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008cee:	68fb      	ldr	r3, [r7, #12]
	}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3710      	adds	r7, #16
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}
 8008cf8:	20000a30 	.word	0x20000a30
 8008cfc:	20000a34 	.word	0x20000a34
 8008d00:	20000f0c 	.word	0x20000f0c

08008d04 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b086      	sub	sp, #24
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008d10:	2300      	movs	r3, #0
 8008d12:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d056      	beq.n	8008dc8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008d1a:	4b2e      	ldr	r3, [pc, #184]	; (8008dd4 <xTaskPriorityDisinherit+0xd0>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	693a      	ldr	r2, [r7, #16]
 8008d20:	429a      	cmp	r2, r3
 8008d22:	d00a      	beq.n	8008d3a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d28:	f383 8811 	msr	BASEPRI, r3
 8008d2c:	f3bf 8f6f 	isb	sy
 8008d30:	f3bf 8f4f 	dsb	sy
 8008d34:	60fb      	str	r3, [r7, #12]
}
 8008d36:	bf00      	nop
 8008d38:	e7fe      	b.n	8008d38 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d10a      	bne.n	8008d58 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d46:	f383 8811 	msr	BASEPRI, r3
 8008d4a:	f3bf 8f6f 	isb	sy
 8008d4e:	f3bf 8f4f 	dsb	sy
 8008d52:	60bb      	str	r3, [r7, #8]
}
 8008d54:	bf00      	nop
 8008d56:	e7fe      	b.n	8008d56 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d5c:	1e5a      	subs	r2, r3, #1
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d02c      	beq.n	8008dc8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008d6e:	693b      	ldr	r3, [r7, #16]
 8008d70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d128      	bne.n	8008dc8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d76:	693b      	ldr	r3, [r7, #16]
 8008d78:	3304      	adds	r3, #4
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f7fe f8e6 	bl	8006f4c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d88:	693b      	ldr	r3, [r7, #16]
 8008d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d8c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d98:	4b0f      	ldr	r3, [pc, #60]	; (8008dd8 <xTaskPriorityDisinherit+0xd4>)
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	429a      	cmp	r2, r3
 8008d9e:	d903      	bls.n	8008da8 <xTaskPriorityDisinherit+0xa4>
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008da4:	4a0c      	ldr	r2, [pc, #48]	; (8008dd8 <xTaskPriorityDisinherit+0xd4>)
 8008da6:	6013      	str	r3, [r2, #0]
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dac:	4613      	mov	r3, r2
 8008dae:	009b      	lsls	r3, r3, #2
 8008db0:	4413      	add	r3, r2
 8008db2:	009b      	lsls	r3, r3, #2
 8008db4:	4a09      	ldr	r2, [pc, #36]	; (8008ddc <xTaskPriorityDisinherit+0xd8>)
 8008db6:	441a      	add	r2, r3
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	3304      	adds	r3, #4
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	4610      	mov	r0, r2
 8008dc0:	f7fe f867 	bl	8006e92 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008dc8:	697b      	ldr	r3, [r7, #20]
	}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3718      	adds	r7, #24
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}
 8008dd2:	bf00      	nop
 8008dd4:	20000a30 	.word	0x20000a30
 8008dd8:	20000f0c 	.word	0x20000f0c
 8008ddc:	20000a34 	.word	0x20000a34

08008de0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b088      	sub	sp, #32
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
 8008de8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008dee:	2301      	movs	r3, #1
 8008df0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d06a      	beq.n	8008ece <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008df8:	69bb      	ldr	r3, [r7, #24]
 8008dfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d10a      	bne.n	8008e16 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e04:	f383 8811 	msr	BASEPRI, r3
 8008e08:	f3bf 8f6f 	isb	sy
 8008e0c:	f3bf 8f4f 	dsb	sy
 8008e10:	60fb      	str	r3, [r7, #12]
}
 8008e12:	bf00      	nop
 8008e14:	e7fe      	b.n	8008e14 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008e16:	69bb      	ldr	r3, [r7, #24]
 8008e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e1a:	683a      	ldr	r2, [r7, #0]
 8008e1c:	429a      	cmp	r2, r3
 8008e1e:	d902      	bls.n	8008e26 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	61fb      	str	r3, [r7, #28]
 8008e24:	e002      	b.n	8008e2c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008e26:	69bb      	ldr	r3, [r7, #24]
 8008e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e2a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008e2c:	69bb      	ldr	r3, [r7, #24]
 8008e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e30:	69fa      	ldr	r2, [r7, #28]
 8008e32:	429a      	cmp	r2, r3
 8008e34:	d04b      	beq.n	8008ece <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008e36:	69bb      	ldr	r3, [r7, #24]
 8008e38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e3a:	697a      	ldr	r2, [r7, #20]
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d146      	bne.n	8008ece <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008e40:	4b25      	ldr	r3, [pc, #148]	; (8008ed8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	69ba      	ldr	r2, [r7, #24]
 8008e46:	429a      	cmp	r2, r3
 8008e48:	d10a      	bne.n	8008e60 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8008e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e4e:	f383 8811 	msr	BASEPRI, r3
 8008e52:	f3bf 8f6f 	isb	sy
 8008e56:	f3bf 8f4f 	dsb	sy
 8008e5a:	60bb      	str	r3, [r7, #8]
}
 8008e5c:	bf00      	nop
 8008e5e:	e7fe      	b.n	8008e5e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008e60:	69bb      	ldr	r3, [r7, #24]
 8008e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e64:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008e66:	69bb      	ldr	r3, [r7, #24]
 8008e68:	69fa      	ldr	r2, [r7, #28]
 8008e6a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008e6c:	69bb      	ldr	r3, [r7, #24]
 8008e6e:	699b      	ldr	r3, [r3, #24]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	db04      	blt.n	8008e7e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e74:	69fb      	ldr	r3, [r7, #28]
 8008e76:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008e7a:	69bb      	ldr	r3, [r7, #24]
 8008e7c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008e7e:	69bb      	ldr	r3, [r7, #24]
 8008e80:	6959      	ldr	r1, [r3, #20]
 8008e82:	693a      	ldr	r2, [r7, #16]
 8008e84:	4613      	mov	r3, r2
 8008e86:	009b      	lsls	r3, r3, #2
 8008e88:	4413      	add	r3, r2
 8008e8a:	009b      	lsls	r3, r3, #2
 8008e8c:	4a13      	ldr	r2, [pc, #76]	; (8008edc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008e8e:	4413      	add	r3, r2
 8008e90:	4299      	cmp	r1, r3
 8008e92:	d11c      	bne.n	8008ece <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008e94:	69bb      	ldr	r3, [r7, #24]
 8008e96:	3304      	adds	r3, #4
 8008e98:	4618      	mov	r0, r3
 8008e9a:	f7fe f857 	bl	8006f4c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008e9e:	69bb      	ldr	r3, [r7, #24]
 8008ea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ea2:	4b0f      	ldr	r3, [pc, #60]	; (8008ee0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	d903      	bls.n	8008eb2 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8008eaa:	69bb      	ldr	r3, [r7, #24]
 8008eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008eae:	4a0c      	ldr	r2, [pc, #48]	; (8008ee0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008eb0:	6013      	str	r3, [r2, #0]
 8008eb2:	69bb      	ldr	r3, [r7, #24]
 8008eb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008eb6:	4613      	mov	r3, r2
 8008eb8:	009b      	lsls	r3, r3, #2
 8008eba:	4413      	add	r3, r2
 8008ebc:	009b      	lsls	r3, r3, #2
 8008ebe:	4a07      	ldr	r2, [pc, #28]	; (8008edc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008ec0:	441a      	add	r2, r3
 8008ec2:	69bb      	ldr	r3, [r7, #24]
 8008ec4:	3304      	adds	r3, #4
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	4610      	mov	r0, r2
 8008eca:	f7fd ffe2 	bl	8006e92 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008ece:	bf00      	nop
 8008ed0:	3720      	adds	r7, #32
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}
 8008ed6:	bf00      	nop
 8008ed8:	20000a30 	.word	0x20000a30
 8008edc:	20000a34 	.word	0x20000a34
 8008ee0:	20000f0c 	.word	0x20000f0c

08008ee4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008ee4:	b480      	push	{r7}
 8008ee6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008ee8:	4b07      	ldr	r3, [pc, #28]	; (8008f08 <pvTaskIncrementMutexHeldCount+0x24>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d004      	beq.n	8008efa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008ef0:	4b05      	ldr	r3, [pc, #20]	; (8008f08 <pvTaskIncrementMutexHeldCount+0x24>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008ef6:	3201      	adds	r2, #1
 8008ef8:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8008efa:	4b03      	ldr	r3, [pc, #12]	; (8008f08 <pvTaskIncrementMutexHeldCount+0x24>)
 8008efc:	681b      	ldr	r3, [r3, #0]
	}
 8008efe:	4618      	mov	r0, r3
 8008f00:	46bd      	mov	sp, r7
 8008f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f06:	4770      	bx	lr
 8008f08:	20000a30 	.word	0x20000a30

08008f0c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b084      	sub	sp, #16
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008f16:	4b21      	ldr	r3, [pc, #132]	; (8008f9c <prvAddCurrentTaskToDelayedList+0x90>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008f1c:	4b20      	ldr	r3, [pc, #128]	; (8008fa0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	3304      	adds	r3, #4
 8008f22:	4618      	mov	r0, r3
 8008f24:	f7fe f812 	bl	8006f4c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f2e:	d10a      	bne.n	8008f46 <prvAddCurrentTaskToDelayedList+0x3a>
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d007      	beq.n	8008f46 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008f36:	4b1a      	ldr	r3, [pc, #104]	; (8008fa0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	3304      	adds	r3, #4
 8008f3c:	4619      	mov	r1, r3
 8008f3e:	4819      	ldr	r0, [pc, #100]	; (8008fa4 <prvAddCurrentTaskToDelayedList+0x98>)
 8008f40:	f7fd ffa7 	bl	8006e92 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008f44:	e026      	b.n	8008f94 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008f46:	68fa      	ldr	r2, [r7, #12]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	4413      	add	r3, r2
 8008f4c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008f4e:	4b14      	ldr	r3, [pc, #80]	; (8008fa0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	68ba      	ldr	r2, [r7, #8]
 8008f54:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008f56:	68ba      	ldr	r2, [r7, #8]
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d209      	bcs.n	8008f72 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008f5e:	4b12      	ldr	r3, [pc, #72]	; (8008fa8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008f60:	681a      	ldr	r2, [r3, #0]
 8008f62:	4b0f      	ldr	r3, [pc, #60]	; (8008fa0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	3304      	adds	r3, #4
 8008f68:	4619      	mov	r1, r3
 8008f6a:	4610      	mov	r0, r2
 8008f6c:	f7fd ffb5 	bl	8006eda <vListInsert>
}
 8008f70:	e010      	b.n	8008f94 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008f72:	4b0e      	ldr	r3, [pc, #56]	; (8008fac <prvAddCurrentTaskToDelayedList+0xa0>)
 8008f74:	681a      	ldr	r2, [r3, #0]
 8008f76:	4b0a      	ldr	r3, [pc, #40]	; (8008fa0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	3304      	adds	r3, #4
 8008f7c:	4619      	mov	r1, r3
 8008f7e:	4610      	mov	r0, r2
 8008f80:	f7fd ffab 	bl	8006eda <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008f84:	4b0a      	ldr	r3, [pc, #40]	; (8008fb0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	68ba      	ldr	r2, [r7, #8]
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	d202      	bcs.n	8008f94 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008f8e:	4a08      	ldr	r2, [pc, #32]	; (8008fb0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	6013      	str	r3, [r2, #0]
}
 8008f94:	bf00      	nop
 8008f96:	3710      	adds	r7, #16
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}
 8008f9c:	20000f08 	.word	0x20000f08
 8008fa0:	20000a30 	.word	0x20000a30
 8008fa4:	20000ef0 	.word	0x20000ef0
 8008fa8:	20000ec0 	.word	0x20000ec0
 8008fac:	20000ebc 	.word	0x20000ebc
 8008fb0:	20000f24 	.word	0x20000f24

08008fb4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b08a      	sub	sp, #40	; 0x28
 8008fb8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008fbe:	f000 fb07 	bl	80095d0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008fc2:	4b1c      	ldr	r3, [pc, #112]	; (8009034 <xTimerCreateTimerTask+0x80>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d021      	beq.n	800900e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008fd2:	1d3a      	adds	r2, r7, #4
 8008fd4:	f107 0108 	add.w	r1, r7, #8
 8008fd8:	f107 030c 	add.w	r3, r7, #12
 8008fdc:	4618      	mov	r0, r3
 8008fde:	f7fd ff11 	bl	8006e04 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008fe2:	6879      	ldr	r1, [r7, #4]
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	68fa      	ldr	r2, [r7, #12]
 8008fe8:	9202      	str	r2, [sp, #8]
 8008fea:	9301      	str	r3, [sp, #4]
 8008fec:	2302      	movs	r3, #2
 8008fee:	9300      	str	r3, [sp, #0]
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	460a      	mov	r2, r1
 8008ff4:	4910      	ldr	r1, [pc, #64]	; (8009038 <xTimerCreateTimerTask+0x84>)
 8008ff6:	4811      	ldr	r0, [pc, #68]	; (800903c <xTimerCreateTimerTask+0x88>)
 8008ff8:	f7fe ffe0 	bl	8007fbc <xTaskCreateStatic>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	4a10      	ldr	r2, [pc, #64]	; (8009040 <xTimerCreateTimerTask+0x8c>)
 8009000:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009002:	4b0f      	ldr	r3, [pc, #60]	; (8009040 <xTimerCreateTimerTask+0x8c>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d001      	beq.n	800900e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800900a:	2301      	movs	r3, #1
 800900c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d10a      	bne.n	800902a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009018:	f383 8811 	msr	BASEPRI, r3
 800901c:	f3bf 8f6f 	isb	sy
 8009020:	f3bf 8f4f 	dsb	sy
 8009024:	613b      	str	r3, [r7, #16]
}
 8009026:	bf00      	nop
 8009028:	e7fe      	b.n	8009028 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800902a:	697b      	ldr	r3, [r7, #20]
}
 800902c:	4618      	mov	r0, r3
 800902e:	3718      	adds	r7, #24
 8009030:	46bd      	mov	sp, r7
 8009032:	bd80      	pop	{r7, pc}
 8009034:	20000f60 	.word	0x20000f60
 8009038:	0800f194 	.word	0x0800f194
 800903c:	08009179 	.word	0x08009179
 8009040:	20000f64 	.word	0x20000f64

08009044 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b08a      	sub	sp, #40	; 0x28
 8009048:	af00      	add	r7, sp, #0
 800904a:	60f8      	str	r0, [r7, #12]
 800904c:	60b9      	str	r1, [r7, #8]
 800904e:	607a      	str	r2, [r7, #4]
 8009050:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009052:	2300      	movs	r3, #0
 8009054:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d10a      	bne.n	8009072 <xTimerGenericCommand+0x2e>
	__asm volatile
 800905c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009060:	f383 8811 	msr	BASEPRI, r3
 8009064:	f3bf 8f6f 	isb	sy
 8009068:	f3bf 8f4f 	dsb	sy
 800906c:	623b      	str	r3, [r7, #32]
}
 800906e:	bf00      	nop
 8009070:	e7fe      	b.n	8009070 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009072:	4b1a      	ldr	r3, [pc, #104]	; (80090dc <xTimerGenericCommand+0x98>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d02a      	beq.n	80090d0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	2b05      	cmp	r3, #5
 800908a:	dc18      	bgt.n	80090be <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800908c:	f7ff fdb4 	bl	8008bf8 <xTaskGetSchedulerState>
 8009090:	4603      	mov	r3, r0
 8009092:	2b02      	cmp	r3, #2
 8009094:	d109      	bne.n	80090aa <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009096:	4b11      	ldr	r3, [pc, #68]	; (80090dc <xTimerGenericCommand+0x98>)
 8009098:	6818      	ldr	r0, [r3, #0]
 800909a:	f107 0110 	add.w	r1, r7, #16
 800909e:	2300      	movs	r3, #0
 80090a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80090a2:	f7fe f925 	bl	80072f0 <xQueueGenericSend>
 80090a6:	6278      	str	r0, [r7, #36]	; 0x24
 80090a8:	e012      	b.n	80090d0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80090aa:	4b0c      	ldr	r3, [pc, #48]	; (80090dc <xTimerGenericCommand+0x98>)
 80090ac:	6818      	ldr	r0, [r3, #0]
 80090ae:	f107 0110 	add.w	r1, r7, #16
 80090b2:	2300      	movs	r3, #0
 80090b4:	2200      	movs	r2, #0
 80090b6:	f7fe f91b 	bl	80072f0 <xQueueGenericSend>
 80090ba:	6278      	str	r0, [r7, #36]	; 0x24
 80090bc:	e008      	b.n	80090d0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80090be:	4b07      	ldr	r3, [pc, #28]	; (80090dc <xTimerGenericCommand+0x98>)
 80090c0:	6818      	ldr	r0, [r3, #0]
 80090c2:	f107 0110 	add.w	r1, r7, #16
 80090c6:	2300      	movs	r3, #0
 80090c8:	683a      	ldr	r2, [r7, #0]
 80090ca:	f7fe fa0f 	bl	80074ec <xQueueGenericSendFromISR>
 80090ce:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80090d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80090d2:	4618      	mov	r0, r3
 80090d4:	3728      	adds	r7, #40	; 0x28
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd80      	pop	{r7, pc}
 80090da:	bf00      	nop
 80090dc:	20000f60 	.word	0x20000f60

080090e0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b088      	sub	sp, #32
 80090e4:	af02      	add	r7, sp, #8
 80090e6:	6078      	str	r0, [r7, #4]
 80090e8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090ea:	4b22      	ldr	r3, [pc, #136]	; (8009174 <prvProcessExpiredTimer+0x94>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	68db      	ldr	r3, [r3, #12]
 80090f0:	68db      	ldr	r3, [r3, #12]
 80090f2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	3304      	adds	r3, #4
 80090f8:	4618      	mov	r0, r3
 80090fa:	f7fd ff27 	bl	8006f4c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009104:	f003 0304 	and.w	r3, r3, #4
 8009108:	2b00      	cmp	r3, #0
 800910a:	d022      	beq.n	8009152 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	699a      	ldr	r2, [r3, #24]
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	18d1      	adds	r1, r2, r3
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	683a      	ldr	r2, [r7, #0]
 8009118:	6978      	ldr	r0, [r7, #20]
 800911a:	f000 f8d1 	bl	80092c0 <prvInsertTimerInActiveList>
 800911e:	4603      	mov	r3, r0
 8009120:	2b00      	cmp	r3, #0
 8009122:	d01f      	beq.n	8009164 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009124:	2300      	movs	r3, #0
 8009126:	9300      	str	r3, [sp, #0]
 8009128:	2300      	movs	r3, #0
 800912a:	687a      	ldr	r2, [r7, #4]
 800912c:	2100      	movs	r1, #0
 800912e:	6978      	ldr	r0, [r7, #20]
 8009130:	f7ff ff88 	bl	8009044 <xTimerGenericCommand>
 8009134:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009136:	693b      	ldr	r3, [r7, #16]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d113      	bne.n	8009164 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800913c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009140:	f383 8811 	msr	BASEPRI, r3
 8009144:	f3bf 8f6f 	isb	sy
 8009148:	f3bf 8f4f 	dsb	sy
 800914c:	60fb      	str	r3, [r7, #12]
}
 800914e:	bf00      	nop
 8009150:	e7fe      	b.n	8009150 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009152:	697b      	ldr	r3, [r7, #20]
 8009154:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009158:	f023 0301 	bic.w	r3, r3, #1
 800915c:	b2da      	uxtb	r2, r3
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	6a1b      	ldr	r3, [r3, #32]
 8009168:	6978      	ldr	r0, [r7, #20]
 800916a:	4798      	blx	r3
}
 800916c:	bf00      	nop
 800916e:	3718      	adds	r7, #24
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}
 8009174:	20000f58 	.word	0x20000f58

08009178 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b084      	sub	sp, #16
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009180:	f107 0308 	add.w	r3, r7, #8
 8009184:	4618      	mov	r0, r3
 8009186:	f000 f857 	bl	8009238 <prvGetNextExpireTime>
 800918a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	4619      	mov	r1, r3
 8009190:	68f8      	ldr	r0, [r7, #12]
 8009192:	f000 f803 	bl	800919c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009196:	f000 f8d5 	bl	8009344 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800919a:	e7f1      	b.n	8009180 <prvTimerTask+0x8>

0800919c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b084      	sub	sp, #16
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
 80091a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80091a6:	f7ff f945 	bl	8008434 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80091aa:	f107 0308 	add.w	r3, r7, #8
 80091ae:	4618      	mov	r0, r3
 80091b0:	f000 f866 	bl	8009280 <prvSampleTimeNow>
 80091b4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d130      	bne.n	800921e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d10a      	bne.n	80091d8 <prvProcessTimerOrBlockTask+0x3c>
 80091c2:	687a      	ldr	r2, [r7, #4]
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	429a      	cmp	r2, r3
 80091c8:	d806      	bhi.n	80091d8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80091ca:	f7ff f941 	bl	8008450 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80091ce:	68f9      	ldr	r1, [r7, #12]
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f7ff ff85 	bl	80090e0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80091d6:	e024      	b.n	8009222 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d008      	beq.n	80091f0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80091de:	4b13      	ldr	r3, [pc, #76]	; (800922c <prvProcessTimerOrBlockTask+0x90>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d101      	bne.n	80091ec <prvProcessTimerOrBlockTask+0x50>
 80091e8:	2301      	movs	r3, #1
 80091ea:	e000      	b.n	80091ee <prvProcessTimerOrBlockTask+0x52>
 80091ec:	2300      	movs	r3, #0
 80091ee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80091f0:	4b0f      	ldr	r3, [pc, #60]	; (8009230 <prvProcessTimerOrBlockTask+0x94>)
 80091f2:	6818      	ldr	r0, [r3, #0]
 80091f4:	687a      	ldr	r2, [r7, #4]
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	1ad3      	subs	r3, r2, r3
 80091fa:	683a      	ldr	r2, [r7, #0]
 80091fc:	4619      	mov	r1, r3
 80091fe:	f7fe fea9 	bl	8007f54 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009202:	f7ff f925 	bl	8008450 <xTaskResumeAll>
 8009206:	4603      	mov	r3, r0
 8009208:	2b00      	cmp	r3, #0
 800920a:	d10a      	bne.n	8009222 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800920c:	4b09      	ldr	r3, [pc, #36]	; (8009234 <prvProcessTimerOrBlockTask+0x98>)
 800920e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009212:	601a      	str	r2, [r3, #0]
 8009214:	f3bf 8f4f 	dsb	sy
 8009218:	f3bf 8f6f 	isb	sy
}
 800921c:	e001      	b.n	8009222 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800921e:	f7ff f917 	bl	8008450 <xTaskResumeAll>
}
 8009222:	bf00      	nop
 8009224:	3710      	adds	r7, #16
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}
 800922a:	bf00      	nop
 800922c:	20000f5c 	.word	0x20000f5c
 8009230:	20000f60 	.word	0x20000f60
 8009234:	e000ed04 	.word	0xe000ed04

08009238 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009238:	b480      	push	{r7}
 800923a:	b085      	sub	sp, #20
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009240:	4b0e      	ldr	r3, [pc, #56]	; (800927c <prvGetNextExpireTime+0x44>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d101      	bne.n	800924e <prvGetNextExpireTime+0x16>
 800924a:	2201      	movs	r2, #1
 800924c:	e000      	b.n	8009250 <prvGetNextExpireTime+0x18>
 800924e:	2200      	movs	r2, #0
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d105      	bne.n	8009268 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800925c:	4b07      	ldr	r3, [pc, #28]	; (800927c <prvGetNextExpireTime+0x44>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	68db      	ldr	r3, [r3, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	60fb      	str	r3, [r7, #12]
 8009266:	e001      	b.n	800926c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009268:	2300      	movs	r3, #0
 800926a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800926c:	68fb      	ldr	r3, [r7, #12]
}
 800926e:	4618      	mov	r0, r3
 8009270:	3714      	adds	r7, #20
 8009272:	46bd      	mov	sp, r7
 8009274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009278:	4770      	bx	lr
 800927a:	bf00      	nop
 800927c:	20000f58 	.word	0x20000f58

08009280 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b084      	sub	sp, #16
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009288:	f7ff f980 	bl	800858c <xTaskGetTickCount>
 800928c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800928e:	4b0b      	ldr	r3, [pc, #44]	; (80092bc <prvSampleTimeNow+0x3c>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	68fa      	ldr	r2, [r7, #12]
 8009294:	429a      	cmp	r2, r3
 8009296:	d205      	bcs.n	80092a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009298:	f000 f936 	bl	8009508 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2201      	movs	r2, #1
 80092a0:	601a      	str	r2, [r3, #0]
 80092a2:	e002      	b.n	80092aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80092aa:	4a04      	ldr	r2, [pc, #16]	; (80092bc <prvSampleTimeNow+0x3c>)
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80092b0:	68fb      	ldr	r3, [r7, #12]
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3710      	adds	r7, #16
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}
 80092ba:	bf00      	nop
 80092bc:	20000f68 	.word	0x20000f68

080092c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b086      	sub	sp, #24
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	60f8      	str	r0, [r7, #12]
 80092c8:	60b9      	str	r1, [r7, #8]
 80092ca:	607a      	str	r2, [r7, #4]
 80092cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80092ce:	2300      	movs	r3, #0
 80092d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	68ba      	ldr	r2, [r7, #8]
 80092d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	68fa      	ldr	r2, [r7, #12]
 80092dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80092de:	68ba      	ldr	r2, [r7, #8]
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	429a      	cmp	r2, r3
 80092e4:	d812      	bhi.n	800930c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	1ad2      	subs	r2, r2, r3
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	699b      	ldr	r3, [r3, #24]
 80092f0:	429a      	cmp	r2, r3
 80092f2:	d302      	bcc.n	80092fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80092f4:	2301      	movs	r3, #1
 80092f6:	617b      	str	r3, [r7, #20]
 80092f8:	e01b      	b.n	8009332 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80092fa:	4b10      	ldr	r3, [pc, #64]	; (800933c <prvInsertTimerInActiveList+0x7c>)
 80092fc:	681a      	ldr	r2, [r3, #0]
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	3304      	adds	r3, #4
 8009302:	4619      	mov	r1, r3
 8009304:	4610      	mov	r0, r2
 8009306:	f7fd fde8 	bl	8006eda <vListInsert>
 800930a:	e012      	b.n	8009332 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800930c:	687a      	ldr	r2, [r7, #4]
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	429a      	cmp	r2, r3
 8009312:	d206      	bcs.n	8009322 <prvInsertTimerInActiveList+0x62>
 8009314:	68ba      	ldr	r2, [r7, #8]
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	429a      	cmp	r2, r3
 800931a:	d302      	bcc.n	8009322 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800931c:	2301      	movs	r3, #1
 800931e:	617b      	str	r3, [r7, #20]
 8009320:	e007      	b.n	8009332 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009322:	4b07      	ldr	r3, [pc, #28]	; (8009340 <prvInsertTimerInActiveList+0x80>)
 8009324:	681a      	ldr	r2, [r3, #0]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	3304      	adds	r3, #4
 800932a:	4619      	mov	r1, r3
 800932c:	4610      	mov	r0, r2
 800932e:	f7fd fdd4 	bl	8006eda <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009332:	697b      	ldr	r3, [r7, #20]
}
 8009334:	4618      	mov	r0, r3
 8009336:	3718      	adds	r7, #24
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}
 800933c:	20000f5c 	.word	0x20000f5c
 8009340:	20000f58 	.word	0x20000f58

08009344 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b08e      	sub	sp, #56	; 0x38
 8009348:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800934a:	e0ca      	b.n	80094e2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2b00      	cmp	r3, #0
 8009350:	da18      	bge.n	8009384 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009352:	1d3b      	adds	r3, r7, #4
 8009354:	3304      	adds	r3, #4
 8009356:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800935a:	2b00      	cmp	r3, #0
 800935c:	d10a      	bne.n	8009374 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800935e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009362:	f383 8811 	msr	BASEPRI, r3
 8009366:	f3bf 8f6f 	isb	sy
 800936a:	f3bf 8f4f 	dsb	sy
 800936e:	61fb      	str	r3, [r7, #28]
}
 8009370:	bf00      	nop
 8009372:	e7fe      	b.n	8009372 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800937a:	6850      	ldr	r0, [r2, #4]
 800937c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800937e:	6892      	ldr	r2, [r2, #8]
 8009380:	4611      	mov	r1, r2
 8009382:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2b00      	cmp	r3, #0
 8009388:	f2c0 80aa 	blt.w	80094e0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009392:	695b      	ldr	r3, [r3, #20]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d004      	beq.n	80093a2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800939a:	3304      	adds	r3, #4
 800939c:	4618      	mov	r0, r3
 800939e:	f7fd fdd5 	bl	8006f4c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80093a2:	463b      	mov	r3, r7
 80093a4:	4618      	mov	r0, r3
 80093a6:	f7ff ff6b 	bl	8009280 <prvSampleTimeNow>
 80093aa:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2b09      	cmp	r3, #9
 80093b0:	f200 8097 	bhi.w	80094e2 <prvProcessReceivedCommands+0x19e>
 80093b4:	a201      	add	r2, pc, #4	; (adr r2, 80093bc <prvProcessReceivedCommands+0x78>)
 80093b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093ba:	bf00      	nop
 80093bc:	080093e5 	.word	0x080093e5
 80093c0:	080093e5 	.word	0x080093e5
 80093c4:	080093e5 	.word	0x080093e5
 80093c8:	08009459 	.word	0x08009459
 80093cc:	0800946d 	.word	0x0800946d
 80093d0:	080094b7 	.word	0x080094b7
 80093d4:	080093e5 	.word	0x080093e5
 80093d8:	080093e5 	.word	0x080093e5
 80093dc:	08009459 	.word	0x08009459
 80093e0:	0800946d 	.word	0x0800946d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80093e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80093ea:	f043 0301 	orr.w	r3, r3, #1
 80093ee:	b2da      	uxtb	r2, r3
 80093f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80093f6:	68ba      	ldr	r2, [r7, #8]
 80093f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093fa:	699b      	ldr	r3, [r3, #24]
 80093fc:	18d1      	adds	r1, r2, r3
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009402:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009404:	f7ff ff5c 	bl	80092c0 <prvInsertTimerInActiveList>
 8009408:	4603      	mov	r3, r0
 800940a:	2b00      	cmp	r3, #0
 800940c:	d069      	beq.n	80094e2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800940e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009410:	6a1b      	ldr	r3, [r3, #32]
 8009412:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009414:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009418:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800941c:	f003 0304 	and.w	r3, r3, #4
 8009420:	2b00      	cmp	r3, #0
 8009422:	d05e      	beq.n	80094e2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009424:	68ba      	ldr	r2, [r7, #8]
 8009426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009428:	699b      	ldr	r3, [r3, #24]
 800942a:	441a      	add	r2, r3
 800942c:	2300      	movs	r3, #0
 800942e:	9300      	str	r3, [sp, #0]
 8009430:	2300      	movs	r3, #0
 8009432:	2100      	movs	r1, #0
 8009434:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009436:	f7ff fe05 	bl	8009044 <xTimerGenericCommand>
 800943a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800943c:	6a3b      	ldr	r3, [r7, #32]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d14f      	bne.n	80094e2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009446:	f383 8811 	msr	BASEPRI, r3
 800944a:	f3bf 8f6f 	isb	sy
 800944e:	f3bf 8f4f 	dsb	sy
 8009452:	61bb      	str	r3, [r7, #24]
}
 8009454:	bf00      	nop
 8009456:	e7fe      	b.n	8009456 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800945a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800945e:	f023 0301 	bic.w	r3, r3, #1
 8009462:	b2da      	uxtb	r2, r3
 8009464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009466:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800946a:	e03a      	b.n	80094e2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800946c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800946e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009472:	f043 0301 	orr.w	r3, r3, #1
 8009476:	b2da      	uxtb	r2, r3
 8009478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800947a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800947e:	68ba      	ldr	r2, [r7, #8]
 8009480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009482:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009486:	699b      	ldr	r3, [r3, #24]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d10a      	bne.n	80094a2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800948c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009490:	f383 8811 	msr	BASEPRI, r3
 8009494:	f3bf 8f6f 	isb	sy
 8009498:	f3bf 8f4f 	dsb	sy
 800949c:	617b      	str	r3, [r7, #20]
}
 800949e:	bf00      	nop
 80094a0:	e7fe      	b.n	80094a0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80094a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094a4:	699a      	ldr	r2, [r3, #24]
 80094a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094a8:	18d1      	adds	r1, r2, r3
 80094aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80094b0:	f7ff ff06 	bl	80092c0 <prvInsertTimerInActiveList>
					break;
 80094b4:	e015      	b.n	80094e2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80094b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80094bc:	f003 0302 	and.w	r3, r3, #2
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d103      	bne.n	80094cc <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80094c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80094c6:	f000 fbdb 	bl	8009c80 <vPortFree>
 80094ca:	e00a      	b.n	80094e2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80094cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80094d2:	f023 0301 	bic.w	r3, r3, #1
 80094d6:	b2da      	uxtb	r2, r3
 80094d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80094de:	e000      	b.n	80094e2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80094e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80094e2:	4b08      	ldr	r3, [pc, #32]	; (8009504 <prvProcessReceivedCommands+0x1c0>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	1d39      	adds	r1, r7, #4
 80094e8:	2200      	movs	r2, #0
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7fe f926 	bl	800773c <xQueueReceive>
 80094f0:	4603      	mov	r3, r0
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	f47f af2a 	bne.w	800934c <prvProcessReceivedCommands+0x8>
	}
}
 80094f8:	bf00      	nop
 80094fa:	bf00      	nop
 80094fc:	3730      	adds	r7, #48	; 0x30
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}
 8009502:	bf00      	nop
 8009504:	20000f60 	.word	0x20000f60

08009508 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b088      	sub	sp, #32
 800950c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800950e:	e048      	b.n	80095a2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009510:	4b2d      	ldr	r3, [pc, #180]	; (80095c8 <prvSwitchTimerLists+0xc0>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	68db      	ldr	r3, [r3, #12]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800951a:	4b2b      	ldr	r3, [pc, #172]	; (80095c8 <prvSwitchTimerLists+0xc0>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	68db      	ldr	r3, [r3, #12]
 8009520:	68db      	ldr	r3, [r3, #12]
 8009522:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	3304      	adds	r3, #4
 8009528:	4618      	mov	r0, r3
 800952a:	f7fd fd0f 	bl	8006f4c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	6a1b      	ldr	r3, [r3, #32]
 8009532:	68f8      	ldr	r0, [r7, #12]
 8009534:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800953c:	f003 0304 	and.w	r3, r3, #4
 8009540:	2b00      	cmp	r3, #0
 8009542:	d02e      	beq.n	80095a2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	699b      	ldr	r3, [r3, #24]
 8009548:	693a      	ldr	r2, [r7, #16]
 800954a:	4413      	add	r3, r2
 800954c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800954e:	68ba      	ldr	r2, [r7, #8]
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	429a      	cmp	r2, r3
 8009554:	d90e      	bls.n	8009574 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	68ba      	ldr	r2, [r7, #8]
 800955a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	68fa      	ldr	r2, [r7, #12]
 8009560:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009562:	4b19      	ldr	r3, [pc, #100]	; (80095c8 <prvSwitchTimerLists+0xc0>)
 8009564:	681a      	ldr	r2, [r3, #0]
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	3304      	adds	r3, #4
 800956a:	4619      	mov	r1, r3
 800956c:	4610      	mov	r0, r2
 800956e:	f7fd fcb4 	bl	8006eda <vListInsert>
 8009572:	e016      	b.n	80095a2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009574:	2300      	movs	r3, #0
 8009576:	9300      	str	r3, [sp, #0]
 8009578:	2300      	movs	r3, #0
 800957a:	693a      	ldr	r2, [r7, #16]
 800957c:	2100      	movs	r1, #0
 800957e:	68f8      	ldr	r0, [r7, #12]
 8009580:	f7ff fd60 	bl	8009044 <xTimerGenericCommand>
 8009584:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d10a      	bne.n	80095a2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800958c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009590:	f383 8811 	msr	BASEPRI, r3
 8009594:	f3bf 8f6f 	isb	sy
 8009598:	f3bf 8f4f 	dsb	sy
 800959c:	603b      	str	r3, [r7, #0]
}
 800959e:	bf00      	nop
 80095a0:	e7fe      	b.n	80095a0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80095a2:	4b09      	ldr	r3, [pc, #36]	; (80095c8 <prvSwitchTimerLists+0xc0>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d1b1      	bne.n	8009510 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80095ac:	4b06      	ldr	r3, [pc, #24]	; (80095c8 <prvSwitchTimerLists+0xc0>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80095b2:	4b06      	ldr	r3, [pc, #24]	; (80095cc <prvSwitchTimerLists+0xc4>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4a04      	ldr	r2, [pc, #16]	; (80095c8 <prvSwitchTimerLists+0xc0>)
 80095b8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80095ba:	4a04      	ldr	r2, [pc, #16]	; (80095cc <prvSwitchTimerLists+0xc4>)
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	6013      	str	r3, [r2, #0]
}
 80095c0:	bf00      	nop
 80095c2:	3718      	adds	r7, #24
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}
 80095c8:	20000f58 	.word	0x20000f58
 80095cc:	20000f5c 	.word	0x20000f5c

080095d0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b082      	sub	sp, #8
 80095d4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80095d6:	f000 f965 	bl	80098a4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80095da:	4b15      	ldr	r3, [pc, #84]	; (8009630 <prvCheckForValidListAndQueue+0x60>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d120      	bne.n	8009624 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80095e2:	4814      	ldr	r0, [pc, #80]	; (8009634 <prvCheckForValidListAndQueue+0x64>)
 80095e4:	f7fd fc28 	bl	8006e38 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80095e8:	4813      	ldr	r0, [pc, #76]	; (8009638 <prvCheckForValidListAndQueue+0x68>)
 80095ea:	f7fd fc25 	bl	8006e38 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80095ee:	4b13      	ldr	r3, [pc, #76]	; (800963c <prvCheckForValidListAndQueue+0x6c>)
 80095f0:	4a10      	ldr	r2, [pc, #64]	; (8009634 <prvCheckForValidListAndQueue+0x64>)
 80095f2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80095f4:	4b12      	ldr	r3, [pc, #72]	; (8009640 <prvCheckForValidListAndQueue+0x70>)
 80095f6:	4a10      	ldr	r2, [pc, #64]	; (8009638 <prvCheckForValidListAndQueue+0x68>)
 80095f8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80095fa:	2300      	movs	r3, #0
 80095fc:	9300      	str	r3, [sp, #0]
 80095fe:	4b11      	ldr	r3, [pc, #68]	; (8009644 <prvCheckForValidListAndQueue+0x74>)
 8009600:	4a11      	ldr	r2, [pc, #68]	; (8009648 <prvCheckForValidListAndQueue+0x78>)
 8009602:	2110      	movs	r1, #16
 8009604:	200a      	movs	r0, #10
 8009606:	f7fd fd33 	bl	8007070 <xQueueGenericCreateStatic>
 800960a:	4603      	mov	r3, r0
 800960c:	4a08      	ldr	r2, [pc, #32]	; (8009630 <prvCheckForValidListAndQueue+0x60>)
 800960e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009610:	4b07      	ldr	r3, [pc, #28]	; (8009630 <prvCheckForValidListAndQueue+0x60>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d005      	beq.n	8009624 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009618:	4b05      	ldr	r3, [pc, #20]	; (8009630 <prvCheckForValidListAndQueue+0x60>)
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	490b      	ldr	r1, [pc, #44]	; (800964c <prvCheckForValidListAndQueue+0x7c>)
 800961e:	4618      	mov	r0, r3
 8009620:	f7fe fc44 	bl	8007eac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009624:	f000 f96e 	bl	8009904 <vPortExitCritical>
}
 8009628:	bf00      	nop
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}
 800962e:	bf00      	nop
 8009630:	20000f60 	.word	0x20000f60
 8009634:	20000f30 	.word	0x20000f30
 8009638:	20000f44 	.word	0x20000f44
 800963c:	20000f58 	.word	0x20000f58
 8009640:	20000f5c 	.word	0x20000f5c
 8009644:	2000100c 	.word	0x2000100c
 8009648:	20000f6c 	.word	0x20000f6c
 800964c:	0800f19c 	.word	0x0800f19c

08009650 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009650:	b480      	push	{r7}
 8009652:	b085      	sub	sp, #20
 8009654:	af00      	add	r7, sp, #0
 8009656:	60f8      	str	r0, [r7, #12]
 8009658:	60b9      	str	r1, [r7, #8]
 800965a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	3b04      	subs	r3, #4
 8009660:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009668:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	3b04      	subs	r3, #4
 800966e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	f023 0201 	bic.w	r2, r3, #1
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	3b04      	subs	r3, #4
 800967e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009680:	4a0c      	ldr	r2, [pc, #48]	; (80096b4 <pxPortInitialiseStack+0x64>)
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	3b14      	subs	r3, #20
 800968a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800968c:	687a      	ldr	r2, [r7, #4]
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	3b04      	subs	r3, #4
 8009696:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f06f 0202 	mvn.w	r2, #2
 800969e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	3b20      	subs	r3, #32
 80096a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80096a6:	68fb      	ldr	r3, [r7, #12]
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3714      	adds	r7, #20
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr
 80096b4:	080096b9 	.word	0x080096b9

080096b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80096b8:	b480      	push	{r7}
 80096ba:	b085      	sub	sp, #20
 80096bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80096be:	2300      	movs	r3, #0
 80096c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80096c2:	4b12      	ldr	r3, [pc, #72]	; (800970c <prvTaskExitError+0x54>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096ca:	d00a      	beq.n	80096e2 <prvTaskExitError+0x2a>
	__asm volatile
 80096cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096d0:	f383 8811 	msr	BASEPRI, r3
 80096d4:	f3bf 8f6f 	isb	sy
 80096d8:	f3bf 8f4f 	dsb	sy
 80096dc:	60fb      	str	r3, [r7, #12]
}
 80096de:	bf00      	nop
 80096e0:	e7fe      	b.n	80096e0 <prvTaskExitError+0x28>
	__asm volatile
 80096e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096e6:	f383 8811 	msr	BASEPRI, r3
 80096ea:	f3bf 8f6f 	isb	sy
 80096ee:	f3bf 8f4f 	dsb	sy
 80096f2:	60bb      	str	r3, [r7, #8]
}
 80096f4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80096f6:	bf00      	nop
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d0fc      	beq.n	80096f8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80096fe:	bf00      	nop
 8009700:	bf00      	nop
 8009702:	3714      	adds	r7, #20
 8009704:	46bd      	mov	sp, r7
 8009706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970a:	4770      	bx	lr
 800970c:	20000030 	.word	0x20000030

08009710 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009710:	4b07      	ldr	r3, [pc, #28]	; (8009730 <pxCurrentTCBConst2>)
 8009712:	6819      	ldr	r1, [r3, #0]
 8009714:	6808      	ldr	r0, [r1, #0]
 8009716:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800971a:	f380 8809 	msr	PSP, r0
 800971e:	f3bf 8f6f 	isb	sy
 8009722:	f04f 0000 	mov.w	r0, #0
 8009726:	f380 8811 	msr	BASEPRI, r0
 800972a:	4770      	bx	lr
 800972c:	f3af 8000 	nop.w

08009730 <pxCurrentTCBConst2>:
 8009730:	20000a30 	.word	0x20000a30
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009734:	bf00      	nop
 8009736:	bf00      	nop

08009738 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009738:	4808      	ldr	r0, [pc, #32]	; (800975c <prvPortStartFirstTask+0x24>)
 800973a:	6800      	ldr	r0, [r0, #0]
 800973c:	6800      	ldr	r0, [r0, #0]
 800973e:	f380 8808 	msr	MSP, r0
 8009742:	f04f 0000 	mov.w	r0, #0
 8009746:	f380 8814 	msr	CONTROL, r0
 800974a:	b662      	cpsie	i
 800974c:	b661      	cpsie	f
 800974e:	f3bf 8f4f 	dsb	sy
 8009752:	f3bf 8f6f 	isb	sy
 8009756:	df00      	svc	0
 8009758:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800975a:	bf00      	nop
 800975c:	e000ed08 	.word	0xe000ed08

08009760 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b086      	sub	sp, #24
 8009764:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009766:	4b46      	ldr	r3, [pc, #280]	; (8009880 <xPortStartScheduler+0x120>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4a46      	ldr	r2, [pc, #280]	; (8009884 <xPortStartScheduler+0x124>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d10a      	bne.n	8009786 <xPortStartScheduler+0x26>
	__asm volatile
 8009770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009774:	f383 8811 	msr	BASEPRI, r3
 8009778:	f3bf 8f6f 	isb	sy
 800977c:	f3bf 8f4f 	dsb	sy
 8009780:	613b      	str	r3, [r7, #16]
}
 8009782:	bf00      	nop
 8009784:	e7fe      	b.n	8009784 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009786:	4b3e      	ldr	r3, [pc, #248]	; (8009880 <xPortStartScheduler+0x120>)
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	4a3f      	ldr	r2, [pc, #252]	; (8009888 <xPortStartScheduler+0x128>)
 800978c:	4293      	cmp	r3, r2
 800978e:	d10a      	bne.n	80097a6 <xPortStartScheduler+0x46>
	__asm volatile
 8009790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009794:	f383 8811 	msr	BASEPRI, r3
 8009798:	f3bf 8f6f 	isb	sy
 800979c:	f3bf 8f4f 	dsb	sy
 80097a0:	60fb      	str	r3, [r7, #12]
}
 80097a2:	bf00      	nop
 80097a4:	e7fe      	b.n	80097a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80097a6:	4b39      	ldr	r3, [pc, #228]	; (800988c <xPortStartScheduler+0x12c>)
 80097a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	781b      	ldrb	r3, [r3, #0]
 80097ae:	b2db      	uxtb	r3, r3
 80097b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	22ff      	movs	r2, #255	; 0xff
 80097b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	781b      	ldrb	r3, [r3, #0]
 80097bc:	b2db      	uxtb	r3, r3
 80097be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80097c0:	78fb      	ldrb	r3, [r7, #3]
 80097c2:	b2db      	uxtb	r3, r3
 80097c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80097c8:	b2da      	uxtb	r2, r3
 80097ca:	4b31      	ldr	r3, [pc, #196]	; (8009890 <xPortStartScheduler+0x130>)
 80097cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80097ce:	4b31      	ldr	r3, [pc, #196]	; (8009894 <xPortStartScheduler+0x134>)
 80097d0:	2207      	movs	r2, #7
 80097d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80097d4:	e009      	b.n	80097ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80097d6:	4b2f      	ldr	r3, [pc, #188]	; (8009894 <xPortStartScheduler+0x134>)
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	3b01      	subs	r3, #1
 80097dc:	4a2d      	ldr	r2, [pc, #180]	; (8009894 <xPortStartScheduler+0x134>)
 80097de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80097e0:	78fb      	ldrb	r3, [r7, #3]
 80097e2:	b2db      	uxtb	r3, r3
 80097e4:	005b      	lsls	r3, r3, #1
 80097e6:	b2db      	uxtb	r3, r3
 80097e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80097ea:	78fb      	ldrb	r3, [r7, #3]
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097f2:	2b80      	cmp	r3, #128	; 0x80
 80097f4:	d0ef      	beq.n	80097d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80097f6:	4b27      	ldr	r3, [pc, #156]	; (8009894 <xPortStartScheduler+0x134>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f1c3 0307 	rsb	r3, r3, #7
 80097fe:	2b04      	cmp	r3, #4
 8009800:	d00a      	beq.n	8009818 <xPortStartScheduler+0xb8>
	__asm volatile
 8009802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009806:	f383 8811 	msr	BASEPRI, r3
 800980a:	f3bf 8f6f 	isb	sy
 800980e:	f3bf 8f4f 	dsb	sy
 8009812:	60bb      	str	r3, [r7, #8]
}
 8009814:	bf00      	nop
 8009816:	e7fe      	b.n	8009816 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009818:	4b1e      	ldr	r3, [pc, #120]	; (8009894 <xPortStartScheduler+0x134>)
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	021b      	lsls	r3, r3, #8
 800981e:	4a1d      	ldr	r2, [pc, #116]	; (8009894 <xPortStartScheduler+0x134>)
 8009820:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009822:	4b1c      	ldr	r3, [pc, #112]	; (8009894 <xPortStartScheduler+0x134>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800982a:	4a1a      	ldr	r2, [pc, #104]	; (8009894 <xPortStartScheduler+0x134>)
 800982c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	b2da      	uxtb	r2, r3
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009836:	4b18      	ldr	r3, [pc, #96]	; (8009898 <xPortStartScheduler+0x138>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	4a17      	ldr	r2, [pc, #92]	; (8009898 <xPortStartScheduler+0x138>)
 800983c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009840:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009842:	4b15      	ldr	r3, [pc, #84]	; (8009898 <xPortStartScheduler+0x138>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	4a14      	ldr	r2, [pc, #80]	; (8009898 <xPortStartScheduler+0x138>)
 8009848:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800984c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800984e:	f000 f8dd 	bl	8009a0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009852:	4b12      	ldr	r3, [pc, #72]	; (800989c <xPortStartScheduler+0x13c>)
 8009854:	2200      	movs	r2, #0
 8009856:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009858:	f000 f8fc 	bl	8009a54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800985c:	4b10      	ldr	r3, [pc, #64]	; (80098a0 <xPortStartScheduler+0x140>)
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a0f      	ldr	r2, [pc, #60]	; (80098a0 <xPortStartScheduler+0x140>)
 8009862:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009866:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009868:	f7ff ff66 	bl	8009738 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800986c:	f7fe ff58 	bl	8008720 <vTaskSwitchContext>
	prvTaskExitError();
 8009870:	f7ff ff22 	bl	80096b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009874:	2300      	movs	r3, #0
}
 8009876:	4618      	mov	r0, r3
 8009878:	3718      	adds	r7, #24
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
 800987e:	bf00      	nop
 8009880:	e000ed00 	.word	0xe000ed00
 8009884:	410fc271 	.word	0x410fc271
 8009888:	410fc270 	.word	0x410fc270
 800988c:	e000e400 	.word	0xe000e400
 8009890:	2000105c 	.word	0x2000105c
 8009894:	20001060 	.word	0x20001060
 8009898:	e000ed20 	.word	0xe000ed20
 800989c:	20000030 	.word	0x20000030
 80098a0:	e000ef34 	.word	0xe000ef34

080098a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80098a4:	b480      	push	{r7}
 80098a6:	b083      	sub	sp, #12
 80098a8:	af00      	add	r7, sp, #0
	__asm volatile
 80098aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ae:	f383 8811 	msr	BASEPRI, r3
 80098b2:	f3bf 8f6f 	isb	sy
 80098b6:	f3bf 8f4f 	dsb	sy
 80098ba:	607b      	str	r3, [r7, #4]
}
 80098bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80098be:	4b0f      	ldr	r3, [pc, #60]	; (80098fc <vPortEnterCritical+0x58>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	3301      	adds	r3, #1
 80098c4:	4a0d      	ldr	r2, [pc, #52]	; (80098fc <vPortEnterCritical+0x58>)
 80098c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80098c8:	4b0c      	ldr	r3, [pc, #48]	; (80098fc <vPortEnterCritical+0x58>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	2b01      	cmp	r3, #1
 80098ce:	d10f      	bne.n	80098f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80098d0:	4b0b      	ldr	r3, [pc, #44]	; (8009900 <vPortEnterCritical+0x5c>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	b2db      	uxtb	r3, r3
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d00a      	beq.n	80098f0 <vPortEnterCritical+0x4c>
	__asm volatile
 80098da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098de:	f383 8811 	msr	BASEPRI, r3
 80098e2:	f3bf 8f6f 	isb	sy
 80098e6:	f3bf 8f4f 	dsb	sy
 80098ea:	603b      	str	r3, [r7, #0]
}
 80098ec:	bf00      	nop
 80098ee:	e7fe      	b.n	80098ee <vPortEnterCritical+0x4a>
	}
}
 80098f0:	bf00      	nop
 80098f2:	370c      	adds	r7, #12
 80098f4:	46bd      	mov	sp, r7
 80098f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fa:	4770      	bx	lr
 80098fc:	20000030 	.word	0x20000030
 8009900:	e000ed04 	.word	0xe000ed04

08009904 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009904:	b480      	push	{r7}
 8009906:	b083      	sub	sp, #12
 8009908:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800990a:	4b12      	ldr	r3, [pc, #72]	; (8009954 <vPortExitCritical+0x50>)
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d10a      	bne.n	8009928 <vPortExitCritical+0x24>
	__asm volatile
 8009912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009916:	f383 8811 	msr	BASEPRI, r3
 800991a:	f3bf 8f6f 	isb	sy
 800991e:	f3bf 8f4f 	dsb	sy
 8009922:	607b      	str	r3, [r7, #4]
}
 8009924:	bf00      	nop
 8009926:	e7fe      	b.n	8009926 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009928:	4b0a      	ldr	r3, [pc, #40]	; (8009954 <vPortExitCritical+0x50>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	3b01      	subs	r3, #1
 800992e:	4a09      	ldr	r2, [pc, #36]	; (8009954 <vPortExitCritical+0x50>)
 8009930:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009932:	4b08      	ldr	r3, [pc, #32]	; (8009954 <vPortExitCritical+0x50>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d105      	bne.n	8009946 <vPortExitCritical+0x42>
 800993a:	2300      	movs	r3, #0
 800993c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	f383 8811 	msr	BASEPRI, r3
}
 8009944:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009946:	bf00      	nop
 8009948:	370c      	adds	r7, #12
 800994a:	46bd      	mov	sp, r7
 800994c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009950:	4770      	bx	lr
 8009952:	bf00      	nop
 8009954:	20000030 	.word	0x20000030
	...

08009960 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009960:	f3ef 8009 	mrs	r0, PSP
 8009964:	f3bf 8f6f 	isb	sy
 8009968:	4b15      	ldr	r3, [pc, #84]	; (80099c0 <pxCurrentTCBConst>)
 800996a:	681a      	ldr	r2, [r3, #0]
 800996c:	f01e 0f10 	tst.w	lr, #16
 8009970:	bf08      	it	eq
 8009972:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009976:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800997a:	6010      	str	r0, [r2, #0]
 800997c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009980:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009984:	f380 8811 	msr	BASEPRI, r0
 8009988:	f3bf 8f4f 	dsb	sy
 800998c:	f3bf 8f6f 	isb	sy
 8009990:	f7fe fec6 	bl	8008720 <vTaskSwitchContext>
 8009994:	f04f 0000 	mov.w	r0, #0
 8009998:	f380 8811 	msr	BASEPRI, r0
 800999c:	bc09      	pop	{r0, r3}
 800999e:	6819      	ldr	r1, [r3, #0]
 80099a0:	6808      	ldr	r0, [r1, #0]
 80099a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099a6:	f01e 0f10 	tst.w	lr, #16
 80099aa:	bf08      	it	eq
 80099ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80099b0:	f380 8809 	msr	PSP, r0
 80099b4:	f3bf 8f6f 	isb	sy
 80099b8:	4770      	bx	lr
 80099ba:	bf00      	nop
 80099bc:	f3af 8000 	nop.w

080099c0 <pxCurrentTCBConst>:
 80099c0:	20000a30 	.word	0x20000a30
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80099c4:	bf00      	nop
 80099c6:	bf00      	nop

080099c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b082      	sub	sp, #8
 80099cc:	af00      	add	r7, sp, #0
	__asm volatile
 80099ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099d2:	f383 8811 	msr	BASEPRI, r3
 80099d6:	f3bf 8f6f 	isb	sy
 80099da:	f3bf 8f4f 	dsb	sy
 80099de:	607b      	str	r3, [r7, #4]
}
 80099e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80099e2:	f7fe fde3 	bl	80085ac <xTaskIncrementTick>
 80099e6:	4603      	mov	r3, r0
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d003      	beq.n	80099f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80099ec:	4b06      	ldr	r3, [pc, #24]	; (8009a08 <xPortSysTickHandler+0x40>)
 80099ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099f2:	601a      	str	r2, [r3, #0]
 80099f4:	2300      	movs	r3, #0
 80099f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	f383 8811 	msr	BASEPRI, r3
}
 80099fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009a00:	bf00      	nop
 8009a02:	3708      	adds	r7, #8
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}
 8009a08:	e000ed04 	.word	0xe000ed04

08009a0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009a10:	4b0b      	ldr	r3, [pc, #44]	; (8009a40 <vPortSetupTimerInterrupt+0x34>)
 8009a12:	2200      	movs	r2, #0
 8009a14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009a16:	4b0b      	ldr	r3, [pc, #44]	; (8009a44 <vPortSetupTimerInterrupt+0x38>)
 8009a18:	2200      	movs	r2, #0
 8009a1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009a1c:	4b0a      	ldr	r3, [pc, #40]	; (8009a48 <vPortSetupTimerInterrupt+0x3c>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	4a0a      	ldr	r2, [pc, #40]	; (8009a4c <vPortSetupTimerInterrupt+0x40>)
 8009a22:	fba2 2303 	umull	r2, r3, r2, r3
 8009a26:	099b      	lsrs	r3, r3, #6
 8009a28:	4a09      	ldr	r2, [pc, #36]	; (8009a50 <vPortSetupTimerInterrupt+0x44>)
 8009a2a:	3b01      	subs	r3, #1
 8009a2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009a2e:	4b04      	ldr	r3, [pc, #16]	; (8009a40 <vPortSetupTimerInterrupt+0x34>)
 8009a30:	2207      	movs	r2, #7
 8009a32:	601a      	str	r2, [r3, #0]
}
 8009a34:	bf00      	nop
 8009a36:	46bd      	mov	sp, r7
 8009a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3c:	4770      	bx	lr
 8009a3e:	bf00      	nop
 8009a40:	e000e010 	.word	0xe000e010
 8009a44:	e000e018 	.word	0xe000e018
 8009a48:	20000010 	.word	0x20000010
 8009a4c:	10624dd3 	.word	0x10624dd3
 8009a50:	e000e014 	.word	0xe000e014

08009a54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009a54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009a64 <vPortEnableVFP+0x10>
 8009a58:	6801      	ldr	r1, [r0, #0]
 8009a5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009a5e:	6001      	str	r1, [r0, #0]
 8009a60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009a62:	bf00      	nop
 8009a64:	e000ed88 	.word	0xe000ed88

08009a68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009a68:	b480      	push	{r7}
 8009a6a:	b085      	sub	sp, #20
 8009a6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009a6e:	f3ef 8305 	mrs	r3, IPSR
 8009a72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	2b0f      	cmp	r3, #15
 8009a78:	d914      	bls.n	8009aa4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009a7a:	4a17      	ldr	r2, [pc, #92]	; (8009ad8 <vPortValidateInterruptPriority+0x70>)
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	4413      	add	r3, r2
 8009a80:	781b      	ldrb	r3, [r3, #0]
 8009a82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009a84:	4b15      	ldr	r3, [pc, #84]	; (8009adc <vPortValidateInterruptPriority+0x74>)
 8009a86:	781b      	ldrb	r3, [r3, #0]
 8009a88:	7afa      	ldrb	r2, [r7, #11]
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d20a      	bcs.n	8009aa4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8009a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a92:	f383 8811 	msr	BASEPRI, r3
 8009a96:	f3bf 8f6f 	isb	sy
 8009a9a:	f3bf 8f4f 	dsb	sy
 8009a9e:	607b      	str	r3, [r7, #4]
}
 8009aa0:	bf00      	nop
 8009aa2:	e7fe      	b.n	8009aa2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009aa4:	4b0e      	ldr	r3, [pc, #56]	; (8009ae0 <vPortValidateInterruptPriority+0x78>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009aac:	4b0d      	ldr	r3, [pc, #52]	; (8009ae4 <vPortValidateInterruptPriority+0x7c>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	429a      	cmp	r2, r3
 8009ab2:	d90a      	bls.n	8009aca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ab8:	f383 8811 	msr	BASEPRI, r3
 8009abc:	f3bf 8f6f 	isb	sy
 8009ac0:	f3bf 8f4f 	dsb	sy
 8009ac4:	603b      	str	r3, [r7, #0]
}
 8009ac6:	bf00      	nop
 8009ac8:	e7fe      	b.n	8009ac8 <vPortValidateInterruptPriority+0x60>
	}
 8009aca:	bf00      	nop
 8009acc:	3714      	adds	r7, #20
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad4:	4770      	bx	lr
 8009ad6:	bf00      	nop
 8009ad8:	e000e3f0 	.word	0xe000e3f0
 8009adc:	2000105c 	.word	0x2000105c
 8009ae0:	e000ed0c 	.word	0xe000ed0c
 8009ae4:	20001060 	.word	0x20001060

08009ae8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b08a      	sub	sp, #40	; 0x28
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009af0:	2300      	movs	r3, #0
 8009af2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009af4:	f7fe fc9e 	bl	8008434 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009af8:	4b5b      	ldr	r3, [pc, #364]	; (8009c68 <pvPortMalloc+0x180>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d101      	bne.n	8009b04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009b00:	f000 f920 	bl	8009d44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009b04:	4b59      	ldr	r3, [pc, #356]	; (8009c6c <pvPortMalloc+0x184>)
 8009b06:	681a      	ldr	r2, [r3, #0]
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	4013      	ands	r3, r2
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	f040 8093 	bne.w	8009c38 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d01d      	beq.n	8009b54 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009b18:	2208      	movs	r2, #8
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	4413      	add	r3, r2
 8009b1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f003 0307 	and.w	r3, r3, #7
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d014      	beq.n	8009b54 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f023 0307 	bic.w	r3, r3, #7
 8009b30:	3308      	adds	r3, #8
 8009b32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f003 0307 	and.w	r3, r3, #7
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d00a      	beq.n	8009b54 <pvPortMalloc+0x6c>
	__asm volatile
 8009b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b42:	f383 8811 	msr	BASEPRI, r3
 8009b46:	f3bf 8f6f 	isb	sy
 8009b4a:	f3bf 8f4f 	dsb	sy
 8009b4e:	617b      	str	r3, [r7, #20]
}
 8009b50:	bf00      	nop
 8009b52:	e7fe      	b.n	8009b52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d06e      	beq.n	8009c38 <pvPortMalloc+0x150>
 8009b5a:	4b45      	ldr	r3, [pc, #276]	; (8009c70 <pvPortMalloc+0x188>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	687a      	ldr	r2, [r7, #4]
 8009b60:	429a      	cmp	r2, r3
 8009b62:	d869      	bhi.n	8009c38 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009b64:	4b43      	ldr	r3, [pc, #268]	; (8009c74 <pvPortMalloc+0x18c>)
 8009b66:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009b68:	4b42      	ldr	r3, [pc, #264]	; (8009c74 <pvPortMalloc+0x18c>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009b6e:	e004      	b.n	8009b7a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b72:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	687a      	ldr	r2, [r7, #4]
 8009b80:	429a      	cmp	r2, r3
 8009b82:	d903      	bls.n	8009b8c <pvPortMalloc+0xa4>
 8009b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d1f1      	bne.n	8009b70 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009b8c:	4b36      	ldr	r3, [pc, #216]	; (8009c68 <pvPortMalloc+0x180>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b92:	429a      	cmp	r2, r3
 8009b94:	d050      	beq.n	8009c38 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009b96:	6a3b      	ldr	r3, [r7, #32]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	2208      	movs	r2, #8
 8009b9c:	4413      	add	r3, r2
 8009b9e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ba2:	681a      	ldr	r2, [r3, #0]
 8009ba4:	6a3b      	ldr	r3, [r7, #32]
 8009ba6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009baa:	685a      	ldr	r2, [r3, #4]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	1ad2      	subs	r2, r2, r3
 8009bb0:	2308      	movs	r3, #8
 8009bb2:	005b      	lsls	r3, r3, #1
 8009bb4:	429a      	cmp	r2, r3
 8009bb6:	d91f      	bls.n	8009bf8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009bb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	4413      	add	r3, r2
 8009bbe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009bc0:	69bb      	ldr	r3, [r7, #24]
 8009bc2:	f003 0307 	and.w	r3, r3, #7
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d00a      	beq.n	8009be0 <pvPortMalloc+0xf8>
	__asm volatile
 8009bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bce:	f383 8811 	msr	BASEPRI, r3
 8009bd2:	f3bf 8f6f 	isb	sy
 8009bd6:	f3bf 8f4f 	dsb	sy
 8009bda:	613b      	str	r3, [r7, #16]
}
 8009bdc:	bf00      	nop
 8009bde:	e7fe      	b.n	8009bde <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009be2:	685a      	ldr	r2, [r3, #4]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	1ad2      	subs	r2, r2, r3
 8009be8:	69bb      	ldr	r3, [r7, #24]
 8009bea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bee:	687a      	ldr	r2, [r7, #4]
 8009bf0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009bf2:	69b8      	ldr	r0, [r7, #24]
 8009bf4:	f000 f908 	bl	8009e08 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009bf8:	4b1d      	ldr	r3, [pc, #116]	; (8009c70 <pvPortMalloc+0x188>)
 8009bfa:	681a      	ldr	r2, [r3, #0]
 8009bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfe:	685b      	ldr	r3, [r3, #4]
 8009c00:	1ad3      	subs	r3, r2, r3
 8009c02:	4a1b      	ldr	r2, [pc, #108]	; (8009c70 <pvPortMalloc+0x188>)
 8009c04:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009c06:	4b1a      	ldr	r3, [pc, #104]	; (8009c70 <pvPortMalloc+0x188>)
 8009c08:	681a      	ldr	r2, [r3, #0]
 8009c0a:	4b1b      	ldr	r3, [pc, #108]	; (8009c78 <pvPortMalloc+0x190>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	429a      	cmp	r2, r3
 8009c10:	d203      	bcs.n	8009c1a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009c12:	4b17      	ldr	r3, [pc, #92]	; (8009c70 <pvPortMalloc+0x188>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	4a18      	ldr	r2, [pc, #96]	; (8009c78 <pvPortMalloc+0x190>)
 8009c18:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c1c:	685a      	ldr	r2, [r3, #4]
 8009c1e:	4b13      	ldr	r3, [pc, #76]	; (8009c6c <pvPortMalloc+0x184>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	431a      	orrs	r2, r3
 8009c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c26:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009c2e:	4b13      	ldr	r3, [pc, #76]	; (8009c7c <pvPortMalloc+0x194>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	3301      	adds	r3, #1
 8009c34:	4a11      	ldr	r2, [pc, #68]	; (8009c7c <pvPortMalloc+0x194>)
 8009c36:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009c38:	f7fe fc0a 	bl	8008450 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009c3c:	69fb      	ldr	r3, [r7, #28]
 8009c3e:	f003 0307 	and.w	r3, r3, #7
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d00a      	beq.n	8009c5c <pvPortMalloc+0x174>
	__asm volatile
 8009c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c4a:	f383 8811 	msr	BASEPRI, r3
 8009c4e:	f3bf 8f6f 	isb	sy
 8009c52:	f3bf 8f4f 	dsb	sy
 8009c56:	60fb      	str	r3, [r7, #12]
}
 8009c58:	bf00      	nop
 8009c5a:	e7fe      	b.n	8009c5a <pvPortMalloc+0x172>
	return pvReturn;
 8009c5c:	69fb      	ldr	r3, [r7, #28]
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3728      	adds	r7, #40	; 0x28
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}
 8009c66:	bf00      	nop
 8009c68:	20004c6c 	.word	0x20004c6c
 8009c6c:	20004c80 	.word	0x20004c80
 8009c70:	20004c70 	.word	0x20004c70
 8009c74:	20004c64 	.word	0x20004c64
 8009c78:	20004c74 	.word	0x20004c74
 8009c7c:	20004c78 	.word	0x20004c78

08009c80 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b086      	sub	sp, #24
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d04d      	beq.n	8009d2e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009c92:	2308      	movs	r3, #8
 8009c94:	425b      	negs	r3, r3
 8009c96:	697a      	ldr	r2, [r7, #20]
 8009c98:	4413      	add	r3, r2
 8009c9a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009c9c:	697b      	ldr	r3, [r7, #20]
 8009c9e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	685a      	ldr	r2, [r3, #4]
 8009ca4:	4b24      	ldr	r3, [pc, #144]	; (8009d38 <vPortFree+0xb8>)
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	4013      	ands	r3, r2
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d10a      	bne.n	8009cc4 <vPortFree+0x44>
	__asm volatile
 8009cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cb2:	f383 8811 	msr	BASEPRI, r3
 8009cb6:	f3bf 8f6f 	isb	sy
 8009cba:	f3bf 8f4f 	dsb	sy
 8009cbe:	60fb      	str	r3, [r7, #12]
}
 8009cc0:	bf00      	nop
 8009cc2:	e7fe      	b.n	8009cc2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009cc4:	693b      	ldr	r3, [r7, #16]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d00a      	beq.n	8009ce2 <vPortFree+0x62>
	__asm volatile
 8009ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cd0:	f383 8811 	msr	BASEPRI, r3
 8009cd4:	f3bf 8f6f 	isb	sy
 8009cd8:	f3bf 8f4f 	dsb	sy
 8009cdc:	60bb      	str	r3, [r7, #8]
}
 8009cde:	bf00      	nop
 8009ce0:	e7fe      	b.n	8009ce0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009ce2:	693b      	ldr	r3, [r7, #16]
 8009ce4:	685a      	ldr	r2, [r3, #4]
 8009ce6:	4b14      	ldr	r3, [pc, #80]	; (8009d38 <vPortFree+0xb8>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4013      	ands	r3, r2
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d01e      	beq.n	8009d2e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009cf0:	693b      	ldr	r3, [r7, #16]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d11a      	bne.n	8009d2e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009cf8:	693b      	ldr	r3, [r7, #16]
 8009cfa:	685a      	ldr	r2, [r3, #4]
 8009cfc:	4b0e      	ldr	r3, [pc, #56]	; (8009d38 <vPortFree+0xb8>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	43db      	mvns	r3, r3
 8009d02:	401a      	ands	r2, r3
 8009d04:	693b      	ldr	r3, [r7, #16]
 8009d06:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009d08:	f7fe fb94 	bl	8008434 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009d0c:	693b      	ldr	r3, [r7, #16]
 8009d0e:	685a      	ldr	r2, [r3, #4]
 8009d10:	4b0a      	ldr	r3, [pc, #40]	; (8009d3c <vPortFree+0xbc>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	4413      	add	r3, r2
 8009d16:	4a09      	ldr	r2, [pc, #36]	; (8009d3c <vPortFree+0xbc>)
 8009d18:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009d1a:	6938      	ldr	r0, [r7, #16]
 8009d1c:	f000 f874 	bl	8009e08 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009d20:	4b07      	ldr	r3, [pc, #28]	; (8009d40 <vPortFree+0xc0>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	3301      	adds	r3, #1
 8009d26:	4a06      	ldr	r2, [pc, #24]	; (8009d40 <vPortFree+0xc0>)
 8009d28:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009d2a:	f7fe fb91 	bl	8008450 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009d2e:	bf00      	nop
 8009d30:	3718      	adds	r7, #24
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}
 8009d36:	bf00      	nop
 8009d38:	20004c80 	.word	0x20004c80
 8009d3c:	20004c70 	.word	0x20004c70
 8009d40:	20004c7c 	.word	0x20004c7c

08009d44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009d44:	b480      	push	{r7}
 8009d46:	b085      	sub	sp, #20
 8009d48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009d4a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009d4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009d50:	4b27      	ldr	r3, [pc, #156]	; (8009df0 <prvHeapInit+0xac>)
 8009d52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	f003 0307 	and.w	r3, r3, #7
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d00c      	beq.n	8009d78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	3307      	adds	r3, #7
 8009d62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f023 0307 	bic.w	r3, r3, #7
 8009d6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009d6c:	68ba      	ldr	r2, [r7, #8]
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	1ad3      	subs	r3, r2, r3
 8009d72:	4a1f      	ldr	r2, [pc, #124]	; (8009df0 <prvHeapInit+0xac>)
 8009d74:	4413      	add	r3, r2
 8009d76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009d7c:	4a1d      	ldr	r2, [pc, #116]	; (8009df4 <prvHeapInit+0xb0>)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009d82:	4b1c      	ldr	r3, [pc, #112]	; (8009df4 <prvHeapInit+0xb0>)
 8009d84:	2200      	movs	r2, #0
 8009d86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	68ba      	ldr	r2, [r7, #8]
 8009d8c:	4413      	add	r3, r2
 8009d8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009d90:	2208      	movs	r2, #8
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	1a9b      	subs	r3, r3, r2
 8009d96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	f023 0307 	bic.w	r3, r3, #7
 8009d9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	4a15      	ldr	r2, [pc, #84]	; (8009df8 <prvHeapInit+0xb4>)
 8009da4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009da6:	4b14      	ldr	r3, [pc, #80]	; (8009df8 <prvHeapInit+0xb4>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	2200      	movs	r2, #0
 8009dac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009dae:	4b12      	ldr	r3, [pc, #72]	; (8009df8 <prvHeapInit+0xb4>)
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	2200      	movs	r2, #0
 8009db4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	68fa      	ldr	r2, [r7, #12]
 8009dbe:	1ad2      	subs	r2, r2, r3
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009dc4:	4b0c      	ldr	r3, [pc, #48]	; (8009df8 <prvHeapInit+0xb4>)
 8009dc6:	681a      	ldr	r2, [r3, #0]
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	685b      	ldr	r3, [r3, #4]
 8009dd0:	4a0a      	ldr	r2, [pc, #40]	; (8009dfc <prvHeapInit+0xb8>)
 8009dd2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	685b      	ldr	r3, [r3, #4]
 8009dd8:	4a09      	ldr	r2, [pc, #36]	; (8009e00 <prvHeapInit+0xbc>)
 8009dda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009ddc:	4b09      	ldr	r3, [pc, #36]	; (8009e04 <prvHeapInit+0xc0>)
 8009dde:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009de2:	601a      	str	r2, [r3, #0]
}
 8009de4:	bf00      	nop
 8009de6:	3714      	adds	r7, #20
 8009de8:	46bd      	mov	sp, r7
 8009dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dee:	4770      	bx	lr
 8009df0:	20001064 	.word	0x20001064
 8009df4:	20004c64 	.word	0x20004c64
 8009df8:	20004c6c 	.word	0x20004c6c
 8009dfc:	20004c74 	.word	0x20004c74
 8009e00:	20004c70 	.word	0x20004c70
 8009e04:	20004c80 	.word	0x20004c80

08009e08 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009e08:	b480      	push	{r7}
 8009e0a:	b085      	sub	sp, #20
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009e10:	4b28      	ldr	r3, [pc, #160]	; (8009eb4 <prvInsertBlockIntoFreeList+0xac>)
 8009e12:	60fb      	str	r3, [r7, #12]
 8009e14:	e002      	b.n	8009e1c <prvInsertBlockIntoFreeList+0x14>
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	60fb      	str	r3, [r7, #12]
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	687a      	ldr	r2, [r7, #4]
 8009e22:	429a      	cmp	r2, r3
 8009e24:	d8f7      	bhi.n	8009e16 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	685b      	ldr	r3, [r3, #4]
 8009e2e:	68ba      	ldr	r2, [r7, #8]
 8009e30:	4413      	add	r3, r2
 8009e32:	687a      	ldr	r2, [r7, #4]
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d108      	bne.n	8009e4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	685a      	ldr	r2, [r3, #4]
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	685b      	ldr	r3, [r3, #4]
 8009e40:	441a      	add	r2, r3
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	685b      	ldr	r3, [r3, #4]
 8009e52:	68ba      	ldr	r2, [r7, #8]
 8009e54:	441a      	add	r2, r3
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	429a      	cmp	r2, r3
 8009e5c:	d118      	bne.n	8009e90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	681a      	ldr	r2, [r3, #0]
 8009e62:	4b15      	ldr	r3, [pc, #84]	; (8009eb8 <prvInsertBlockIntoFreeList+0xb0>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	429a      	cmp	r2, r3
 8009e68:	d00d      	beq.n	8009e86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	685a      	ldr	r2, [r3, #4]
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	441a      	add	r2, r3
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	681a      	ldr	r2, [r3, #0]
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	601a      	str	r2, [r3, #0]
 8009e84:	e008      	b.n	8009e98 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009e86:	4b0c      	ldr	r3, [pc, #48]	; (8009eb8 <prvInsertBlockIntoFreeList+0xb0>)
 8009e88:	681a      	ldr	r2, [r3, #0]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	601a      	str	r2, [r3, #0]
 8009e8e:	e003      	b.n	8009e98 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681a      	ldr	r2, [r3, #0]
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009e98:	68fa      	ldr	r2, [r7, #12]
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	429a      	cmp	r2, r3
 8009e9e:	d002      	beq.n	8009ea6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	687a      	ldr	r2, [r7, #4]
 8009ea4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009ea6:	bf00      	nop
 8009ea8:	3714      	adds	r7, #20
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr
 8009eb2:	bf00      	nop
 8009eb4:	20004c64 	.word	0x20004c64
 8009eb8:	20004c6c 	.word	0x20004c6c

08009ebc <__errno>:
 8009ebc:	4b01      	ldr	r3, [pc, #4]	; (8009ec4 <__errno+0x8>)
 8009ebe:	6818      	ldr	r0, [r3, #0]
 8009ec0:	4770      	bx	lr
 8009ec2:	bf00      	nop
 8009ec4:	20000034 	.word	0x20000034

08009ec8 <__libc_init_array>:
 8009ec8:	b570      	push	{r4, r5, r6, lr}
 8009eca:	4d0d      	ldr	r5, [pc, #52]	; (8009f00 <__libc_init_array+0x38>)
 8009ecc:	4c0d      	ldr	r4, [pc, #52]	; (8009f04 <__libc_init_array+0x3c>)
 8009ece:	1b64      	subs	r4, r4, r5
 8009ed0:	10a4      	asrs	r4, r4, #2
 8009ed2:	2600      	movs	r6, #0
 8009ed4:	42a6      	cmp	r6, r4
 8009ed6:	d109      	bne.n	8009eec <__libc_init_array+0x24>
 8009ed8:	4d0b      	ldr	r5, [pc, #44]	; (8009f08 <__libc_init_array+0x40>)
 8009eda:	4c0c      	ldr	r4, [pc, #48]	; (8009f0c <__libc_init_array+0x44>)
 8009edc:	f005 f882 	bl	800efe4 <_init>
 8009ee0:	1b64      	subs	r4, r4, r5
 8009ee2:	10a4      	asrs	r4, r4, #2
 8009ee4:	2600      	movs	r6, #0
 8009ee6:	42a6      	cmp	r6, r4
 8009ee8:	d105      	bne.n	8009ef6 <__libc_init_array+0x2e>
 8009eea:	bd70      	pop	{r4, r5, r6, pc}
 8009eec:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ef0:	4798      	blx	r3
 8009ef2:	3601      	adds	r6, #1
 8009ef4:	e7ee      	b.n	8009ed4 <__libc_init_array+0xc>
 8009ef6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009efa:	4798      	blx	r3
 8009efc:	3601      	adds	r6, #1
 8009efe:	e7f2      	b.n	8009ee6 <__libc_init_array+0x1e>
 8009f00:	08010bf4 	.word	0x08010bf4
 8009f04:	08010bf4 	.word	0x08010bf4
 8009f08:	08010bf4 	.word	0x08010bf4
 8009f0c:	08010bf8 	.word	0x08010bf8

08009f10 <memcpy>:
 8009f10:	440a      	add	r2, r1
 8009f12:	4291      	cmp	r1, r2
 8009f14:	f100 33ff 	add.w	r3, r0, #4294967295
 8009f18:	d100      	bne.n	8009f1c <memcpy+0xc>
 8009f1a:	4770      	bx	lr
 8009f1c:	b510      	push	{r4, lr}
 8009f1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f26:	4291      	cmp	r1, r2
 8009f28:	d1f9      	bne.n	8009f1e <memcpy+0xe>
 8009f2a:	bd10      	pop	{r4, pc}

08009f2c <memset>:
 8009f2c:	4402      	add	r2, r0
 8009f2e:	4603      	mov	r3, r0
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d100      	bne.n	8009f36 <memset+0xa>
 8009f34:	4770      	bx	lr
 8009f36:	f803 1b01 	strb.w	r1, [r3], #1
 8009f3a:	e7f9      	b.n	8009f30 <memset+0x4>

08009f3c <__cvt>:
 8009f3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f40:	ec55 4b10 	vmov	r4, r5, d0
 8009f44:	2d00      	cmp	r5, #0
 8009f46:	460e      	mov	r6, r1
 8009f48:	4619      	mov	r1, r3
 8009f4a:	462b      	mov	r3, r5
 8009f4c:	bfbb      	ittet	lt
 8009f4e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009f52:	461d      	movlt	r5, r3
 8009f54:	2300      	movge	r3, #0
 8009f56:	232d      	movlt	r3, #45	; 0x2d
 8009f58:	700b      	strb	r3, [r1, #0]
 8009f5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f5c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009f60:	4691      	mov	r9, r2
 8009f62:	f023 0820 	bic.w	r8, r3, #32
 8009f66:	bfbc      	itt	lt
 8009f68:	4622      	movlt	r2, r4
 8009f6a:	4614      	movlt	r4, r2
 8009f6c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009f70:	d005      	beq.n	8009f7e <__cvt+0x42>
 8009f72:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009f76:	d100      	bne.n	8009f7a <__cvt+0x3e>
 8009f78:	3601      	adds	r6, #1
 8009f7a:	2102      	movs	r1, #2
 8009f7c:	e000      	b.n	8009f80 <__cvt+0x44>
 8009f7e:	2103      	movs	r1, #3
 8009f80:	ab03      	add	r3, sp, #12
 8009f82:	9301      	str	r3, [sp, #4]
 8009f84:	ab02      	add	r3, sp, #8
 8009f86:	9300      	str	r3, [sp, #0]
 8009f88:	ec45 4b10 	vmov	d0, r4, r5
 8009f8c:	4653      	mov	r3, sl
 8009f8e:	4632      	mov	r2, r6
 8009f90:	f001 fe5a 	bl	800bc48 <_dtoa_r>
 8009f94:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009f98:	4607      	mov	r7, r0
 8009f9a:	d102      	bne.n	8009fa2 <__cvt+0x66>
 8009f9c:	f019 0f01 	tst.w	r9, #1
 8009fa0:	d022      	beq.n	8009fe8 <__cvt+0xac>
 8009fa2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009fa6:	eb07 0906 	add.w	r9, r7, r6
 8009faa:	d110      	bne.n	8009fce <__cvt+0x92>
 8009fac:	783b      	ldrb	r3, [r7, #0]
 8009fae:	2b30      	cmp	r3, #48	; 0x30
 8009fb0:	d10a      	bne.n	8009fc8 <__cvt+0x8c>
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	4620      	mov	r0, r4
 8009fb8:	4629      	mov	r1, r5
 8009fba:	f7f6 fd8d 	bl	8000ad8 <__aeabi_dcmpeq>
 8009fbe:	b918      	cbnz	r0, 8009fc8 <__cvt+0x8c>
 8009fc0:	f1c6 0601 	rsb	r6, r6, #1
 8009fc4:	f8ca 6000 	str.w	r6, [sl]
 8009fc8:	f8da 3000 	ldr.w	r3, [sl]
 8009fcc:	4499      	add	r9, r3
 8009fce:	2200      	movs	r2, #0
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	4620      	mov	r0, r4
 8009fd4:	4629      	mov	r1, r5
 8009fd6:	f7f6 fd7f 	bl	8000ad8 <__aeabi_dcmpeq>
 8009fda:	b108      	cbz	r0, 8009fe0 <__cvt+0xa4>
 8009fdc:	f8cd 900c 	str.w	r9, [sp, #12]
 8009fe0:	2230      	movs	r2, #48	; 0x30
 8009fe2:	9b03      	ldr	r3, [sp, #12]
 8009fe4:	454b      	cmp	r3, r9
 8009fe6:	d307      	bcc.n	8009ff8 <__cvt+0xbc>
 8009fe8:	9b03      	ldr	r3, [sp, #12]
 8009fea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009fec:	1bdb      	subs	r3, r3, r7
 8009fee:	4638      	mov	r0, r7
 8009ff0:	6013      	str	r3, [r2, #0]
 8009ff2:	b004      	add	sp, #16
 8009ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ff8:	1c59      	adds	r1, r3, #1
 8009ffa:	9103      	str	r1, [sp, #12]
 8009ffc:	701a      	strb	r2, [r3, #0]
 8009ffe:	e7f0      	b.n	8009fe2 <__cvt+0xa6>

0800a000 <__exponent>:
 800a000:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a002:	4603      	mov	r3, r0
 800a004:	2900      	cmp	r1, #0
 800a006:	bfb8      	it	lt
 800a008:	4249      	neglt	r1, r1
 800a00a:	f803 2b02 	strb.w	r2, [r3], #2
 800a00e:	bfb4      	ite	lt
 800a010:	222d      	movlt	r2, #45	; 0x2d
 800a012:	222b      	movge	r2, #43	; 0x2b
 800a014:	2909      	cmp	r1, #9
 800a016:	7042      	strb	r2, [r0, #1]
 800a018:	dd2a      	ble.n	800a070 <__exponent+0x70>
 800a01a:	f10d 0407 	add.w	r4, sp, #7
 800a01e:	46a4      	mov	ip, r4
 800a020:	270a      	movs	r7, #10
 800a022:	46a6      	mov	lr, r4
 800a024:	460a      	mov	r2, r1
 800a026:	fb91 f6f7 	sdiv	r6, r1, r7
 800a02a:	fb07 1516 	mls	r5, r7, r6, r1
 800a02e:	3530      	adds	r5, #48	; 0x30
 800a030:	2a63      	cmp	r2, #99	; 0x63
 800a032:	f104 34ff 	add.w	r4, r4, #4294967295
 800a036:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a03a:	4631      	mov	r1, r6
 800a03c:	dcf1      	bgt.n	800a022 <__exponent+0x22>
 800a03e:	3130      	adds	r1, #48	; 0x30
 800a040:	f1ae 0502 	sub.w	r5, lr, #2
 800a044:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a048:	1c44      	adds	r4, r0, #1
 800a04a:	4629      	mov	r1, r5
 800a04c:	4561      	cmp	r1, ip
 800a04e:	d30a      	bcc.n	800a066 <__exponent+0x66>
 800a050:	f10d 0209 	add.w	r2, sp, #9
 800a054:	eba2 020e 	sub.w	r2, r2, lr
 800a058:	4565      	cmp	r5, ip
 800a05a:	bf88      	it	hi
 800a05c:	2200      	movhi	r2, #0
 800a05e:	4413      	add	r3, r2
 800a060:	1a18      	subs	r0, r3, r0
 800a062:	b003      	add	sp, #12
 800a064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a066:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a06a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a06e:	e7ed      	b.n	800a04c <__exponent+0x4c>
 800a070:	2330      	movs	r3, #48	; 0x30
 800a072:	3130      	adds	r1, #48	; 0x30
 800a074:	7083      	strb	r3, [r0, #2]
 800a076:	70c1      	strb	r1, [r0, #3]
 800a078:	1d03      	adds	r3, r0, #4
 800a07a:	e7f1      	b.n	800a060 <__exponent+0x60>

0800a07c <_printf_float>:
 800a07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a080:	ed2d 8b02 	vpush	{d8}
 800a084:	b08d      	sub	sp, #52	; 0x34
 800a086:	460c      	mov	r4, r1
 800a088:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a08c:	4616      	mov	r6, r2
 800a08e:	461f      	mov	r7, r3
 800a090:	4605      	mov	r5, r0
 800a092:	f002 ff35 	bl	800cf00 <_localeconv_r>
 800a096:	f8d0 a000 	ldr.w	sl, [r0]
 800a09a:	4650      	mov	r0, sl
 800a09c:	f7f6 f8a0 	bl	80001e0 <strlen>
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	930a      	str	r3, [sp, #40]	; 0x28
 800a0a4:	6823      	ldr	r3, [r4, #0]
 800a0a6:	9305      	str	r3, [sp, #20]
 800a0a8:	f8d8 3000 	ldr.w	r3, [r8]
 800a0ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a0b0:	3307      	adds	r3, #7
 800a0b2:	f023 0307 	bic.w	r3, r3, #7
 800a0b6:	f103 0208 	add.w	r2, r3, #8
 800a0ba:	f8c8 2000 	str.w	r2, [r8]
 800a0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0c2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a0c6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a0ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a0ce:	9307      	str	r3, [sp, #28]
 800a0d0:	f8cd 8018 	str.w	r8, [sp, #24]
 800a0d4:	ee08 0a10 	vmov	s16, r0
 800a0d8:	4b9f      	ldr	r3, [pc, #636]	; (800a358 <_printf_float+0x2dc>)
 800a0da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a0de:	f04f 32ff 	mov.w	r2, #4294967295
 800a0e2:	f7f6 fd2b 	bl	8000b3c <__aeabi_dcmpun>
 800a0e6:	bb88      	cbnz	r0, 800a14c <_printf_float+0xd0>
 800a0e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a0ec:	4b9a      	ldr	r3, [pc, #616]	; (800a358 <_printf_float+0x2dc>)
 800a0ee:	f04f 32ff 	mov.w	r2, #4294967295
 800a0f2:	f7f6 fd05 	bl	8000b00 <__aeabi_dcmple>
 800a0f6:	bb48      	cbnz	r0, 800a14c <_printf_float+0xd0>
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	4640      	mov	r0, r8
 800a0fe:	4649      	mov	r1, r9
 800a100:	f7f6 fcf4 	bl	8000aec <__aeabi_dcmplt>
 800a104:	b110      	cbz	r0, 800a10c <_printf_float+0x90>
 800a106:	232d      	movs	r3, #45	; 0x2d
 800a108:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a10c:	4b93      	ldr	r3, [pc, #588]	; (800a35c <_printf_float+0x2e0>)
 800a10e:	4894      	ldr	r0, [pc, #592]	; (800a360 <_printf_float+0x2e4>)
 800a110:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a114:	bf94      	ite	ls
 800a116:	4698      	movls	r8, r3
 800a118:	4680      	movhi	r8, r0
 800a11a:	2303      	movs	r3, #3
 800a11c:	6123      	str	r3, [r4, #16]
 800a11e:	9b05      	ldr	r3, [sp, #20]
 800a120:	f023 0204 	bic.w	r2, r3, #4
 800a124:	6022      	str	r2, [r4, #0]
 800a126:	f04f 0900 	mov.w	r9, #0
 800a12a:	9700      	str	r7, [sp, #0]
 800a12c:	4633      	mov	r3, r6
 800a12e:	aa0b      	add	r2, sp, #44	; 0x2c
 800a130:	4621      	mov	r1, r4
 800a132:	4628      	mov	r0, r5
 800a134:	f000 f9d8 	bl	800a4e8 <_printf_common>
 800a138:	3001      	adds	r0, #1
 800a13a:	f040 8090 	bne.w	800a25e <_printf_float+0x1e2>
 800a13e:	f04f 30ff 	mov.w	r0, #4294967295
 800a142:	b00d      	add	sp, #52	; 0x34
 800a144:	ecbd 8b02 	vpop	{d8}
 800a148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a14c:	4642      	mov	r2, r8
 800a14e:	464b      	mov	r3, r9
 800a150:	4640      	mov	r0, r8
 800a152:	4649      	mov	r1, r9
 800a154:	f7f6 fcf2 	bl	8000b3c <__aeabi_dcmpun>
 800a158:	b140      	cbz	r0, 800a16c <_printf_float+0xf0>
 800a15a:	464b      	mov	r3, r9
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	bfbc      	itt	lt
 800a160:	232d      	movlt	r3, #45	; 0x2d
 800a162:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a166:	487f      	ldr	r0, [pc, #508]	; (800a364 <_printf_float+0x2e8>)
 800a168:	4b7f      	ldr	r3, [pc, #508]	; (800a368 <_printf_float+0x2ec>)
 800a16a:	e7d1      	b.n	800a110 <_printf_float+0x94>
 800a16c:	6863      	ldr	r3, [r4, #4]
 800a16e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a172:	9206      	str	r2, [sp, #24]
 800a174:	1c5a      	adds	r2, r3, #1
 800a176:	d13f      	bne.n	800a1f8 <_printf_float+0x17c>
 800a178:	2306      	movs	r3, #6
 800a17a:	6063      	str	r3, [r4, #4]
 800a17c:	9b05      	ldr	r3, [sp, #20]
 800a17e:	6861      	ldr	r1, [r4, #4]
 800a180:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a184:	2300      	movs	r3, #0
 800a186:	9303      	str	r3, [sp, #12]
 800a188:	ab0a      	add	r3, sp, #40	; 0x28
 800a18a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a18e:	ab09      	add	r3, sp, #36	; 0x24
 800a190:	ec49 8b10 	vmov	d0, r8, r9
 800a194:	9300      	str	r3, [sp, #0]
 800a196:	6022      	str	r2, [r4, #0]
 800a198:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a19c:	4628      	mov	r0, r5
 800a19e:	f7ff fecd 	bl	8009f3c <__cvt>
 800a1a2:	9b06      	ldr	r3, [sp, #24]
 800a1a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a1a6:	2b47      	cmp	r3, #71	; 0x47
 800a1a8:	4680      	mov	r8, r0
 800a1aa:	d108      	bne.n	800a1be <_printf_float+0x142>
 800a1ac:	1cc8      	adds	r0, r1, #3
 800a1ae:	db02      	blt.n	800a1b6 <_printf_float+0x13a>
 800a1b0:	6863      	ldr	r3, [r4, #4]
 800a1b2:	4299      	cmp	r1, r3
 800a1b4:	dd41      	ble.n	800a23a <_printf_float+0x1be>
 800a1b6:	f1ab 0b02 	sub.w	fp, fp, #2
 800a1ba:	fa5f fb8b 	uxtb.w	fp, fp
 800a1be:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a1c2:	d820      	bhi.n	800a206 <_printf_float+0x18a>
 800a1c4:	3901      	subs	r1, #1
 800a1c6:	465a      	mov	r2, fp
 800a1c8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a1cc:	9109      	str	r1, [sp, #36]	; 0x24
 800a1ce:	f7ff ff17 	bl	800a000 <__exponent>
 800a1d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a1d4:	1813      	adds	r3, r2, r0
 800a1d6:	2a01      	cmp	r2, #1
 800a1d8:	4681      	mov	r9, r0
 800a1da:	6123      	str	r3, [r4, #16]
 800a1dc:	dc02      	bgt.n	800a1e4 <_printf_float+0x168>
 800a1de:	6822      	ldr	r2, [r4, #0]
 800a1e0:	07d2      	lsls	r2, r2, #31
 800a1e2:	d501      	bpl.n	800a1e8 <_printf_float+0x16c>
 800a1e4:	3301      	adds	r3, #1
 800a1e6:	6123      	str	r3, [r4, #16]
 800a1e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d09c      	beq.n	800a12a <_printf_float+0xae>
 800a1f0:	232d      	movs	r3, #45	; 0x2d
 800a1f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a1f6:	e798      	b.n	800a12a <_printf_float+0xae>
 800a1f8:	9a06      	ldr	r2, [sp, #24]
 800a1fa:	2a47      	cmp	r2, #71	; 0x47
 800a1fc:	d1be      	bne.n	800a17c <_printf_float+0x100>
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d1bc      	bne.n	800a17c <_printf_float+0x100>
 800a202:	2301      	movs	r3, #1
 800a204:	e7b9      	b.n	800a17a <_printf_float+0xfe>
 800a206:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a20a:	d118      	bne.n	800a23e <_printf_float+0x1c2>
 800a20c:	2900      	cmp	r1, #0
 800a20e:	6863      	ldr	r3, [r4, #4]
 800a210:	dd0b      	ble.n	800a22a <_printf_float+0x1ae>
 800a212:	6121      	str	r1, [r4, #16]
 800a214:	b913      	cbnz	r3, 800a21c <_printf_float+0x1a0>
 800a216:	6822      	ldr	r2, [r4, #0]
 800a218:	07d0      	lsls	r0, r2, #31
 800a21a:	d502      	bpl.n	800a222 <_printf_float+0x1a6>
 800a21c:	3301      	adds	r3, #1
 800a21e:	440b      	add	r3, r1
 800a220:	6123      	str	r3, [r4, #16]
 800a222:	65a1      	str	r1, [r4, #88]	; 0x58
 800a224:	f04f 0900 	mov.w	r9, #0
 800a228:	e7de      	b.n	800a1e8 <_printf_float+0x16c>
 800a22a:	b913      	cbnz	r3, 800a232 <_printf_float+0x1b6>
 800a22c:	6822      	ldr	r2, [r4, #0]
 800a22e:	07d2      	lsls	r2, r2, #31
 800a230:	d501      	bpl.n	800a236 <_printf_float+0x1ba>
 800a232:	3302      	adds	r3, #2
 800a234:	e7f4      	b.n	800a220 <_printf_float+0x1a4>
 800a236:	2301      	movs	r3, #1
 800a238:	e7f2      	b.n	800a220 <_printf_float+0x1a4>
 800a23a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a23e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a240:	4299      	cmp	r1, r3
 800a242:	db05      	blt.n	800a250 <_printf_float+0x1d4>
 800a244:	6823      	ldr	r3, [r4, #0]
 800a246:	6121      	str	r1, [r4, #16]
 800a248:	07d8      	lsls	r0, r3, #31
 800a24a:	d5ea      	bpl.n	800a222 <_printf_float+0x1a6>
 800a24c:	1c4b      	adds	r3, r1, #1
 800a24e:	e7e7      	b.n	800a220 <_printf_float+0x1a4>
 800a250:	2900      	cmp	r1, #0
 800a252:	bfd4      	ite	le
 800a254:	f1c1 0202 	rsble	r2, r1, #2
 800a258:	2201      	movgt	r2, #1
 800a25a:	4413      	add	r3, r2
 800a25c:	e7e0      	b.n	800a220 <_printf_float+0x1a4>
 800a25e:	6823      	ldr	r3, [r4, #0]
 800a260:	055a      	lsls	r2, r3, #21
 800a262:	d407      	bmi.n	800a274 <_printf_float+0x1f8>
 800a264:	6923      	ldr	r3, [r4, #16]
 800a266:	4642      	mov	r2, r8
 800a268:	4631      	mov	r1, r6
 800a26a:	4628      	mov	r0, r5
 800a26c:	47b8      	blx	r7
 800a26e:	3001      	adds	r0, #1
 800a270:	d12c      	bne.n	800a2cc <_printf_float+0x250>
 800a272:	e764      	b.n	800a13e <_printf_float+0xc2>
 800a274:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a278:	f240 80e0 	bls.w	800a43c <_printf_float+0x3c0>
 800a27c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a280:	2200      	movs	r2, #0
 800a282:	2300      	movs	r3, #0
 800a284:	f7f6 fc28 	bl	8000ad8 <__aeabi_dcmpeq>
 800a288:	2800      	cmp	r0, #0
 800a28a:	d034      	beq.n	800a2f6 <_printf_float+0x27a>
 800a28c:	4a37      	ldr	r2, [pc, #220]	; (800a36c <_printf_float+0x2f0>)
 800a28e:	2301      	movs	r3, #1
 800a290:	4631      	mov	r1, r6
 800a292:	4628      	mov	r0, r5
 800a294:	47b8      	blx	r7
 800a296:	3001      	adds	r0, #1
 800a298:	f43f af51 	beq.w	800a13e <_printf_float+0xc2>
 800a29c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a2a0:	429a      	cmp	r2, r3
 800a2a2:	db02      	blt.n	800a2aa <_printf_float+0x22e>
 800a2a4:	6823      	ldr	r3, [r4, #0]
 800a2a6:	07d8      	lsls	r0, r3, #31
 800a2a8:	d510      	bpl.n	800a2cc <_printf_float+0x250>
 800a2aa:	ee18 3a10 	vmov	r3, s16
 800a2ae:	4652      	mov	r2, sl
 800a2b0:	4631      	mov	r1, r6
 800a2b2:	4628      	mov	r0, r5
 800a2b4:	47b8      	blx	r7
 800a2b6:	3001      	adds	r0, #1
 800a2b8:	f43f af41 	beq.w	800a13e <_printf_float+0xc2>
 800a2bc:	f04f 0800 	mov.w	r8, #0
 800a2c0:	f104 091a 	add.w	r9, r4, #26
 800a2c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2c6:	3b01      	subs	r3, #1
 800a2c8:	4543      	cmp	r3, r8
 800a2ca:	dc09      	bgt.n	800a2e0 <_printf_float+0x264>
 800a2cc:	6823      	ldr	r3, [r4, #0]
 800a2ce:	079b      	lsls	r3, r3, #30
 800a2d0:	f100 8105 	bmi.w	800a4de <_printf_float+0x462>
 800a2d4:	68e0      	ldr	r0, [r4, #12]
 800a2d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2d8:	4298      	cmp	r0, r3
 800a2da:	bfb8      	it	lt
 800a2dc:	4618      	movlt	r0, r3
 800a2de:	e730      	b.n	800a142 <_printf_float+0xc6>
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	464a      	mov	r2, r9
 800a2e4:	4631      	mov	r1, r6
 800a2e6:	4628      	mov	r0, r5
 800a2e8:	47b8      	blx	r7
 800a2ea:	3001      	adds	r0, #1
 800a2ec:	f43f af27 	beq.w	800a13e <_printf_float+0xc2>
 800a2f0:	f108 0801 	add.w	r8, r8, #1
 800a2f4:	e7e6      	b.n	800a2c4 <_printf_float+0x248>
 800a2f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	dc39      	bgt.n	800a370 <_printf_float+0x2f4>
 800a2fc:	4a1b      	ldr	r2, [pc, #108]	; (800a36c <_printf_float+0x2f0>)
 800a2fe:	2301      	movs	r3, #1
 800a300:	4631      	mov	r1, r6
 800a302:	4628      	mov	r0, r5
 800a304:	47b8      	blx	r7
 800a306:	3001      	adds	r0, #1
 800a308:	f43f af19 	beq.w	800a13e <_printf_float+0xc2>
 800a30c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a310:	4313      	orrs	r3, r2
 800a312:	d102      	bne.n	800a31a <_printf_float+0x29e>
 800a314:	6823      	ldr	r3, [r4, #0]
 800a316:	07d9      	lsls	r1, r3, #31
 800a318:	d5d8      	bpl.n	800a2cc <_printf_float+0x250>
 800a31a:	ee18 3a10 	vmov	r3, s16
 800a31e:	4652      	mov	r2, sl
 800a320:	4631      	mov	r1, r6
 800a322:	4628      	mov	r0, r5
 800a324:	47b8      	blx	r7
 800a326:	3001      	adds	r0, #1
 800a328:	f43f af09 	beq.w	800a13e <_printf_float+0xc2>
 800a32c:	f04f 0900 	mov.w	r9, #0
 800a330:	f104 0a1a 	add.w	sl, r4, #26
 800a334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a336:	425b      	negs	r3, r3
 800a338:	454b      	cmp	r3, r9
 800a33a:	dc01      	bgt.n	800a340 <_printf_float+0x2c4>
 800a33c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a33e:	e792      	b.n	800a266 <_printf_float+0x1ea>
 800a340:	2301      	movs	r3, #1
 800a342:	4652      	mov	r2, sl
 800a344:	4631      	mov	r1, r6
 800a346:	4628      	mov	r0, r5
 800a348:	47b8      	blx	r7
 800a34a:	3001      	adds	r0, #1
 800a34c:	f43f aef7 	beq.w	800a13e <_printf_float+0xc2>
 800a350:	f109 0901 	add.w	r9, r9, #1
 800a354:	e7ee      	b.n	800a334 <_printf_float+0x2b8>
 800a356:	bf00      	nop
 800a358:	7fefffff 	.word	0x7fefffff
 800a35c:	08010724 	.word	0x08010724
 800a360:	08010728 	.word	0x08010728
 800a364:	08010730 	.word	0x08010730
 800a368:	0801072c 	.word	0x0801072c
 800a36c:	08010b39 	.word	0x08010b39
 800a370:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a372:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a374:	429a      	cmp	r2, r3
 800a376:	bfa8      	it	ge
 800a378:	461a      	movge	r2, r3
 800a37a:	2a00      	cmp	r2, #0
 800a37c:	4691      	mov	r9, r2
 800a37e:	dc37      	bgt.n	800a3f0 <_printf_float+0x374>
 800a380:	f04f 0b00 	mov.w	fp, #0
 800a384:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a388:	f104 021a 	add.w	r2, r4, #26
 800a38c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a38e:	9305      	str	r3, [sp, #20]
 800a390:	eba3 0309 	sub.w	r3, r3, r9
 800a394:	455b      	cmp	r3, fp
 800a396:	dc33      	bgt.n	800a400 <_printf_float+0x384>
 800a398:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a39c:	429a      	cmp	r2, r3
 800a39e:	db3b      	blt.n	800a418 <_printf_float+0x39c>
 800a3a0:	6823      	ldr	r3, [r4, #0]
 800a3a2:	07da      	lsls	r2, r3, #31
 800a3a4:	d438      	bmi.n	800a418 <_printf_float+0x39c>
 800a3a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a3a8:	9b05      	ldr	r3, [sp, #20]
 800a3aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a3ac:	1ad3      	subs	r3, r2, r3
 800a3ae:	eba2 0901 	sub.w	r9, r2, r1
 800a3b2:	4599      	cmp	r9, r3
 800a3b4:	bfa8      	it	ge
 800a3b6:	4699      	movge	r9, r3
 800a3b8:	f1b9 0f00 	cmp.w	r9, #0
 800a3bc:	dc35      	bgt.n	800a42a <_printf_float+0x3ae>
 800a3be:	f04f 0800 	mov.w	r8, #0
 800a3c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a3c6:	f104 0a1a 	add.w	sl, r4, #26
 800a3ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a3ce:	1a9b      	subs	r3, r3, r2
 800a3d0:	eba3 0309 	sub.w	r3, r3, r9
 800a3d4:	4543      	cmp	r3, r8
 800a3d6:	f77f af79 	ble.w	800a2cc <_printf_float+0x250>
 800a3da:	2301      	movs	r3, #1
 800a3dc:	4652      	mov	r2, sl
 800a3de:	4631      	mov	r1, r6
 800a3e0:	4628      	mov	r0, r5
 800a3e2:	47b8      	blx	r7
 800a3e4:	3001      	adds	r0, #1
 800a3e6:	f43f aeaa 	beq.w	800a13e <_printf_float+0xc2>
 800a3ea:	f108 0801 	add.w	r8, r8, #1
 800a3ee:	e7ec      	b.n	800a3ca <_printf_float+0x34e>
 800a3f0:	4613      	mov	r3, r2
 800a3f2:	4631      	mov	r1, r6
 800a3f4:	4642      	mov	r2, r8
 800a3f6:	4628      	mov	r0, r5
 800a3f8:	47b8      	blx	r7
 800a3fa:	3001      	adds	r0, #1
 800a3fc:	d1c0      	bne.n	800a380 <_printf_float+0x304>
 800a3fe:	e69e      	b.n	800a13e <_printf_float+0xc2>
 800a400:	2301      	movs	r3, #1
 800a402:	4631      	mov	r1, r6
 800a404:	4628      	mov	r0, r5
 800a406:	9205      	str	r2, [sp, #20]
 800a408:	47b8      	blx	r7
 800a40a:	3001      	adds	r0, #1
 800a40c:	f43f ae97 	beq.w	800a13e <_printf_float+0xc2>
 800a410:	9a05      	ldr	r2, [sp, #20]
 800a412:	f10b 0b01 	add.w	fp, fp, #1
 800a416:	e7b9      	b.n	800a38c <_printf_float+0x310>
 800a418:	ee18 3a10 	vmov	r3, s16
 800a41c:	4652      	mov	r2, sl
 800a41e:	4631      	mov	r1, r6
 800a420:	4628      	mov	r0, r5
 800a422:	47b8      	blx	r7
 800a424:	3001      	adds	r0, #1
 800a426:	d1be      	bne.n	800a3a6 <_printf_float+0x32a>
 800a428:	e689      	b.n	800a13e <_printf_float+0xc2>
 800a42a:	9a05      	ldr	r2, [sp, #20]
 800a42c:	464b      	mov	r3, r9
 800a42e:	4442      	add	r2, r8
 800a430:	4631      	mov	r1, r6
 800a432:	4628      	mov	r0, r5
 800a434:	47b8      	blx	r7
 800a436:	3001      	adds	r0, #1
 800a438:	d1c1      	bne.n	800a3be <_printf_float+0x342>
 800a43a:	e680      	b.n	800a13e <_printf_float+0xc2>
 800a43c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a43e:	2a01      	cmp	r2, #1
 800a440:	dc01      	bgt.n	800a446 <_printf_float+0x3ca>
 800a442:	07db      	lsls	r3, r3, #31
 800a444:	d538      	bpl.n	800a4b8 <_printf_float+0x43c>
 800a446:	2301      	movs	r3, #1
 800a448:	4642      	mov	r2, r8
 800a44a:	4631      	mov	r1, r6
 800a44c:	4628      	mov	r0, r5
 800a44e:	47b8      	blx	r7
 800a450:	3001      	adds	r0, #1
 800a452:	f43f ae74 	beq.w	800a13e <_printf_float+0xc2>
 800a456:	ee18 3a10 	vmov	r3, s16
 800a45a:	4652      	mov	r2, sl
 800a45c:	4631      	mov	r1, r6
 800a45e:	4628      	mov	r0, r5
 800a460:	47b8      	blx	r7
 800a462:	3001      	adds	r0, #1
 800a464:	f43f ae6b 	beq.w	800a13e <_printf_float+0xc2>
 800a468:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a46c:	2200      	movs	r2, #0
 800a46e:	2300      	movs	r3, #0
 800a470:	f7f6 fb32 	bl	8000ad8 <__aeabi_dcmpeq>
 800a474:	b9d8      	cbnz	r0, 800a4ae <_printf_float+0x432>
 800a476:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a478:	f108 0201 	add.w	r2, r8, #1
 800a47c:	3b01      	subs	r3, #1
 800a47e:	4631      	mov	r1, r6
 800a480:	4628      	mov	r0, r5
 800a482:	47b8      	blx	r7
 800a484:	3001      	adds	r0, #1
 800a486:	d10e      	bne.n	800a4a6 <_printf_float+0x42a>
 800a488:	e659      	b.n	800a13e <_printf_float+0xc2>
 800a48a:	2301      	movs	r3, #1
 800a48c:	4652      	mov	r2, sl
 800a48e:	4631      	mov	r1, r6
 800a490:	4628      	mov	r0, r5
 800a492:	47b8      	blx	r7
 800a494:	3001      	adds	r0, #1
 800a496:	f43f ae52 	beq.w	800a13e <_printf_float+0xc2>
 800a49a:	f108 0801 	add.w	r8, r8, #1
 800a49e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4a0:	3b01      	subs	r3, #1
 800a4a2:	4543      	cmp	r3, r8
 800a4a4:	dcf1      	bgt.n	800a48a <_printf_float+0x40e>
 800a4a6:	464b      	mov	r3, r9
 800a4a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a4ac:	e6dc      	b.n	800a268 <_printf_float+0x1ec>
 800a4ae:	f04f 0800 	mov.w	r8, #0
 800a4b2:	f104 0a1a 	add.w	sl, r4, #26
 800a4b6:	e7f2      	b.n	800a49e <_printf_float+0x422>
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	4642      	mov	r2, r8
 800a4bc:	e7df      	b.n	800a47e <_printf_float+0x402>
 800a4be:	2301      	movs	r3, #1
 800a4c0:	464a      	mov	r2, r9
 800a4c2:	4631      	mov	r1, r6
 800a4c4:	4628      	mov	r0, r5
 800a4c6:	47b8      	blx	r7
 800a4c8:	3001      	adds	r0, #1
 800a4ca:	f43f ae38 	beq.w	800a13e <_printf_float+0xc2>
 800a4ce:	f108 0801 	add.w	r8, r8, #1
 800a4d2:	68e3      	ldr	r3, [r4, #12]
 800a4d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a4d6:	1a5b      	subs	r3, r3, r1
 800a4d8:	4543      	cmp	r3, r8
 800a4da:	dcf0      	bgt.n	800a4be <_printf_float+0x442>
 800a4dc:	e6fa      	b.n	800a2d4 <_printf_float+0x258>
 800a4de:	f04f 0800 	mov.w	r8, #0
 800a4e2:	f104 0919 	add.w	r9, r4, #25
 800a4e6:	e7f4      	b.n	800a4d2 <_printf_float+0x456>

0800a4e8 <_printf_common>:
 800a4e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4ec:	4616      	mov	r6, r2
 800a4ee:	4699      	mov	r9, r3
 800a4f0:	688a      	ldr	r2, [r1, #8]
 800a4f2:	690b      	ldr	r3, [r1, #16]
 800a4f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a4f8:	4293      	cmp	r3, r2
 800a4fa:	bfb8      	it	lt
 800a4fc:	4613      	movlt	r3, r2
 800a4fe:	6033      	str	r3, [r6, #0]
 800a500:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a504:	4607      	mov	r7, r0
 800a506:	460c      	mov	r4, r1
 800a508:	b10a      	cbz	r2, 800a50e <_printf_common+0x26>
 800a50a:	3301      	adds	r3, #1
 800a50c:	6033      	str	r3, [r6, #0]
 800a50e:	6823      	ldr	r3, [r4, #0]
 800a510:	0699      	lsls	r1, r3, #26
 800a512:	bf42      	ittt	mi
 800a514:	6833      	ldrmi	r3, [r6, #0]
 800a516:	3302      	addmi	r3, #2
 800a518:	6033      	strmi	r3, [r6, #0]
 800a51a:	6825      	ldr	r5, [r4, #0]
 800a51c:	f015 0506 	ands.w	r5, r5, #6
 800a520:	d106      	bne.n	800a530 <_printf_common+0x48>
 800a522:	f104 0a19 	add.w	sl, r4, #25
 800a526:	68e3      	ldr	r3, [r4, #12]
 800a528:	6832      	ldr	r2, [r6, #0]
 800a52a:	1a9b      	subs	r3, r3, r2
 800a52c:	42ab      	cmp	r3, r5
 800a52e:	dc26      	bgt.n	800a57e <_printf_common+0x96>
 800a530:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a534:	1e13      	subs	r3, r2, #0
 800a536:	6822      	ldr	r2, [r4, #0]
 800a538:	bf18      	it	ne
 800a53a:	2301      	movne	r3, #1
 800a53c:	0692      	lsls	r2, r2, #26
 800a53e:	d42b      	bmi.n	800a598 <_printf_common+0xb0>
 800a540:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a544:	4649      	mov	r1, r9
 800a546:	4638      	mov	r0, r7
 800a548:	47c0      	blx	r8
 800a54a:	3001      	adds	r0, #1
 800a54c:	d01e      	beq.n	800a58c <_printf_common+0xa4>
 800a54e:	6823      	ldr	r3, [r4, #0]
 800a550:	68e5      	ldr	r5, [r4, #12]
 800a552:	6832      	ldr	r2, [r6, #0]
 800a554:	f003 0306 	and.w	r3, r3, #6
 800a558:	2b04      	cmp	r3, #4
 800a55a:	bf08      	it	eq
 800a55c:	1aad      	subeq	r5, r5, r2
 800a55e:	68a3      	ldr	r3, [r4, #8]
 800a560:	6922      	ldr	r2, [r4, #16]
 800a562:	bf0c      	ite	eq
 800a564:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a568:	2500      	movne	r5, #0
 800a56a:	4293      	cmp	r3, r2
 800a56c:	bfc4      	itt	gt
 800a56e:	1a9b      	subgt	r3, r3, r2
 800a570:	18ed      	addgt	r5, r5, r3
 800a572:	2600      	movs	r6, #0
 800a574:	341a      	adds	r4, #26
 800a576:	42b5      	cmp	r5, r6
 800a578:	d11a      	bne.n	800a5b0 <_printf_common+0xc8>
 800a57a:	2000      	movs	r0, #0
 800a57c:	e008      	b.n	800a590 <_printf_common+0xa8>
 800a57e:	2301      	movs	r3, #1
 800a580:	4652      	mov	r2, sl
 800a582:	4649      	mov	r1, r9
 800a584:	4638      	mov	r0, r7
 800a586:	47c0      	blx	r8
 800a588:	3001      	adds	r0, #1
 800a58a:	d103      	bne.n	800a594 <_printf_common+0xac>
 800a58c:	f04f 30ff 	mov.w	r0, #4294967295
 800a590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a594:	3501      	adds	r5, #1
 800a596:	e7c6      	b.n	800a526 <_printf_common+0x3e>
 800a598:	18e1      	adds	r1, r4, r3
 800a59a:	1c5a      	adds	r2, r3, #1
 800a59c:	2030      	movs	r0, #48	; 0x30
 800a59e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a5a2:	4422      	add	r2, r4
 800a5a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a5a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a5ac:	3302      	adds	r3, #2
 800a5ae:	e7c7      	b.n	800a540 <_printf_common+0x58>
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	4622      	mov	r2, r4
 800a5b4:	4649      	mov	r1, r9
 800a5b6:	4638      	mov	r0, r7
 800a5b8:	47c0      	blx	r8
 800a5ba:	3001      	adds	r0, #1
 800a5bc:	d0e6      	beq.n	800a58c <_printf_common+0xa4>
 800a5be:	3601      	adds	r6, #1
 800a5c0:	e7d9      	b.n	800a576 <_printf_common+0x8e>
	...

0800a5c4 <_printf_i>:
 800a5c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a5c8:	460c      	mov	r4, r1
 800a5ca:	4691      	mov	r9, r2
 800a5cc:	7e27      	ldrb	r7, [r4, #24]
 800a5ce:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a5d0:	2f78      	cmp	r7, #120	; 0x78
 800a5d2:	4680      	mov	r8, r0
 800a5d4:	469a      	mov	sl, r3
 800a5d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a5da:	d807      	bhi.n	800a5ec <_printf_i+0x28>
 800a5dc:	2f62      	cmp	r7, #98	; 0x62
 800a5de:	d80a      	bhi.n	800a5f6 <_printf_i+0x32>
 800a5e0:	2f00      	cmp	r7, #0
 800a5e2:	f000 80d8 	beq.w	800a796 <_printf_i+0x1d2>
 800a5e6:	2f58      	cmp	r7, #88	; 0x58
 800a5e8:	f000 80a3 	beq.w	800a732 <_printf_i+0x16e>
 800a5ec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a5f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a5f4:	e03a      	b.n	800a66c <_printf_i+0xa8>
 800a5f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a5fa:	2b15      	cmp	r3, #21
 800a5fc:	d8f6      	bhi.n	800a5ec <_printf_i+0x28>
 800a5fe:	a001      	add	r0, pc, #4	; (adr r0, 800a604 <_printf_i+0x40>)
 800a600:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a604:	0800a65d 	.word	0x0800a65d
 800a608:	0800a671 	.word	0x0800a671
 800a60c:	0800a5ed 	.word	0x0800a5ed
 800a610:	0800a5ed 	.word	0x0800a5ed
 800a614:	0800a5ed 	.word	0x0800a5ed
 800a618:	0800a5ed 	.word	0x0800a5ed
 800a61c:	0800a671 	.word	0x0800a671
 800a620:	0800a5ed 	.word	0x0800a5ed
 800a624:	0800a5ed 	.word	0x0800a5ed
 800a628:	0800a5ed 	.word	0x0800a5ed
 800a62c:	0800a5ed 	.word	0x0800a5ed
 800a630:	0800a77d 	.word	0x0800a77d
 800a634:	0800a6a1 	.word	0x0800a6a1
 800a638:	0800a75f 	.word	0x0800a75f
 800a63c:	0800a5ed 	.word	0x0800a5ed
 800a640:	0800a5ed 	.word	0x0800a5ed
 800a644:	0800a79f 	.word	0x0800a79f
 800a648:	0800a5ed 	.word	0x0800a5ed
 800a64c:	0800a6a1 	.word	0x0800a6a1
 800a650:	0800a5ed 	.word	0x0800a5ed
 800a654:	0800a5ed 	.word	0x0800a5ed
 800a658:	0800a767 	.word	0x0800a767
 800a65c:	680b      	ldr	r3, [r1, #0]
 800a65e:	1d1a      	adds	r2, r3, #4
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	600a      	str	r2, [r1, #0]
 800a664:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a668:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a66c:	2301      	movs	r3, #1
 800a66e:	e0a3      	b.n	800a7b8 <_printf_i+0x1f4>
 800a670:	6825      	ldr	r5, [r4, #0]
 800a672:	6808      	ldr	r0, [r1, #0]
 800a674:	062e      	lsls	r6, r5, #24
 800a676:	f100 0304 	add.w	r3, r0, #4
 800a67a:	d50a      	bpl.n	800a692 <_printf_i+0xce>
 800a67c:	6805      	ldr	r5, [r0, #0]
 800a67e:	600b      	str	r3, [r1, #0]
 800a680:	2d00      	cmp	r5, #0
 800a682:	da03      	bge.n	800a68c <_printf_i+0xc8>
 800a684:	232d      	movs	r3, #45	; 0x2d
 800a686:	426d      	negs	r5, r5
 800a688:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a68c:	485e      	ldr	r0, [pc, #376]	; (800a808 <_printf_i+0x244>)
 800a68e:	230a      	movs	r3, #10
 800a690:	e019      	b.n	800a6c6 <_printf_i+0x102>
 800a692:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a696:	6805      	ldr	r5, [r0, #0]
 800a698:	600b      	str	r3, [r1, #0]
 800a69a:	bf18      	it	ne
 800a69c:	b22d      	sxthne	r5, r5
 800a69e:	e7ef      	b.n	800a680 <_printf_i+0xbc>
 800a6a0:	680b      	ldr	r3, [r1, #0]
 800a6a2:	6825      	ldr	r5, [r4, #0]
 800a6a4:	1d18      	adds	r0, r3, #4
 800a6a6:	6008      	str	r0, [r1, #0]
 800a6a8:	0628      	lsls	r0, r5, #24
 800a6aa:	d501      	bpl.n	800a6b0 <_printf_i+0xec>
 800a6ac:	681d      	ldr	r5, [r3, #0]
 800a6ae:	e002      	b.n	800a6b6 <_printf_i+0xf2>
 800a6b0:	0669      	lsls	r1, r5, #25
 800a6b2:	d5fb      	bpl.n	800a6ac <_printf_i+0xe8>
 800a6b4:	881d      	ldrh	r5, [r3, #0]
 800a6b6:	4854      	ldr	r0, [pc, #336]	; (800a808 <_printf_i+0x244>)
 800a6b8:	2f6f      	cmp	r7, #111	; 0x6f
 800a6ba:	bf0c      	ite	eq
 800a6bc:	2308      	moveq	r3, #8
 800a6be:	230a      	movne	r3, #10
 800a6c0:	2100      	movs	r1, #0
 800a6c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a6c6:	6866      	ldr	r6, [r4, #4]
 800a6c8:	60a6      	str	r6, [r4, #8]
 800a6ca:	2e00      	cmp	r6, #0
 800a6cc:	bfa2      	ittt	ge
 800a6ce:	6821      	ldrge	r1, [r4, #0]
 800a6d0:	f021 0104 	bicge.w	r1, r1, #4
 800a6d4:	6021      	strge	r1, [r4, #0]
 800a6d6:	b90d      	cbnz	r5, 800a6dc <_printf_i+0x118>
 800a6d8:	2e00      	cmp	r6, #0
 800a6da:	d04d      	beq.n	800a778 <_printf_i+0x1b4>
 800a6dc:	4616      	mov	r6, r2
 800a6de:	fbb5 f1f3 	udiv	r1, r5, r3
 800a6e2:	fb03 5711 	mls	r7, r3, r1, r5
 800a6e6:	5dc7      	ldrb	r7, [r0, r7]
 800a6e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a6ec:	462f      	mov	r7, r5
 800a6ee:	42bb      	cmp	r3, r7
 800a6f0:	460d      	mov	r5, r1
 800a6f2:	d9f4      	bls.n	800a6de <_printf_i+0x11a>
 800a6f4:	2b08      	cmp	r3, #8
 800a6f6:	d10b      	bne.n	800a710 <_printf_i+0x14c>
 800a6f8:	6823      	ldr	r3, [r4, #0]
 800a6fa:	07df      	lsls	r7, r3, #31
 800a6fc:	d508      	bpl.n	800a710 <_printf_i+0x14c>
 800a6fe:	6923      	ldr	r3, [r4, #16]
 800a700:	6861      	ldr	r1, [r4, #4]
 800a702:	4299      	cmp	r1, r3
 800a704:	bfde      	ittt	le
 800a706:	2330      	movle	r3, #48	; 0x30
 800a708:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a70c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a710:	1b92      	subs	r2, r2, r6
 800a712:	6122      	str	r2, [r4, #16]
 800a714:	f8cd a000 	str.w	sl, [sp]
 800a718:	464b      	mov	r3, r9
 800a71a:	aa03      	add	r2, sp, #12
 800a71c:	4621      	mov	r1, r4
 800a71e:	4640      	mov	r0, r8
 800a720:	f7ff fee2 	bl	800a4e8 <_printf_common>
 800a724:	3001      	adds	r0, #1
 800a726:	d14c      	bne.n	800a7c2 <_printf_i+0x1fe>
 800a728:	f04f 30ff 	mov.w	r0, #4294967295
 800a72c:	b004      	add	sp, #16
 800a72e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a732:	4835      	ldr	r0, [pc, #212]	; (800a808 <_printf_i+0x244>)
 800a734:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a738:	6823      	ldr	r3, [r4, #0]
 800a73a:	680e      	ldr	r6, [r1, #0]
 800a73c:	061f      	lsls	r7, r3, #24
 800a73e:	f856 5b04 	ldr.w	r5, [r6], #4
 800a742:	600e      	str	r6, [r1, #0]
 800a744:	d514      	bpl.n	800a770 <_printf_i+0x1ac>
 800a746:	07d9      	lsls	r1, r3, #31
 800a748:	bf44      	itt	mi
 800a74a:	f043 0320 	orrmi.w	r3, r3, #32
 800a74e:	6023      	strmi	r3, [r4, #0]
 800a750:	b91d      	cbnz	r5, 800a75a <_printf_i+0x196>
 800a752:	6823      	ldr	r3, [r4, #0]
 800a754:	f023 0320 	bic.w	r3, r3, #32
 800a758:	6023      	str	r3, [r4, #0]
 800a75a:	2310      	movs	r3, #16
 800a75c:	e7b0      	b.n	800a6c0 <_printf_i+0xfc>
 800a75e:	6823      	ldr	r3, [r4, #0]
 800a760:	f043 0320 	orr.w	r3, r3, #32
 800a764:	6023      	str	r3, [r4, #0]
 800a766:	2378      	movs	r3, #120	; 0x78
 800a768:	4828      	ldr	r0, [pc, #160]	; (800a80c <_printf_i+0x248>)
 800a76a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a76e:	e7e3      	b.n	800a738 <_printf_i+0x174>
 800a770:	065e      	lsls	r6, r3, #25
 800a772:	bf48      	it	mi
 800a774:	b2ad      	uxthmi	r5, r5
 800a776:	e7e6      	b.n	800a746 <_printf_i+0x182>
 800a778:	4616      	mov	r6, r2
 800a77a:	e7bb      	b.n	800a6f4 <_printf_i+0x130>
 800a77c:	680b      	ldr	r3, [r1, #0]
 800a77e:	6826      	ldr	r6, [r4, #0]
 800a780:	6960      	ldr	r0, [r4, #20]
 800a782:	1d1d      	adds	r5, r3, #4
 800a784:	600d      	str	r5, [r1, #0]
 800a786:	0635      	lsls	r5, r6, #24
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	d501      	bpl.n	800a790 <_printf_i+0x1cc>
 800a78c:	6018      	str	r0, [r3, #0]
 800a78e:	e002      	b.n	800a796 <_printf_i+0x1d2>
 800a790:	0671      	lsls	r1, r6, #25
 800a792:	d5fb      	bpl.n	800a78c <_printf_i+0x1c8>
 800a794:	8018      	strh	r0, [r3, #0]
 800a796:	2300      	movs	r3, #0
 800a798:	6123      	str	r3, [r4, #16]
 800a79a:	4616      	mov	r6, r2
 800a79c:	e7ba      	b.n	800a714 <_printf_i+0x150>
 800a79e:	680b      	ldr	r3, [r1, #0]
 800a7a0:	1d1a      	adds	r2, r3, #4
 800a7a2:	600a      	str	r2, [r1, #0]
 800a7a4:	681e      	ldr	r6, [r3, #0]
 800a7a6:	6862      	ldr	r2, [r4, #4]
 800a7a8:	2100      	movs	r1, #0
 800a7aa:	4630      	mov	r0, r6
 800a7ac:	f7f5 fd20 	bl	80001f0 <memchr>
 800a7b0:	b108      	cbz	r0, 800a7b6 <_printf_i+0x1f2>
 800a7b2:	1b80      	subs	r0, r0, r6
 800a7b4:	6060      	str	r0, [r4, #4]
 800a7b6:	6863      	ldr	r3, [r4, #4]
 800a7b8:	6123      	str	r3, [r4, #16]
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7c0:	e7a8      	b.n	800a714 <_printf_i+0x150>
 800a7c2:	6923      	ldr	r3, [r4, #16]
 800a7c4:	4632      	mov	r2, r6
 800a7c6:	4649      	mov	r1, r9
 800a7c8:	4640      	mov	r0, r8
 800a7ca:	47d0      	blx	sl
 800a7cc:	3001      	adds	r0, #1
 800a7ce:	d0ab      	beq.n	800a728 <_printf_i+0x164>
 800a7d0:	6823      	ldr	r3, [r4, #0]
 800a7d2:	079b      	lsls	r3, r3, #30
 800a7d4:	d413      	bmi.n	800a7fe <_printf_i+0x23a>
 800a7d6:	68e0      	ldr	r0, [r4, #12]
 800a7d8:	9b03      	ldr	r3, [sp, #12]
 800a7da:	4298      	cmp	r0, r3
 800a7dc:	bfb8      	it	lt
 800a7de:	4618      	movlt	r0, r3
 800a7e0:	e7a4      	b.n	800a72c <_printf_i+0x168>
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	4632      	mov	r2, r6
 800a7e6:	4649      	mov	r1, r9
 800a7e8:	4640      	mov	r0, r8
 800a7ea:	47d0      	blx	sl
 800a7ec:	3001      	adds	r0, #1
 800a7ee:	d09b      	beq.n	800a728 <_printf_i+0x164>
 800a7f0:	3501      	adds	r5, #1
 800a7f2:	68e3      	ldr	r3, [r4, #12]
 800a7f4:	9903      	ldr	r1, [sp, #12]
 800a7f6:	1a5b      	subs	r3, r3, r1
 800a7f8:	42ab      	cmp	r3, r5
 800a7fa:	dcf2      	bgt.n	800a7e2 <_printf_i+0x21e>
 800a7fc:	e7eb      	b.n	800a7d6 <_printf_i+0x212>
 800a7fe:	2500      	movs	r5, #0
 800a800:	f104 0619 	add.w	r6, r4, #25
 800a804:	e7f5      	b.n	800a7f2 <_printf_i+0x22e>
 800a806:	bf00      	nop
 800a808:	08010734 	.word	0x08010734
 800a80c:	08010745 	.word	0x08010745

0800a810 <_scanf_float>:
 800a810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a814:	b087      	sub	sp, #28
 800a816:	4617      	mov	r7, r2
 800a818:	9303      	str	r3, [sp, #12]
 800a81a:	688b      	ldr	r3, [r1, #8]
 800a81c:	1e5a      	subs	r2, r3, #1
 800a81e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a822:	bf83      	ittte	hi
 800a824:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a828:	195b      	addhi	r3, r3, r5
 800a82a:	9302      	strhi	r3, [sp, #8]
 800a82c:	2300      	movls	r3, #0
 800a82e:	bf86      	itte	hi
 800a830:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a834:	608b      	strhi	r3, [r1, #8]
 800a836:	9302      	strls	r3, [sp, #8]
 800a838:	680b      	ldr	r3, [r1, #0]
 800a83a:	468b      	mov	fp, r1
 800a83c:	2500      	movs	r5, #0
 800a83e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a842:	f84b 3b1c 	str.w	r3, [fp], #28
 800a846:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a84a:	4680      	mov	r8, r0
 800a84c:	460c      	mov	r4, r1
 800a84e:	465e      	mov	r6, fp
 800a850:	46aa      	mov	sl, r5
 800a852:	46a9      	mov	r9, r5
 800a854:	9501      	str	r5, [sp, #4]
 800a856:	68a2      	ldr	r2, [r4, #8]
 800a858:	b152      	cbz	r2, 800a870 <_scanf_float+0x60>
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	781b      	ldrb	r3, [r3, #0]
 800a85e:	2b4e      	cmp	r3, #78	; 0x4e
 800a860:	d864      	bhi.n	800a92c <_scanf_float+0x11c>
 800a862:	2b40      	cmp	r3, #64	; 0x40
 800a864:	d83c      	bhi.n	800a8e0 <_scanf_float+0xd0>
 800a866:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a86a:	b2c8      	uxtb	r0, r1
 800a86c:	280e      	cmp	r0, #14
 800a86e:	d93a      	bls.n	800a8e6 <_scanf_float+0xd6>
 800a870:	f1b9 0f00 	cmp.w	r9, #0
 800a874:	d003      	beq.n	800a87e <_scanf_float+0x6e>
 800a876:	6823      	ldr	r3, [r4, #0]
 800a878:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a87c:	6023      	str	r3, [r4, #0]
 800a87e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a882:	f1ba 0f01 	cmp.w	sl, #1
 800a886:	f200 8113 	bhi.w	800aab0 <_scanf_float+0x2a0>
 800a88a:	455e      	cmp	r6, fp
 800a88c:	f200 8105 	bhi.w	800aa9a <_scanf_float+0x28a>
 800a890:	2501      	movs	r5, #1
 800a892:	4628      	mov	r0, r5
 800a894:	b007      	add	sp, #28
 800a896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a89a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800a89e:	2a0d      	cmp	r2, #13
 800a8a0:	d8e6      	bhi.n	800a870 <_scanf_float+0x60>
 800a8a2:	a101      	add	r1, pc, #4	; (adr r1, 800a8a8 <_scanf_float+0x98>)
 800a8a4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a8a8:	0800a9e7 	.word	0x0800a9e7
 800a8ac:	0800a871 	.word	0x0800a871
 800a8b0:	0800a871 	.word	0x0800a871
 800a8b4:	0800a871 	.word	0x0800a871
 800a8b8:	0800aa47 	.word	0x0800aa47
 800a8bc:	0800aa1f 	.word	0x0800aa1f
 800a8c0:	0800a871 	.word	0x0800a871
 800a8c4:	0800a871 	.word	0x0800a871
 800a8c8:	0800a9f5 	.word	0x0800a9f5
 800a8cc:	0800a871 	.word	0x0800a871
 800a8d0:	0800a871 	.word	0x0800a871
 800a8d4:	0800a871 	.word	0x0800a871
 800a8d8:	0800a871 	.word	0x0800a871
 800a8dc:	0800a9ad 	.word	0x0800a9ad
 800a8e0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800a8e4:	e7db      	b.n	800a89e <_scanf_float+0x8e>
 800a8e6:	290e      	cmp	r1, #14
 800a8e8:	d8c2      	bhi.n	800a870 <_scanf_float+0x60>
 800a8ea:	a001      	add	r0, pc, #4	; (adr r0, 800a8f0 <_scanf_float+0xe0>)
 800a8ec:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a8f0:	0800a99f 	.word	0x0800a99f
 800a8f4:	0800a871 	.word	0x0800a871
 800a8f8:	0800a99f 	.word	0x0800a99f
 800a8fc:	0800aa33 	.word	0x0800aa33
 800a900:	0800a871 	.word	0x0800a871
 800a904:	0800a94d 	.word	0x0800a94d
 800a908:	0800a989 	.word	0x0800a989
 800a90c:	0800a989 	.word	0x0800a989
 800a910:	0800a989 	.word	0x0800a989
 800a914:	0800a989 	.word	0x0800a989
 800a918:	0800a989 	.word	0x0800a989
 800a91c:	0800a989 	.word	0x0800a989
 800a920:	0800a989 	.word	0x0800a989
 800a924:	0800a989 	.word	0x0800a989
 800a928:	0800a989 	.word	0x0800a989
 800a92c:	2b6e      	cmp	r3, #110	; 0x6e
 800a92e:	d809      	bhi.n	800a944 <_scanf_float+0x134>
 800a930:	2b60      	cmp	r3, #96	; 0x60
 800a932:	d8b2      	bhi.n	800a89a <_scanf_float+0x8a>
 800a934:	2b54      	cmp	r3, #84	; 0x54
 800a936:	d077      	beq.n	800aa28 <_scanf_float+0x218>
 800a938:	2b59      	cmp	r3, #89	; 0x59
 800a93a:	d199      	bne.n	800a870 <_scanf_float+0x60>
 800a93c:	2d07      	cmp	r5, #7
 800a93e:	d197      	bne.n	800a870 <_scanf_float+0x60>
 800a940:	2508      	movs	r5, #8
 800a942:	e029      	b.n	800a998 <_scanf_float+0x188>
 800a944:	2b74      	cmp	r3, #116	; 0x74
 800a946:	d06f      	beq.n	800aa28 <_scanf_float+0x218>
 800a948:	2b79      	cmp	r3, #121	; 0x79
 800a94a:	e7f6      	b.n	800a93a <_scanf_float+0x12a>
 800a94c:	6821      	ldr	r1, [r4, #0]
 800a94e:	05c8      	lsls	r0, r1, #23
 800a950:	d51a      	bpl.n	800a988 <_scanf_float+0x178>
 800a952:	9b02      	ldr	r3, [sp, #8]
 800a954:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800a958:	6021      	str	r1, [r4, #0]
 800a95a:	f109 0901 	add.w	r9, r9, #1
 800a95e:	b11b      	cbz	r3, 800a968 <_scanf_float+0x158>
 800a960:	3b01      	subs	r3, #1
 800a962:	3201      	adds	r2, #1
 800a964:	9302      	str	r3, [sp, #8]
 800a966:	60a2      	str	r2, [r4, #8]
 800a968:	68a3      	ldr	r3, [r4, #8]
 800a96a:	3b01      	subs	r3, #1
 800a96c:	60a3      	str	r3, [r4, #8]
 800a96e:	6923      	ldr	r3, [r4, #16]
 800a970:	3301      	adds	r3, #1
 800a972:	6123      	str	r3, [r4, #16]
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	3b01      	subs	r3, #1
 800a978:	2b00      	cmp	r3, #0
 800a97a:	607b      	str	r3, [r7, #4]
 800a97c:	f340 8084 	ble.w	800aa88 <_scanf_float+0x278>
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	3301      	adds	r3, #1
 800a984:	603b      	str	r3, [r7, #0]
 800a986:	e766      	b.n	800a856 <_scanf_float+0x46>
 800a988:	eb1a 0f05 	cmn.w	sl, r5
 800a98c:	f47f af70 	bne.w	800a870 <_scanf_float+0x60>
 800a990:	6822      	ldr	r2, [r4, #0]
 800a992:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800a996:	6022      	str	r2, [r4, #0]
 800a998:	f806 3b01 	strb.w	r3, [r6], #1
 800a99c:	e7e4      	b.n	800a968 <_scanf_float+0x158>
 800a99e:	6822      	ldr	r2, [r4, #0]
 800a9a0:	0610      	lsls	r0, r2, #24
 800a9a2:	f57f af65 	bpl.w	800a870 <_scanf_float+0x60>
 800a9a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a9aa:	e7f4      	b.n	800a996 <_scanf_float+0x186>
 800a9ac:	f1ba 0f00 	cmp.w	sl, #0
 800a9b0:	d10e      	bne.n	800a9d0 <_scanf_float+0x1c0>
 800a9b2:	f1b9 0f00 	cmp.w	r9, #0
 800a9b6:	d10e      	bne.n	800a9d6 <_scanf_float+0x1c6>
 800a9b8:	6822      	ldr	r2, [r4, #0]
 800a9ba:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a9be:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a9c2:	d108      	bne.n	800a9d6 <_scanf_float+0x1c6>
 800a9c4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a9c8:	6022      	str	r2, [r4, #0]
 800a9ca:	f04f 0a01 	mov.w	sl, #1
 800a9ce:	e7e3      	b.n	800a998 <_scanf_float+0x188>
 800a9d0:	f1ba 0f02 	cmp.w	sl, #2
 800a9d4:	d055      	beq.n	800aa82 <_scanf_float+0x272>
 800a9d6:	2d01      	cmp	r5, #1
 800a9d8:	d002      	beq.n	800a9e0 <_scanf_float+0x1d0>
 800a9da:	2d04      	cmp	r5, #4
 800a9dc:	f47f af48 	bne.w	800a870 <_scanf_float+0x60>
 800a9e0:	3501      	adds	r5, #1
 800a9e2:	b2ed      	uxtb	r5, r5
 800a9e4:	e7d8      	b.n	800a998 <_scanf_float+0x188>
 800a9e6:	f1ba 0f01 	cmp.w	sl, #1
 800a9ea:	f47f af41 	bne.w	800a870 <_scanf_float+0x60>
 800a9ee:	f04f 0a02 	mov.w	sl, #2
 800a9f2:	e7d1      	b.n	800a998 <_scanf_float+0x188>
 800a9f4:	b97d      	cbnz	r5, 800aa16 <_scanf_float+0x206>
 800a9f6:	f1b9 0f00 	cmp.w	r9, #0
 800a9fa:	f47f af3c 	bne.w	800a876 <_scanf_float+0x66>
 800a9fe:	6822      	ldr	r2, [r4, #0]
 800aa00:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800aa04:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800aa08:	f47f af39 	bne.w	800a87e <_scanf_float+0x6e>
 800aa0c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800aa10:	6022      	str	r2, [r4, #0]
 800aa12:	2501      	movs	r5, #1
 800aa14:	e7c0      	b.n	800a998 <_scanf_float+0x188>
 800aa16:	2d03      	cmp	r5, #3
 800aa18:	d0e2      	beq.n	800a9e0 <_scanf_float+0x1d0>
 800aa1a:	2d05      	cmp	r5, #5
 800aa1c:	e7de      	b.n	800a9dc <_scanf_float+0x1cc>
 800aa1e:	2d02      	cmp	r5, #2
 800aa20:	f47f af26 	bne.w	800a870 <_scanf_float+0x60>
 800aa24:	2503      	movs	r5, #3
 800aa26:	e7b7      	b.n	800a998 <_scanf_float+0x188>
 800aa28:	2d06      	cmp	r5, #6
 800aa2a:	f47f af21 	bne.w	800a870 <_scanf_float+0x60>
 800aa2e:	2507      	movs	r5, #7
 800aa30:	e7b2      	b.n	800a998 <_scanf_float+0x188>
 800aa32:	6822      	ldr	r2, [r4, #0]
 800aa34:	0591      	lsls	r1, r2, #22
 800aa36:	f57f af1b 	bpl.w	800a870 <_scanf_float+0x60>
 800aa3a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800aa3e:	6022      	str	r2, [r4, #0]
 800aa40:	f8cd 9004 	str.w	r9, [sp, #4]
 800aa44:	e7a8      	b.n	800a998 <_scanf_float+0x188>
 800aa46:	6822      	ldr	r2, [r4, #0]
 800aa48:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800aa4c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800aa50:	d006      	beq.n	800aa60 <_scanf_float+0x250>
 800aa52:	0550      	lsls	r0, r2, #21
 800aa54:	f57f af0c 	bpl.w	800a870 <_scanf_float+0x60>
 800aa58:	f1b9 0f00 	cmp.w	r9, #0
 800aa5c:	f43f af0f 	beq.w	800a87e <_scanf_float+0x6e>
 800aa60:	0591      	lsls	r1, r2, #22
 800aa62:	bf58      	it	pl
 800aa64:	9901      	ldrpl	r1, [sp, #4]
 800aa66:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800aa6a:	bf58      	it	pl
 800aa6c:	eba9 0101 	subpl.w	r1, r9, r1
 800aa70:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800aa74:	bf58      	it	pl
 800aa76:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800aa7a:	6022      	str	r2, [r4, #0]
 800aa7c:	f04f 0900 	mov.w	r9, #0
 800aa80:	e78a      	b.n	800a998 <_scanf_float+0x188>
 800aa82:	f04f 0a03 	mov.w	sl, #3
 800aa86:	e787      	b.n	800a998 <_scanf_float+0x188>
 800aa88:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800aa8c:	4639      	mov	r1, r7
 800aa8e:	4640      	mov	r0, r8
 800aa90:	4798      	blx	r3
 800aa92:	2800      	cmp	r0, #0
 800aa94:	f43f aedf 	beq.w	800a856 <_scanf_float+0x46>
 800aa98:	e6ea      	b.n	800a870 <_scanf_float+0x60>
 800aa9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800aa9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aaa2:	463a      	mov	r2, r7
 800aaa4:	4640      	mov	r0, r8
 800aaa6:	4798      	blx	r3
 800aaa8:	6923      	ldr	r3, [r4, #16]
 800aaaa:	3b01      	subs	r3, #1
 800aaac:	6123      	str	r3, [r4, #16]
 800aaae:	e6ec      	b.n	800a88a <_scanf_float+0x7a>
 800aab0:	1e6b      	subs	r3, r5, #1
 800aab2:	2b06      	cmp	r3, #6
 800aab4:	d825      	bhi.n	800ab02 <_scanf_float+0x2f2>
 800aab6:	2d02      	cmp	r5, #2
 800aab8:	d836      	bhi.n	800ab28 <_scanf_float+0x318>
 800aaba:	455e      	cmp	r6, fp
 800aabc:	f67f aee8 	bls.w	800a890 <_scanf_float+0x80>
 800aac0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800aac4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aac8:	463a      	mov	r2, r7
 800aaca:	4640      	mov	r0, r8
 800aacc:	4798      	blx	r3
 800aace:	6923      	ldr	r3, [r4, #16]
 800aad0:	3b01      	subs	r3, #1
 800aad2:	6123      	str	r3, [r4, #16]
 800aad4:	e7f1      	b.n	800aaba <_scanf_float+0x2aa>
 800aad6:	9802      	ldr	r0, [sp, #8]
 800aad8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800aadc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800aae0:	9002      	str	r0, [sp, #8]
 800aae2:	463a      	mov	r2, r7
 800aae4:	4640      	mov	r0, r8
 800aae6:	4798      	blx	r3
 800aae8:	6923      	ldr	r3, [r4, #16]
 800aaea:	3b01      	subs	r3, #1
 800aaec:	6123      	str	r3, [r4, #16]
 800aaee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aaf2:	fa5f fa8a 	uxtb.w	sl, sl
 800aaf6:	f1ba 0f02 	cmp.w	sl, #2
 800aafa:	d1ec      	bne.n	800aad6 <_scanf_float+0x2c6>
 800aafc:	3d03      	subs	r5, #3
 800aafe:	b2ed      	uxtb	r5, r5
 800ab00:	1b76      	subs	r6, r6, r5
 800ab02:	6823      	ldr	r3, [r4, #0]
 800ab04:	05da      	lsls	r2, r3, #23
 800ab06:	d52f      	bpl.n	800ab68 <_scanf_float+0x358>
 800ab08:	055b      	lsls	r3, r3, #21
 800ab0a:	d510      	bpl.n	800ab2e <_scanf_float+0x31e>
 800ab0c:	455e      	cmp	r6, fp
 800ab0e:	f67f aebf 	bls.w	800a890 <_scanf_float+0x80>
 800ab12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ab16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ab1a:	463a      	mov	r2, r7
 800ab1c:	4640      	mov	r0, r8
 800ab1e:	4798      	blx	r3
 800ab20:	6923      	ldr	r3, [r4, #16]
 800ab22:	3b01      	subs	r3, #1
 800ab24:	6123      	str	r3, [r4, #16]
 800ab26:	e7f1      	b.n	800ab0c <_scanf_float+0x2fc>
 800ab28:	46aa      	mov	sl, r5
 800ab2a:	9602      	str	r6, [sp, #8]
 800ab2c:	e7df      	b.n	800aaee <_scanf_float+0x2de>
 800ab2e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ab32:	6923      	ldr	r3, [r4, #16]
 800ab34:	2965      	cmp	r1, #101	; 0x65
 800ab36:	f103 33ff 	add.w	r3, r3, #4294967295
 800ab3a:	f106 35ff 	add.w	r5, r6, #4294967295
 800ab3e:	6123      	str	r3, [r4, #16]
 800ab40:	d00c      	beq.n	800ab5c <_scanf_float+0x34c>
 800ab42:	2945      	cmp	r1, #69	; 0x45
 800ab44:	d00a      	beq.n	800ab5c <_scanf_float+0x34c>
 800ab46:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ab4a:	463a      	mov	r2, r7
 800ab4c:	4640      	mov	r0, r8
 800ab4e:	4798      	blx	r3
 800ab50:	6923      	ldr	r3, [r4, #16]
 800ab52:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ab56:	3b01      	subs	r3, #1
 800ab58:	1eb5      	subs	r5, r6, #2
 800ab5a:	6123      	str	r3, [r4, #16]
 800ab5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ab60:	463a      	mov	r2, r7
 800ab62:	4640      	mov	r0, r8
 800ab64:	4798      	blx	r3
 800ab66:	462e      	mov	r6, r5
 800ab68:	6825      	ldr	r5, [r4, #0]
 800ab6a:	f015 0510 	ands.w	r5, r5, #16
 800ab6e:	d158      	bne.n	800ac22 <_scanf_float+0x412>
 800ab70:	7035      	strb	r5, [r6, #0]
 800ab72:	6823      	ldr	r3, [r4, #0]
 800ab74:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ab78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab7c:	d11c      	bne.n	800abb8 <_scanf_float+0x3a8>
 800ab7e:	9b01      	ldr	r3, [sp, #4]
 800ab80:	454b      	cmp	r3, r9
 800ab82:	eba3 0209 	sub.w	r2, r3, r9
 800ab86:	d124      	bne.n	800abd2 <_scanf_float+0x3c2>
 800ab88:	2200      	movs	r2, #0
 800ab8a:	4659      	mov	r1, fp
 800ab8c:	4640      	mov	r0, r8
 800ab8e:	f000 ff21 	bl	800b9d4 <_strtod_r>
 800ab92:	9b03      	ldr	r3, [sp, #12]
 800ab94:	6821      	ldr	r1, [r4, #0]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	f011 0f02 	tst.w	r1, #2
 800ab9c:	ec57 6b10 	vmov	r6, r7, d0
 800aba0:	f103 0204 	add.w	r2, r3, #4
 800aba4:	d020      	beq.n	800abe8 <_scanf_float+0x3d8>
 800aba6:	9903      	ldr	r1, [sp, #12]
 800aba8:	600a      	str	r2, [r1, #0]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	e9c3 6700 	strd	r6, r7, [r3]
 800abb0:	68e3      	ldr	r3, [r4, #12]
 800abb2:	3301      	adds	r3, #1
 800abb4:	60e3      	str	r3, [r4, #12]
 800abb6:	e66c      	b.n	800a892 <_scanf_float+0x82>
 800abb8:	9b04      	ldr	r3, [sp, #16]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d0e4      	beq.n	800ab88 <_scanf_float+0x378>
 800abbe:	9905      	ldr	r1, [sp, #20]
 800abc0:	230a      	movs	r3, #10
 800abc2:	462a      	mov	r2, r5
 800abc4:	3101      	adds	r1, #1
 800abc6:	4640      	mov	r0, r8
 800abc8:	f000 ff8e 	bl	800bae8 <_strtol_r>
 800abcc:	9b04      	ldr	r3, [sp, #16]
 800abce:	9e05      	ldr	r6, [sp, #20]
 800abd0:	1ac2      	subs	r2, r0, r3
 800abd2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800abd6:	429e      	cmp	r6, r3
 800abd8:	bf28      	it	cs
 800abda:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800abde:	4912      	ldr	r1, [pc, #72]	; (800ac28 <_scanf_float+0x418>)
 800abe0:	4630      	mov	r0, r6
 800abe2:	f000 f82b 	bl	800ac3c <siprintf>
 800abe6:	e7cf      	b.n	800ab88 <_scanf_float+0x378>
 800abe8:	f011 0f04 	tst.w	r1, #4
 800abec:	9903      	ldr	r1, [sp, #12]
 800abee:	600a      	str	r2, [r1, #0]
 800abf0:	d1db      	bne.n	800abaa <_scanf_float+0x39a>
 800abf2:	f8d3 8000 	ldr.w	r8, [r3]
 800abf6:	ee10 2a10 	vmov	r2, s0
 800abfa:	ee10 0a10 	vmov	r0, s0
 800abfe:	463b      	mov	r3, r7
 800ac00:	4639      	mov	r1, r7
 800ac02:	f7f5 ff9b 	bl	8000b3c <__aeabi_dcmpun>
 800ac06:	b128      	cbz	r0, 800ac14 <_scanf_float+0x404>
 800ac08:	4808      	ldr	r0, [pc, #32]	; (800ac2c <_scanf_float+0x41c>)
 800ac0a:	f000 f811 	bl	800ac30 <nanf>
 800ac0e:	ed88 0a00 	vstr	s0, [r8]
 800ac12:	e7cd      	b.n	800abb0 <_scanf_float+0x3a0>
 800ac14:	4630      	mov	r0, r6
 800ac16:	4639      	mov	r1, r7
 800ac18:	f7f5 ffee 	bl	8000bf8 <__aeabi_d2f>
 800ac1c:	f8c8 0000 	str.w	r0, [r8]
 800ac20:	e7c6      	b.n	800abb0 <_scanf_float+0x3a0>
 800ac22:	2500      	movs	r5, #0
 800ac24:	e635      	b.n	800a892 <_scanf_float+0x82>
 800ac26:	bf00      	nop
 800ac28:	08010756 	.word	0x08010756
 800ac2c:	08010b8b 	.word	0x08010b8b

0800ac30 <nanf>:
 800ac30:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ac38 <nanf+0x8>
 800ac34:	4770      	bx	lr
 800ac36:	bf00      	nop
 800ac38:	7fc00000 	.word	0x7fc00000

0800ac3c <siprintf>:
 800ac3c:	b40e      	push	{r1, r2, r3}
 800ac3e:	b500      	push	{lr}
 800ac40:	b09c      	sub	sp, #112	; 0x70
 800ac42:	ab1d      	add	r3, sp, #116	; 0x74
 800ac44:	9002      	str	r0, [sp, #8]
 800ac46:	9006      	str	r0, [sp, #24]
 800ac48:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ac4c:	4809      	ldr	r0, [pc, #36]	; (800ac74 <siprintf+0x38>)
 800ac4e:	9107      	str	r1, [sp, #28]
 800ac50:	9104      	str	r1, [sp, #16]
 800ac52:	4909      	ldr	r1, [pc, #36]	; (800ac78 <siprintf+0x3c>)
 800ac54:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac58:	9105      	str	r1, [sp, #20]
 800ac5a:	6800      	ldr	r0, [r0, #0]
 800ac5c:	9301      	str	r3, [sp, #4]
 800ac5e:	a902      	add	r1, sp, #8
 800ac60:	f002 ff4e 	bl	800db00 <_svfiprintf_r>
 800ac64:	9b02      	ldr	r3, [sp, #8]
 800ac66:	2200      	movs	r2, #0
 800ac68:	701a      	strb	r2, [r3, #0]
 800ac6a:	b01c      	add	sp, #112	; 0x70
 800ac6c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac70:	b003      	add	sp, #12
 800ac72:	4770      	bx	lr
 800ac74:	20000034 	.word	0x20000034
 800ac78:	ffff0208 	.word	0xffff0208

0800ac7c <siscanf>:
 800ac7c:	b40e      	push	{r1, r2, r3}
 800ac7e:	b510      	push	{r4, lr}
 800ac80:	b09f      	sub	sp, #124	; 0x7c
 800ac82:	ac21      	add	r4, sp, #132	; 0x84
 800ac84:	f44f 7101 	mov.w	r1, #516	; 0x204
 800ac88:	f854 2b04 	ldr.w	r2, [r4], #4
 800ac8c:	9201      	str	r2, [sp, #4]
 800ac8e:	f8ad 101c 	strh.w	r1, [sp, #28]
 800ac92:	9004      	str	r0, [sp, #16]
 800ac94:	9008      	str	r0, [sp, #32]
 800ac96:	f7f5 faa3 	bl	80001e0 <strlen>
 800ac9a:	4b0c      	ldr	r3, [pc, #48]	; (800accc <siscanf+0x50>)
 800ac9c:	9005      	str	r0, [sp, #20]
 800ac9e:	9009      	str	r0, [sp, #36]	; 0x24
 800aca0:	930d      	str	r3, [sp, #52]	; 0x34
 800aca2:	480b      	ldr	r0, [pc, #44]	; (800acd0 <siscanf+0x54>)
 800aca4:	9a01      	ldr	r2, [sp, #4]
 800aca6:	6800      	ldr	r0, [r0, #0]
 800aca8:	9403      	str	r4, [sp, #12]
 800acaa:	2300      	movs	r3, #0
 800acac:	9311      	str	r3, [sp, #68]	; 0x44
 800acae:	9316      	str	r3, [sp, #88]	; 0x58
 800acb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800acb4:	f8ad 301e 	strh.w	r3, [sp, #30]
 800acb8:	a904      	add	r1, sp, #16
 800acba:	4623      	mov	r3, r4
 800acbc:	f003 f87a 	bl	800ddb4 <__ssvfiscanf_r>
 800acc0:	b01f      	add	sp, #124	; 0x7c
 800acc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acc6:	b003      	add	sp, #12
 800acc8:	4770      	bx	lr
 800acca:	bf00      	nop
 800accc:	0800acf7 	.word	0x0800acf7
 800acd0:	20000034 	.word	0x20000034

0800acd4 <__sread>:
 800acd4:	b510      	push	{r4, lr}
 800acd6:	460c      	mov	r4, r1
 800acd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acdc:	f003 fb2e 	bl	800e33c <_read_r>
 800ace0:	2800      	cmp	r0, #0
 800ace2:	bfab      	itete	ge
 800ace4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ace6:	89a3      	ldrhlt	r3, [r4, #12]
 800ace8:	181b      	addge	r3, r3, r0
 800acea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800acee:	bfac      	ite	ge
 800acf0:	6563      	strge	r3, [r4, #84]	; 0x54
 800acf2:	81a3      	strhlt	r3, [r4, #12]
 800acf4:	bd10      	pop	{r4, pc}

0800acf6 <__seofread>:
 800acf6:	2000      	movs	r0, #0
 800acf8:	4770      	bx	lr

0800acfa <__swrite>:
 800acfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acfe:	461f      	mov	r7, r3
 800ad00:	898b      	ldrh	r3, [r1, #12]
 800ad02:	05db      	lsls	r3, r3, #23
 800ad04:	4605      	mov	r5, r0
 800ad06:	460c      	mov	r4, r1
 800ad08:	4616      	mov	r6, r2
 800ad0a:	d505      	bpl.n	800ad18 <__swrite+0x1e>
 800ad0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad10:	2302      	movs	r3, #2
 800ad12:	2200      	movs	r2, #0
 800ad14:	f002 f8f8 	bl	800cf08 <_lseek_r>
 800ad18:	89a3      	ldrh	r3, [r4, #12]
 800ad1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ad22:	81a3      	strh	r3, [r4, #12]
 800ad24:	4632      	mov	r2, r6
 800ad26:	463b      	mov	r3, r7
 800ad28:	4628      	mov	r0, r5
 800ad2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad2e:	f000 bedd 	b.w	800baec <_write_r>

0800ad32 <__sseek>:
 800ad32:	b510      	push	{r4, lr}
 800ad34:	460c      	mov	r4, r1
 800ad36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad3a:	f002 f8e5 	bl	800cf08 <_lseek_r>
 800ad3e:	1c43      	adds	r3, r0, #1
 800ad40:	89a3      	ldrh	r3, [r4, #12]
 800ad42:	bf15      	itete	ne
 800ad44:	6560      	strne	r0, [r4, #84]	; 0x54
 800ad46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ad4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ad4e:	81a3      	strheq	r3, [r4, #12]
 800ad50:	bf18      	it	ne
 800ad52:	81a3      	strhne	r3, [r4, #12]
 800ad54:	bd10      	pop	{r4, pc}

0800ad56 <__sclose>:
 800ad56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad5a:	f000 bed9 	b.w	800bb10 <_close_r>

0800ad5e <strncmp>:
 800ad5e:	b510      	push	{r4, lr}
 800ad60:	b16a      	cbz	r2, 800ad7e <strncmp+0x20>
 800ad62:	3901      	subs	r1, #1
 800ad64:	1884      	adds	r4, r0, r2
 800ad66:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ad6a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ad6e:	4293      	cmp	r3, r2
 800ad70:	d103      	bne.n	800ad7a <strncmp+0x1c>
 800ad72:	42a0      	cmp	r0, r4
 800ad74:	d001      	beq.n	800ad7a <strncmp+0x1c>
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d1f5      	bne.n	800ad66 <strncmp+0x8>
 800ad7a:	1a98      	subs	r0, r3, r2
 800ad7c:	bd10      	pop	{r4, pc}
 800ad7e:	4610      	mov	r0, r2
 800ad80:	e7fc      	b.n	800ad7c <strncmp+0x1e>

0800ad82 <sulp>:
 800ad82:	b570      	push	{r4, r5, r6, lr}
 800ad84:	4604      	mov	r4, r0
 800ad86:	460d      	mov	r5, r1
 800ad88:	ec45 4b10 	vmov	d0, r4, r5
 800ad8c:	4616      	mov	r6, r2
 800ad8e:	f002 fc53 	bl	800d638 <__ulp>
 800ad92:	ec51 0b10 	vmov	r0, r1, d0
 800ad96:	b17e      	cbz	r6, 800adb8 <sulp+0x36>
 800ad98:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ad9c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	dd09      	ble.n	800adb8 <sulp+0x36>
 800ada4:	051b      	lsls	r3, r3, #20
 800ada6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800adaa:	2400      	movs	r4, #0
 800adac:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800adb0:	4622      	mov	r2, r4
 800adb2:	462b      	mov	r3, r5
 800adb4:	f7f5 fc28 	bl	8000608 <__aeabi_dmul>
 800adb8:	bd70      	pop	{r4, r5, r6, pc}
 800adba:	0000      	movs	r0, r0
 800adbc:	0000      	movs	r0, r0
	...

0800adc0 <_strtod_l>:
 800adc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adc4:	b0a3      	sub	sp, #140	; 0x8c
 800adc6:	461f      	mov	r7, r3
 800adc8:	2300      	movs	r3, #0
 800adca:	931e      	str	r3, [sp, #120]	; 0x78
 800adcc:	4ba4      	ldr	r3, [pc, #656]	; (800b060 <_strtod_l+0x2a0>)
 800adce:	9219      	str	r2, [sp, #100]	; 0x64
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	9307      	str	r3, [sp, #28]
 800add4:	4604      	mov	r4, r0
 800add6:	4618      	mov	r0, r3
 800add8:	4688      	mov	r8, r1
 800adda:	f7f5 fa01 	bl	80001e0 <strlen>
 800adde:	f04f 0a00 	mov.w	sl, #0
 800ade2:	4605      	mov	r5, r0
 800ade4:	f04f 0b00 	mov.w	fp, #0
 800ade8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800adec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800adee:	781a      	ldrb	r2, [r3, #0]
 800adf0:	2a2b      	cmp	r2, #43	; 0x2b
 800adf2:	d04c      	beq.n	800ae8e <_strtod_l+0xce>
 800adf4:	d839      	bhi.n	800ae6a <_strtod_l+0xaa>
 800adf6:	2a0d      	cmp	r2, #13
 800adf8:	d832      	bhi.n	800ae60 <_strtod_l+0xa0>
 800adfa:	2a08      	cmp	r2, #8
 800adfc:	d832      	bhi.n	800ae64 <_strtod_l+0xa4>
 800adfe:	2a00      	cmp	r2, #0
 800ae00:	d03c      	beq.n	800ae7c <_strtod_l+0xbc>
 800ae02:	2300      	movs	r3, #0
 800ae04:	930e      	str	r3, [sp, #56]	; 0x38
 800ae06:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800ae08:	7833      	ldrb	r3, [r6, #0]
 800ae0a:	2b30      	cmp	r3, #48	; 0x30
 800ae0c:	f040 80b4 	bne.w	800af78 <_strtod_l+0x1b8>
 800ae10:	7873      	ldrb	r3, [r6, #1]
 800ae12:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ae16:	2b58      	cmp	r3, #88	; 0x58
 800ae18:	d16c      	bne.n	800aef4 <_strtod_l+0x134>
 800ae1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae1c:	9301      	str	r3, [sp, #4]
 800ae1e:	ab1e      	add	r3, sp, #120	; 0x78
 800ae20:	9702      	str	r7, [sp, #8]
 800ae22:	9300      	str	r3, [sp, #0]
 800ae24:	4a8f      	ldr	r2, [pc, #572]	; (800b064 <_strtod_l+0x2a4>)
 800ae26:	ab1f      	add	r3, sp, #124	; 0x7c
 800ae28:	a91d      	add	r1, sp, #116	; 0x74
 800ae2a:	4620      	mov	r0, r4
 800ae2c:	f001 fd60 	bl	800c8f0 <__gethex>
 800ae30:	f010 0707 	ands.w	r7, r0, #7
 800ae34:	4605      	mov	r5, r0
 800ae36:	d005      	beq.n	800ae44 <_strtod_l+0x84>
 800ae38:	2f06      	cmp	r7, #6
 800ae3a:	d12a      	bne.n	800ae92 <_strtod_l+0xd2>
 800ae3c:	3601      	adds	r6, #1
 800ae3e:	2300      	movs	r3, #0
 800ae40:	961d      	str	r6, [sp, #116]	; 0x74
 800ae42:	930e      	str	r3, [sp, #56]	; 0x38
 800ae44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	f040 8596 	bne.w	800b978 <_strtod_l+0xbb8>
 800ae4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae4e:	b1db      	cbz	r3, 800ae88 <_strtod_l+0xc8>
 800ae50:	4652      	mov	r2, sl
 800ae52:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ae56:	ec43 2b10 	vmov	d0, r2, r3
 800ae5a:	b023      	add	sp, #140	; 0x8c
 800ae5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae60:	2a20      	cmp	r2, #32
 800ae62:	d1ce      	bne.n	800ae02 <_strtod_l+0x42>
 800ae64:	3301      	adds	r3, #1
 800ae66:	931d      	str	r3, [sp, #116]	; 0x74
 800ae68:	e7c0      	b.n	800adec <_strtod_l+0x2c>
 800ae6a:	2a2d      	cmp	r2, #45	; 0x2d
 800ae6c:	d1c9      	bne.n	800ae02 <_strtod_l+0x42>
 800ae6e:	2201      	movs	r2, #1
 800ae70:	920e      	str	r2, [sp, #56]	; 0x38
 800ae72:	1c5a      	adds	r2, r3, #1
 800ae74:	921d      	str	r2, [sp, #116]	; 0x74
 800ae76:	785b      	ldrb	r3, [r3, #1]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d1c4      	bne.n	800ae06 <_strtod_l+0x46>
 800ae7c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ae7e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	f040 8576 	bne.w	800b974 <_strtod_l+0xbb4>
 800ae88:	4652      	mov	r2, sl
 800ae8a:	465b      	mov	r3, fp
 800ae8c:	e7e3      	b.n	800ae56 <_strtod_l+0x96>
 800ae8e:	2200      	movs	r2, #0
 800ae90:	e7ee      	b.n	800ae70 <_strtod_l+0xb0>
 800ae92:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ae94:	b13a      	cbz	r2, 800aea6 <_strtod_l+0xe6>
 800ae96:	2135      	movs	r1, #53	; 0x35
 800ae98:	a820      	add	r0, sp, #128	; 0x80
 800ae9a:	f002 fcd8 	bl	800d84e <__copybits>
 800ae9e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800aea0:	4620      	mov	r0, r4
 800aea2:	f002 f89d 	bl	800cfe0 <_Bfree>
 800aea6:	3f01      	subs	r7, #1
 800aea8:	2f05      	cmp	r7, #5
 800aeaa:	d807      	bhi.n	800aebc <_strtod_l+0xfc>
 800aeac:	e8df f007 	tbb	[pc, r7]
 800aeb0:	1d180b0e 	.word	0x1d180b0e
 800aeb4:	030e      	.short	0x030e
 800aeb6:	f04f 0b00 	mov.w	fp, #0
 800aeba:	46da      	mov	sl, fp
 800aebc:	0728      	lsls	r0, r5, #28
 800aebe:	d5c1      	bpl.n	800ae44 <_strtod_l+0x84>
 800aec0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800aec4:	e7be      	b.n	800ae44 <_strtod_l+0x84>
 800aec6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800aeca:	e7f7      	b.n	800aebc <_strtod_l+0xfc>
 800aecc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800aed0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800aed2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800aed6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800aeda:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800aede:	e7ed      	b.n	800aebc <_strtod_l+0xfc>
 800aee0:	f8df b184 	ldr.w	fp, [pc, #388]	; 800b068 <_strtod_l+0x2a8>
 800aee4:	f04f 0a00 	mov.w	sl, #0
 800aee8:	e7e8      	b.n	800aebc <_strtod_l+0xfc>
 800aeea:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800aeee:	f04f 3aff 	mov.w	sl, #4294967295
 800aef2:	e7e3      	b.n	800aebc <_strtod_l+0xfc>
 800aef4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aef6:	1c5a      	adds	r2, r3, #1
 800aef8:	921d      	str	r2, [sp, #116]	; 0x74
 800aefa:	785b      	ldrb	r3, [r3, #1]
 800aefc:	2b30      	cmp	r3, #48	; 0x30
 800aefe:	d0f9      	beq.n	800aef4 <_strtod_l+0x134>
 800af00:	2b00      	cmp	r3, #0
 800af02:	d09f      	beq.n	800ae44 <_strtod_l+0x84>
 800af04:	2301      	movs	r3, #1
 800af06:	f04f 0900 	mov.w	r9, #0
 800af0a:	9304      	str	r3, [sp, #16]
 800af0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800af0e:	930a      	str	r3, [sp, #40]	; 0x28
 800af10:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800af14:	464f      	mov	r7, r9
 800af16:	220a      	movs	r2, #10
 800af18:	981d      	ldr	r0, [sp, #116]	; 0x74
 800af1a:	7806      	ldrb	r6, [r0, #0]
 800af1c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800af20:	b2d9      	uxtb	r1, r3
 800af22:	2909      	cmp	r1, #9
 800af24:	d92a      	bls.n	800af7c <_strtod_l+0x1bc>
 800af26:	9907      	ldr	r1, [sp, #28]
 800af28:	462a      	mov	r2, r5
 800af2a:	f7ff ff18 	bl	800ad5e <strncmp>
 800af2e:	b398      	cbz	r0, 800af98 <_strtod_l+0x1d8>
 800af30:	2000      	movs	r0, #0
 800af32:	4633      	mov	r3, r6
 800af34:	463d      	mov	r5, r7
 800af36:	9007      	str	r0, [sp, #28]
 800af38:	4602      	mov	r2, r0
 800af3a:	2b65      	cmp	r3, #101	; 0x65
 800af3c:	d001      	beq.n	800af42 <_strtod_l+0x182>
 800af3e:	2b45      	cmp	r3, #69	; 0x45
 800af40:	d118      	bne.n	800af74 <_strtod_l+0x1b4>
 800af42:	b91d      	cbnz	r5, 800af4c <_strtod_l+0x18c>
 800af44:	9b04      	ldr	r3, [sp, #16]
 800af46:	4303      	orrs	r3, r0
 800af48:	d098      	beq.n	800ae7c <_strtod_l+0xbc>
 800af4a:	2500      	movs	r5, #0
 800af4c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800af50:	f108 0301 	add.w	r3, r8, #1
 800af54:	931d      	str	r3, [sp, #116]	; 0x74
 800af56:	f898 3001 	ldrb.w	r3, [r8, #1]
 800af5a:	2b2b      	cmp	r3, #43	; 0x2b
 800af5c:	d075      	beq.n	800b04a <_strtod_l+0x28a>
 800af5e:	2b2d      	cmp	r3, #45	; 0x2d
 800af60:	d07b      	beq.n	800b05a <_strtod_l+0x29a>
 800af62:	f04f 0c00 	mov.w	ip, #0
 800af66:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800af6a:	2909      	cmp	r1, #9
 800af6c:	f240 8082 	bls.w	800b074 <_strtod_l+0x2b4>
 800af70:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800af74:	2600      	movs	r6, #0
 800af76:	e09d      	b.n	800b0b4 <_strtod_l+0x2f4>
 800af78:	2300      	movs	r3, #0
 800af7a:	e7c4      	b.n	800af06 <_strtod_l+0x146>
 800af7c:	2f08      	cmp	r7, #8
 800af7e:	bfd8      	it	le
 800af80:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800af82:	f100 0001 	add.w	r0, r0, #1
 800af86:	bfda      	itte	le
 800af88:	fb02 3301 	mlale	r3, r2, r1, r3
 800af8c:	9309      	strle	r3, [sp, #36]	; 0x24
 800af8e:	fb02 3909 	mlagt	r9, r2, r9, r3
 800af92:	3701      	adds	r7, #1
 800af94:	901d      	str	r0, [sp, #116]	; 0x74
 800af96:	e7bf      	b.n	800af18 <_strtod_l+0x158>
 800af98:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800af9a:	195a      	adds	r2, r3, r5
 800af9c:	921d      	str	r2, [sp, #116]	; 0x74
 800af9e:	5d5b      	ldrb	r3, [r3, r5]
 800afa0:	2f00      	cmp	r7, #0
 800afa2:	d037      	beq.n	800b014 <_strtod_l+0x254>
 800afa4:	9007      	str	r0, [sp, #28]
 800afa6:	463d      	mov	r5, r7
 800afa8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800afac:	2a09      	cmp	r2, #9
 800afae:	d912      	bls.n	800afd6 <_strtod_l+0x216>
 800afb0:	2201      	movs	r2, #1
 800afb2:	e7c2      	b.n	800af3a <_strtod_l+0x17a>
 800afb4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800afb6:	1c5a      	adds	r2, r3, #1
 800afb8:	921d      	str	r2, [sp, #116]	; 0x74
 800afba:	785b      	ldrb	r3, [r3, #1]
 800afbc:	3001      	adds	r0, #1
 800afbe:	2b30      	cmp	r3, #48	; 0x30
 800afc0:	d0f8      	beq.n	800afb4 <_strtod_l+0x1f4>
 800afc2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800afc6:	2a08      	cmp	r2, #8
 800afc8:	f200 84db 	bhi.w	800b982 <_strtod_l+0xbc2>
 800afcc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800afce:	9007      	str	r0, [sp, #28]
 800afd0:	2000      	movs	r0, #0
 800afd2:	920a      	str	r2, [sp, #40]	; 0x28
 800afd4:	4605      	mov	r5, r0
 800afd6:	3b30      	subs	r3, #48	; 0x30
 800afd8:	f100 0201 	add.w	r2, r0, #1
 800afdc:	d014      	beq.n	800b008 <_strtod_l+0x248>
 800afde:	9907      	ldr	r1, [sp, #28]
 800afe0:	4411      	add	r1, r2
 800afe2:	9107      	str	r1, [sp, #28]
 800afe4:	462a      	mov	r2, r5
 800afe6:	eb00 0e05 	add.w	lr, r0, r5
 800afea:	210a      	movs	r1, #10
 800afec:	4572      	cmp	r2, lr
 800afee:	d113      	bne.n	800b018 <_strtod_l+0x258>
 800aff0:	182a      	adds	r2, r5, r0
 800aff2:	2a08      	cmp	r2, #8
 800aff4:	f105 0501 	add.w	r5, r5, #1
 800aff8:	4405      	add	r5, r0
 800affa:	dc1c      	bgt.n	800b036 <_strtod_l+0x276>
 800affc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800affe:	220a      	movs	r2, #10
 800b000:	fb02 3301 	mla	r3, r2, r1, r3
 800b004:	9309      	str	r3, [sp, #36]	; 0x24
 800b006:	2200      	movs	r2, #0
 800b008:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b00a:	1c59      	adds	r1, r3, #1
 800b00c:	911d      	str	r1, [sp, #116]	; 0x74
 800b00e:	785b      	ldrb	r3, [r3, #1]
 800b010:	4610      	mov	r0, r2
 800b012:	e7c9      	b.n	800afa8 <_strtod_l+0x1e8>
 800b014:	4638      	mov	r0, r7
 800b016:	e7d2      	b.n	800afbe <_strtod_l+0x1fe>
 800b018:	2a08      	cmp	r2, #8
 800b01a:	dc04      	bgt.n	800b026 <_strtod_l+0x266>
 800b01c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b01e:	434e      	muls	r6, r1
 800b020:	9609      	str	r6, [sp, #36]	; 0x24
 800b022:	3201      	adds	r2, #1
 800b024:	e7e2      	b.n	800afec <_strtod_l+0x22c>
 800b026:	f102 0c01 	add.w	ip, r2, #1
 800b02a:	f1bc 0f10 	cmp.w	ip, #16
 800b02e:	bfd8      	it	le
 800b030:	fb01 f909 	mulle.w	r9, r1, r9
 800b034:	e7f5      	b.n	800b022 <_strtod_l+0x262>
 800b036:	2d10      	cmp	r5, #16
 800b038:	bfdc      	itt	le
 800b03a:	220a      	movle	r2, #10
 800b03c:	fb02 3909 	mlale	r9, r2, r9, r3
 800b040:	e7e1      	b.n	800b006 <_strtod_l+0x246>
 800b042:	2300      	movs	r3, #0
 800b044:	9307      	str	r3, [sp, #28]
 800b046:	2201      	movs	r2, #1
 800b048:	e77c      	b.n	800af44 <_strtod_l+0x184>
 800b04a:	f04f 0c00 	mov.w	ip, #0
 800b04e:	f108 0302 	add.w	r3, r8, #2
 800b052:	931d      	str	r3, [sp, #116]	; 0x74
 800b054:	f898 3002 	ldrb.w	r3, [r8, #2]
 800b058:	e785      	b.n	800af66 <_strtod_l+0x1a6>
 800b05a:	f04f 0c01 	mov.w	ip, #1
 800b05e:	e7f6      	b.n	800b04e <_strtod_l+0x28e>
 800b060:	080109b0 	.word	0x080109b0
 800b064:	0801075c 	.word	0x0801075c
 800b068:	7ff00000 	.word	0x7ff00000
 800b06c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b06e:	1c59      	adds	r1, r3, #1
 800b070:	911d      	str	r1, [sp, #116]	; 0x74
 800b072:	785b      	ldrb	r3, [r3, #1]
 800b074:	2b30      	cmp	r3, #48	; 0x30
 800b076:	d0f9      	beq.n	800b06c <_strtod_l+0x2ac>
 800b078:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800b07c:	2908      	cmp	r1, #8
 800b07e:	f63f af79 	bhi.w	800af74 <_strtod_l+0x1b4>
 800b082:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800b086:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b088:	9308      	str	r3, [sp, #32]
 800b08a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b08c:	1c59      	adds	r1, r3, #1
 800b08e:	911d      	str	r1, [sp, #116]	; 0x74
 800b090:	785b      	ldrb	r3, [r3, #1]
 800b092:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800b096:	2e09      	cmp	r6, #9
 800b098:	d937      	bls.n	800b10a <_strtod_l+0x34a>
 800b09a:	9e08      	ldr	r6, [sp, #32]
 800b09c:	1b89      	subs	r1, r1, r6
 800b09e:	2908      	cmp	r1, #8
 800b0a0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800b0a4:	dc02      	bgt.n	800b0ac <_strtod_l+0x2ec>
 800b0a6:	4576      	cmp	r6, lr
 800b0a8:	bfa8      	it	ge
 800b0aa:	4676      	movge	r6, lr
 800b0ac:	f1bc 0f00 	cmp.w	ip, #0
 800b0b0:	d000      	beq.n	800b0b4 <_strtod_l+0x2f4>
 800b0b2:	4276      	negs	r6, r6
 800b0b4:	2d00      	cmp	r5, #0
 800b0b6:	d14f      	bne.n	800b158 <_strtod_l+0x398>
 800b0b8:	9904      	ldr	r1, [sp, #16]
 800b0ba:	4301      	orrs	r1, r0
 800b0bc:	f47f aec2 	bne.w	800ae44 <_strtod_l+0x84>
 800b0c0:	2a00      	cmp	r2, #0
 800b0c2:	f47f aedb 	bne.w	800ae7c <_strtod_l+0xbc>
 800b0c6:	2b69      	cmp	r3, #105	; 0x69
 800b0c8:	d027      	beq.n	800b11a <_strtod_l+0x35a>
 800b0ca:	dc24      	bgt.n	800b116 <_strtod_l+0x356>
 800b0cc:	2b49      	cmp	r3, #73	; 0x49
 800b0ce:	d024      	beq.n	800b11a <_strtod_l+0x35a>
 800b0d0:	2b4e      	cmp	r3, #78	; 0x4e
 800b0d2:	f47f aed3 	bne.w	800ae7c <_strtod_l+0xbc>
 800b0d6:	499e      	ldr	r1, [pc, #632]	; (800b350 <_strtod_l+0x590>)
 800b0d8:	a81d      	add	r0, sp, #116	; 0x74
 800b0da:	f001 fe61 	bl	800cda0 <__match>
 800b0de:	2800      	cmp	r0, #0
 800b0e0:	f43f aecc 	beq.w	800ae7c <_strtod_l+0xbc>
 800b0e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b0e6:	781b      	ldrb	r3, [r3, #0]
 800b0e8:	2b28      	cmp	r3, #40	; 0x28
 800b0ea:	d12d      	bne.n	800b148 <_strtod_l+0x388>
 800b0ec:	4999      	ldr	r1, [pc, #612]	; (800b354 <_strtod_l+0x594>)
 800b0ee:	aa20      	add	r2, sp, #128	; 0x80
 800b0f0:	a81d      	add	r0, sp, #116	; 0x74
 800b0f2:	f001 fe69 	bl	800cdc8 <__hexnan>
 800b0f6:	2805      	cmp	r0, #5
 800b0f8:	d126      	bne.n	800b148 <_strtod_l+0x388>
 800b0fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0fc:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800b100:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800b104:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800b108:	e69c      	b.n	800ae44 <_strtod_l+0x84>
 800b10a:	210a      	movs	r1, #10
 800b10c:	fb01 3e0e 	mla	lr, r1, lr, r3
 800b110:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800b114:	e7b9      	b.n	800b08a <_strtod_l+0x2ca>
 800b116:	2b6e      	cmp	r3, #110	; 0x6e
 800b118:	e7db      	b.n	800b0d2 <_strtod_l+0x312>
 800b11a:	498f      	ldr	r1, [pc, #572]	; (800b358 <_strtod_l+0x598>)
 800b11c:	a81d      	add	r0, sp, #116	; 0x74
 800b11e:	f001 fe3f 	bl	800cda0 <__match>
 800b122:	2800      	cmp	r0, #0
 800b124:	f43f aeaa 	beq.w	800ae7c <_strtod_l+0xbc>
 800b128:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b12a:	498c      	ldr	r1, [pc, #560]	; (800b35c <_strtod_l+0x59c>)
 800b12c:	3b01      	subs	r3, #1
 800b12e:	a81d      	add	r0, sp, #116	; 0x74
 800b130:	931d      	str	r3, [sp, #116]	; 0x74
 800b132:	f001 fe35 	bl	800cda0 <__match>
 800b136:	b910      	cbnz	r0, 800b13e <_strtod_l+0x37e>
 800b138:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b13a:	3301      	adds	r3, #1
 800b13c:	931d      	str	r3, [sp, #116]	; 0x74
 800b13e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800b36c <_strtod_l+0x5ac>
 800b142:	f04f 0a00 	mov.w	sl, #0
 800b146:	e67d      	b.n	800ae44 <_strtod_l+0x84>
 800b148:	4885      	ldr	r0, [pc, #532]	; (800b360 <_strtod_l+0x5a0>)
 800b14a:	f003 f909 	bl	800e360 <nan>
 800b14e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b152:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800b156:	e675      	b.n	800ae44 <_strtod_l+0x84>
 800b158:	9b07      	ldr	r3, [sp, #28]
 800b15a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b15c:	1af3      	subs	r3, r6, r3
 800b15e:	2f00      	cmp	r7, #0
 800b160:	bf08      	it	eq
 800b162:	462f      	moveq	r7, r5
 800b164:	2d10      	cmp	r5, #16
 800b166:	9308      	str	r3, [sp, #32]
 800b168:	46a8      	mov	r8, r5
 800b16a:	bfa8      	it	ge
 800b16c:	f04f 0810 	movge.w	r8, #16
 800b170:	f7f5 f9d0 	bl	8000514 <__aeabi_ui2d>
 800b174:	2d09      	cmp	r5, #9
 800b176:	4682      	mov	sl, r0
 800b178:	468b      	mov	fp, r1
 800b17a:	dd13      	ble.n	800b1a4 <_strtod_l+0x3e4>
 800b17c:	4b79      	ldr	r3, [pc, #484]	; (800b364 <_strtod_l+0x5a4>)
 800b17e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b182:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b186:	f7f5 fa3f 	bl	8000608 <__aeabi_dmul>
 800b18a:	4682      	mov	sl, r0
 800b18c:	4648      	mov	r0, r9
 800b18e:	468b      	mov	fp, r1
 800b190:	f7f5 f9c0 	bl	8000514 <__aeabi_ui2d>
 800b194:	4602      	mov	r2, r0
 800b196:	460b      	mov	r3, r1
 800b198:	4650      	mov	r0, sl
 800b19a:	4659      	mov	r1, fp
 800b19c:	f7f5 f87e 	bl	800029c <__adddf3>
 800b1a0:	4682      	mov	sl, r0
 800b1a2:	468b      	mov	fp, r1
 800b1a4:	2d0f      	cmp	r5, #15
 800b1a6:	dc38      	bgt.n	800b21a <_strtod_l+0x45a>
 800b1a8:	9b08      	ldr	r3, [sp, #32]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	f43f ae4a 	beq.w	800ae44 <_strtod_l+0x84>
 800b1b0:	dd24      	ble.n	800b1fc <_strtod_l+0x43c>
 800b1b2:	2b16      	cmp	r3, #22
 800b1b4:	dc0b      	bgt.n	800b1ce <_strtod_l+0x40e>
 800b1b6:	4d6b      	ldr	r5, [pc, #428]	; (800b364 <_strtod_l+0x5a4>)
 800b1b8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800b1bc:	e9d5 0100 	ldrd	r0, r1, [r5]
 800b1c0:	4652      	mov	r2, sl
 800b1c2:	465b      	mov	r3, fp
 800b1c4:	f7f5 fa20 	bl	8000608 <__aeabi_dmul>
 800b1c8:	4682      	mov	sl, r0
 800b1ca:	468b      	mov	fp, r1
 800b1cc:	e63a      	b.n	800ae44 <_strtod_l+0x84>
 800b1ce:	9a08      	ldr	r2, [sp, #32]
 800b1d0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800b1d4:	4293      	cmp	r3, r2
 800b1d6:	db20      	blt.n	800b21a <_strtod_l+0x45a>
 800b1d8:	4c62      	ldr	r4, [pc, #392]	; (800b364 <_strtod_l+0x5a4>)
 800b1da:	f1c5 050f 	rsb	r5, r5, #15
 800b1de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b1e2:	4652      	mov	r2, sl
 800b1e4:	465b      	mov	r3, fp
 800b1e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b1ea:	f7f5 fa0d 	bl	8000608 <__aeabi_dmul>
 800b1ee:	9b08      	ldr	r3, [sp, #32]
 800b1f0:	1b5d      	subs	r5, r3, r5
 800b1f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b1f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b1fa:	e7e3      	b.n	800b1c4 <_strtod_l+0x404>
 800b1fc:	9b08      	ldr	r3, [sp, #32]
 800b1fe:	3316      	adds	r3, #22
 800b200:	db0b      	blt.n	800b21a <_strtod_l+0x45a>
 800b202:	9b07      	ldr	r3, [sp, #28]
 800b204:	4a57      	ldr	r2, [pc, #348]	; (800b364 <_strtod_l+0x5a4>)
 800b206:	1b9e      	subs	r6, r3, r6
 800b208:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800b20c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b210:	4650      	mov	r0, sl
 800b212:	4659      	mov	r1, fp
 800b214:	f7f5 fb22 	bl	800085c <__aeabi_ddiv>
 800b218:	e7d6      	b.n	800b1c8 <_strtod_l+0x408>
 800b21a:	9b08      	ldr	r3, [sp, #32]
 800b21c:	eba5 0808 	sub.w	r8, r5, r8
 800b220:	4498      	add	r8, r3
 800b222:	f1b8 0f00 	cmp.w	r8, #0
 800b226:	dd71      	ble.n	800b30c <_strtod_l+0x54c>
 800b228:	f018 030f 	ands.w	r3, r8, #15
 800b22c:	d00a      	beq.n	800b244 <_strtod_l+0x484>
 800b22e:	494d      	ldr	r1, [pc, #308]	; (800b364 <_strtod_l+0x5a4>)
 800b230:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b234:	4652      	mov	r2, sl
 800b236:	465b      	mov	r3, fp
 800b238:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b23c:	f7f5 f9e4 	bl	8000608 <__aeabi_dmul>
 800b240:	4682      	mov	sl, r0
 800b242:	468b      	mov	fp, r1
 800b244:	f038 080f 	bics.w	r8, r8, #15
 800b248:	d04d      	beq.n	800b2e6 <_strtod_l+0x526>
 800b24a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800b24e:	dd22      	ble.n	800b296 <_strtod_l+0x4d6>
 800b250:	2500      	movs	r5, #0
 800b252:	462e      	mov	r6, r5
 800b254:	9509      	str	r5, [sp, #36]	; 0x24
 800b256:	9507      	str	r5, [sp, #28]
 800b258:	2322      	movs	r3, #34	; 0x22
 800b25a:	f8df b110 	ldr.w	fp, [pc, #272]	; 800b36c <_strtod_l+0x5ac>
 800b25e:	6023      	str	r3, [r4, #0]
 800b260:	f04f 0a00 	mov.w	sl, #0
 800b264:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b266:	2b00      	cmp	r3, #0
 800b268:	f43f adec 	beq.w	800ae44 <_strtod_l+0x84>
 800b26c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b26e:	4620      	mov	r0, r4
 800b270:	f001 feb6 	bl	800cfe0 <_Bfree>
 800b274:	9907      	ldr	r1, [sp, #28]
 800b276:	4620      	mov	r0, r4
 800b278:	f001 feb2 	bl	800cfe0 <_Bfree>
 800b27c:	4631      	mov	r1, r6
 800b27e:	4620      	mov	r0, r4
 800b280:	f001 feae 	bl	800cfe0 <_Bfree>
 800b284:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b286:	4620      	mov	r0, r4
 800b288:	f001 feaa 	bl	800cfe0 <_Bfree>
 800b28c:	4629      	mov	r1, r5
 800b28e:	4620      	mov	r0, r4
 800b290:	f001 fea6 	bl	800cfe0 <_Bfree>
 800b294:	e5d6      	b.n	800ae44 <_strtod_l+0x84>
 800b296:	2300      	movs	r3, #0
 800b298:	ea4f 1828 	mov.w	r8, r8, asr #4
 800b29c:	4650      	mov	r0, sl
 800b29e:	4659      	mov	r1, fp
 800b2a0:	4699      	mov	r9, r3
 800b2a2:	f1b8 0f01 	cmp.w	r8, #1
 800b2a6:	dc21      	bgt.n	800b2ec <_strtod_l+0x52c>
 800b2a8:	b10b      	cbz	r3, 800b2ae <_strtod_l+0x4ee>
 800b2aa:	4682      	mov	sl, r0
 800b2ac:	468b      	mov	fp, r1
 800b2ae:	4b2e      	ldr	r3, [pc, #184]	; (800b368 <_strtod_l+0x5a8>)
 800b2b0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800b2b4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800b2b8:	4652      	mov	r2, sl
 800b2ba:	465b      	mov	r3, fp
 800b2bc:	e9d9 0100 	ldrd	r0, r1, [r9]
 800b2c0:	f7f5 f9a2 	bl	8000608 <__aeabi_dmul>
 800b2c4:	4b29      	ldr	r3, [pc, #164]	; (800b36c <_strtod_l+0x5ac>)
 800b2c6:	460a      	mov	r2, r1
 800b2c8:	400b      	ands	r3, r1
 800b2ca:	4929      	ldr	r1, [pc, #164]	; (800b370 <_strtod_l+0x5b0>)
 800b2cc:	428b      	cmp	r3, r1
 800b2ce:	4682      	mov	sl, r0
 800b2d0:	d8be      	bhi.n	800b250 <_strtod_l+0x490>
 800b2d2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b2d6:	428b      	cmp	r3, r1
 800b2d8:	bf86      	itte	hi
 800b2da:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800b374 <_strtod_l+0x5b4>
 800b2de:	f04f 3aff 	movhi.w	sl, #4294967295
 800b2e2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	9304      	str	r3, [sp, #16]
 800b2ea:	e081      	b.n	800b3f0 <_strtod_l+0x630>
 800b2ec:	f018 0f01 	tst.w	r8, #1
 800b2f0:	d007      	beq.n	800b302 <_strtod_l+0x542>
 800b2f2:	4b1d      	ldr	r3, [pc, #116]	; (800b368 <_strtod_l+0x5a8>)
 800b2f4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800b2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2fc:	f7f5 f984 	bl	8000608 <__aeabi_dmul>
 800b300:	2301      	movs	r3, #1
 800b302:	f109 0901 	add.w	r9, r9, #1
 800b306:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b30a:	e7ca      	b.n	800b2a2 <_strtod_l+0x4e2>
 800b30c:	d0eb      	beq.n	800b2e6 <_strtod_l+0x526>
 800b30e:	f1c8 0800 	rsb	r8, r8, #0
 800b312:	f018 020f 	ands.w	r2, r8, #15
 800b316:	d00a      	beq.n	800b32e <_strtod_l+0x56e>
 800b318:	4b12      	ldr	r3, [pc, #72]	; (800b364 <_strtod_l+0x5a4>)
 800b31a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b31e:	4650      	mov	r0, sl
 800b320:	4659      	mov	r1, fp
 800b322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b326:	f7f5 fa99 	bl	800085c <__aeabi_ddiv>
 800b32a:	4682      	mov	sl, r0
 800b32c:	468b      	mov	fp, r1
 800b32e:	ea5f 1828 	movs.w	r8, r8, asr #4
 800b332:	d0d8      	beq.n	800b2e6 <_strtod_l+0x526>
 800b334:	f1b8 0f1f 	cmp.w	r8, #31
 800b338:	dd1e      	ble.n	800b378 <_strtod_l+0x5b8>
 800b33a:	2500      	movs	r5, #0
 800b33c:	462e      	mov	r6, r5
 800b33e:	9509      	str	r5, [sp, #36]	; 0x24
 800b340:	9507      	str	r5, [sp, #28]
 800b342:	2322      	movs	r3, #34	; 0x22
 800b344:	f04f 0a00 	mov.w	sl, #0
 800b348:	f04f 0b00 	mov.w	fp, #0
 800b34c:	6023      	str	r3, [r4, #0]
 800b34e:	e789      	b.n	800b264 <_strtod_l+0x4a4>
 800b350:	08010731 	.word	0x08010731
 800b354:	08010770 	.word	0x08010770
 800b358:	08010729 	.word	0x08010729
 800b35c:	080108b4 	.word	0x080108b4
 800b360:	08010b8b 	.word	0x08010b8b
 800b364:	08010a50 	.word	0x08010a50
 800b368:	08010a28 	.word	0x08010a28
 800b36c:	7ff00000 	.word	0x7ff00000
 800b370:	7ca00000 	.word	0x7ca00000
 800b374:	7fefffff 	.word	0x7fefffff
 800b378:	f018 0310 	ands.w	r3, r8, #16
 800b37c:	bf18      	it	ne
 800b37e:	236a      	movne	r3, #106	; 0x6a
 800b380:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800b738 <_strtod_l+0x978>
 800b384:	9304      	str	r3, [sp, #16]
 800b386:	4650      	mov	r0, sl
 800b388:	4659      	mov	r1, fp
 800b38a:	2300      	movs	r3, #0
 800b38c:	f018 0f01 	tst.w	r8, #1
 800b390:	d004      	beq.n	800b39c <_strtod_l+0x5dc>
 800b392:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b396:	f7f5 f937 	bl	8000608 <__aeabi_dmul>
 800b39a:	2301      	movs	r3, #1
 800b39c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800b3a0:	f109 0908 	add.w	r9, r9, #8
 800b3a4:	d1f2      	bne.n	800b38c <_strtod_l+0x5cc>
 800b3a6:	b10b      	cbz	r3, 800b3ac <_strtod_l+0x5ec>
 800b3a8:	4682      	mov	sl, r0
 800b3aa:	468b      	mov	fp, r1
 800b3ac:	9b04      	ldr	r3, [sp, #16]
 800b3ae:	b1bb      	cbz	r3, 800b3e0 <_strtod_l+0x620>
 800b3b0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800b3b4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	4659      	mov	r1, fp
 800b3bc:	dd10      	ble.n	800b3e0 <_strtod_l+0x620>
 800b3be:	2b1f      	cmp	r3, #31
 800b3c0:	f340 8128 	ble.w	800b614 <_strtod_l+0x854>
 800b3c4:	2b34      	cmp	r3, #52	; 0x34
 800b3c6:	bfde      	ittt	le
 800b3c8:	3b20      	suble	r3, #32
 800b3ca:	f04f 32ff 	movle.w	r2, #4294967295
 800b3ce:	fa02 f303 	lslle.w	r3, r2, r3
 800b3d2:	f04f 0a00 	mov.w	sl, #0
 800b3d6:	bfcc      	ite	gt
 800b3d8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800b3dc:	ea03 0b01 	andle.w	fp, r3, r1
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	4650      	mov	r0, sl
 800b3e6:	4659      	mov	r1, fp
 800b3e8:	f7f5 fb76 	bl	8000ad8 <__aeabi_dcmpeq>
 800b3ec:	2800      	cmp	r0, #0
 800b3ee:	d1a4      	bne.n	800b33a <_strtod_l+0x57a>
 800b3f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3f2:	9300      	str	r3, [sp, #0]
 800b3f4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b3f6:	462b      	mov	r3, r5
 800b3f8:	463a      	mov	r2, r7
 800b3fa:	4620      	mov	r0, r4
 800b3fc:	f001 fe5c 	bl	800d0b8 <__s2b>
 800b400:	9009      	str	r0, [sp, #36]	; 0x24
 800b402:	2800      	cmp	r0, #0
 800b404:	f43f af24 	beq.w	800b250 <_strtod_l+0x490>
 800b408:	9b07      	ldr	r3, [sp, #28]
 800b40a:	1b9e      	subs	r6, r3, r6
 800b40c:	9b08      	ldr	r3, [sp, #32]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	bfb4      	ite	lt
 800b412:	4633      	movlt	r3, r6
 800b414:	2300      	movge	r3, #0
 800b416:	9310      	str	r3, [sp, #64]	; 0x40
 800b418:	9b08      	ldr	r3, [sp, #32]
 800b41a:	2500      	movs	r5, #0
 800b41c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b420:	9318      	str	r3, [sp, #96]	; 0x60
 800b422:	462e      	mov	r6, r5
 800b424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b426:	4620      	mov	r0, r4
 800b428:	6859      	ldr	r1, [r3, #4]
 800b42a:	f001 fd99 	bl	800cf60 <_Balloc>
 800b42e:	9007      	str	r0, [sp, #28]
 800b430:	2800      	cmp	r0, #0
 800b432:	f43f af11 	beq.w	800b258 <_strtod_l+0x498>
 800b436:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b438:	691a      	ldr	r2, [r3, #16]
 800b43a:	3202      	adds	r2, #2
 800b43c:	f103 010c 	add.w	r1, r3, #12
 800b440:	0092      	lsls	r2, r2, #2
 800b442:	300c      	adds	r0, #12
 800b444:	f7fe fd64 	bl	8009f10 <memcpy>
 800b448:	ec4b ab10 	vmov	d0, sl, fp
 800b44c:	aa20      	add	r2, sp, #128	; 0x80
 800b44e:	a91f      	add	r1, sp, #124	; 0x7c
 800b450:	4620      	mov	r0, r4
 800b452:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800b456:	f002 f96b 	bl	800d730 <__d2b>
 800b45a:	901e      	str	r0, [sp, #120]	; 0x78
 800b45c:	2800      	cmp	r0, #0
 800b45e:	f43f aefb 	beq.w	800b258 <_strtod_l+0x498>
 800b462:	2101      	movs	r1, #1
 800b464:	4620      	mov	r0, r4
 800b466:	f001 fec1 	bl	800d1ec <__i2b>
 800b46a:	4606      	mov	r6, r0
 800b46c:	2800      	cmp	r0, #0
 800b46e:	f43f aef3 	beq.w	800b258 <_strtod_l+0x498>
 800b472:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b474:	9904      	ldr	r1, [sp, #16]
 800b476:	2b00      	cmp	r3, #0
 800b478:	bfab      	itete	ge
 800b47a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800b47c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800b47e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800b480:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800b484:	bfac      	ite	ge
 800b486:	eb03 0902 	addge.w	r9, r3, r2
 800b48a:	1ad7      	sublt	r7, r2, r3
 800b48c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b48e:	eba3 0801 	sub.w	r8, r3, r1
 800b492:	4490      	add	r8, r2
 800b494:	4ba3      	ldr	r3, [pc, #652]	; (800b724 <_strtod_l+0x964>)
 800b496:	f108 38ff 	add.w	r8, r8, #4294967295
 800b49a:	4598      	cmp	r8, r3
 800b49c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b4a0:	f280 80cc 	bge.w	800b63c <_strtod_l+0x87c>
 800b4a4:	eba3 0308 	sub.w	r3, r3, r8
 800b4a8:	2b1f      	cmp	r3, #31
 800b4aa:	eba2 0203 	sub.w	r2, r2, r3
 800b4ae:	f04f 0101 	mov.w	r1, #1
 800b4b2:	f300 80b6 	bgt.w	800b622 <_strtod_l+0x862>
 800b4b6:	fa01 f303 	lsl.w	r3, r1, r3
 800b4ba:	9311      	str	r3, [sp, #68]	; 0x44
 800b4bc:	2300      	movs	r3, #0
 800b4be:	930c      	str	r3, [sp, #48]	; 0x30
 800b4c0:	eb09 0802 	add.w	r8, r9, r2
 800b4c4:	9b04      	ldr	r3, [sp, #16]
 800b4c6:	45c1      	cmp	r9, r8
 800b4c8:	4417      	add	r7, r2
 800b4ca:	441f      	add	r7, r3
 800b4cc:	464b      	mov	r3, r9
 800b4ce:	bfa8      	it	ge
 800b4d0:	4643      	movge	r3, r8
 800b4d2:	42bb      	cmp	r3, r7
 800b4d4:	bfa8      	it	ge
 800b4d6:	463b      	movge	r3, r7
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	bfc2      	ittt	gt
 800b4dc:	eba8 0803 	subgt.w	r8, r8, r3
 800b4e0:	1aff      	subgt	r7, r7, r3
 800b4e2:	eba9 0903 	subgt.w	r9, r9, r3
 800b4e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	dd17      	ble.n	800b51c <_strtod_l+0x75c>
 800b4ec:	4631      	mov	r1, r6
 800b4ee:	461a      	mov	r2, r3
 800b4f0:	4620      	mov	r0, r4
 800b4f2:	f001 ff37 	bl	800d364 <__pow5mult>
 800b4f6:	4606      	mov	r6, r0
 800b4f8:	2800      	cmp	r0, #0
 800b4fa:	f43f aead 	beq.w	800b258 <_strtod_l+0x498>
 800b4fe:	4601      	mov	r1, r0
 800b500:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b502:	4620      	mov	r0, r4
 800b504:	f001 fe88 	bl	800d218 <__multiply>
 800b508:	900f      	str	r0, [sp, #60]	; 0x3c
 800b50a:	2800      	cmp	r0, #0
 800b50c:	f43f aea4 	beq.w	800b258 <_strtod_l+0x498>
 800b510:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b512:	4620      	mov	r0, r4
 800b514:	f001 fd64 	bl	800cfe0 <_Bfree>
 800b518:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b51a:	931e      	str	r3, [sp, #120]	; 0x78
 800b51c:	f1b8 0f00 	cmp.w	r8, #0
 800b520:	f300 8091 	bgt.w	800b646 <_strtod_l+0x886>
 800b524:	9b08      	ldr	r3, [sp, #32]
 800b526:	2b00      	cmp	r3, #0
 800b528:	dd08      	ble.n	800b53c <_strtod_l+0x77c>
 800b52a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b52c:	9907      	ldr	r1, [sp, #28]
 800b52e:	4620      	mov	r0, r4
 800b530:	f001 ff18 	bl	800d364 <__pow5mult>
 800b534:	9007      	str	r0, [sp, #28]
 800b536:	2800      	cmp	r0, #0
 800b538:	f43f ae8e 	beq.w	800b258 <_strtod_l+0x498>
 800b53c:	2f00      	cmp	r7, #0
 800b53e:	dd08      	ble.n	800b552 <_strtod_l+0x792>
 800b540:	9907      	ldr	r1, [sp, #28]
 800b542:	463a      	mov	r2, r7
 800b544:	4620      	mov	r0, r4
 800b546:	f001 ff67 	bl	800d418 <__lshift>
 800b54a:	9007      	str	r0, [sp, #28]
 800b54c:	2800      	cmp	r0, #0
 800b54e:	f43f ae83 	beq.w	800b258 <_strtod_l+0x498>
 800b552:	f1b9 0f00 	cmp.w	r9, #0
 800b556:	dd08      	ble.n	800b56a <_strtod_l+0x7aa>
 800b558:	4631      	mov	r1, r6
 800b55a:	464a      	mov	r2, r9
 800b55c:	4620      	mov	r0, r4
 800b55e:	f001 ff5b 	bl	800d418 <__lshift>
 800b562:	4606      	mov	r6, r0
 800b564:	2800      	cmp	r0, #0
 800b566:	f43f ae77 	beq.w	800b258 <_strtod_l+0x498>
 800b56a:	9a07      	ldr	r2, [sp, #28]
 800b56c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b56e:	4620      	mov	r0, r4
 800b570:	f001 ffda 	bl	800d528 <__mdiff>
 800b574:	4605      	mov	r5, r0
 800b576:	2800      	cmp	r0, #0
 800b578:	f43f ae6e 	beq.w	800b258 <_strtod_l+0x498>
 800b57c:	68c3      	ldr	r3, [r0, #12]
 800b57e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b580:	2300      	movs	r3, #0
 800b582:	60c3      	str	r3, [r0, #12]
 800b584:	4631      	mov	r1, r6
 800b586:	f001 ffb3 	bl	800d4f0 <__mcmp>
 800b58a:	2800      	cmp	r0, #0
 800b58c:	da65      	bge.n	800b65a <_strtod_l+0x89a>
 800b58e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b590:	ea53 030a 	orrs.w	r3, r3, sl
 800b594:	f040 8087 	bne.w	800b6a6 <_strtod_l+0x8e6>
 800b598:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	f040 8082 	bne.w	800b6a6 <_strtod_l+0x8e6>
 800b5a2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b5a6:	0d1b      	lsrs	r3, r3, #20
 800b5a8:	051b      	lsls	r3, r3, #20
 800b5aa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b5ae:	d97a      	bls.n	800b6a6 <_strtod_l+0x8e6>
 800b5b0:	696b      	ldr	r3, [r5, #20]
 800b5b2:	b913      	cbnz	r3, 800b5ba <_strtod_l+0x7fa>
 800b5b4:	692b      	ldr	r3, [r5, #16]
 800b5b6:	2b01      	cmp	r3, #1
 800b5b8:	dd75      	ble.n	800b6a6 <_strtod_l+0x8e6>
 800b5ba:	4629      	mov	r1, r5
 800b5bc:	2201      	movs	r2, #1
 800b5be:	4620      	mov	r0, r4
 800b5c0:	f001 ff2a 	bl	800d418 <__lshift>
 800b5c4:	4631      	mov	r1, r6
 800b5c6:	4605      	mov	r5, r0
 800b5c8:	f001 ff92 	bl	800d4f0 <__mcmp>
 800b5cc:	2800      	cmp	r0, #0
 800b5ce:	dd6a      	ble.n	800b6a6 <_strtod_l+0x8e6>
 800b5d0:	9904      	ldr	r1, [sp, #16]
 800b5d2:	4a55      	ldr	r2, [pc, #340]	; (800b728 <_strtod_l+0x968>)
 800b5d4:	465b      	mov	r3, fp
 800b5d6:	2900      	cmp	r1, #0
 800b5d8:	f000 8085 	beq.w	800b6e6 <_strtod_l+0x926>
 800b5dc:	ea02 010b 	and.w	r1, r2, fp
 800b5e0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b5e4:	dc7f      	bgt.n	800b6e6 <_strtod_l+0x926>
 800b5e6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b5ea:	f77f aeaa 	ble.w	800b342 <_strtod_l+0x582>
 800b5ee:	4a4f      	ldr	r2, [pc, #316]	; (800b72c <_strtod_l+0x96c>)
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800b5f6:	4650      	mov	r0, sl
 800b5f8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800b5fc:	4659      	mov	r1, fp
 800b5fe:	f7f5 f803 	bl	8000608 <__aeabi_dmul>
 800b602:	460b      	mov	r3, r1
 800b604:	4303      	orrs	r3, r0
 800b606:	bf08      	it	eq
 800b608:	2322      	moveq	r3, #34	; 0x22
 800b60a:	4682      	mov	sl, r0
 800b60c:	468b      	mov	fp, r1
 800b60e:	bf08      	it	eq
 800b610:	6023      	streq	r3, [r4, #0]
 800b612:	e62b      	b.n	800b26c <_strtod_l+0x4ac>
 800b614:	f04f 32ff 	mov.w	r2, #4294967295
 800b618:	fa02 f303 	lsl.w	r3, r2, r3
 800b61c:	ea03 0a0a 	and.w	sl, r3, sl
 800b620:	e6de      	b.n	800b3e0 <_strtod_l+0x620>
 800b622:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800b626:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800b62a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800b62e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800b632:	fa01 f308 	lsl.w	r3, r1, r8
 800b636:	930c      	str	r3, [sp, #48]	; 0x30
 800b638:	9111      	str	r1, [sp, #68]	; 0x44
 800b63a:	e741      	b.n	800b4c0 <_strtod_l+0x700>
 800b63c:	2300      	movs	r3, #0
 800b63e:	930c      	str	r3, [sp, #48]	; 0x30
 800b640:	2301      	movs	r3, #1
 800b642:	9311      	str	r3, [sp, #68]	; 0x44
 800b644:	e73c      	b.n	800b4c0 <_strtod_l+0x700>
 800b646:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b648:	4642      	mov	r2, r8
 800b64a:	4620      	mov	r0, r4
 800b64c:	f001 fee4 	bl	800d418 <__lshift>
 800b650:	901e      	str	r0, [sp, #120]	; 0x78
 800b652:	2800      	cmp	r0, #0
 800b654:	f47f af66 	bne.w	800b524 <_strtod_l+0x764>
 800b658:	e5fe      	b.n	800b258 <_strtod_l+0x498>
 800b65a:	465f      	mov	r7, fp
 800b65c:	d16e      	bne.n	800b73c <_strtod_l+0x97c>
 800b65e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b660:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b664:	b342      	cbz	r2, 800b6b8 <_strtod_l+0x8f8>
 800b666:	4a32      	ldr	r2, [pc, #200]	; (800b730 <_strtod_l+0x970>)
 800b668:	4293      	cmp	r3, r2
 800b66a:	d128      	bne.n	800b6be <_strtod_l+0x8fe>
 800b66c:	9b04      	ldr	r3, [sp, #16]
 800b66e:	4650      	mov	r0, sl
 800b670:	b1eb      	cbz	r3, 800b6ae <_strtod_l+0x8ee>
 800b672:	4a2d      	ldr	r2, [pc, #180]	; (800b728 <_strtod_l+0x968>)
 800b674:	403a      	ands	r2, r7
 800b676:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800b67a:	f04f 31ff 	mov.w	r1, #4294967295
 800b67e:	d819      	bhi.n	800b6b4 <_strtod_l+0x8f4>
 800b680:	0d12      	lsrs	r2, r2, #20
 800b682:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b686:	fa01 f303 	lsl.w	r3, r1, r3
 800b68a:	4298      	cmp	r0, r3
 800b68c:	d117      	bne.n	800b6be <_strtod_l+0x8fe>
 800b68e:	4b29      	ldr	r3, [pc, #164]	; (800b734 <_strtod_l+0x974>)
 800b690:	429f      	cmp	r7, r3
 800b692:	d102      	bne.n	800b69a <_strtod_l+0x8da>
 800b694:	3001      	adds	r0, #1
 800b696:	f43f addf 	beq.w	800b258 <_strtod_l+0x498>
 800b69a:	4b23      	ldr	r3, [pc, #140]	; (800b728 <_strtod_l+0x968>)
 800b69c:	403b      	ands	r3, r7
 800b69e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800b6a2:	f04f 0a00 	mov.w	sl, #0
 800b6a6:	9b04      	ldr	r3, [sp, #16]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d1a0      	bne.n	800b5ee <_strtod_l+0x82e>
 800b6ac:	e5de      	b.n	800b26c <_strtod_l+0x4ac>
 800b6ae:	f04f 33ff 	mov.w	r3, #4294967295
 800b6b2:	e7ea      	b.n	800b68a <_strtod_l+0x8ca>
 800b6b4:	460b      	mov	r3, r1
 800b6b6:	e7e8      	b.n	800b68a <_strtod_l+0x8ca>
 800b6b8:	ea53 030a 	orrs.w	r3, r3, sl
 800b6bc:	d088      	beq.n	800b5d0 <_strtod_l+0x810>
 800b6be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6c0:	b1db      	cbz	r3, 800b6fa <_strtod_l+0x93a>
 800b6c2:	423b      	tst	r3, r7
 800b6c4:	d0ef      	beq.n	800b6a6 <_strtod_l+0x8e6>
 800b6c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6c8:	9a04      	ldr	r2, [sp, #16]
 800b6ca:	4650      	mov	r0, sl
 800b6cc:	4659      	mov	r1, fp
 800b6ce:	b1c3      	cbz	r3, 800b702 <_strtod_l+0x942>
 800b6d0:	f7ff fb57 	bl	800ad82 <sulp>
 800b6d4:	4602      	mov	r2, r0
 800b6d6:	460b      	mov	r3, r1
 800b6d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b6dc:	f7f4 fdde 	bl	800029c <__adddf3>
 800b6e0:	4682      	mov	sl, r0
 800b6e2:	468b      	mov	fp, r1
 800b6e4:	e7df      	b.n	800b6a6 <_strtod_l+0x8e6>
 800b6e6:	4013      	ands	r3, r2
 800b6e8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b6ec:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b6f0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b6f4:	f04f 3aff 	mov.w	sl, #4294967295
 800b6f8:	e7d5      	b.n	800b6a6 <_strtod_l+0x8e6>
 800b6fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b6fc:	ea13 0f0a 	tst.w	r3, sl
 800b700:	e7e0      	b.n	800b6c4 <_strtod_l+0x904>
 800b702:	f7ff fb3e 	bl	800ad82 <sulp>
 800b706:	4602      	mov	r2, r0
 800b708:	460b      	mov	r3, r1
 800b70a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b70e:	f7f4 fdc3 	bl	8000298 <__aeabi_dsub>
 800b712:	2200      	movs	r2, #0
 800b714:	2300      	movs	r3, #0
 800b716:	4682      	mov	sl, r0
 800b718:	468b      	mov	fp, r1
 800b71a:	f7f5 f9dd 	bl	8000ad8 <__aeabi_dcmpeq>
 800b71e:	2800      	cmp	r0, #0
 800b720:	d0c1      	beq.n	800b6a6 <_strtod_l+0x8e6>
 800b722:	e60e      	b.n	800b342 <_strtod_l+0x582>
 800b724:	fffffc02 	.word	0xfffffc02
 800b728:	7ff00000 	.word	0x7ff00000
 800b72c:	39500000 	.word	0x39500000
 800b730:	000fffff 	.word	0x000fffff
 800b734:	7fefffff 	.word	0x7fefffff
 800b738:	08010788 	.word	0x08010788
 800b73c:	4631      	mov	r1, r6
 800b73e:	4628      	mov	r0, r5
 800b740:	f002 f852 	bl	800d7e8 <__ratio>
 800b744:	ec59 8b10 	vmov	r8, r9, d0
 800b748:	ee10 0a10 	vmov	r0, s0
 800b74c:	2200      	movs	r2, #0
 800b74e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b752:	4649      	mov	r1, r9
 800b754:	f7f5 f9d4 	bl	8000b00 <__aeabi_dcmple>
 800b758:	2800      	cmp	r0, #0
 800b75a:	d07c      	beq.n	800b856 <_strtod_l+0xa96>
 800b75c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d04c      	beq.n	800b7fc <_strtod_l+0xa3c>
 800b762:	4b95      	ldr	r3, [pc, #596]	; (800b9b8 <_strtod_l+0xbf8>)
 800b764:	2200      	movs	r2, #0
 800b766:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800b76a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800b9b8 <_strtod_l+0xbf8>
 800b76e:	f04f 0800 	mov.w	r8, #0
 800b772:	4b92      	ldr	r3, [pc, #584]	; (800b9bc <_strtod_l+0xbfc>)
 800b774:	403b      	ands	r3, r7
 800b776:	9311      	str	r3, [sp, #68]	; 0x44
 800b778:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b77a:	4b91      	ldr	r3, [pc, #580]	; (800b9c0 <_strtod_l+0xc00>)
 800b77c:	429a      	cmp	r2, r3
 800b77e:	f040 80b2 	bne.w	800b8e6 <_strtod_l+0xb26>
 800b782:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b786:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b78a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800b78e:	ec4b ab10 	vmov	d0, sl, fp
 800b792:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800b796:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b79a:	f001 ff4d 	bl	800d638 <__ulp>
 800b79e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b7a2:	ec53 2b10 	vmov	r2, r3, d0
 800b7a6:	f7f4 ff2f 	bl	8000608 <__aeabi_dmul>
 800b7aa:	4652      	mov	r2, sl
 800b7ac:	465b      	mov	r3, fp
 800b7ae:	f7f4 fd75 	bl	800029c <__adddf3>
 800b7b2:	460b      	mov	r3, r1
 800b7b4:	4981      	ldr	r1, [pc, #516]	; (800b9bc <_strtod_l+0xbfc>)
 800b7b6:	4a83      	ldr	r2, [pc, #524]	; (800b9c4 <_strtod_l+0xc04>)
 800b7b8:	4019      	ands	r1, r3
 800b7ba:	4291      	cmp	r1, r2
 800b7bc:	4682      	mov	sl, r0
 800b7be:	d95e      	bls.n	800b87e <_strtod_l+0xabe>
 800b7c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7c2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b7c6:	4293      	cmp	r3, r2
 800b7c8:	d103      	bne.n	800b7d2 <_strtod_l+0xa12>
 800b7ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7cc:	3301      	adds	r3, #1
 800b7ce:	f43f ad43 	beq.w	800b258 <_strtod_l+0x498>
 800b7d2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800b9d0 <_strtod_l+0xc10>
 800b7d6:	f04f 3aff 	mov.w	sl, #4294967295
 800b7da:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b7dc:	4620      	mov	r0, r4
 800b7de:	f001 fbff 	bl	800cfe0 <_Bfree>
 800b7e2:	9907      	ldr	r1, [sp, #28]
 800b7e4:	4620      	mov	r0, r4
 800b7e6:	f001 fbfb 	bl	800cfe0 <_Bfree>
 800b7ea:	4631      	mov	r1, r6
 800b7ec:	4620      	mov	r0, r4
 800b7ee:	f001 fbf7 	bl	800cfe0 <_Bfree>
 800b7f2:	4629      	mov	r1, r5
 800b7f4:	4620      	mov	r0, r4
 800b7f6:	f001 fbf3 	bl	800cfe0 <_Bfree>
 800b7fa:	e613      	b.n	800b424 <_strtod_l+0x664>
 800b7fc:	f1ba 0f00 	cmp.w	sl, #0
 800b800:	d11b      	bne.n	800b83a <_strtod_l+0xa7a>
 800b802:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b806:	b9f3      	cbnz	r3, 800b846 <_strtod_l+0xa86>
 800b808:	4b6b      	ldr	r3, [pc, #428]	; (800b9b8 <_strtod_l+0xbf8>)
 800b80a:	2200      	movs	r2, #0
 800b80c:	4640      	mov	r0, r8
 800b80e:	4649      	mov	r1, r9
 800b810:	f7f5 f96c 	bl	8000aec <__aeabi_dcmplt>
 800b814:	b9d0      	cbnz	r0, 800b84c <_strtod_l+0xa8c>
 800b816:	4640      	mov	r0, r8
 800b818:	4649      	mov	r1, r9
 800b81a:	4b6b      	ldr	r3, [pc, #428]	; (800b9c8 <_strtod_l+0xc08>)
 800b81c:	2200      	movs	r2, #0
 800b81e:	f7f4 fef3 	bl	8000608 <__aeabi_dmul>
 800b822:	4680      	mov	r8, r0
 800b824:	4689      	mov	r9, r1
 800b826:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b82a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800b82e:	931b      	str	r3, [sp, #108]	; 0x6c
 800b830:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800b834:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800b838:	e79b      	b.n	800b772 <_strtod_l+0x9b2>
 800b83a:	f1ba 0f01 	cmp.w	sl, #1
 800b83e:	d102      	bne.n	800b846 <_strtod_l+0xa86>
 800b840:	2f00      	cmp	r7, #0
 800b842:	f43f ad7e 	beq.w	800b342 <_strtod_l+0x582>
 800b846:	4b61      	ldr	r3, [pc, #388]	; (800b9cc <_strtod_l+0xc0c>)
 800b848:	2200      	movs	r2, #0
 800b84a:	e78c      	b.n	800b766 <_strtod_l+0x9a6>
 800b84c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b9c8 <_strtod_l+0xc08>
 800b850:	f04f 0800 	mov.w	r8, #0
 800b854:	e7e7      	b.n	800b826 <_strtod_l+0xa66>
 800b856:	4b5c      	ldr	r3, [pc, #368]	; (800b9c8 <_strtod_l+0xc08>)
 800b858:	4640      	mov	r0, r8
 800b85a:	4649      	mov	r1, r9
 800b85c:	2200      	movs	r2, #0
 800b85e:	f7f4 fed3 	bl	8000608 <__aeabi_dmul>
 800b862:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b864:	4680      	mov	r8, r0
 800b866:	4689      	mov	r9, r1
 800b868:	b933      	cbnz	r3, 800b878 <_strtod_l+0xab8>
 800b86a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b86e:	9012      	str	r0, [sp, #72]	; 0x48
 800b870:	9313      	str	r3, [sp, #76]	; 0x4c
 800b872:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800b876:	e7dd      	b.n	800b834 <_strtod_l+0xa74>
 800b878:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800b87c:	e7f9      	b.n	800b872 <_strtod_l+0xab2>
 800b87e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b882:	9b04      	ldr	r3, [sp, #16]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d1a8      	bne.n	800b7da <_strtod_l+0xa1a>
 800b888:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b88c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b88e:	0d1b      	lsrs	r3, r3, #20
 800b890:	051b      	lsls	r3, r3, #20
 800b892:	429a      	cmp	r2, r3
 800b894:	d1a1      	bne.n	800b7da <_strtod_l+0xa1a>
 800b896:	4640      	mov	r0, r8
 800b898:	4649      	mov	r1, r9
 800b89a:	f7f5 fa15 	bl	8000cc8 <__aeabi_d2lz>
 800b89e:	f7f4 fe85 	bl	80005ac <__aeabi_l2d>
 800b8a2:	4602      	mov	r2, r0
 800b8a4:	460b      	mov	r3, r1
 800b8a6:	4640      	mov	r0, r8
 800b8a8:	4649      	mov	r1, r9
 800b8aa:	f7f4 fcf5 	bl	8000298 <__aeabi_dsub>
 800b8ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b8b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b8b4:	ea43 030a 	orr.w	r3, r3, sl
 800b8b8:	4313      	orrs	r3, r2
 800b8ba:	4680      	mov	r8, r0
 800b8bc:	4689      	mov	r9, r1
 800b8be:	d053      	beq.n	800b968 <_strtod_l+0xba8>
 800b8c0:	a335      	add	r3, pc, #212	; (adr r3, 800b998 <_strtod_l+0xbd8>)
 800b8c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8c6:	f7f5 f911 	bl	8000aec <__aeabi_dcmplt>
 800b8ca:	2800      	cmp	r0, #0
 800b8cc:	f47f acce 	bne.w	800b26c <_strtod_l+0x4ac>
 800b8d0:	a333      	add	r3, pc, #204	; (adr r3, 800b9a0 <_strtod_l+0xbe0>)
 800b8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d6:	4640      	mov	r0, r8
 800b8d8:	4649      	mov	r1, r9
 800b8da:	f7f5 f925 	bl	8000b28 <__aeabi_dcmpgt>
 800b8de:	2800      	cmp	r0, #0
 800b8e0:	f43f af7b 	beq.w	800b7da <_strtod_l+0xa1a>
 800b8e4:	e4c2      	b.n	800b26c <_strtod_l+0x4ac>
 800b8e6:	9b04      	ldr	r3, [sp, #16]
 800b8e8:	b333      	cbz	r3, 800b938 <_strtod_l+0xb78>
 800b8ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b8ec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b8f0:	d822      	bhi.n	800b938 <_strtod_l+0xb78>
 800b8f2:	a32d      	add	r3, pc, #180	; (adr r3, 800b9a8 <_strtod_l+0xbe8>)
 800b8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f8:	4640      	mov	r0, r8
 800b8fa:	4649      	mov	r1, r9
 800b8fc:	f7f5 f900 	bl	8000b00 <__aeabi_dcmple>
 800b900:	b1a0      	cbz	r0, 800b92c <_strtod_l+0xb6c>
 800b902:	4649      	mov	r1, r9
 800b904:	4640      	mov	r0, r8
 800b906:	f7f5 f957 	bl	8000bb8 <__aeabi_d2uiz>
 800b90a:	2801      	cmp	r0, #1
 800b90c:	bf38      	it	cc
 800b90e:	2001      	movcc	r0, #1
 800b910:	f7f4 fe00 	bl	8000514 <__aeabi_ui2d>
 800b914:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b916:	4680      	mov	r8, r0
 800b918:	4689      	mov	r9, r1
 800b91a:	bb13      	cbnz	r3, 800b962 <_strtod_l+0xba2>
 800b91c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b920:	9014      	str	r0, [sp, #80]	; 0x50
 800b922:	9315      	str	r3, [sp, #84]	; 0x54
 800b924:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b928:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800b92c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b92e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b930:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b934:	1a9b      	subs	r3, r3, r2
 800b936:	930d      	str	r3, [sp, #52]	; 0x34
 800b938:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b93c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800b940:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b944:	f001 fe78 	bl	800d638 <__ulp>
 800b948:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b94c:	ec53 2b10 	vmov	r2, r3, d0
 800b950:	f7f4 fe5a 	bl	8000608 <__aeabi_dmul>
 800b954:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b958:	f7f4 fca0 	bl	800029c <__adddf3>
 800b95c:	4682      	mov	sl, r0
 800b95e:	468b      	mov	fp, r1
 800b960:	e78f      	b.n	800b882 <_strtod_l+0xac2>
 800b962:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800b966:	e7dd      	b.n	800b924 <_strtod_l+0xb64>
 800b968:	a311      	add	r3, pc, #68	; (adr r3, 800b9b0 <_strtod_l+0xbf0>)
 800b96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b96e:	f7f5 f8bd 	bl	8000aec <__aeabi_dcmplt>
 800b972:	e7b4      	b.n	800b8de <_strtod_l+0xb1e>
 800b974:	2300      	movs	r3, #0
 800b976:	930e      	str	r3, [sp, #56]	; 0x38
 800b978:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b97a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b97c:	6013      	str	r3, [r2, #0]
 800b97e:	f7ff ba65 	b.w	800ae4c <_strtod_l+0x8c>
 800b982:	2b65      	cmp	r3, #101	; 0x65
 800b984:	f43f ab5d 	beq.w	800b042 <_strtod_l+0x282>
 800b988:	2b45      	cmp	r3, #69	; 0x45
 800b98a:	f43f ab5a 	beq.w	800b042 <_strtod_l+0x282>
 800b98e:	2201      	movs	r2, #1
 800b990:	f7ff bb92 	b.w	800b0b8 <_strtod_l+0x2f8>
 800b994:	f3af 8000 	nop.w
 800b998:	94a03595 	.word	0x94a03595
 800b99c:	3fdfffff 	.word	0x3fdfffff
 800b9a0:	35afe535 	.word	0x35afe535
 800b9a4:	3fe00000 	.word	0x3fe00000
 800b9a8:	ffc00000 	.word	0xffc00000
 800b9ac:	41dfffff 	.word	0x41dfffff
 800b9b0:	94a03595 	.word	0x94a03595
 800b9b4:	3fcfffff 	.word	0x3fcfffff
 800b9b8:	3ff00000 	.word	0x3ff00000
 800b9bc:	7ff00000 	.word	0x7ff00000
 800b9c0:	7fe00000 	.word	0x7fe00000
 800b9c4:	7c9fffff 	.word	0x7c9fffff
 800b9c8:	3fe00000 	.word	0x3fe00000
 800b9cc:	bff00000 	.word	0xbff00000
 800b9d0:	7fefffff 	.word	0x7fefffff

0800b9d4 <_strtod_r>:
 800b9d4:	4b01      	ldr	r3, [pc, #4]	; (800b9dc <_strtod_r+0x8>)
 800b9d6:	f7ff b9f3 	b.w	800adc0 <_strtod_l>
 800b9da:	bf00      	nop
 800b9dc:	2000009c 	.word	0x2000009c

0800b9e0 <_strtol_l.isra.0>:
 800b9e0:	2b01      	cmp	r3, #1
 800b9e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9e6:	d001      	beq.n	800b9ec <_strtol_l.isra.0+0xc>
 800b9e8:	2b24      	cmp	r3, #36	; 0x24
 800b9ea:	d906      	bls.n	800b9fa <_strtol_l.isra.0+0x1a>
 800b9ec:	f7fe fa66 	bl	8009ebc <__errno>
 800b9f0:	2316      	movs	r3, #22
 800b9f2:	6003      	str	r3, [r0, #0]
 800b9f4:	2000      	movs	r0, #0
 800b9f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9fa:	4f3a      	ldr	r7, [pc, #232]	; (800bae4 <_strtol_l.isra.0+0x104>)
 800b9fc:	468e      	mov	lr, r1
 800b9fe:	4676      	mov	r6, lr
 800ba00:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800ba04:	5de5      	ldrb	r5, [r4, r7]
 800ba06:	f015 0508 	ands.w	r5, r5, #8
 800ba0a:	d1f8      	bne.n	800b9fe <_strtol_l.isra.0+0x1e>
 800ba0c:	2c2d      	cmp	r4, #45	; 0x2d
 800ba0e:	d134      	bne.n	800ba7a <_strtol_l.isra.0+0x9a>
 800ba10:	f89e 4000 	ldrb.w	r4, [lr]
 800ba14:	f04f 0801 	mov.w	r8, #1
 800ba18:	f106 0e02 	add.w	lr, r6, #2
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d05c      	beq.n	800bada <_strtol_l.isra.0+0xfa>
 800ba20:	2b10      	cmp	r3, #16
 800ba22:	d10c      	bne.n	800ba3e <_strtol_l.isra.0+0x5e>
 800ba24:	2c30      	cmp	r4, #48	; 0x30
 800ba26:	d10a      	bne.n	800ba3e <_strtol_l.isra.0+0x5e>
 800ba28:	f89e 4000 	ldrb.w	r4, [lr]
 800ba2c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ba30:	2c58      	cmp	r4, #88	; 0x58
 800ba32:	d14d      	bne.n	800bad0 <_strtol_l.isra.0+0xf0>
 800ba34:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800ba38:	2310      	movs	r3, #16
 800ba3a:	f10e 0e02 	add.w	lr, lr, #2
 800ba3e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800ba42:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ba46:	2600      	movs	r6, #0
 800ba48:	fbbc f9f3 	udiv	r9, ip, r3
 800ba4c:	4635      	mov	r5, r6
 800ba4e:	fb03 ca19 	mls	sl, r3, r9, ip
 800ba52:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800ba56:	2f09      	cmp	r7, #9
 800ba58:	d818      	bhi.n	800ba8c <_strtol_l.isra.0+0xac>
 800ba5a:	463c      	mov	r4, r7
 800ba5c:	42a3      	cmp	r3, r4
 800ba5e:	dd24      	ble.n	800baaa <_strtol_l.isra.0+0xca>
 800ba60:	2e00      	cmp	r6, #0
 800ba62:	db1f      	blt.n	800baa4 <_strtol_l.isra.0+0xc4>
 800ba64:	45a9      	cmp	r9, r5
 800ba66:	d31d      	bcc.n	800baa4 <_strtol_l.isra.0+0xc4>
 800ba68:	d101      	bne.n	800ba6e <_strtol_l.isra.0+0x8e>
 800ba6a:	45a2      	cmp	sl, r4
 800ba6c:	db1a      	blt.n	800baa4 <_strtol_l.isra.0+0xc4>
 800ba6e:	fb05 4503 	mla	r5, r5, r3, r4
 800ba72:	2601      	movs	r6, #1
 800ba74:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800ba78:	e7eb      	b.n	800ba52 <_strtol_l.isra.0+0x72>
 800ba7a:	2c2b      	cmp	r4, #43	; 0x2b
 800ba7c:	bf08      	it	eq
 800ba7e:	f89e 4000 	ldrbeq.w	r4, [lr]
 800ba82:	46a8      	mov	r8, r5
 800ba84:	bf08      	it	eq
 800ba86:	f106 0e02 	addeq.w	lr, r6, #2
 800ba8a:	e7c7      	b.n	800ba1c <_strtol_l.isra.0+0x3c>
 800ba8c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800ba90:	2f19      	cmp	r7, #25
 800ba92:	d801      	bhi.n	800ba98 <_strtol_l.isra.0+0xb8>
 800ba94:	3c37      	subs	r4, #55	; 0x37
 800ba96:	e7e1      	b.n	800ba5c <_strtol_l.isra.0+0x7c>
 800ba98:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800ba9c:	2f19      	cmp	r7, #25
 800ba9e:	d804      	bhi.n	800baaa <_strtol_l.isra.0+0xca>
 800baa0:	3c57      	subs	r4, #87	; 0x57
 800baa2:	e7db      	b.n	800ba5c <_strtol_l.isra.0+0x7c>
 800baa4:	f04f 36ff 	mov.w	r6, #4294967295
 800baa8:	e7e4      	b.n	800ba74 <_strtol_l.isra.0+0x94>
 800baaa:	2e00      	cmp	r6, #0
 800baac:	da05      	bge.n	800baba <_strtol_l.isra.0+0xda>
 800baae:	2322      	movs	r3, #34	; 0x22
 800bab0:	6003      	str	r3, [r0, #0]
 800bab2:	4665      	mov	r5, ip
 800bab4:	b942      	cbnz	r2, 800bac8 <_strtol_l.isra.0+0xe8>
 800bab6:	4628      	mov	r0, r5
 800bab8:	e79d      	b.n	800b9f6 <_strtol_l.isra.0+0x16>
 800baba:	f1b8 0f00 	cmp.w	r8, #0
 800babe:	d000      	beq.n	800bac2 <_strtol_l.isra.0+0xe2>
 800bac0:	426d      	negs	r5, r5
 800bac2:	2a00      	cmp	r2, #0
 800bac4:	d0f7      	beq.n	800bab6 <_strtol_l.isra.0+0xd6>
 800bac6:	b10e      	cbz	r6, 800bacc <_strtol_l.isra.0+0xec>
 800bac8:	f10e 31ff 	add.w	r1, lr, #4294967295
 800bacc:	6011      	str	r1, [r2, #0]
 800bace:	e7f2      	b.n	800bab6 <_strtol_l.isra.0+0xd6>
 800bad0:	2430      	movs	r4, #48	; 0x30
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d1b3      	bne.n	800ba3e <_strtol_l.isra.0+0x5e>
 800bad6:	2308      	movs	r3, #8
 800bad8:	e7b1      	b.n	800ba3e <_strtol_l.isra.0+0x5e>
 800bada:	2c30      	cmp	r4, #48	; 0x30
 800badc:	d0a4      	beq.n	800ba28 <_strtol_l.isra.0+0x48>
 800bade:	230a      	movs	r3, #10
 800bae0:	e7ad      	b.n	800ba3e <_strtol_l.isra.0+0x5e>
 800bae2:	bf00      	nop
 800bae4:	080107b1 	.word	0x080107b1

0800bae8 <_strtol_r>:
 800bae8:	f7ff bf7a 	b.w	800b9e0 <_strtol_l.isra.0>

0800baec <_write_r>:
 800baec:	b538      	push	{r3, r4, r5, lr}
 800baee:	4d07      	ldr	r5, [pc, #28]	; (800bb0c <_write_r+0x20>)
 800baf0:	4604      	mov	r4, r0
 800baf2:	4608      	mov	r0, r1
 800baf4:	4611      	mov	r1, r2
 800baf6:	2200      	movs	r2, #0
 800baf8:	602a      	str	r2, [r5, #0]
 800bafa:	461a      	mov	r2, r3
 800bafc:	f7f6 fd6d 	bl	80025da <_write>
 800bb00:	1c43      	adds	r3, r0, #1
 800bb02:	d102      	bne.n	800bb0a <_write_r+0x1e>
 800bb04:	682b      	ldr	r3, [r5, #0]
 800bb06:	b103      	cbz	r3, 800bb0a <_write_r+0x1e>
 800bb08:	6023      	str	r3, [r4, #0]
 800bb0a:	bd38      	pop	{r3, r4, r5, pc}
 800bb0c:	2000599c 	.word	0x2000599c

0800bb10 <_close_r>:
 800bb10:	b538      	push	{r3, r4, r5, lr}
 800bb12:	4d06      	ldr	r5, [pc, #24]	; (800bb2c <_close_r+0x1c>)
 800bb14:	2300      	movs	r3, #0
 800bb16:	4604      	mov	r4, r0
 800bb18:	4608      	mov	r0, r1
 800bb1a:	602b      	str	r3, [r5, #0]
 800bb1c:	f7f6 fd79 	bl	8002612 <_close>
 800bb20:	1c43      	adds	r3, r0, #1
 800bb22:	d102      	bne.n	800bb2a <_close_r+0x1a>
 800bb24:	682b      	ldr	r3, [r5, #0]
 800bb26:	b103      	cbz	r3, 800bb2a <_close_r+0x1a>
 800bb28:	6023      	str	r3, [r4, #0]
 800bb2a:	bd38      	pop	{r3, r4, r5, pc}
 800bb2c:	2000599c 	.word	0x2000599c

0800bb30 <quorem>:
 800bb30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb34:	6903      	ldr	r3, [r0, #16]
 800bb36:	690c      	ldr	r4, [r1, #16]
 800bb38:	42a3      	cmp	r3, r4
 800bb3a:	4607      	mov	r7, r0
 800bb3c:	f2c0 8081 	blt.w	800bc42 <quorem+0x112>
 800bb40:	3c01      	subs	r4, #1
 800bb42:	f101 0814 	add.w	r8, r1, #20
 800bb46:	f100 0514 	add.w	r5, r0, #20
 800bb4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb4e:	9301      	str	r3, [sp, #4]
 800bb50:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bb54:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb58:	3301      	adds	r3, #1
 800bb5a:	429a      	cmp	r2, r3
 800bb5c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bb60:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bb64:	fbb2 f6f3 	udiv	r6, r2, r3
 800bb68:	d331      	bcc.n	800bbce <quorem+0x9e>
 800bb6a:	f04f 0e00 	mov.w	lr, #0
 800bb6e:	4640      	mov	r0, r8
 800bb70:	46ac      	mov	ip, r5
 800bb72:	46f2      	mov	sl, lr
 800bb74:	f850 2b04 	ldr.w	r2, [r0], #4
 800bb78:	b293      	uxth	r3, r2
 800bb7a:	fb06 e303 	mla	r3, r6, r3, lr
 800bb7e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800bb82:	b29b      	uxth	r3, r3
 800bb84:	ebaa 0303 	sub.w	r3, sl, r3
 800bb88:	0c12      	lsrs	r2, r2, #16
 800bb8a:	f8dc a000 	ldr.w	sl, [ip]
 800bb8e:	fb06 e202 	mla	r2, r6, r2, lr
 800bb92:	fa13 f38a 	uxtah	r3, r3, sl
 800bb96:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bb9a:	fa1f fa82 	uxth.w	sl, r2
 800bb9e:	f8dc 2000 	ldr.w	r2, [ip]
 800bba2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800bba6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bbaa:	b29b      	uxth	r3, r3
 800bbac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbb0:	4581      	cmp	r9, r0
 800bbb2:	f84c 3b04 	str.w	r3, [ip], #4
 800bbb6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bbba:	d2db      	bcs.n	800bb74 <quorem+0x44>
 800bbbc:	f855 300b 	ldr.w	r3, [r5, fp]
 800bbc0:	b92b      	cbnz	r3, 800bbce <quorem+0x9e>
 800bbc2:	9b01      	ldr	r3, [sp, #4]
 800bbc4:	3b04      	subs	r3, #4
 800bbc6:	429d      	cmp	r5, r3
 800bbc8:	461a      	mov	r2, r3
 800bbca:	d32e      	bcc.n	800bc2a <quorem+0xfa>
 800bbcc:	613c      	str	r4, [r7, #16]
 800bbce:	4638      	mov	r0, r7
 800bbd0:	f001 fc8e 	bl	800d4f0 <__mcmp>
 800bbd4:	2800      	cmp	r0, #0
 800bbd6:	db24      	blt.n	800bc22 <quorem+0xf2>
 800bbd8:	3601      	adds	r6, #1
 800bbda:	4628      	mov	r0, r5
 800bbdc:	f04f 0c00 	mov.w	ip, #0
 800bbe0:	f858 2b04 	ldr.w	r2, [r8], #4
 800bbe4:	f8d0 e000 	ldr.w	lr, [r0]
 800bbe8:	b293      	uxth	r3, r2
 800bbea:	ebac 0303 	sub.w	r3, ip, r3
 800bbee:	0c12      	lsrs	r2, r2, #16
 800bbf0:	fa13 f38e 	uxtah	r3, r3, lr
 800bbf4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bbf8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bbfc:	b29b      	uxth	r3, r3
 800bbfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc02:	45c1      	cmp	r9, r8
 800bc04:	f840 3b04 	str.w	r3, [r0], #4
 800bc08:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bc0c:	d2e8      	bcs.n	800bbe0 <quorem+0xb0>
 800bc0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bc16:	b922      	cbnz	r2, 800bc22 <quorem+0xf2>
 800bc18:	3b04      	subs	r3, #4
 800bc1a:	429d      	cmp	r5, r3
 800bc1c:	461a      	mov	r2, r3
 800bc1e:	d30a      	bcc.n	800bc36 <quorem+0x106>
 800bc20:	613c      	str	r4, [r7, #16]
 800bc22:	4630      	mov	r0, r6
 800bc24:	b003      	add	sp, #12
 800bc26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc2a:	6812      	ldr	r2, [r2, #0]
 800bc2c:	3b04      	subs	r3, #4
 800bc2e:	2a00      	cmp	r2, #0
 800bc30:	d1cc      	bne.n	800bbcc <quorem+0x9c>
 800bc32:	3c01      	subs	r4, #1
 800bc34:	e7c7      	b.n	800bbc6 <quorem+0x96>
 800bc36:	6812      	ldr	r2, [r2, #0]
 800bc38:	3b04      	subs	r3, #4
 800bc3a:	2a00      	cmp	r2, #0
 800bc3c:	d1f0      	bne.n	800bc20 <quorem+0xf0>
 800bc3e:	3c01      	subs	r4, #1
 800bc40:	e7eb      	b.n	800bc1a <quorem+0xea>
 800bc42:	2000      	movs	r0, #0
 800bc44:	e7ee      	b.n	800bc24 <quorem+0xf4>
	...

0800bc48 <_dtoa_r>:
 800bc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc4c:	ed2d 8b02 	vpush	{d8}
 800bc50:	ec57 6b10 	vmov	r6, r7, d0
 800bc54:	b095      	sub	sp, #84	; 0x54
 800bc56:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bc58:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bc5c:	9105      	str	r1, [sp, #20]
 800bc5e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800bc62:	4604      	mov	r4, r0
 800bc64:	9209      	str	r2, [sp, #36]	; 0x24
 800bc66:	930f      	str	r3, [sp, #60]	; 0x3c
 800bc68:	b975      	cbnz	r5, 800bc88 <_dtoa_r+0x40>
 800bc6a:	2010      	movs	r0, #16
 800bc6c:	f001 f95e 	bl	800cf2c <malloc>
 800bc70:	4602      	mov	r2, r0
 800bc72:	6260      	str	r0, [r4, #36]	; 0x24
 800bc74:	b920      	cbnz	r0, 800bc80 <_dtoa_r+0x38>
 800bc76:	4bb2      	ldr	r3, [pc, #712]	; (800bf40 <_dtoa_r+0x2f8>)
 800bc78:	21ea      	movs	r1, #234	; 0xea
 800bc7a:	48b2      	ldr	r0, [pc, #712]	; (800bf44 <_dtoa_r+0x2fc>)
 800bc7c:	f002 fc88 	bl	800e590 <__assert_func>
 800bc80:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bc84:	6005      	str	r5, [r0, #0]
 800bc86:	60c5      	str	r5, [r0, #12]
 800bc88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bc8a:	6819      	ldr	r1, [r3, #0]
 800bc8c:	b151      	cbz	r1, 800bca4 <_dtoa_r+0x5c>
 800bc8e:	685a      	ldr	r2, [r3, #4]
 800bc90:	604a      	str	r2, [r1, #4]
 800bc92:	2301      	movs	r3, #1
 800bc94:	4093      	lsls	r3, r2
 800bc96:	608b      	str	r3, [r1, #8]
 800bc98:	4620      	mov	r0, r4
 800bc9a:	f001 f9a1 	bl	800cfe0 <_Bfree>
 800bc9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bca0:	2200      	movs	r2, #0
 800bca2:	601a      	str	r2, [r3, #0]
 800bca4:	1e3b      	subs	r3, r7, #0
 800bca6:	bfb9      	ittee	lt
 800bca8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bcac:	9303      	strlt	r3, [sp, #12]
 800bcae:	2300      	movge	r3, #0
 800bcb0:	f8c8 3000 	strge.w	r3, [r8]
 800bcb4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800bcb8:	4ba3      	ldr	r3, [pc, #652]	; (800bf48 <_dtoa_r+0x300>)
 800bcba:	bfbc      	itt	lt
 800bcbc:	2201      	movlt	r2, #1
 800bcbe:	f8c8 2000 	strlt.w	r2, [r8]
 800bcc2:	ea33 0309 	bics.w	r3, r3, r9
 800bcc6:	d11b      	bne.n	800bd00 <_dtoa_r+0xb8>
 800bcc8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bcca:	f242 730f 	movw	r3, #9999	; 0x270f
 800bcce:	6013      	str	r3, [r2, #0]
 800bcd0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bcd4:	4333      	orrs	r3, r6
 800bcd6:	f000 857a 	beq.w	800c7ce <_dtoa_r+0xb86>
 800bcda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bcdc:	b963      	cbnz	r3, 800bcf8 <_dtoa_r+0xb0>
 800bcde:	4b9b      	ldr	r3, [pc, #620]	; (800bf4c <_dtoa_r+0x304>)
 800bce0:	e024      	b.n	800bd2c <_dtoa_r+0xe4>
 800bce2:	4b9b      	ldr	r3, [pc, #620]	; (800bf50 <_dtoa_r+0x308>)
 800bce4:	9300      	str	r3, [sp, #0]
 800bce6:	3308      	adds	r3, #8
 800bce8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bcea:	6013      	str	r3, [r2, #0]
 800bcec:	9800      	ldr	r0, [sp, #0]
 800bcee:	b015      	add	sp, #84	; 0x54
 800bcf0:	ecbd 8b02 	vpop	{d8}
 800bcf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcf8:	4b94      	ldr	r3, [pc, #592]	; (800bf4c <_dtoa_r+0x304>)
 800bcfa:	9300      	str	r3, [sp, #0]
 800bcfc:	3303      	adds	r3, #3
 800bcfe:	e7f3      	b.n	800bce8 <_dtoa_r+0xa0>
 800bd00:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bd04:	2200      	movs	r2, #0
 800bd06:	ec51 0b17 	vmov	r0, r1, d7
 800bd0a:	2300      	movs	r3, #0
 800bd0c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800bd10:	f7f4 fee2 	bl	8000ad8 <__aeabi_dcmpeq>
 800bd14:	4680      	mov	r8, r0
 800bd16:	b158      	cbz	r0, 800bd30 <_dtoa_r+0xe8>
 800bd18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	6013      	str	r3, [r2, #0]
 800bd1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	f000 8551 	beq.w	800c7c8 <_dtoa_r+0xb80>
 800bd26:	488b      	ldr	r0, [pc, #556]	; (800bf54 <_dtoa_r+0x30c>)
 800bd28:	6018      	str	r0, [r3, #0]
 800bd2a:	1e43      	subs	r3, r0, #1
 800bd2c:	9300      	str	r3, [sp, #0]
 800bd2e:	e7dd      	b.n	800bcec <_dtoa_r+0xa4>
 800bd30:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800bd34:	aa12      	add	r2, sp, #72	; 0x48
 800bd36:	a913      	add	r1, sp, #76	; 0x4c
 800bd38:	4620      	mov	r0, r4
 800bd3a:	f001 fcf9 	bl	800d730 <__d2b>
 800bd3e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bd42:	4683      	mov	fp, r0
 800bd44:	2d00      	cmp	r5, #0
 800bd46:	d07c      	beq.n	800be42 <_dtoa_r+0x1fa>
 800bd48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd4a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800bd4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd52:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800bd56:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bd5a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bd5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bd62:	4b7d      	ldr	r3, [pc, #500]	; (800bf58 <_dtoa_r+0x310>)
 800bd64:	2200      	movs	r2, #0
 800bd66:	4630      	mov	r0, r6
 800bd68:	4639      	mov	r1, r7
 800bd6a:	f7f4 fa95 	bl	8000298 <__aeabi_dsub>
 800bd6e:	a36e      	add	r3, pc, #440	; (adr r3, 800bf28 <_dtoa_r+0x2e0>)
 800bd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd74:	f7f4 fc48 	bl	8000608 <__aeabi_dmul>
 800bd78:	a36d      	add	r3, pc, #436	; (adr r3, 800bf30 <_dtoa_r+0x2e8>)
 800bd7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd7e:	f7f4 fa8d 	bl	800029c <__adddf3>
 800bd82:	4606      	mov	r6, r0
 800bd84:	4628      	mov	r0, r5
 800bd86:	460f      	mov	r7, r1
 800bd88:	f7f4 fbd4 	bl	8000534 <__aeabi_i2d>
 800bd8c:	a36a      	add	r3, pc, #424	; (adr r3, 800bf38 <_dtoa_r+0x2f0>)
 800bd8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd92:	f7f4 fc39 	bl	8000608 <__aeabi_dmul>
 800bd96:	4602      	mov	r2, r0
 800bd98:	460b      	mov	r3, r1
 800bd9a:	4630      	mov	r0, r6
 800bd9c:	4639      	mov	r1, r7
 800bd9e:	f7f4 fa7d 	bl	800029c <__adddf3>
 800bda2:	4606      	mov	r6, r0
 800bda4:	460f      	mov	r7, r1
 800bda6:	f7f4 fedf 	bl	8000b68 <__aeabi_d2iz>
 800bdaa:	2200      	movs	r2, #0
 800bdac:	4682      	mov	sl, r0
 800bdae:	2300      	movs	r3, #0
 800bdb0:	4630      	mov	r0, r6
 800bdb2:	4639      	mov	r1, r7
 800bdb4:	f7f4 fe9a 	bl	8000aec <__aeabi_dcmplt>
 800bdb8:	b148      	cbz	r0, 800bdce <_dtoa_r+0x186>
 800bdba:	4650      	mov	r0, sl
 800bdbc:	f7f4 fbba 	bl	8000534 <__aeabi_i2d>
 800bdc0:	4632      	mov	r2, r6
 800bdc2:	463b      	mov	r3, r7
 800bdc4:	f7f4 fe88 	bl	8000ad8 <__aeabi_dcmpeq>
 800bdc8:	b908      	cbnz	r0, 800bdce <_dtoa_r+0x186>
 800bdca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bdce:	f1ba 0f16 	cmp.w	sl, #22
 800bdd2:	d854      	bhi.n	800be7e <_dtoa_r+0x236>
 800bdd4:	4b61      	ldr	r3, [pc, #388]	; (800bf5c <_dtoa_r+0x314>)
 800bdd6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800bdda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdde:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bde2:	f7f4 fe83 	bl	8000aec <__aeabi_dcmplt>
 800bde6:	2800      	cmp	r0, #0
 800bde8:	d04b      	beq.n	800be82 <_dtoa_r+0x23a>
 800bdea:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bdee:	2300      	movs	r3, #0
 800bdf0:	930e      	str	r3, [sp, #56]	; 0x38
 800bdf2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bdf4:	1b5d      	subs	r5, r3, r5
 800bdf6:	1e6b      	subs	r3, r5, #1
 800bdf8:	9304      	str	r3, [sp, #16]
 800bdfa:	bf43      	ittte	mi
 800bdfc:	2300      	movmi	r3, #0
 800bdfe:	f1c5 0801 	rsbmi	r8, r5, #1
 800be02:	9304      	strmi	r3, [sp, #16]
 800be04:	f04f 0800 	movpl.w	r8, #0
 800be08:	f1ba 0f00 	cmp.w	sl, #0
 800be0c:	db3b      	blt.n	800be86 <_dtoa_r+0x23e>
 800be0e:	9b04      	ldr	r3, [sp, #16]
 800be10:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800be14:	4453      	add	r3, sl
 800be16:	9304      	str	r3, [sp, #16]
 800be18:	2300      	movs	r3, #0
 800be1a:	9306      	str	r3, [sp, #24]
 800be1c:	9b05      	ldr	r3, [sp, #20]
 800be1e:	2b09      	cmp	r3, #9
 800be20:	d869      	bhi.n	800bef6 <_dtoa_r+0x2ae>
 800be22:	2b05      	cmp	r3, #5
 800be24:	bfc4      	itt	gt
 800be26:	3b04      	subgt	r3, #4
 800be28:	9305      	strgt	r3, [sp, #20]
 800be2a:	9b05      	ldr	r3, [sp, #20]
 800be2c:	f1a3 0302 	sub.w	r3, r3, #2
 800be30:	bfcc      	ite	gt
 800be32:	2500      	movgt	r5, #0
 800be34:	2501      	movle	r5, #1
 800be36:	2b03      	cmp	r3, #3
 800be38:	d869      	bhi.n	800bf0e <_dtoa_r+0x2c6>
 800be3a:	e8df f003 	tbb	[pc, r3]
 800be3e:	4e2c      	.short	0x4e2c
 800be40:	5a4c      	.short	0x5a4c
 800be42:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800be46:	441d      	add	r5, r3
 800be48:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800be4c:	2b20      	cmp	r3, #32
 800be4e:	bfc1      	itttt	gt
 800be50:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800be54:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800be58:	fa09 f303 	lslgt.w	r3, r9, r3
 800be5c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800be60:	bfda      	itte	le
 800be62:	f1c3 0320 	rsble	r3, r3, #32
 800be66:	fa06 f003 	lslle.w	r0, r6, r3
 800be6a:	4318      	orrgt	r0, r3
 800be6c:	f7f4 fb52 	bl	8000514 <__aeabi_ui2d>
 800be70:	2301      	movs	r3, #1
 800be72:	4606      	mov	r6, r0
 800be74:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800be78:	3d01      	subs	r5, #1
 800be7a:	9310      	str	r3, [sp, #64]	; 0x40
 800be7c:	e771      	b.n	800bd62 <_dtoa_r+0x11a>
 800be7e:	2301      	movs	r3, #1
 800be80:	e7b6      	b.n	800bdf0 <_dtoa_r+0x1a8>
 800be82:	900e      	str	r0, [sp, #56]	; 0x38
 800be84:	e7b5      	b.n	800bdf2 <_dtoa_r+0x1aa>
 800be86:	f1ca 0300 	rsb	r3, sl, #0
 800be8a:	9306      	str	r3, [sp, #24]
 800be8c:	2300      	movs	r3, #0
 800be8e:	eba8 080a 	sub.w	r8, r8, sl
 800be92:	930d      	str	r3, [sp, #52]	; 0x34
 800be94:	e7c2      	b.n	800be1c <_dtoa_r+0x1d4>
 800be96:	2300      	movs	r3, #0
 800be98:	9308      	str	r3, [sp, #32]
 800be9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	dc39      	bgt.n	800bf14 <_dtoa_r+0x2cc>
 800bea0:	f04f 0901 	mov.w	r9, #1
 800bea4:	f8cd 9004 	str.w	r9, [sp, #4]
 800bea8:	464b      	mov	r3, r9
 800beaa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800beae:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800beb0:	2200      	movs	r2, #0
 800beb2:	6042      	str	r2, [r0, #4]
 800beb4:	2204      	movs	r2, #4
 800beb6:	f102 0614 	add.w	r6, r2, #20
 800beba:	429e      	cmp	r6, r3
 800bebc:	6841      	ldr	r1, [r0, #4]
 800bebe:	d92f      	bls.n	800bf20 <_dtoa_r+0x2d8>
 800bec0:	4620      	mov	r0, r4
 800bec2:	f001 f84d 	bl	800cf60 <_Balloc>
 800bec6:	9000      	str	r0, [sp, #0]
 800bec8:	2800      	cmp	r0, #0
 800beca:	d14b      	bne.n	800bf64 <_dtoa_r+0x31c>
 800becc:	4b24      	ldr	r3, [pc, #144]	; (800bf60 <_dtoa_r+0x318>)
 800bece:	4602      	mov	r2, r0
 800bed0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bed4:	e6d1      	b.n	800bc7a <_dtoa_r+0x32>
 800bed6:	2301      	movs	r3, #1
 800bed8:	e7de      	b.n	800be98 <_dtoa_r+0x250>
 800beda:	2300      	movs	r3, #0
 800bedc:	9308      	str	r3, [sp, #32]
 800bede:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bee0:	eb0a 0903 	add.w	r9, sl, r3
 800bee4:	f109 0301 	add.w	r3, r9, #1
 800bee8:	2b01      	cmp	r3, #1
 800beea:	9301      	str	r3, [sp, #4]
 800beec:	bfb8      	it	lt
 800beee:	2301      	movlt	r3, #1
 800bef0:	e7dd      	b.n	800beae <_dtoa_r+0x266>
 800bef2:	2301      	movs	r3, #1
 800bef4:	e7f2      	b.n	800bedc <_dtoa_r+0x294>
 800bef6:	2501      	movs	r5, #1
 800bef8:	2300      	movs	r3, #0
 800befa:	9305      	str	r3, [sp, #20]
 800befc:	9508      	str	r5, [sp, #32]
 800befe:	f04f 39ff 	mov.w	r9, #4294967295
 800bf02:	2200      	movs	r2, #0
 800bf04:	f8cd 9004 	str.w	r9, [sp, #4]
 800bf08:	2312      	movs	r3, #18
 800bf0a:	9209      	str	r2, [sp, #36]	; 0x24
 800bf0c:	e7cf      	b.n	800beae <_dtoa_r+0x266>
 800bf0e:	2301      	movs	r3, #1
 800bf10:	9308      	str	r3, [sp, #32]
 800bf12:	e7f4      	b.n	800befe <_dtoa_r+0x2b6>
 800bf14:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800bf18:	f8cd 9004 	str.w	r9, [sp, #4]
 800bf1c:	464b      	mov	r3, r9
 800bf1e:	e7c6      	b.n	800beae <_dtoa_r+0x266>
 800bf20:	3101      	adds	r1, #1
 800bf22:	6041      	str	r1, [r0, #4]
 800bf24:	0052      	lsls	r2, r2, #1
 800bf26:	e7c6      	b.n	800beb6 <_dtoa_r+0x26e>
 800bf28:	636f4361 	.word	0x636f4361
 800bf2c:	3fd287a7 	.word	0x3fd287a7
 800bf30:	8b60c8b3 	.word	0x8b60c8b3
 800bf34:	3fc68a28 	.word	0x3fc68a28
 800bf38:	509f79fb 	.word	0x509f79fb
 800bf3c:	3fd34413 	.word	0x3fd34413
 800bf40:	080108be 	.word	0x080108be
 800bf44:	080108d5 	.word	0x080108d5
 800bf48:	7ff00000 	.word	0x7ff00000
 800bf4c:	080108ba 	.word	0x080108ba
 800bf50:	080108b1 	.word	0x080108b1
 800bf54:	08010b3a 	.word	0x08010b3a
 800bf58:	3ff80000 	.word	0x3ff80000
 800bf5c:	08010a50 	.word	0x08010a50
 800bf60:	08010934 	.word	0x08010934
 800bf64:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bf66:	9a00      	ldr	r2, [sp, #0]
 800bf68:	601a      	str	r2, [r3, #0]
 800bf6a:	9b01      	ldr	r3, [sp, #4]
 800bf6c:	2b0e      	cmp	r3, #14
 800bf6e:	f200 80ad 	bhi.w	800c0cc <_dtoa_r+0x484>
 800bf72:	2d00      	cmp	r5, #0
 800bf74:	f000 80aa 	beq.w	800c0cc <_dtoa_r+0x484>
 800bf78:	f1ba 0f00 	cmp.w	sl, #0
 800bf7c:	dd36      	ble.n	800bfec <_dtoa_r+0x3a4>
 800bf7e:	4ac3      	ldr	r2, [pc, #780]	; (800c28c <_dtoa_r+0x644>)
 800bf80:	f00a 030f 	and.w	r3, sl, #15
 800bf84:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bf88:	ed93 7b00 	vldr	d7, [r3]
 800bf8c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800bf90:	ea4f 172a 	mov.w	r7, sl, asr #4
 800bf94:	eeb0 8a47 	vmov.f32	s16, s14
 800bf98:	eef0 8a67 	vmov.f32	s17, s15
 800bf9c:	d016      	beq.n	800bfcc <_dtoa_r+0x384>
 800bf9e:	4bbc      	ldr	r3, [pc, #752]	; (800c290 <_dtoa_r+0x648>)
 800bfa0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bfa4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bfa8:	f7f4 fc58 	bl	800085c <__aeabi_ddiv>
 800bfac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bfb0:	f007 070f 	and.w	r7, r7, #15
 800bfb4:	2503      	movs	r5, #3
 800bfb6:	4eb6      	ldr	r6, [pc, #728]	; (800c290 <_dtoa_r+0x648>)
 800bfb8:	b957      	cbnz	r7, 800bfd0 <_dtoa_r+0x388>
 800bfba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfbe:	ec53 2b18 	vmov	r2, r3, d8
 800bfc2:	f7f4 fc4b 	bl	800085c <__aeabi_ddiv>
 800bfc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bfca:	e029      	b.n	800c020 <_dtoa_r+0x3d8>
 800bfcc:	2502      	movs	r5, #2
 800bfce:	e7f2      	b.n	800bfb6 <_dtoa_r+0x36e>
 800bfd0:	07f9      	lsls	r1, r7, #31
 800bfd2:	d508      	bpl.n	800bfe6 <_dtoa_r+0x39e>
 800bfd4:	ec51 0b18 	vmov	r0, r1, d8
 800bfd8:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bfdc:	f7f4 fb14 	bl	8000608 <__aeabi_dmul>
 800bfe0:	ec41 0b18 	vmov	d8, r0, r1
 800bfe4:	3501      	adds	r5, #1
 800bfe6:	107f      	asrs	r7, r7, #1
 800bfe8:	3608      	adds	r6, #8
 800bfea:	e7e5      	b.n	800bfb8 <_dtoa_r+0x370>
 800bfec:	f000 80a6 	beq.w	800c13c <_dtoa_r+0x4f4>
 800bff0:	f1ca 0600 	rsb	r6, sl, #0
 800bff4:	4ba5      	ldr	r3, [pc, #660]	; (800c28c <_dtoa_r+0x644>)
 800bff6:	4fa6      	ldr	r7, [pc, #664]	; (800c290 <_dtoa_r+0x648>)
 800bff8:	f006 020f 	and.w	r2, r6, #15
 800bffc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c000:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c004:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c008:	f7f4 fafe 	bl	8000608 <__aeabi_dmul>
 800c00c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c010:	1136      	asrs	r6, r6, #4
 800c012:	2300      	movs	r3, #0
 800c014:	2502      	movs	r5, #2
 800c016:	2e00      	cmp	r6, #0
 800c018:	f040 8085 	bne.w	800c126 <_dtoa_r+0x4de>
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d1d2      	bne.n	800bfc6 <_dtoa_r+0x37e>
 800c020:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c022:	2b00      	cmp	r3, #0
 800c024:	f000 808c 	beq.w	800c140 <_dtoa_r+0x4f8>
 800c028:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c02c:	4b99      	ldr	r3, [pc, #612]	; (800c294 <_dtoa_r+0x64c>)
 800c02e:	2200      	movs	r2, #0
 800c030:	4630      	mov	r0, r6
 800c032:	4639      	mov	r1, r7
 800c034:	f7f4 fd5a 	bl	8000aec <__aeabi_dcmplt>
 800c038:	2800      	cmp	r0, #0
 800c03a:	f000 8081 	beq.w	800c140 <_dtoa_r+0x4f8>
 800c03e:	9b01      	ldr	r3, [sp, #4]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d07d      	beq.n	800c140 <_dtoa_r+0x4f8>
 800c044:	f1b9 0f00 	cmp.w	r9, #0
 800c048:	dd3c      	ble.n	800c0c4 <_dtoa_r+0x47c>
 800c04a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c04e:	9307      	str	r3, [sp, #28]
 800c050:	2200      	movs	r2, #0
 800c052:	4b91      	ldr	r3, [pc, #580]	; (800c298 <_dtoa_r+0x650>)
 800c054:	4630      	mov	r0, r6
 800c056:	4639      	mov	r1, r7
 800c058:	f7f4 fad6 	bl	8000608 <__aeabi_dmul>
 800c05c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c060:	3501      	adds	r5, #1
 800c062:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800c066:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c06a:	4628      	mov	r0, r5
 800c06c:	f7f4 fa62 	bl	8000534 <__aeabi_i2d>
 800c070:	4632      	mov	r2, r6
 800c072:	463b      	mov	r3, r7
 800c074:	f7f4 fac8 	bl	8000608 <__aeabi_dmul>
 800c078:	4b88      	ldr	r3, [pc, #544]	; (800c29c <_dtoa_r+0x654>)
 800c07a:	2200      	movs	r2, #0
 800c07c:	f7f4 f90e 	bl	800029c <__adddf3>
 800c080:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c084:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c088:	9303      	str	r3, [sp, #12]
 800c08a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d15c      	bne.n	800c14a <_dtoa_r+0x502>
 800c090:	4b83      	ldr	r3, [pc, #524]	; (800c2a0 <_dtoa_r+0x658>)
 800c092:	2200      	movs	r2, #0
 800c094:	4630      	mov	r0, r6
 800c096:	4639      	mov	r1, r7
 800c098:	f7f4 f8fe 	bl	8000298 <__aeabi_dsub>
 800c09c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c0a0:	4606      	mov	r6, r0
 800c0a2:	460f      	mov	r7, r1
 800c0a4:	f7f4 fd40 	bl	8000b28 <__aeabi_dcmpgt>
 800c0a8:	2800      	cmp	r0, #0
 800c0aa:	f040 8296 	bne.w	800c5da <_dtoa_r+0x992>
 800c0ae:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c0b2:	4630      	mov	r0, r6
 800c0b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c0b8:	4639      	mov	r1, r7
 800c0ba:	f7f4 fd17 	bl	8000aec <__aeabi_dcmplt>
 800c0be:	2800      	cmp	r0, #0
 800c0c0:	f040 8288 	bne.w	800c5d4 <_dtoa_r+0x98c>
 800c0c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c0c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c0cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	f2c0 8158 	blt.w	800c384 <_dtoa_r+0x73c>
 800c0d4:	f1ba 0f0e 	cmp.w	sl, #14
 800c0d8:	f300 8154 	bgt.w	800c384 <_dtoa_r+0x73c>
 800c0dc:	4b6b      	ldr	r3, [pc, #428]	; (800c28c <_dtoa_r+0x644>)
 800c0de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c0e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c0e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	f280 80e3 	bge.w	800c2b4 <_dtoa_r+0x66c>
 800c0ee:	9b01      	ldr	r3, [sp, #4]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	f300 80df 	bgt.w	800c2b4 <_dtoa_r+0x66c>
 800c0f6:	f040 826d 	bne.w	800c5d4 <_dtoa_r+0x98c>
 800c0fa:	4b69      	ldr	r3, [pc, #420]	; (800c2a0 <_dtoa_r+0x658>)
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	4640      	mov	r0, r8
 800c100:	4649      	mov	r1, r9
 800c102:	f7f4 fa81 	bl	8000608 <__aeabi_dmul>
 800c106:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c10a:	f7f4 fd03 	bl	8000b14 <__aeabi_dcmpge>
 800c10e:	9e01      	ldr	r6, [sp, #4]
 800c110:	4637      	mov	r7, r6
 800c112:	2800      	cmp	r0, #0
 800c114:	f040 8243 	bne.w	800c59e <_dtoa_r+0x956>
 800c118:	9d00      	ldr	r5, [sp, #0]
 800c11a:	2331      	movs	r3, #49	; 0x31
 800c11c:	f805 3b01 	strb.w	r3, [r5], #1
 800c120:	f10a 0a01 	add.w	sl, sl, #1
 800c124:	e23f      	b.n	800c5a6 <_dtoa_r+0x95e>
 800c126:	07f2      	lsls	r2, r6, #31
 800c128:	d505      	bpl.n	800c136 <_dtoa_r+0x4ee>
 800c12a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c12e:	f7f4 fa6b 	bl	8000608 <__aeabi_dmul>
 800c132:	3501      	adds	r5, #1
 800c134:	2301      	movs	r3, #1
 800c136:	1076      	asrs	r6, r6, #1
 800c138:	3708      	adds	r7, #8
 800c13a:	e76c      	b.n	800c016 <_dtoa_r+0x3ce>
 800c13c:	2502      	movs	r5, #2
 800c13e:	e76f      	b.n	800c020 <_dtoa_r+0x3d8>
 800c140:	9b01      	ldr	r3, [sp, #4]
 800c142:	f8cd a01c 	str.w	sl, [sp, #28]
 800c146:	930c      	str	r3, [sp, #48]	; 0x30
 800c148:	e78d      	b.n	800c066 <_dtoa_r+0x41e>
 800c14a:	9900      	ldr	r1, [sp, #0]
 800c14c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c14e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c150:	4b4e      	ldr	r3, [pc, #312]	; (800c28c <_dtoa_r+0x644>)
 800c152:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c156:	4401      	add	r1, r0
 800c158:	9102      	str	r1, [sp, #8]
 800c15a:	9908      	ldr	r1, [sp, #32]
 800c15c:	eeb0 8a47 	vmov.f32	s16, s14
 800c160:	eef0 8a67 	vmov.f32	s17, s15
 800c164:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c168:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c16c:	2900      	cmp	r1, #0
 800c16e:	d045      	beq.n	800c1fc <_dtoa_r+0x5b4>
 800c170:	494c      	ldr	r1, [pc, #304]	; (800c2a4 <_dtoa_r+0x65c>)
 800c172:	2000      	movs	r0, #0
 800c174:	f7f4 fb72 	bl	800085c <__aeabi_ddiv>
 800c178:	ec53 2b18 	vmov	r2, r3, d8
 800c17c:	f7f4 f88c 	bl	8000298 <__aeabi_dsub>
 800c180:	9d00      	ldr	r5, [sp, #0]
 800c182:	ec41 0b18 	vmov	d8, r0, r1
 800c186:	4639      	mov	r1, r7
 800c188:	4630      	mov	r0, r6
 800c18a:	f7f4 fced 	bl	8000b68 <__aeabi_d2iz>
 800c18e:	900c      	str	r0, [sp, #48]	; 0x30
 800c190:	f7f4 f9d0 	bl	8000534 <__aeabi_i2d>
 800c194:	4602      	mov	r2, r0
 800c196:	460b      	mov	r3, r1
 800c198:	4630      	mov	r0, r6
 800c19a:	4639      	mov	r1, r7
 800c19c:	f7f4 f87c 	bl	8000298 <__aeabi_dsub>
 800c1a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c1a2:	3330      	adds	r3, #48	; 0x30
 800c1a4:	f805 3b01 	strb.w	r3, [r5], #1
 800c1a8:	ec53 2b18 	vmov	r2, r3, d8
 800c1ac:	4606      	mov	r6, r0
 800c1ae:	460f      	mov	r7, r1
 800c1b0:	f7f4 fc9c 	bl	8000aec <__aeabi_dcmplt>
 800c1b4:	2800      	cmp	r0, #0
 800c1b6:	d165      	bne.n	800c284 <_dtoa_r+0x63c>
 800c1b8:	4632      	mov	r2, r6
 800c1ba:	463b      	mov	r3, r7
 800c1bc:	4935      	ldr	r1, [pc, #212]	; (800c294 <_dtoa_r+0x64c>)
 800c1be:	2000      	movs	r0, #0
 800c1c0:	f7f4 f86a 	bl	8000298 <__aeabi_dsub>
 800c1c4:	ec53 2b18 	vmov	r2, r3, d8
 800c1c8:	f7f4 fc90 	bl	8000aec <__aeabi_dcmplt>
 800c1cc:	2800      	cmp	r0, #0
 800c1ce:	f040 80b9 	bne.w	800c344 <_dtoa_r+0x6fc>
 800c1d2:	9b02      	ldr	r3, [sp, #8]
 800c1d4:	429d      	cmp	r5, r3
 800c1d6:	f43f af75 	beq.w	800c0c4 <_dtoa_r+0x47c>
 800c1da:	4b2f      	ldr	r3, [pc, #188]	; (800c298 <_dtoa_r+0x650>)
 800c1dc:	ec51 0b18 	vmov	r0, r1, d8
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	f7f4 fa11 	bl	8000608 <__aeabi_dmul>
 800c1e6:	4b2c      	ldr	r3, [pc, #176]	; (800c298 <_dtoa_r+0x650>)
 800c1e8:	ec41 0b18 	vmov	d8, r0, r1
 800c1ec:	2200      	movs	r2, #0
 800c1ee:	4630      	mov	r0, r6
 800c1f0:	4639      	mov	r1, r7
 800c1f2:	f7f4 fa09 	bl	8000608 <__aeabi_dmul>
 800c1f6:	4606      	mov	r6, r0
 800c1f8:	460f      	mov	r7, r1
 800c1fa:	e7c4      	b.n	800c186 <_dtoa_r+0x53e>
 800c1fc:	ec51 0b17 	vmov	r0, r1, d7
 800c200:	f7f4 fa02 	bl	8000608 <__aeabi_dmul>
 800c204:	9b02      	ldr	r3, [sp, #8]
 800c206:	9d00      	ldr	r5, [sp, #0]
 800c208:	930c      	str	r3, [sp, #48]	; 0x30
 800c20a:	ec41 0b18 	vmov	d8, r0, r1
 800c20e:	4639      	mov	r1, r7
 800c210:	4630      	mov	r0, r6
 800c212:	f7f4 fca9 	bl	8000b68 <__aeabi_d2iz>
 800c216:	9011      	str	r0, [sp, #68]	; 0x44
 800c218:	f7f4 f98c 	bl	8000534 <__aeabi_i2d>
 800c21c:	4602      	mov	r2, r0
 800c21e:	460b      	mov	r3, r1
 800c220:	4630      	mov	r0, r6
 800c222:	4639      	mov	r1, r7
 800c224:	f7f4 f838 	bl	8000298 <__aeabi_dsub>
 800c228:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c22a:	3330      	adds	r3, #48	; 0x30
 800c22c:	f805 3b01 	strb.w	r3, [r5], #1
 800c230:	9b02      	ldr	r3, [sp, #8]
 800c232:	429d      	cmp	r5, r3
 800c234:	4606      	mov	r6, r0
 800c236:	460f      	mov	r7, r1
 800c238:	f04f 0200 	mov.w	r2, #0
 800c23c:	d134      	bne.n	800c2a8 <_dtoa_r+0x660>
 800c23e:	4b19      	ldr	r3, [pc, #100]	; (800c2a4 <_dtoa_r+0x65c>)
 800c240:	ec51 0b18 	vmov	r0, r1, d8
 800c244:	f7f4 f82a 	bl	800029c <__adddf3>
 800c248:	4602      	mov	r2, r0
 800c24a:	460b      	mov	r3, r1
 800c24c:	4630      	mov	r0, r6
 800c24e:	4639      	mov	r1, r7
 800c250:	f7f4 fc6a 	bl	8000b28 <__aeabi_dcmpgt>
 800c254:	2800      	cmp	r0, #0
 800c256:	d175      	bne.n	800c344 <_dtoa_r+0x6fc>
 800c258:	ec53 2b18 	vmov	r2, r3, d8
 800c25c:	4911      	ldr	r1, [pc, #68]	; (800c2a4 <_dtoa_r+0x65c>)
 800c25e:	2000      	movs	r0, #0
 800c260:	f7f4 f81a 	bl	8000298 <__aeabi_dsub>
 800c264:	4602      	mov	r2, r0
 800c266:	460b      	mov	r3, r1
 800c268:	4630      	mov	r0, r6
 800c26a:	4639      	mov	r1, r7
 800c26c:	f7f4 fc3e 	bl	8000aec <__aeabi_dcmplt>
 800c270:	2800      	cmp	r0, #0
 800c272:	f43f af27 	beq.w	800c0c4 <_dtoa_r+0x47c>
 800c276:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c278:	1e6b      	subs	r3, r5, #1
 800c27a:	930c      	str	r3, [sp, #48]	; 0x30
 800c27c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c280:	2b30      	cmp	r3, #48	; 0x30
 800c282:	d0f8      	beq.n	800c276 <_dtoa_r+0x62e>
 800c284:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c288:	e04a      	b.n	800c320 <_dtoa_r+0x6d8>
 800c28a:	bf00      	nop
 800c28c:	08010a50 	.word	0x08010a50
 800c290:	08010a28 	.word	0x08010a28
 800c294:	3ff00000 	.word	0x3ff00000
 800c298:	40240000 	.word	0x40240000
 800c29c:	401c0000 	.word	0x401c0000
 800c2a0:	40140000 	.word	0x40140000
 800c2a4:	3fe00000 	.word	0x3fe00000
 800c2a8:	4baf      	ldr	r3, [pc, #700]	; (800c568 <_dtoa_r+0x920>)
 800c2aa:	f7f4 f9ad 	bl	8000608 <__aeabi_dmul>
 800c2ae:	4606      	mov	r6, r0
 800c2b0:	460f      	mov	r7, r1
 800c2b2:	e7ac      	b.n	800c20e <_dtoa_r+0x5c6>
 800c2b4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c2b8:	9d00      	ldr	r5, [sp, #0]
 800c2ba:	4642      	mov	r2, r8
 800c2bc:	464b      	mov	r3, r9
 800c2be:	4630      	mov	r0, r6
 800c2c0:	4639      	mov	r1, r7
 800c2c2:	f7f4 facb 	bl	800085c <__aeabi_ddiv>
 800c2c6:	f7f4 fc4f 	bl	8000b68 <__aeabi_d2iz>
 800c2ca:	9002      	str	r0, [sp, #8]
 800c2cc:	f7f4 f932 	bl	8000534 <__aeabi_i2d>
 800c2d0:	4642      	mov	r2, r8
 800c2d2:	464b      	mov	r3, r9
 800c2d4:	f7f4 f998 	bl	8000608 <__aeabi_dmul>
 800c2d8:	4602      	mov	r2, r0
 800c2da:	460b      	mov	r3, r1
 800c2dc:	4630      	mov	r0, r6
 800c2de:	4639      	mov	r1, r7
 800c2e0:	f7f3 ffda 	bl	8000298 <__aeabi_dsub>
 800c2e4:	9e02      	ldr	r6, [sp, #8]
 800c2e6:	9f01      	ldr	r7, [sp, #4]
 800c2e8:	3630      	adds	r6, #48	; 0x30
 800c2ea:	f805 6b01 	strb.w	r6, [r5], #1
 800c2ee:	9e00      	ldr	r6, [sp, #0]
 800c2f0:	1bae      	subs	r6, r5, r6
 800c2f2:	42b7      	cmp	r7, r6
 800c2f4:	4602      	mov	r2, r0
 800c2f6:	460b      	mov	r3, r1
 800c2f8:	d137      	bne.n	800c36a <_dtoa_r+0x722>
 800c2fa:	f7f3 ffcf 	bl	800029c <__adddf3>
 800c2fe:	4642      	mov	r2, r8
 800c300:	464b      	mov	r3, r9
 800c302:	4606      	mov	r6, r0
 800c304:	460f      	mov	r7, r1
 800c306:	f7f4 fc0f 	bl	8000b28 <__aeabi_dcmpgt>
 800c30a:	b9c8      	cbnz	r0, 800c340 <_dtoa_r+0x6f8>
 800c30c:	4642      	mov	r2, r8
 800c30e:	464b      	mov	r3, r9
 800c310:	4630      	mov	r0, r6
 800c312:	4639      	mov	r1, r7
 800c314:	f7f4 fbe0 	bl	8000ad8 <__aeabi_dcmpeq>
 800c318:	b110      	cbz	r0, 800c320 <_dtoa_r+0x6d8>
 800c31a:	9b02      	ldr	r3, [sp, #8]
 800c31c:	07d9      	lsls	r1, r3, #31
 800c31e:	d40f      	bmi.n	800c340 <_dtoa_r+0x6f8>
 800c320:	4620      	mov	r0, r4
 800c322:	4659      	mov	r1, fp
 800c324:	f000 fe5c 	bl	800cfe0 <_Bfree>
 800c328:	2300      	movs	r3, #0
 800c32a:	702b      	strb	r3, [r5, #0]
 800c32c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c32e:	f10a 0001 	add.w	r0, sl, #1
 800c332:	6018      	str	r0, [r3, #0]
 800c334:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c336:	2b00      	cmp	r3, #0
 800c338:	f43f acd8 	beq.w	800bcec <_dtoa_r+0xa4>
 800c33c:	601d      	str	r5, [r3, #0]
 800c33e:	e4d5      	b.n	800bcec <_dtoa_r+0xa4>
 800c340:	f8cd a01c 	str.w	sl, [sp, #28]
 800c344:	462b      	mov	r3, r5
 800c346:	461d      	mov	r5, r3
 800c348:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c34c:	2a39      	cmp	r2, #57	; 0x39
 800c34e:	d108      	bne.n	800c362 <_dtoa_r+0x71a>
 800c350:	9a00      	ldr	r2, [sp, #0]
 800c352:	429a      	cmp	r2, r3
 800c354:	d1f7      	bne.n	800c346 <_dtoa_r+0x6fe>
 800c356:	9a07      	ldr	r2, [sp, #28]
 800c358:	9900      	ldr	r1, [sp, #0]
 800c35a:	3201      	adds	r2, #1
 800c35c:	9207      	str	r2, [sp, #28]
 800c35e:	2230      	movs	r2, #48	; 0x30
 800c360:	700a      	strb	r2, [r1, #0]
 800c362:	781a      	ldrb	r2, [r3, #0]
 800c364:	3201      	adds	r2, #1
 800c366:	701a      	strb	r2, [r3, #0]
 800c368:	e78c      	b.n	800c284 <_dtoa_r+0x63c>
 800c36a:	4b7f      	ldr	r3, [pc, #508]	; (800c568 <_dtoa_r+0x920>)
 800c36c:	2200      	movs	r2, #0
 800c36e:	f7f4 f94b 	bl	8000608 <__aeabi_dmul>
 800c372:	2200      	movs	r2, #0
 800c374:	2300      	movs	r3, #0
 800c376:	4606      	mov	r6, r0
 800c378:	460f      	mov	r7, r1
 800c37a:	f7f4 fbad 	bl	8000ad8 <__aeabi_dcmpeq>
 800c37e:	2800      	cmp	r0, #0
 800c380:	d09b      	beq.n	800c2ba <_dtoa_r+0x672>
 800c382:	e7cd      	b.n	800c320 <_dtoa_r+0x6d8>
 800c384:	9a08      	ldr	r2, [sp, #32]
 800c386:	2a00      	cmp	r2, #0
 800c388:	f000 80c4 	beq.w	800c514 <_dtoa_r+0x8cc>
 800c38c:	9a05      	ldr	r2, [sp, #20]
 800c38e:	2a01      	cmp	r2, #1
 800c390:	f300 80a8 	bgt.w	800c4e4 <_dtoa_r+0x89c>
 800c394:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c396:	2a00      	cmp	r2, #0
 800c398:	f000 80a0 	beq.w	800c4dc <_dtoa_r+0x894>
 800c39c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c3a0:	9e06      	ldr	r6, [sp, #24]
 800c3a2:	4645      	mov	r5, r8
 800c3a4:	9a04      	ldr	r2, [sp, #16]
 800c3a6:	2101      	movs	r1, #1
 800c3a8:	441a      	add	r2, r3
 800c3aa:	4620      	mov	r0, r4
 800c3ac:	4498      	add	r8, r3
 800c3ae:	9204      	str	r2, [sp, #16]
 800c3b0:	f000 ff1c 	bl	800d1ec <__i2b>
 800c3b4:	4607      	mov	r7, r0
 800c3b6:	2d00      	cmp	r5, #0
 800c3b8:	dd0b      	ble.n	800c3d2 <_dtoa_r+0x78a>
 800c3ba:	9b04      	ldr	r3, [sp, #16]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	dd08      	ble.n	800c3d2 <_dtoa_r+0x78a>
 800c3c0:	42ab      	cmp	r3, r5
 800c3c2:	9a04      	ldr	r2, [sp, #16]
 800c3c4:	bfa8      	it	ge
 800c3c6:	462b      	movge	r3, r5
 800c3c8:	eba8 0803 	sub.w	r8, r8, r3
 800c3cc:	1aed      	subs	r5, r5, r3
 800c3ce:	1ad3      	subs	r3, r2, r3
 800c3d0:	9304      	str	r3, [sp, #16]
 800c3d2:	9b06      	ldr	r3, [sp, #24]
 800c3d4:	b1fb      	cbz	r3, 800c416 <_dtoa_r+0x7ce>
 800c3d6:	9b08      	ldr	r3, [sp, #32]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	f000 809f 	beq.w	800c51c <_dtoa_r+0x8d4>
 800c3de:	2e00      	cmp	r6, #0
 800c3e0:	dd11      	ble.n	800c406 <_dtoa_r+0x7be>
 800c3e2:	4639      	mov	r1, r7
 800c3e4:	4632      	mov	r2, r6
 800c3e6:	4620      	mov	r0, r4
 800c3e8:	f000 ffbc 	bl	800d364 <__pow5mult>
 800c3ec:	465a      	mov	r2, fp
 800c3ee:	4601      	mov	r1, r0
 800c3f0:	4607      	mov	r7, r0
 800c3f2:	4620      	mov	r0, r4
 800c3f4:	f000 ff10 	bl	800d218 <__multiply>
 800c3f8:	4659      	mov	r1, fp
 800c3fa:	9007      	str	r0, [sp, #28]
 800c3fc:	4620      	mov	r0, r4
 800c3fe:	f000 fdef 	bl	800cfe0 <_Bfree>
 800c402:	9b07      	ldr	r3, [sp, #28]
 800c404:	469b      	mov	fp, r3
 800c406:	9b06      	ldr	r3, [sp, #24]
 800c408:	1b9a      	subs	r2, r3, r6
 800c40a:	d004      	beq.n	800c416 <_dtoa_r+0x7ce>
 800c40c:	4659      	mov	r1, fp
 800c40e:	4620      	mov	r0, r4
 800c410:	f000 ffa8 	bl	800d364 <__pow5mult>
 800c414:	4683      	mov	fp, r0
 800c416:	2101      	movs	r1, #1
 800c418:	4620      	mov	r0, r4
 800c41a:	f000 fee7 	bl	800d1ec <__i2b>
 800c41e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c420:	2b00      	cmp	r3, #0
 800c422:	4606      	mov	r6, r0
 800c424:	dd7c      	ble.n	800c520 <_dtoa_r+0x8d8>
 800c426:	461a      	mov	r2, r3
 800c428:	4601      	mov	r1, r0
 800c42a:	4620      	mov	r0, r4
 800c42c:	f000 ff9a 	bl	800d364 <__pow5mult>
 800c430:	9b05      	ldr	r3, [sp, #20]
 800c432:	2b01      	cmp	r3, #1
 800c434:	4606      	mov	r6, r0
 800c436:	dd76      	ble.n	800c526 <_dtoa_r+0x8de>
 800c438:	2300      	movs	r3, #0
 800c43a:	9306      	str	r3, [sp, #24]
 800c43c:	6933      	ldr	r3, [r6, #16]
 800c43e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c442:	6918      	ldr	r0, [r3, #16]
 800c444:	f000 fe82 	bl	800d14c <__hi0bits>
 800c448:	f1c0 0020 	rsb	r0, r0, #32
 800c44c:	9b04      	ldr	r3, [sp, #16]
 800c44e:	4418      	add	r0, r3
 800c450:	f010 001f 	ands.w	r0, r0, #31
 800c454:	f000 8086 	beq.w	800c564 <_dtoa_r+0x91c>
 800c458:	f1c0 0320 	rsb	r3, r0, #32
 800c45c:	2b04      	cmp	r3, #4
 800c45e:	dd7f      	ble.n	800c560 <_dtoa_r+0x918>
 800c460:	f1c0 001c 	rsb	r0, r0, #28
 800c464:	9b04      	ldr	r3, [sp, #16]
 800c466:	4403      	add	r3, r0
 800c468:	4480      	add	r8, r0
 800c46a:	4405      	add	r5, r0
 800c46c:	9304      	str	r3, [sp, #16]
 800c46e:	f1b8 0f00 	cmp.w	r8, #0
 800c472:	dd05      	ble.n	800c480 <_dtoa_r+0x838>
 800c474:	4659      	mov	r1, fp
 800c476:	4642      	mov	r2, r8
 800c478:	4620      	mov	r0, r4
 800c47a:	f000 ffcd 	bl	800d418 <__lshift>
 800c47e:	4683      	mov	fp, r0
 800c480:	9b04      	ldr	r3, [sp, #16]
 800c482:	2b00      	cmp	r3, #0
 800c484:	dd05      	ble.n	800c492 <_dtoa_r+0x84a>
 800c486:	4631      	mov	r1, r6
 800c488:	461a      	mov	r2, r3
 800c48a:	4620      	mov	r0, r4
 800c48c:	f000 ffc4 	bl	800d418 <__lshift>
 800c490:	4606      	mov	r6, r0
 800c492:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c494:	2b00      	cmp	r3, #0
 800c496:	d069      	beq.n	800c56c <_dtoa_r+0x924>
 800c498:	4631      	mov	r1, r6
 800c49a:	4658      	mov	r0, fp
 800c49c:	f001 f828 	bl	800d4f0 <__mcmp>
 800c4a0:	2800      	cmp	r0, #0
 800c4a2:	da63      	bge.n	800c56c <_dtoa_r+0x924>
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	4659      	mov	r1, fp
 800c4a8:	220a      	movs	r2, #10
 800c4aa:	4620      	mov	r0, r4
 800c4ac:	f000 fdba 	bl	800d024 <__multadd>
 800c4b0:	9b08      	ldr	r3, [sp, #32]
 800c4b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c4b6:	4683      	mov	fp, r0
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	f000 818f 	beq.w	800c7dc <_dtoa_r+0xb94>
 800c4be:	4639      	mov	r1, r7
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	220a      	movs	r2, #10
 800c4c4:	4620      	mov	r0, r4
 800c4c6:	f000 fdad 	bl	800d024 <__multadd>
 800c4ca:	f1b9 0f00 	cmp.w	r9, #0
 800c4ce:	4607      	mov	r7, r0
 800c4d0:	f300 808e 	bgt.w	800c5f0 <_dtoa_r+0x9a8>
 800c4d4:	9b05      	ldr	r3, [sp, #20]
 800c4d6:	2b02      	cmp	r3, #2
 800c4d8:	dc50      	bgt.n	800c57c <_dtoa_r+0x934>
 800c4da:	e089      	b.n	800c5f0 <_dtoa_r+0x9a8>
 800c4dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c4de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c4e2:	e75d      	b.n	800c3a0 <_dtoa_r+0x758>
 800c4e4:	9b01      	ldr	r3, [sp, #4]
 800c4e6:	1e5e      	subs	r6, r3, #1
 800c4e8:	9b06      	ldr	r3, [sp, #24]
 800c4ea:	42b3      	cmp	r3, r6
 800c4ec:	bfbf      	itttt	lt
 800c4ee:	9b06      	ldrlt	r3, [sp, #24]
 800c4f0:	9606      	strlt	r6, [sp, #24]
 800c4f2:	1af2      	sublt	r2, r6, r3
 800c4f4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800c4f6:	bfb6      	itet	lt
 800c4f8:	189b      	addlt	r3, r3, r2
 800c4fa:	1b9e      	subge	r6, r3, r6
 800c4fc:	930d      	strlt	r3, [sp, #52]	; 0x34
 800c4fe:	9b01      	ldr	r3, [sp, #4]
 800c500:	bfb8      	it	lt
 800c502:	2600      	movlt	r6, #0
 800c504:	2b00      	cmp	r3, #0
 800c506:	bfb5      	itete	lt
 800c508:	eba8 0503 	sublt.w	r5, r8, r3
 800c50c:	9b01      	ldrge	r3, [sp, #4]
 800c50e:	2300      	movlt	r3, #0
 800c510:	4645      	movge	r5, r8
 800c512:	e747      	b.n	800c3a4 <_dtoa_r+0x75c>
 800c514:	9e06      	ldr	r6, [sp, #24]
 800c516:	9f08      	ldr	r7, [sp, #32]
 800c518:	4645      	mov	r5, r8
 800c51a:	e74c      	b.n	800c3b6 <_dtoa_r+0x76e>
 800c51c:	9a06      	ldr	r2, [sp, #24]
 800c51e:	e775      	b.n	800c40c <_dtoa_r+0x7c4>
 800c520:	9b05      	ldr	r3, [sp, #20]
 800c522:	2b01      	cmp	r3, #1
 800c524:	dc18      	bgt.n	800c558 <_dtoa_r+0x910>
 800c526:	9b02      	ldr	r3, [sp, #8]
 800c528:	b9b3      	cbnz	r3, 800c558 <_dtoa_r+0x910>
 800c52a:	9b03      	ldr	r3, [sp, #12]
 800c52c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c530:	b9a3      	cbnz	r3, 800c55c <_dtoa_r+0x914>
 800c532:	9b03      	ldr	r3, [sp, #12]
 800c534:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c538:	0d1b      	lsrs	r3, r3, #20
 800c53a:	051b      	lsls	r3, r3, #20
 800c53c:	b12b      	cbz	r3, 800c54a <_dtoa_r+0x902>
 800c53e:	9b04      	ldr	r3, [sp, #16]
 800c540:	3301      	adds	r3, #1
 800c542:	9304      	str	r3, [sp, #16]
 800c544:	f108 0801 	add.w	r8, r8, #1
 800c548:	2301      	movs	r3, #1
 800c54a:	9306      	str	r3, [sp, #24]
 800c54c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c54e:	2b00      	cmp	r3, #0
 800c550:	f47f af74 	bne.w	800c43c <_dtoa_r+0x7f4>
 800c554:	2001      	movs	r0, #1
 800c556:	e779      	b.n	800c44c <_dtoa_r+0x804>
 800c558:	2300      	movs	r3, #0
 800c55a:	e7f6      	b.n	800c54a <_dtoa_r+0x902>
 800c55c:	9b02      	ldr	r3, [sp, #8]
 800c55e:	e7f4      	b.n	800c54a <_dtoa_r+0x902>
 800c560:	d085      	beq.n	800c46e <_dtoa_r+0x826>
 800c562:	4618      	mov	r0, r3
 800c564:	301c      	adds	r0, #28
 800c566:	e77d      	b.n	800c464 <_dtoa_r+0x81c>
 800c568:	40240000 	.word	0x40240000
 800c56c:	9b01      	ldr	r3, [sp, #4]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	dc38      	bgt.n	800c5e4 <_dtoa_r+0x99c>
 800c572:	9b05      	ldr	r3, [sp, #20]
 800c574:	2b02      	cmp	r3, #2
 800c576:	dd35      	ble.n	800c5e4 <_dtoa_r+0x99c>
 800c578:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800c57c:	f1b9 0f00 	cmp.w	r9, #0
 800c580:	d10d      	bne.n	800c59e <_dtoa_r+0x956>
 800c582:	4631      	mov	r1, r6
 800c584:	464b      	mov	r3, r9
 800c586:	2205      	movs	r2, #5
 800c588:	4620      	mov	r0, r4
 800c58a:	f000 fd4b 	bl	800d024 <__multadd>
 800c58e:	4601      	mov	r1, r0
 800c590:	4606      	mov	r6, r0
 800c592:	4658      	mov	r0, fp
 800c594:	f000 ffac 	bl	800d4f0 <__mcmp>
 800c598:	2800      	cmp	r0, #0
 800c59a:	f73f adbd 	bgt.w	800c118 <_dtoa_r+0x4d0>
 800c59e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5a0:	9d00      	ldr	r5, [sp, #0]
 800c5a2:	ea6f 0a03 	mvn.w	sl, r3
 800c5a6:	f04f 0800 	mov.w	r8, #0
 800c5aa:	4631      	mov	r1, r6
 800c5ac:	4620      	mov	r0, r4
 800c5ae:	f000 fd17 	bl	800cfe0 <_Bfree>
 800c5b2:	2f00      	cmp	r7, #0
 800c5b4:	f43f aeb4 	beq.w	800c320 <_dtoa_r+0x6d8>
 800c5b8:	f1b8 0f00 	cmp.w	r8, #0
 800c5bc:	d005      	beq.n	800c5ca <_dtoa_r+0x982>
 800c5be:	45b8      	cmp	r8, r7
 800c5c0:	d003      	beq.n	800c5ca <_dtoa_r+0x982>
 800c5c2:	4641      	mov	r1, r8
 800c5c4:	4620      	mov	r0, r4
 800c5c6:	f000 fd0b 	bl	800cfe0 <_Bfree>
 800c5ca:	4639      	mov	r1, r7
 800c5cc:	4620      	mov	r0, r4
 800c5ce:	f000 fd07 	bl	800cfe0 <_Bfree>
 800c5d2:	e6a5      	b.n	800c320 <_dtoa_r+0x6d8>
 800c5d4:	2600      	movs	r6, #0
 800c5d6:	4637      	mov	r7, r6
 800c5d8:	e7e1      	b.n	800c59e <_dtoa_r+0x956>
 800c5da:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c5dc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c5e0:	4637      	mov	r7, r6
 800c5e2:	e599      	b.n	800c118 <_dtoa_r+0x4d0>
 800c5e4:	9b08      	ldr	r3, [sp, #32]
 800c5e6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	f000 80fd 	beq.w	800c7ea <_dtoa_r+0xba2>
 800c5f0:	2d00      	cmp	r5, #0
 800c5f2:	dd05      	ble.n	800c600 <_dtoa_r+0x9b8>
 800c5f4:	4639      	mov	r1, r7
 800c5f6:	462a      	mov	r2, r5
 800c5f8:	4620      	mov	r0, r4
 800c5fa:	f000 ff0d 	bl	800d418 <__lshift>
 800c5fe:	4607      	mov	r7, r0
 800c600:	9b06      	ldr	r3, [sp, #24]
 800c602:	2b00      	cmp	r3, #0
 800c604:	d05c      	beq.n	800c6c0 <_dtoa_r+0xa78>
 800c606:	6879      	ldr	r1, [r7, #4]
 800c608:	4620      	mov	r0, r4
 800c60a:	f000 fca9 	bl	800cf60 <_Balloc>
 800c60e:	4605      	mov	r5, r0
 800c610:	b928      	cbnz	r0, 800c61e <_dtoa_r+0x9d6>
 800c612:	4b80      	ldr	r3, [pc, #512]	; (800c814 <_dtoa_r+0xbcc>)
 800c614:	4602      	mov	r2, r0
 800c616:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c61a:	f7ff bb2e 	b.w	800bc7a <_dtoa_r+0x32>
 800c61e:	693a      	ldr	r2, [r7, #16]
 800c620:	3202      	adds	r2, #2
 800c622:	0092      	lsls	r2, r2, #2
 800c624:	f107 010c 	add.w	r1, r7, #12
 800c628:	300c      	adds	r0, #12
 800c62a:	f7fd fc71 	bl	8009f10 <memcpy>
 800c62e:	2201      	movs	r2, #1
 800c630:	4629      	mov	r1, r5
 800c632:	4620      	mov	r0, r4
 800c634:	f000 fef0 	bl	800d418 <__lshift>
 800c638:	9b00      	ldr	r3, [sp, #0]
 800c63a:	3301      	adds	r3, #1
 800c63c:	9301      	str	r3, [sp, #4]
 800c63e:	9b00      	ldr	r3, [sp, #0]
 800c640:	444b      	add	r3, r9
 800c642:	9307      	str	r3, [sp, #28]
 800c644:	9b02      	ldr	r3, [sp, #8]
 800c646:	f003 0301 	and.w	r3, r3, #1
 800c64a:	46b8      	mov	r8, r7
 800c64c:	9306      	str	r3, [sp, #24]
 800c64e:	4607      	mov	r7, r0
 800c650:	9b01      	ldr	r3, [sp, #4]
 800c652:	4631      	mov	r1, r6
 800c654:	3b01      	subs	r3, #1
 800c656:	4658      	mov	r0, fp
 800c658:	9302      	str	r3, [sp, #8]
 800c65a:	f7ff fa69 	bl	800bb30 <quorem>
 800c65e:	4603      	mov	r3, r0
 800c660:	3330      	adds	r3, #48	; 0x30
 800c662:	9004      	str	r0, [sp, #16]
 800c664:	4641      	mov	r1, r8
 800c666:	4658      	mov	r0, fp
 800c668:	9308      	str	r3, [sp, #32]
 800c66a:	f000 ff41 	bl	800d4f0 <__mcmp>
 800c66e:	463a      	mov	r2, r7
 800c670:	4681      	mov	r9, r0
 800c672:	4631      	mov	r1, r6
 800c674:	4620      	mov	r0, r4
 800c676:	f000 ff57 	bl	800d528 <__mdiff>
 800c67a:	68c2      	ldr	r2, [r0, #12]
 800c67c:	9b08      	ldr	r3, [sp, #32]
 800c67e:	4605      	mov	r5, r0
 800c680:	bb02      	cbnz	r2, 800c6c4 <_dtoa_r+0xa7c>
 800c682:	4601      	mov	r1, r0
 800c684:	4658      	mov	r0, fp
 800c686:	f000 ff33 	bl	800d4f0 <__mcmp>
 800c68a:	9b08      	ldr	r3, [sp, #32]
 800c68c:	4602      	mov	r2, r0
 800c68e:	4629      	mov	r1, r5
 800c690:	4620      	mov	r0, r4
 800c692:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800c696:	f000 fca3 	bl	800cfe0 <_Bfree>
 800c69a:	9b05      	ldr	r3, [sp, #20]
 800c69c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c69e:	9d01      	ldr	r5, [sp, #4]
 800c6a0:	ea43 0102 	orr.w	r1, r3, r2
 800c6a4:	9b06      	ldr	r3, [sp, #24]
 800c6a6:	430b      	orrs	r3, r1
 800c6a8:	9b08      	ldr	r3, [sp, #32]
 800c6aa:	d10d      	bne.n	800c6c8 <_dtoa_r+0xa80>
 800c6ac:	2b39      	cmp	r3, #57	; 0x39
 800c6ae:	d029      	beq.n	800c704 <_dtoa_r+0xabc>
 800c6b0:	f1b9 0f00 	cmp.w	r9, #0
 800c6b4:	dd01      	ble.n	800c6ba <_dtoa_r+0xa72>
 800c6b6:	9b04      	ldr	r3, [sp, #16]
 800c6b8:	3331      	adds	r3, #49	; 0x31
 800c6ba:	9a02      	ldr	r2, [sp, #8]
 800c6bc:	7013      	strb	r3, [r2, #0]
 800c6be:	e774      	b.n	800c5aa <_dtoa_r+0x962>
 800c6c0:	4638      	mov	r0, r7
 800c6c2:	e7b9      	b.n	800c638 <_dtoa_r+0x9f0>
 800c6c4:	2201      	movs	r2, #1
 800c6c6:	e7e2      	b.n	800c68e <_dtoa_r+0xa46>
 800c6c8:	f1b9 0f00 	cmp.w	r9, #0
 800c6cc:	db06      	blt.n	800c6dc <_dtoa_r+0xa94>
 800c6ce:	9905      	ldr	r1, [sp, #20]
 800c6d0:	ea41 0909 	orr.w	r9, r1, r9
 800c6d4:	9906      	ldr	r1, [sp, #24]
 800c6d6:	ea59 0101 	orrs.w	r1, r9, r1
 800c6da:	d120      	bne.n	800c71e <_dtoa_r+0xad6>
 800c6dc:	2a00      	cmp	r2, #0
 800c6de:	ddec      	ble.n	800c6ba <_dtoa_r+0xa72>
 800c6e0:	4659      	mov	r1, fp
 800c6e2:	2201      	movs	r2, #1
 800c6e4:	4620      	mov	r0, r4
 800c6e6:	9301      	str	r3, [sp, #4]
 800c6e8:	f000 fe96 	bl	800d418 <__lshift>
 800c6ec:	4631      	mov	r1, r6
 800c6ee:	4683      	mov	fp, r0
 800c6f0:	f000 fefe 	bl	800d4f0 <__mcmp>
 800c6f4:	2800      	cmp	r0, #0
 800c6f6:	9b01      	ldr	r3, [sp, #4]
 800c6f8:	dc02      	bgt.n	800c700 <_dtoa_r+0xab8>
 800c6fa:	d1de      	bne.n	800c6ba <_dtoa_r+0xa72>
 800c6fc:	07da      	lsls	r2, r3, #31
 800c6fe:	d5dc      	bpl.n	800c6ba <_dtoa_r+0xa72>
 800c700:	2b39      	cmp	r3, #57	; 0x39
 800c702:	d1d8      	bne.n	800c6b6 <_dtoa_r+0xa6e>
 800c704:	9a02      	ldr	r2, [sp, #8]
 800c706:	2339      	movs	r3, #57	; 0x39
 800c708:	7013      	strb	r3, [r2, #0]
 800c70a:	462b      	mov	r3, r5
 800c70c:	461d      	mov	r5, r3
 800c70e:	3b01      	subs	r3, #1
 800c710:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c714:	2a39      	cmp	r2, #57	; 0x39
 800c716:	d050      	beq.n	800c7ba <_dtoa_r+0xb72>
 800c718:	3201      	adds	r2, #1
 800c71a:	701a      	strb	r2, [r3, #0]
 800c71c:	e745      	b.n	800c5aa <_dtoa_r+0x962>
 800c71e:	2a00      	cmp	r2, #0
 800c720:	dd03      	ble.n	800c72a <_dtoa_r+0xae2>
 800c722:	2b39      	cmp	r3, #57	; 0x39
 800c724:	d0ee      	beq.n	800c704 <_dtoa_r+0xabc>
 800c726:	3301      	adds	r3, #1
 800c728:	e7c7      	b.n	800c6ba <_dtoa_r+0xa72>
 800c72a:	9a01      	ldr	r2, [sp, #4]
 800c72c:	9907      	ldr	r1, [sp, #28]
 800c72e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c732:	428a      	cmp	r2, r1
 800c734:	d02a      	beq.n	800c78c <_dtoa_r+0xb44>
 800c736:	4659      	mov	r1, fp
 800c738:	2300      	movs	r3, #0
 800c73a:	220a      	movs	r2, #10
 800c73c:	4620      	mov	r0, r4
 800c73e:	f000 fc71 	bl	800d024 <__multadd>
 800c742:	45b8      	cmp	r8, r7
 800c744:	4683      	mov	fp, r0
 800c746:	f04f 0300 	mov.w	r3, #0
 800c74a:	f04f 020a 	mov.w	r2, #10
 800c74e:	4641      	mov	r1, r8
 800c750:	4620      	mov	r0, r4
 800c752:	d107      	bne.n	800c764 <_dtoa_r+0xb1c>
 800c754:	f000 fc66 	bl	800d024 <__multadd>
 800c758:	4680      	mov	r8, r0
 800c75a:	4607      	mov	r7, r0
 800c75c:	9b01      	ldr	r3, [sp, #4]
 800c75e:	3301      	adds	r3, #1
 800c760:	9301      	str	r3, [sp, #4]
 800c762:	e775      	b.n	800c650 <_dtoa_r+0xa08>
 800c764:	f000 fc5e 	bl	800d024 <__multadd>
 800c768:	4639      	mov	r1, r7
 800c76a:	4680      	mov	r8, r0
 800c76c:	2300      	movs	r3, #0
 800c76e:	220a      	movs	r2, #10
 800c770:	4620      	mov	r0, r4
 800c772:	f000 fc57 	bl	800d024 <__multadd>
 800c776:	4607      	mov	r7, r0
 800c778:	e7f0      	b.n	800c75c <_dtoa_r+0xb14>
 800c77a:	f1b9 0f00 	cmp.w	r9, #0
 800c77e:	9a00      	ldr	r2, [sp, #0]
 800c780:	bfcc      	ite	gt
 800c782:	464d      	movgt	r5, r9
 800c784:	2501      	movle	r5, #1
 800c786:	4415      	add	r5, r2
 800c788:	f04f 0800 	mov.w	r8, #0
 800c78c:	4659      	mov	r1, fp
 800c78e:	2201      	movs	r2, #1
 800c790:	4620      	mov	r0, r4
 800c792:	9301      	str	r3, [sp, #4]
 800c794:	f000 fe40 	bl	800d418 <__lshift>
 800c798:	4631      	mov	r1, r6
 800c79a:	4683      	mov	fp, r0
 800c79c:	f000 fea8 	bl	800d4f0 <__mcmp>
 800c7a0:	2800      	cmp	r0, #0
 800c7a2:	dcb2      	bgt.n	800c70a <_dtoa_r+0xac2>
 800c7a4:	d102      	bne.n	800c7ac <_dtoa_r+0xb64>
 800c7a6:	9b01      	ldr	r3, [sp, #4]
 800c7a8:	07db      	lsls	r3, r3, #31
 800c7aa:	d4ae      	bmi.n	800c70a <_dtoa_r+0xac2>
 800c7ac:	462b      	mov	r3, r5
 800c7ae:	461d      	mov	r5, r3
 800c7b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c7b4:	2a30      	cmp	r2, #48	; 0x30
 800c7b6:	d0fa      	beq.n	800c7ae <_dtoa_r+0xb66>
 800c7b8:	e6f7      	b.n	800c5aa <_dtoa_r+0x962>
 800c7ba:	9a00      	ldr	r2, [sp, #0]
 800c7bc:	429a      	cmp	r2, r3
 800c7be:	d1a5      	bne.n	800c70c <_dtoa_r+0xac4>
 800c7c0:	f10a 0a01 	add.w	sl, sl, #1
 800c7c4:	2331      	movs	r3, #49	; 0x31
 800c7c6:	e779      	b.n	800c6bc <_dtoa_r+0xa74>
 800c7c8:	4b13      	ldr	r3, [pc, #76]	; (800c818 <_dtoa_r+0xbd0>)
 800c7ca:	f7ff baaf 	b.w	800bd2c <_dtoa_r+0xe4>
 800c7ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	f47f aa86 	bne.w	800bce2 <_dtoa_r+0x9a>
 800c7d6:	4b11      	ldr	r3, [pc, #68]	; (800c81c <_dtoa_r+0xbd4>)
 800c7d8:	f7ff baa8 	b.w	800bd2c <_dtoa_r+0xe4>
 800c7dc:	f1b9 0f00 	cmp.w	r9, #0
 800c7e0:	dc03      	bgt.n	800c7ea <_dtoa_r+0xba2>
 800c7e2:	9b05      	ldr	r3, [sp, #20]
 800c7e4:	2b02      	cmp	r3, #2
 800c7e6:	f73f aec9 	bgt.w	800c57c <_dtoa_r+0x934>
 800c7ea:	9d00      	ldr	r5, [sp, #0]
 800c7ec:	4631      	mov	r1, r6
 800c7ee:	4658      	mov	r0, fp
 800c7f0:	f7ff f99e 	bl	800bb30 <quorem>
 800c7f4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c7f8:	f805 3b01 	strb.w	r3, [r5], #1
 800c7fc:	9a00      	ldr	r2, [sp, #0]
 800c7fe:	1aaa      	subs	r2, r5, r2
 800c800:	4591      	cmp	r9, r2
 800c802:	ddba      	ble.n	800c77a <_dtoa_r+0xb32>
 800c804:	4659      	mov	r1, fp
 800c806:	2300      	movs	r3, #0
 800c808:	220a      	movs	r2, #10
 800c80a:	4620      	mov	r0, r4
 800c80c:	f000 fc0a 	bl	800d024 <__multadd>
 800c810:	4683      	mov	fp, r0
 800c812:	e7eb      	b.n	800c7ec <_dtoa_r+0xba4>
 800c814:	08010934 	.word	0x08010934
 800c818:	08010b39 	.word	0x08010b39
 800c81c:	080108b1 	.word	0x080108b1

0800c820 <rshift>:
 800c820:	6903      	ldr	r3, [r0, #16]
 800c822:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c826:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c82a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c82e:	f100 0414 	add.w	r4, r0, #20
 800c832:	dd45      	ble.n	800c8c0 <rshift+0xa0>
 800c834:	f011 011f 	ands.w	r1, r1, #31
 800c838:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c83c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c840:	d10c      	bne.n	800c85c <rshift+0x3c>
 800c842:	f100 0710 	add.w	r7, r0, #16
 800c846:	4629      	mov	r1, r5
 800c848:	42b1      	cmp	r1, r6
 800c84a:	d334      	bcc.n	800c8b6 <rshift+0x96>
 800c84c:	1a9b      	subs	r3, r3, r2
 800c84e:	009b      	lsls	r3, r3, #2
 800c850:	1eea      	subs	r2, r5, #3
 800c852:	4296      	cmp	r6, r2
 800c854:	bf38      	it	cc
 800c856:	2300      	movcc	r3, #0
 800c858:	4423      	add	r3, r4
 800c85a:	e015      	b.n	800c888 <rshift+0x68>
 800c85c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c860:	f1c1 0820 	rsb	r8, r1, #32
 800c864:	40cf      	lsrs	r7, r1
 800c866:	f105 0e04 	add.w	lr, r5, #4
 800c86a:	46a1      	mov	r9, r4
 800c86c:	4576      	cmp	r6, lr
 800c86e:	46f4      	mov	ip, lr
 800c870:	d815      	bhi.n	800c89e <rshift+0x7e>
 800c872:	1a9b      	subs	r3, r3, r2
 800c874:	009a      	lsls	r2, r3, #2
 800c876:	3a04      	subs	r2, #4
 800c878:	3501      	adds	r5, #1
 800c87a:	42ae      	cmp	r6, r5
 800c87c:	bf38      	it	cc
 800c87e:	2200      	movcc	r2, #0
 800c880:	18a3      	adds	r3, r4, r2
 800c882:	50a7      	str	r7, [r4, r2]
 800c884:	b107      	cbz	r7, 800c888 <rshift+0x68>
 800c886:	3304      	adds	r3, #4
 800c888:	1b1a      	subs	r2, r3, r4
 800c88a:	42a3      	cmp	r3, r4
 800c88c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c890:	bf08      	it	eq
 800c892:	2300      	moveq	r3, #0
 800c894:	6102      	str	r2, [r0, #16]
 800c896:	bf08      	it	eq
 800c898:	6143      	streq	r3, [r0, #20]
 800c89a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c89e:	f8dc c000 	ldr.w	ip, [ip]
 800c8a2:	fa0c fc08 	lsl.w	ip, ip, r8
 800c8a6:	ea4c 0707 	orr.w	r7, ip, r7
 800c8aa:	f849 7b04 	str.w	r7, [r9], #4
 800c8ae:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c8b2:	40cf      	lsrs	r7, r1
 800c8b4:	e7da      	b.n	800c86c <rshift+0x4c>
 800c8b6:	f851 cb04 	ldr.w	ip, [r1], #4
 800c8ba:	f847 cf04 	str.w	ip, [r7, #4]!
 800c8be:	e7c3      	b.n	800c848 <rshift+0x28>
 800c8c0:	4623      	mov	r3, r4
 800c8c2:	e7e1      	b.n	800c888 <rshift+0x68>

0800c8c4 <__hexdig_fun>:
 800c8c4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c8c8:	2b09      	cmp	r3, #9
 800c8ca:	d802      	bhi.n	800c8d2 <__hexdig_fun+0xe>
 800c8cc:	3820      	subs	r0, #32
 800c8ce:	b2c0      	uxtb	r0, r0
 800c8d0:	4770      	bx	lr
 800c8d2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c8d6:	2b05      	cmp	r3, #5
 800c8d8:	d801      	bhi.n	800c8de <__hexdig_fun+0x1a>
 800c8da:	3847      	subs	r0, #71	; 0x47
 800c8dc:	e7f7      	b.n	800c8ce <__hexdig_fun+0xa>
 800c8de:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c8e2:	2b05      	cmp	r3, #5
 800c8e4:	d801      	bhi.n	800c8ea <__hexdig_fun+0x26>
 800c8e6:	3827      	subs	r0, #39	; 0x27
 800c8e8:	e7f1      	b.n	800c8ce <__hexdig_fun+0xa>
 800c8ea:	2000      	movs	r0, #0
 800c8ec:	4770      	bx	lr
	...

0800c8f0 <__gethex>:
 800c8f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8f4:	ed2d 8b02 	vpush	{d8}
 800c8f8:	b089      	sub	sp, #36	; 0x24
 800c8fa:	ee08 0a10 	vmov	s16, r0
 800c8fe:	9304      	str	r3, [sp, #16]
 800c900:	4bbc      	ldr	r3, [pc, #752]	; (800cbf4 <__gethex+0x304>)
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	9301      	str	r3, [sp, #4]
 800c906:	4618      	mov	r0, r3
 800c908:	468b      	mov	fp, r1
 800c90a:	4690      	mov	r8, r2
 800c90c:	f7f3 fc68 	bl	80001e0 <strlen>
 800c910:	9b01      	ldr	r3, [sp, #4]
 800c912:	f8db 2000 	ldr.w	r2, [fp]
 800c916:	4403      	add	r3, r0
 800c918:	4682      	mov	sl, r0
 800c91a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c91e:	9305      	str	r3, [sp, #20]
 800c920:	1c93      	adds	r3, r2, #2
 800c922:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c926:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c92a:	32fe      	adds	r2, #254	; 0xfe
 800c92c:	18d1      	adds	r1, r2, r3
 800c92e:	461f      	mov	r7, r3
 800c930:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c934:	9100      	str	r1, [sp, #0]
 800c936:	2830      	cmp	r0, #48	; 0x30
 800c938:	d0f8      	beq.n	800c92c <__gethex+0x3c>
 800c93a:	f7ff ffc3 	bl	800c8c4 <__hexdig_fun>
 800c93e:	4604      	mov	r4, r0
 800c940:	2800      	cmp	r0, #0
 800c942:	d13a      	bne.n	800c9ba <__gethex+0xca>
 800c944:	9901      	ldr	r1, [sp, #4]
 800c946:	4652      	mov	r2, sl
 800c948:	4638      	mov	r0, r7
 800c94a:	f7fe fa08 	bl	800ad5e <strncmp>
 800c94e:	4605      	mov	r5, r0
 800c950:	2800      	cmp	r0, #0
 800c952:	d168      	bne.n	800ca26 <__gethex+0x136>
 800c954:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c958:	eb07 060a 	add.w	r6, r7, sl
 800c95c:	f7ff ffb2 	bl	800c8c4 <__hexdig_fun>
 800c960:	2800      	cmp	r0, #0
 800c962:	d062      	beq.n	800ca2a <__gethex+0x13a>
 800c964:	4633      	mov	r3, r6
 800c966:	7818      	ldrb	r0, [r3, #0]
 800c968:	2830      	cmp	r0, #48	; 0x30
 800c96a:	461f      	mov	r7, r3
 800c96c:	f103 0301 	add.w	r3, r3, #1
 800c970:	d0f9      	beq.n	800c966 <__gethex+0x76>
 800c972:	f7ff ffa7 	bl	800c8c4 <__hexdig_fun>
 800c976:	2301      	movs	r3, #1
 800c978:	fab0 f480 	clz	r4, r0
 800c97c:	0964      	lsrs	r4, r4, #5
 800c97e:	4635      	mov	r5, r6
 800c980:	9300      	str	r3, [sp, #0]
 800c982:	463a      	mov	r2, r7
 800c984:	4616      	mov	r6, r2
 800c986:	3201      	adds	r2, #1
 800c988:	7830      	ldrb	r0, [r6, #0]
 800c98a:	f7ff ff9b 	bl	800c8c4 <__hexdig_fun>
 800c98e:	2800      	cmp	r0, #0
 800c990:	d1f8      	bne.n	800c984 <__gethex+0x94>
 800c992:	9901      	ldr	r1, [sp, #4]
 800c994:	4652      	mov	r2, sl
 800c996:	4630      	mov	r0, r6
 800c998:	f7fe f9e1 	bl	800ad5e <strncmp>
 800c99c:	b980      	cbnz	r0, 800c9c0 <__gethex+0xd0>
 800c99e:	b94d      	cbnz	r5, 800c9b4 <__gethex+0xc4>
 800c9a0:	eb06 050a 	add.w	r5, r6, sl
 800c9a4:	462a      	mov	r2, r5
 800c9a6:	4616      	mov	r6, r2
 800c9a8:	3201      	adds	r2, #1
 800c9aa:	7830      	ldrb	r0, [r6, #0]
 800c9ac:	f7ff ff8a 	bl	800c8c4 <__hexdig_fun>
 800c9b0:	2800      	cmp	r0, #0
 800c9b2:	d1f8      	bne.n	800c9a6 <__gethex+0xb6>
 800c9b4:	1bad      	subs	r5, r5, r6
 800c9b6:	00ad      	lsls	r5, r5, #2
 800c9b8:	e004      	b.n	800c9c4 <__gethex+0xd4>
 800c9ba:	2400      	movs	r4, #0
 800c9bc:	4625      	mov	r5, r4
 800c9be:	e7e0      	b.n	800c982 <__gethex+0x92>
 800c9c0:	2d00      	cmp	r5, #0
 800c9c2:	d1f7      	bne.n	800c9b4 <__gethex+0xc4>
 800c9c4:	7833      	ldrb	r3, [r6, #0]
 800c9c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c9ca:	2b50      	cmp	r3, #80	; 0x50
 800c9cc:	d13b      	bne.n	800ca46 <__gethex+0x156>
 800c9ce:	7873      	ldrb	r3, [r6, #1]
 800c9d0:	2b2b      	cmp	r3, #43	; 0x2b
 800c9d2:	d02c      	beq.n	800ca2e <__gethex+0x13e>
 800c9d4:	2b2d      	cmp	r3, #45	; 0x2d
 800c9d6:	d02e      	beq.n	800ca36 <__gethex+0x146>
 800c9d8:	1c71      	adds	r1, r6, #1
 800c9da:	f04f 0900 	mov.w	r9, #0
 800c9de:	7808      	ldrb	r0, [r1, #0]
 800c9e0:	f7ff ff70 	bl	800c8c4 <__hexdig_fun>
 800c9e4:	1e43      	subs	r3, r0, #1
 800c9e6:	b2db      	uxtb	r3, r3
 800c9e8:	2b18      	cmp	r3, #24
 800c9ea:	d82c      	bhi.n	800ca46 <__gethex+0x156>
 800c9ec:	f1a0 0210 	sub.w	r2, r0, #16
 800c9f0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c9f4:	f7ff ff66 	bl	800c8c4 <__hexdig_fun>
 800c9f8:	1e43      	subs	r3, r0, #1
 800c9fa:	b2db      	uxtb	r3, r3
 800c9fc:	2b18      	cmp	r3, #24
 800c9fe:	d91d      	bls.n	800ca3c <__gethex+0x14c>
 800ca00:	f1b9 0f00 	cmp.w	r9, #0
 800ca04:	d000      	beq.n	800ca08 <__gethex+0x118>
 800ca06:	4252      	negs	r2, r2
 800ca08:	4415      	add	r5, r2
 800ca0a:	f8cb 1000 	str.w	r1, [fp]
 800ca0e:	b1e4      	cbz	r4, 800ca4a <__gethex+0x15a>
 800ca10:	9b00      	ldr	r3, [sp, #0]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	bf14      	ite	ne
 800ca16:	2700      	movne	r7, #0
 800ca18:	2706      	moveq	r7, #6
 800ca1a:	4638      	mov	r0, r7
 800ca1c:	b009      	add	sp, #36	; 0x24
 800ca1e:	ecbd 8b02 	vpop	{d8}
 800ca22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca26:	463e      	mov	r6, r7
 800ca28:	4625      	mov	r5, r4
 800ca2a:	2401      	movs	r4, #1
 800ca2c:	e7ca      	b.n	800c9c4 <__gethex+0xd4>
 800ca2e:	f04f 0900 	mov.w	r9, #0
 800ca32:	1cb1      	adds	r1, r6, #2
 800ca34:	e7d3      	b.n	800c9de <__gethex+0xee>
 800ca36:	f04f 0901 	mov.w	r9, #1
 800ca3a:	e7fa      	b.n	800ca32 <__gethex+0x142>
 800ca3c:	230a      	movs	r3, #10
 800ca3e:	fb03 0202 	mla	r2, r3, r2, r0
 800ca42:	3a10      	subs	r2, #16
 800ca44:	e7d4      	b.n	800c9f0 <__gethex+0x100>
 800ca46:	4631      	mov	r1, r6
 800ca48:	e7df      	b.n	800ca0a <__gethex+0x11a>
 800ca4a:	1bf3      	subs	r3, r6, r7
 800ca4c:	3b01      	subs	r3, #1
 800ca4e:	4621      	mov	r1, r4
 800ca50:	2b07      	cmp	r3, #7
 800ca52:	dc0b      	bgt.n	800ca6c <__gethex+0x17c>
 800ca54:	ee18 0a10 	vmov	r0, s16
 800ca58:	f000 fa82 	bl	800cf60 <_Balloc>
 800ca5c:	4604      	mov	r4, r0
 800ca5e:	b940      	cbnz	r0, 800ca72 <__gethex+0x182>
 800ca60:	4b65      	ldr	r3, [pc, #404]	; (800cbf8 <__gethex+0x308>)
 800ca62:	4602      	mov	r2, r0
 800ca64:	21de      	movs	r1, #222	; 0xde
 800ca66:	4865      	ldr	r0, [pc, #404]	; (800cbfc <__gethex+0x30c>)
 800ca68:	f001 fd92 	bl	800e590 <__assert_func>
 800ca6c:	3101      	adds	r1, #1
 800ca6e:	105b      	asrs	r3, r3, #1
 800ca70:	e7ee      	b.n	800ca50 <__gethex+0x160>
 800ca72:	f100 0914 	add.w	r9, r0, #20
 800ca76:	f04f 0b00 	mov.w	fp, #0
 800ca7a:	f1ca 0301 	rsb	r3, sl, #1
 800ca7e:	f8cd 9008 	str.w	r9, [sp, #8]
 800ca82:	f8cd b000 	str.w	fp, [sp]
 800ca86:	9306      	str	r3, [sp, #24]
 800ca88:	42b7      	cmp	r7, r6
 800ca8a:	d340      	bcc.n	800cb0e <__gethex+0x21e>
 800ca8c:	9802      	ldr	r0, [sp, #8]
 800ca8e:	9b00      	ldr	r3, [sp, #0]
 800ca90:	f840 3b04 	str.w	r3, [r0], #4
 800ca94:	eba0 0009 	sub.w	r0, r0, r9
 800ca98:	1080      	asrs	r0, r0, #2
 800ca9a:	0146      	lsls	r6, r0, #5
 800ca9c:	6120      	str	r0, [r4, #16]
 800ca9e:	4618      	mov	r0, r3
 800caa0:	f000 fb54 	bl	800d14c <__hi0bits>
 800caa4:	1a30      	subs	r0, r6, r0
 800caa6:	f8d8 6000 	ldr.w	r6, [r8]
 800caaa:	42b0      	cmp	r0, r6
 800caac:	dd63      	ble.n	800cb76 <__gethex+0x286>
 800caae:	1b87      	subs	r7, r0, r6
 800cab0:	4639      	mov	r1, r7
 800cab2:	4620      	mov	r0, r4
 800cab4:	f000 feee 	bl	800d894 <__any_on>
 800cab8:	4682      	mov	sl, r0
 800caba:	b1a8      	cbz	r0, 800cae8 <__gethex+0x1f8>
 800cabc:	1e7b      	subs	r3, r7, #1
 800cabe:	1159      	asrs	r1, r3, #5
 800cac0:	f003 021f 	and.w	r2, r3, #31
 800cac4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800cac8:	f04f 0a01 	mov.w	sl, #1
 800cacc:	fa0a f202 	lsl.w	r2, sl, r2
 800cad0:	420a      	tst	r2, r1
 800cad2:	d009      	beq.n	800cae8 <__gethex+0x1f8>
 800cad4:	4553      	cmp	r3, sl
 800cad6:	dd05      	ble.n	800cae4 <__gethex+0x1f4>
 800cad8:	1eb9      	subs	r1, r7, #2
 800cada:	4620      	mov	r0, r4
 800cadc:	f000 feda 	bl	800d894 <__any_on>
 800cae0:	2800      	cmp	r0, #0
 800cae2:	d145      	bne.n	800cb70 <__gethex+0x280>
 800cae4:	f04f 0a02 	mov.w	sl, #2
 800cae8:	4639      	mov	r1, r7
 800caea:	4620      	mov	r0, r4
 800caec:	f7ff fe98 	bl	800c820 <rshift>
 800caf0:	443d      	add	r5, r7
 800caf2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800caf6:	42ab      	cmp	r3, r5
 800caf8:	da4c      	bge.n	800cb94 <__gethex+0x2a4>
 800cafa:	ee18 0a10 	vmov	r0, s16
 800cafe:	4621      	mov	r1, r4
 800cb00:	f000 fa6e 	bl	800cfe0 <_Bfree>
 800cb04:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cb06:	2300      	movs	r3, #0
 800cb08:	6013      	str	r3, [r2, #0]
 800cb0a:	27a3      	movs	r7, #163	; 0xa3
 800cb0c:	e785      	b.n	800ca1a <__gethex+0x12a>
 800cb0e:	1e73      	subs	r3, r6, #1
 800cb10:	9a05      	ldr	r2, [sp, #20]
 800cb12:	9303      	str	r3, [sp, #12]
 800cb14:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cb18:	4293      	cmp	r3, r2
 800cb1a:	d019      	beq.n	800cb50 <__gethex+0x260>
 800cb1c:	f1bb 0f20 	cmp.w	fp, #32
 800cb20:	d107      	bne.n	800cb32 <__gethex+0x242>
 800cb22:	9b02      	ldr	r3, [sp, #8]
 800cb24:	9a00      	ldr	r2, [sp, #0]
 800cb26:	f843 2b04 	str.w	r2, [r3], #4
 800cb2a:	9302      	str	r3, [sp, #8]
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	9300      	str	r3, [sp, #0]
 800cb30:	469b      	mov	fp, r3
 800cb32:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800cb36:	f7ff fec5 	bl	800c8c4 <__hexdig_fun>
 800cb3a:	9b00      	ldr	r3, [sp, #0]
 800cb3c:	f000 000f 	and.w	r0, r0, #15
 800cb40:	fa00 f00b 	lsl.w	r0, r0, fp
 800cb44:	4303      	orrs	r3, r0
 800cb46:	9300      	str	r3, [sp, #0]
 800cb48:	f10b 0b04 	add.w	fp, fp, #4
 800cb4c:	9b03      	ldr	r3, [sp, #12]
 800cb4e:	e00d      	b.n	800cb6c <__gethex+0x27c>
 800cb50:	9b03      	ldr	r3, [sp, #12]
 800cb52:	9a06      	ldr	r2, [sp, #24]
 800cb54:	4413      	add	r3, r2
 800cb56:	42bb      	cmp	r3, r7
 800cb58:	d3e0      	bcc.n	800cb1c <__gethex+0x22c>
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	9901      	ldr	r1, [sp, #4]
 800cb5e:	9307      	str	r3, [sp, #28]
 800cb60:	4652      	mov	r2, sl
 800cb62:	f7fe f8fc 	bl	800ad5e <strncmp>
 800cb66:	9b07      	ldr	r3, [sp, #28]
 800cb68:	2800      	cmp	r0, #0
 800cb6a:	d1d7      	bne.n	800cb1c <__gethex+0x22c>
 800cb6c:	461e      	mov	r6, r3
 800cb6e:	e78b      	b.n	800ca88 <__gethex+0x198>
 800cb70:	f04f 0a03 	mov.w	sl, #3
 800cb74:	e7b8      	b.n	800cae8 <__gethex+0x1f8>
 800cb76:	da0a      	bge.n	800cb8e <__gethex+0x29e>
 800cb78:	1a37      	subs	r7, r6, r0
 800cb7a:	4621      	mov	r1, r4
 800cb7c:	ee18 0a10 	vmov	r0, s16
 800cb80:	463a      	mov	r2, r7
 800cb82:	f000 fc49 	bl	800d418 <__lshift>
 800cb86:	1bed      	subs	r5, r5, r7
 800cb88:	4604      	mov	r4, r0
 800cb8a:	f100 0914 	add.w	r9, r0, #20
 800cb8e:	f04f 0a00 	mov.w	sl, #0
 800cb92:	e7ae      	b.n	800caf2 <__gethex+0x202>
 800cb94:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800cb98:	42a8      	cmp	r0, r5
 800cb9a:	dd72      	ble.n	800cc82 <__gethex+0x392>
 800cb9c:	1b45      	subs	r5, r0, r5
 800cb9e:	42ae      	cmp	r6, r5
 800cba0:	dc36      	bgt.n	800cc10 <__gethex+0x320>
 800cba2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cba6:	2b02      	cmp	r3, #2
 800cba8:	d02a      	beq.n	800cc00 <__gethex+0x310>
 800cbaa:	2b03      	cmp	r3, #3
 800cbac:	d02c      	beq.n	800cc08 <__gethex+0x318>
 800cbae:	2b01      	cmp	r3, #1
 800cbb0:	d115      	bne.n	800cbde <__gethex+0x2ee>
 800cbb2:	42ae      	cmp	r6, r5
 800cbb4:	d113      	bne.n	800cbde <__gethex+0x2ee>
 800cbb6:	2e01      	cmp	r6, #1
 800cbb8:	d10b      	bne.n	800cbd2 <__gethex+0x2e2>
 800cbba:	9a04      	ldr	r2, [sp, #16]
 800cbbc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cbc0:	6013      	str	r3, [r2, #0]
 800cbc2:	2301      	movs	r3, #1
 800cbc4:	6123      	str	r3, [r4, #16]
 800cbc6:	f8c9 3000 	str.w	r3, [r9]
 800cbca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cbcc:	2762      	movs	r7, #98	; 0x62
 800cbce:	601c      	str	r4, [r3, #0]
 800cbd0:	e723      	b.n	800ca1a <__gethex+0x12a>
 800cbd2:	1e71      	subs	r1, r6, #1
 800cbd4:	4620      	mov	r0, r4
 800cbd6:	f000 fe5d 	bl	800d894 <__any_on>
 800cbda:	2800      	cmp	r0, #0
 800cbdc:	d1ed      	bne.n	800cbba <__gethex+0x2ca>
 800cbde:	ee18 0a10 	vmov	r0, s16
 800cbe2:	4621      	mov	r1, r4
 800cbe4:	f000 f9fc 	bl	800cfe0 <_Bfree>
 800cbe8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cbea:	2300      	movs	r3, #0
 800cbec:	6013      	str	r3, [r2, #0]
 800cbee:	2750      	movs	r7, #80	; 0x50
 800cbf0:	e713      	b.n	800ca1a <__gethex+0x12a>
 800cbf2:	bf00      	nop
 800cbf4:	080109b0 	.word	0x080109b0
 800cbf8:	08010934 	.word	0x08010934
 800cbfc:	08010945 	.word	0x08010945
 800cc00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d1eb      	bne.n	800cbde <__gethex+0x2ee>
 800cc06:	e7d8      	b.n	800cbba <__gethex+0x2ca>
 800cc08:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d1d5      	bne.n	800cbba <__gethex+0x2ca>
 800cc0e:	e7e6      	b.n	800cbde <__gethex+0x2ee>
 800cc10:	1e6f      	subs	r7, r5, #1
 800cc12:	f1ba 0f00 	cmp.w	sl, #0
 800cc16:	d131      	bne.n	800cc7c <__gethex+0x38c>
 800cc18:	b127      	cbz	r7, 800cc24 <__gethex+0x334>
 800cc1a:	4639      	mov	r1, r7
 800cc1c:	4620      	mov	r0, r4
 800cc1e:	f000 fe39 	bl	800d894 <__any_on>
 800cc22:	4682      	mov	sl, r0
 800cc24:	117b      	asrs	r3, r7, #5
 800cc26:	2101      	movs	r1, #1
 800cc28:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800cc2c:	f007 071f 	and.w	r7, r7, #31
 800cc30:	fa01 f707 	lsl.w	r7, r1, r7
 800cc34:	421f      	tst	r7, r3
 800cc36:	4629      	mov	r1, r5
 800cc38:	4620      	mov	r0, r4
 800cc3a:	bf18      	it	ne
 800cc3c:	f04a 0a02 	orrne.w	sl, sl, #2
 800cc40:	1b76      	subs	r6, r6, r5
 800cc42:	f7ff fded 	bl	800c820 <rshift>
 800cc46:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cc4a:	2702      	movs	r7, #2
 800cc4c:	f1ba 0f00 	cmp.w	sl, #0
 800cc50:	d048      	beq.n	800cce4 <__gethex+0x3f4>
 800cc52:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cc56:	2b02      	cmp	r3, #2
 800cc58:	d015      	beq.n	800cc86 <__gethex+0x396>
 800cc5a:	2b03      	cmp	r3, #3
 800cc5c:	d017      	beq.n	800cc8e <__gethex+0x39e>
 800cc5e:	2b01      	cmp	r3, #1
 800cc60:	d109      	bne.n	800cc76 <__gethex+0x386>
 800cc62:	f01a 0f02 	tst.w	sl, #2
 800cc66:	d006      	beq.n	800cc76 <__gethex+0x386>
 800cc68:	f8d9 0000 	ldr.w	r0, [r9]
 800cc6c:	ea4a 0a00 	orr.w	sl, sl, r0
 800cc70:	f01a 0f01 	tst.w	sl, #1
 800cc74:	d10e      	bne.n	800cc94 <__gethex+0x3a4>
 800cc76:	f047 0710 	orr.w	r7, r7, #16
 800cc7a:	e033      	b.n	800cce4 <__gethex+0x3f4>
 800cc7c:	f04f 0a01 	mov.w	sl, #1
 800cc80:	e7d0      	b.n	800cc24 <__gethex+0x334>
 800cc82:	2701      	movs	r7, #1
 800cc84:	e7e2      	b.n	800cc4c <__gethex+0x35c>
 800cc86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cc88:	f1c3 0301 	rsb	r3, r3, #1
 800cc8c:	9315      	str	r3, [sp, #84]	; 0x54
 800cc8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d0f0      	beq.n	800cc76 <__gethex+0x386>
 800cc94:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cc98:	f104 0314 	add.w	r3, r4, #20
 800cc9c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cca0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cca4:	f04f 0c00 	mov.w	ip, #0
 800cca8:	4618      	mov	r0, r3
 800ccaa:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccae:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ccb2:	d01c      	beq.n	800ccee <__gethex+0x3fe>
 800ccb4:	3201      	adds	r2, #1
 800ccb6:	6002      	str	r2, [r0, #0]
 800ccb8:	2f02      	cmp	r7, #2
 800ccba:	f104 0314 	add.w	r3, r4, #20
 800ccbe:	d13f      	bne.n	800cd40 <__gethex+0x450>
 800ccc0:	f8d8 2000 	ldr.w	r2, [r8]
 800ccc4:	3a01      	subs	r2, #1
 800ccc6:	42b2      	cmp	r2, r6
 800ccc8:	d10a      	bne.n	800cce0 <__gethex+0x3f0>
 800ccca:	1171      	asrs	r1, r6, #5
 800cccc:	2201      	movs	r2, #1
 800ccce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ccd2:	f006 061f 	and.w	r6, r6, #31
 800ccd6:	fa02 f606 	lsl.w	r6, r2, r6
 800ccda:	421e      	tst	r6, r3
 800ccdc:	bf18      	it	ne
 800ccde:	4617      	movne	r7, r2
 800cce0:	f047 0720 	orr.w	r7, r7, #32
 800cce4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cce6:	601c      	str	r4, [r3, #0]
 800cce8:	9b04      	ldr	r3, [sp, #16]
 800ccea:	601d      	str	r5, [r3, #0]
 800ccec:	e695      	b.n	800ca1a <__gethex+0x12a>
 800ccee:	4299      	cmp	r1, r3
 800ccf0:	f843 cc04 	str.w	ip, [r3, #-4]
 800ccf4:	d8d8      	bhi.n	800cca8 <__gethex+0x3b8>
 800ccf6:	68a3      	ldr	r3, [r4, #8]
 800ccf8:	459b      	cmp	fp, r3
 800ccfa:	db19      	blt.n	800cd30 <__gethex+0x440>
 800ccfc:	6861      	ldr	r1, [r4, #4]
 800ccfe:	ee18 0a10 	vmov	r0, s16
 800cd02:	3101      	adds	r1, #1
 800cd04:	f000 f92c 	bl	800cf60 <_Balloc>
 800cd08:	4681      	mov	r9, r0
 800cd0a:	b918      	cbnz	r0, 800cd14 <__gethex+0x424>
 800cd0c:	4b1a      	ldr	r3, [pc, #104]	; (800cd78 <__gethex+0x488>)
 800cd0e:	4602      	mov	r2, r0
 800cd10:	2184      	movs	r1, #132	; 0x84
 800cd12:	e6a8      	b.n	800ca66 <__gethex+0x176>
 800cd14:	6922      	ldr	r2, [r4, #16]
 800cd16:	3202      	adds	r2, #2
 800cd18:	f104 010c 	add.w	r1, r4, #12
 800cd1c:	0092      	lsls	r2, r2, #2
 800cd1e:	300c      	adds	r0, #12
 800cd20:	f7fd f8f6 	bl	8009f10 <memcpy>
 800cd24:	4621      	mov	r1, r4
 800cd26:	ee18 0a10 	vmov	r0, s16
 800cd2a:	f000 f959 	bl	800cfe0 <_Bfree>
 800cd2e:	464c      	mov	r4, r9
 800cd30:	6923      	ldr	r3, [r4, #16]
 800cd32:	1c5a      	adds	r2, r3, #1
 800cd34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cd38:	6122      	str	r2, [r4, #16]
 800cd3a:	2201      	movs	r2, #1
 800cd3c:	615a      	str	r2, [r3, #20]
 800cd3e:	e7bb      	b.n	800ccb8 <__gethex+0x3c8>
 800cd40:	6922      	ldr	r2, [r4, #16]
 800cd42:	455a      	cmp	r2, fp
 800cd44:	dd0b      	ble.n	800cd5e <__gethex+0x46e>
 800cd46:	2101      	movs	r1, #1
 800cd48:	4620      	mov	r0, r4
 800cd4a:	f7ff fd69 	bl	800c820 <rshift>
 800cd4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cd52:	3501      	adds	r5, #1
 800cd54:	42ab      	cmp	r3, r5
 800cd56:	f6ff aed0 	blt.w	800cafa <__gethex+0x20a>
 800cd5a:	2701      	movs	r7, #1
 800cd5c:	e7c0      	b.n	800cce0 <__gethex+0x3f0>
 800cd5e:	f016 061f 	ands.w	r6, r6, #31
 800cd62:	d0fa      	beq.n	800cd5a <__gethex+0x46a>
 800cd64:	449a      	add	sl, r3
 800cd66:	f1c6 0620 	rsb	r6, r6, #32
 800cd6a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800cd6e:	f000 f9ed 	bl	800d14c <__hi0bits>
 800cd72:	42b0      	cmp	r0, r6
 800cd74:	dbe7      	blt.n	800cd46 <__gethex+0x456>
 800cd76:	e7f0      	b.n	800cd5a <__gethex+0x46a>
 800cd78:	08010934 	.word	0x08010934

0800cd7c <L_shift>:
 800cd7c:	f1c2 0208 	rsb	r2, r2, #8
 800cd80:	0092      	lsls	r2, r2, #2
 800cd82:	b570      	push	{r4, r5, r6, lr}
 800cd84:	f1c2 0620 	rsb	r6, r2, #32
 800cd88:	6843      	ldr	r3, [r0, #4]
 800cd8a:	6804      	ldr	r4, [r0, #0]
 800cd8c:	fa03 f506 	lsl.w	r5, r3, r6
 800cd90:	432c      	orrs	r4, r5
 800cd92:	40d3      	lsrs	r3, r2
 800cd94:	6004      	str	r4, [r0, #0]
 800cd96:	f840 3f04 	str.w	r3, [r0, #4]!
 800cd9a:	4288      	cmp	r0, r1
 800cd9c:	d3f4      	bcc.n	800cd88 <L_shift+0xc>
 800cd9e:	bd70      	pop	{r4, r5, r6, pc}

0800cda0 <__match>:
 800cda0:	b530      	push	{r4, r5, lr}
 800cda2:	6803      	ldr	r3, [r0, #0]
 800cda4:	3301      	adds	r3, #1
 800cda6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cdaa:	b914      	cbnz	r4, 800cdb2 <__match+0x12>
 800cdac:	6003      	str	r3, [r0, #0]
 800cdae:	2001      	movs	r0, #1
 800cdb0:	bd30      	pop	{r4, r5, pc}
 800cdb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdb6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cdba:	2d19      	cmp	r5, #25
 800cdbc:	bf98      	it	ls
 800cdbe:	3220      	addls	r2, #32
 800cdc0:	42a2      	cmp	r2, r4
 800cdc2:	d0f0      	beq.n	800cda6 <__match+0x6>
 800cdc4:	2000      	movs	r0, #0
 800cdc6:	e7f3      	b.n	800cdb0 <__match+0x10>

0800cdc8 <__hexnan>:
 800cdc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdcc:	680b      	ldr	r3, [r1, #0]
 800cdce:	6801      	ldr	r1, [r0, #0]
 800cdd0:	115e      	asrs	r6, r3, #5
 800cdd2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cdd6:	f013 031f 	ands.w	r3, r3, #31
 800cdda:	b087      	sub	sp, #28
 800cddc:	bf18      	it	ne
 800cdde:	3604      	addne	r6, #4
 800cde0:	2500      	movs	r5, #0
 800cde2:	1f37      	subs	r7, r6, #4
 800cde4:	4682      	mov	sl, r0
 800cde6:	4690      	mov	r8, r2
 800cde8:	9301      	str	r3, [sp, #4]
 800cdea:	f846 5c04 	str.w	r5, [r6, #-4]
 800cdee:	46b9      	mov	r9, r7
 800cdf0:	463c      	mov	r4, r7
 800cdf2:	9502      	str	r5, [sp, #8]
 800cdf4:	46ab      	mov	fp, r5
 800cdf6:	784a      	ldrb	r2, [r1, #1]
 800cdf8:	1c4b      	adds	r3, r1, #1
 800cdfa:	9303      	str	r3, [sp, #12]
 800cdfc:	b342      	cbz	r2, 800ce50 <__hexnan+0x88>
 800cdfe:	4610      	mov	r0, r2
 800ce00:	9105      	str	r1, [sp, #20]
 800ce02:	9204      	str	r2, [sp, #16]
 800ce04:	f7ff fd5e 	bl	800c8c4 <__hexdig_fun>
 800ce08:	2800      	cmp	r0, #0
 800ce0a:	d14f      	bne.n	800ceac <__hexnan+0xe4>
 800ce0c:	9a04      	ldr	r2, [sp, #16]
 800ce0e:	9905      	ldr	r1, [sp, #20]
 800ce10:	2a20      	cmp	r2, #32
 800ce12:	d818      	bhi.n	800ce46 <__hexnan+0x7e>
 800ce14:	9b02      	ldr	r3, [sp, #8]
 800ce16:	459b      	cmp	fp, r3
 800ce18:	dd13      	ble.n	800ce42 <__hexnan+0x7a>
 800ce1a:	454c      	cmp	r4, r9
 800ce1c:	d206      	bcs.n	800ce2c <__hexnan+0x64>
 800ce1e:	2d07      	cmp	r5, #7
 800ce20:	dc04      	bgt.n	800ce2c <__hexnan+0x64>
 800ce22:	462a      	mov	r2, r5
 800ce24:	4649      	mov	r1, r9
 800ce26:	4620      	mov	r0, r4
 800ce28:	f7ff ffa8 	bl	800cd7c <L_shift>
 800ce2c:	4544      	cmp	r4, r8
 800ce2e:	d950      	bls.n	800ced2 <__hexnan+0x10a>
 800ce30:	2300      	movs	r3, #0
 800ce32:	f1a4 0904 	sub.w	r9, r4, #4
 800ce36:	f844 3c04 	str.w	r3, [r4, #-4]
 800ce3a:	f8cd b008 	str.w	fp, [sp, #8]
 800ce3e:	464c      	mov	r4, r9
 800ce40:	461d      	mov	r5, r3
 800ce42:	9903      	ldr	r1, [sp, #12]
 800ce44:	e7d7      	b.n	800cdf6 <__hexnan+0x2e>
 800ce46:	2a29      	cmp	r2, #41	; 0x29
 800ce48:	d156      	bne.n	800cef8 <__hexnan+0x130>
 800ce4a:	3102      	adds	r1, #2
 800ce4c:	f8ca 1000 	str.w	r1, [sl]
 800ce50:	f1bb 0f00 	cmp.w	fp, #0
 800ce54:	d050      	beq.n	800cef8 <__hexnan+0x130>
 800ce56:	454c      	cmp	r4, r9
 800ce58:	d206      	bcs.n	800ce68 <__hexnan+0xa0>
 800ce5a:	2d07      	cmp	r5, #7
 800ce5c:	dc04      	bgt.n	800ce68 <__hexnan+0xa0>
 800ce5e:	462a      	mov	r2, r5
 800ce60:	4649      	mov	r1, r9
 800ce62:	4620      	mov	r0, r4
 800ce64:	f7ff ff8a 	bl	800cd7c <L_shift>
 800ce68:	4544      	cmp	r4, r8
 800ce6a:	d934      	bls.n	800ced6 <__hexnan+0x10e>
 800ce6c:	f1a8 0204 	sub.w	r2, r8, #4
 800ce70:	4623      	mov	r3, r4
 800ce72:	f853 1b04 	ldr.w	r1, [r3], #4
 800ce76:	f842 1f04 	str.w	r1, [r2, #4]!
 800ce7a:	429f      	cmp	r7, r3
 800ce7c:	d2f9      	bcs.n	800ce72 <__hexnan+0xaa>
 800ce7e:	1b3b      	subs	r3, r7, r4
 800ce80:	f023 0303 	bic.w	r3, r3, #3
 800ce84:	3304      	adds	r3, #4
 800ce86:	3401      	adds	r4, #1
 800ce88:	3e03      	subs	r6, #3
 800ce8a:	42b4      	cmp	r4, r6
 800ce8c:	bf88      	it	hi
 800ce8e:	2304      	movhi	r3, #4
 800ce90:	4443      	add	r3, r8
 800ce92:	2200      	movs	r2, #0
 800ce94:	f843 2b04 	str.w	r2, [r3], #4
 800ce98:	429f      	cmp	r7, r3
 800ce9a:	d2fb      	bcs.n	800ce94 <__hexnan+0xcc>
 800ce9c:	683b      	ldr	r3, [r7, #0]
 800ce9e:	b91b      	cbnz	r3, 800cea8 <__hexnan+0xe0>
 800cea0:	4547      	cmp	r7, r8
 800cea2:	d127      	bne.n	800cef4 <__hexnan+0x12c>
 800cea4:	2301      	movs	r3, #1
 800cea6:	603b      	str	r3, [r7, #0]
 800cea8:	2005      	movs	r0, #5
 800ceaa:	e026      	b.n	800cefa <__hexnan+0x132>
 800ceac:	3501      	adds	r5, #1
 800ceae:	2d08      	cmp	r5, #8
 800ceb0:	f10b 0b01 	add.w	fp, fp, #1
 800ceb4:	dd06      	ble.n	800cec4 <__hexnan+0xfc>
 800ceb6:	4544      	cmp	r4, r8
 800ceb8:	d9c3      	bls.n	800ce42 <__hexnan+0x7a>
 800ceba:	2300      	movs	r3, #0
 800cebc:	f844 3c04 	str.w	r3, [r4, #-4]
 800cec0:	2501      	movs	r5, #1
 800cec2:	3c04      	subs	r4, #4
 800cec4:	6822      	ldr	r2, [r4, #0]
 800cec6:	f000 000f 	and.w	r0, r0, #15
 800ceca:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800cece:	6022      	str	r2, [r4, #0]
 800ced0:	e7b7      	b.n	800ce42 <__hexnan+0x7a>
 800ced2:	2508      	movs	r5, #8
 800ced4:	e7b5      	b.n	800ce42 <__hexnan+0x7a>
 800ced6:	9b01      	ldr	r3, [sp, #4]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d0df      	beq.n	800ce9c <__hexnan+0xd4>
 800cedc:	f04f 32ff 	mov.w	r2, #4294967295
 800cee0:	f1c3 0320 	rsb	r3, r3, #32
 800cee4:	fa22 f303 	lsr.w	r3, r2, r3
 800cee8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ceec:	401a      	ands	r2, r3
 800ceee:	f846 2c04 	str.w	r2, [r6, #-4]
 800cef2:	e7d3      	b.n	800ce9c <__hexnan+0xd4>
 800cef4:	3f04      	subs	r7, #4
 800cef6:	e7d1      	b.n	800ce9c <__hexnan+0xd4>
 800cef8:	2004      	movs	r0, #4
 800cefa:	b007      	add	sp, #28
 800cefc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cf00 <_localeconv_r>:
 800cf00:	4800      	ldr	r0, [pc, #0]	; (800cf04 <_localeconv_r+0x4>)
 800cf02:	4770      	bx	lr
 800cf04:	2000018c 	.word	0x2000018c

0800cf08 <_lseek_r>:
 800cf08:	b538      	push	{r3, r4, r5, lr}
 800cf0a:	4d07      	ldr	r5, [pc, #28]	; (800cf28 <_lseek_r+0x20>)
 800cf0c:	4604      	mov	r4, r0
 800cf0e:	4608      	mov	r0, r1
 800cf10:	4611      	mov	r1, r2
 800cf12:	2200      	movs	r2, #0
 800cf14:	602a      	str	r2, [r5, #0]
 800cf16:	461a      	mov	r2, r3
 800cf18:	f7f5 fba2 	bl	8002660 <_lseek>
 800cf1c:	1c43      	adds	r3, r0, #1
 800cf1e:	d102      	bne.n	800cf26 <_lseek_r+0x1e>
 800cf20:	682b      	ldr	r3, [r5, #0]
 800cf22:	b103      	cbz	r3, 800cf26 <_lseek_r+0x1e>
 800cf24:	6023      	str	r3, [r4, #0]
 800cf26:	bd38      	pop	{r3, r4, r5, pc}
 800cf28:	2000599c 	.word	0x2000599c

0800cf2c <malloc>:
 800cf2c:	4b02      	ldr	r3, [pc, #8]	; (800cf38 <malloc+0xc>)
 800cf2e:	4601      	mov	r1, r0
 800cf30:	6818      	ldr	r0, [r3, #0]
 800cf32:	f000 bd2f 	b.w	800d994 <_malloc_r>
 800cf36:	bf00      	nop
 800cf38:	20000034 	.word	0x20000034

0800cf3c <__ascii_mbtowc>:
 800cf3c:	b082      	sub	sp, #8
 800cf3e:	b901      	cbnz	r1, 800cf42 <__ascii_mbtowc+0x6>
 800cf40:	a901      	add	r1, sp, #4
 800cf42:	b142      	cbz	r2, 800cf56 <__ascii_mbtowc+0x1a>
 800cf44:	b14b      	cbz	r3, 800cf5a <__ascii_mbtowc+0x1e>
 800cf46:	7813      	ldrb	r3, [r2, #0]
 800cf48:	600b      	str	r3, [r1, #0]
 800cf4a:	7812      	ldrb	r2, [r2, #0]
 800cf4c:	1e10      	subs	r0, r2, #0
 800cf4e:	bf18      	it	ne
 800cf50:	2001      	movne	r0, #1
 800cf52:	b002      	add	sp, #8
 800cf54:	4770      	bx	lr
 800cf56:	4610      	mov	r0, r2
 800cf58:	e7fb      	b.n	800cf52 <__ascii_mbtowc+0x16>
 800cf5a:	f06f 0001 	mvn.w	r0, #1
 800cf5e:	e7f8      	b.n	800cf52 <__ascii_mbtowc+0x16>

0800cf60 <_Balloc>:
 800cf60:	b570      	push	{r4, r5, r6, lr}
 800cf62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cf64:	4604      	mov	r4, r0
 800cf66:	460d      	mov	r5, r1
 800cf68:	b976      	cbnz	r6, 800cf88 <_Balloc+0x28>
 800cf6a:	2010      	movs	r0, #16
 800cf6c:	f7ff ffde 	bl	800cf2c <malloc>
 800cf70:	4602      	mov	r2, r0
 800cf72:	6260      	str	r0, [r4, #36]	; 0x24
 800cf74:	b920      	cbnz	r0, 800cf80 <_Balloc+0x20>
 800cf76:	4b18      	ldr	r3, [pc, #96]	; (800cfd8 <_Balloc+0x78>)
 800cf78:	4818      	ldr	r0, [pc, #96]	; (800cfdc <_Balloc+0x7c>)
 800cf7a:	2166      	movs	r1, #102	; 0x66
 800cf7c:	f001 fb08 	bl	800e590 <__assert_func>
 800cf80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf84:	6006      	str	r6, [r0, #0]
 800cf86:	60c6      	str	r6, [r0, #12]
 800cf88:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cf8a:	68f3      	ldr	r3, [r6, #12]
 800cf8c:	b183      	cbz	r3, 800cfb0 <_Balloc+0x50>
 800cf8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cf90:	68db      	ldr	r3, [r3, #12]
 800cf92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cf96:	b9b8      	cbnz	r0, 800cfc8 <_Balloc+0x68>
 800cf98:	2101      	movs	r1, #1
 800cf9a:	fa01 f605 	lsl.w	r6, r1, r5
 800cf9e:	1d72      	adds	r2, r6, #5
 800cfa0:	0092      	lsls	r2, r2, #2
 800cfa2:	4620      	mov	r0, r4
 800cfa4:	f000 fc97 	bl	800d8d6 <_calloc_r>
 800cfa8:	b160      	cbz	r0, 800cfc4 <_Balloc+0x64>
 800cfaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cfae:	e00e      	b.n	800cfce <_Balloc+0x6e>
 800cfb0:	2221      	movs	r2, #33	; 0x21
 800cfb2:	2104      	movs	r1, #4
 800cfb4:	4620      	mov	r0, r4
 800cfb6:	f000 fc8e 	bl	800d8d6 <_calloc_r>
 800cfba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cfbc:	60f0      	str	r0, [r6, #12]
 800cfbe:	68db      	ldr	r3, [r3, #12]
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d1e4      	bne.n	800cf8e <_Balloc+0x2e>
 800cfc4:	2000      	movs	r0, #0
 800cfc6:	bd70      	pop	{r4, r5, r6, pc}
 800cfc8:	6802      	ldr	r2, [r0, #0]
 800cfca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cfce:	2300      	movs	r3, #0
 800cfd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cfd4:	e7f7      	b.n	800cfc6 <_Balloc+0x66>
 800cfd6:	bf00      	nop
 800cfd8:	080108be 	.word	0x080108be
 800cfdc:	080109c4 	.word	0x080109c4

0800cfe0 <_Bfree>:
 800cfe0:	b570      	push	{r4, r5, r6, lr}
 800cfe2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cfe4:	4605      	mov	r5, r0
 800cfe6:	460c      	mov	r4, r1
 800cfe8:	b976      	cbnz	r6, 800d008 <_Bfree+0x28>
 800cfea:	2010      	movs	r0, #16
 800cfec:	f7ff ff9e 	bl	800cf2c <malloc>
 800cff0:	4602      	mov	r2, r0
 800cff2:	6268      	str	r0, [r5, #36]	; 0x24
 800cff4:	b920      	cbnz	r0, 800d000 <_Bfree+0x20>
 800cff6:	4b09      	ldr	r3, [pc, #36]	; (800d01c <_Bfree+0x3c>)
 800cff8:	4809      	ldr	r0, [pc, #36]	; (800d020 <_Bfree+0x40>)
 800cffa:	218a      	movs	r1, #138	; 0x8a
 800cffc:	f001 fac8 	bl	800e590 <__assert_func>
 800d000:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d004:	6006      	str	r6, [r0, #0]
 800d006:	60c6      	str	r6, [r0, #12]
 800d008:	b13c      	cbz	r4, 800d01a <_Bfree+0x3a>
 800d00a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d00c:	6862      	ldr	r2, [r4, #4]
 800d00e:	68db      	ldr	r3, [r3, #12]
 800d010:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d014:	6021      	str	r1, [r4, #0]
 800d016:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d01a:	bd70      	pop	{r4, r5, r6, pc}
 800d01c:	080108be 	.word	0x080108be
 800d020:	080109c4 	.word	0x080109c4

0800d024 <__multadd>:
 800d024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d028:	690e      	ldr	r6, [r1, #16]
 800d02a:	4607      	mov	r7, r0
 800d02c:	4698      	mov	r8, r3
 800d02e:	460c      	mov	r4, r1
 800d030:	f101 0014 	add.w	r0, r1, #20
 800d034:	2300      	movs	r3, #0
 800d036:	6805      	ldr	r5, [r0, #0]
 800d038:	b2a9      	uxth	r1, r5
 800d03a:	fb02 8101 	mla	r1, r2, r1, r8
 800d03e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d042:	0c2d      	lsrs	r5, r5, #16
 800d044:	fb02 c505 	mla	r5, r2, r5, ip
 800d048:	b289      	uxth	r1, r1
 800d04a:	3301      	adds	r3, #1
 800d04c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d050:	429e      	cmp	r6, r3
 800d052:	f840 1b04 	str.w	r1, [r0], #4
 800d056:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d05a:	dcec      	bgt.n	800d036 <__multadd+0x12>
 800d05c:	f1b8 0f00 	cmp.w	r8, #0
 800d060:	d022      	beq.n	800d0a8 <__multadd+0x84>
 800d062:	68a3      	ldr	r3, [r4, #8]
 800d064:	42b3      	cmp	r3, r6
 800d066:	dc19      	bgt.n	800d09c <__multadd+0x78>
 800d068:	6861      	ldr	r1, [r4, #4]
 800d06a:	4638      	mov	r0, r7
 800d06c:	3101      	adds	r1, #1
 800d06e:	f7ff ff77 	bl	800cf60 <_Balloc>
 800d072:	4605      	mov	r5, r0
 800d074:	b928      	cbnz	r0, 800d082 <__multadd+0x5e>
 800d076:	4602      	mov	r2, r0
 800d078:	4b0d      	ldr	r3, [pc, #52]	; (800d0b0 <__multadd+0x8c>)
 800d07a:	480e      	ldr	r0, [pc, #56]	; (800d0b4 <__multadd+0x90>)
 800d07c:	21b5      	movs	r1, #181	; 0xb5
 800d07e:	f001 fa87 	bl	800e590 <__assert_func>
 800d082:	6922      	ldr	r2, [r4, #16]
 800d084:	3202      	adds	r2, #2
 800d086:	f104 010c 	add.w	r1, r4, #12
 800d08a:	0092      	lsls	r2, r2, #2
 800d08c:	300c      	adds	r0, #12
 800d08e:	f7fc ff3f 	bl	8009f10 <memcpy>
 800d092:	4621      	mov	r1, r4
 800d094:	4638      	mov	r0, r7
 800d096:	f7ff ffa3 	bl	800cfe0 <_Bfree>
 800d09a:	462c      	mov	r4, r5
 800d09c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800d0a0:	3601      	adds	r6, #1
 800d0a2:	f8c3 8014 	str.w	r8, [r3, #20]
 800d0a6:	6126      	str	r6, [r4, #16]
 800d0a8:	4620      	mov	r0, r4
 800d0aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0ae:	bf00      	nop
 800d0b0:	08010934 	.word	0x08010934
 800d0b4:	080109c4 	.word	0x080109c4

0800d0b8 <__s2b>:
 800d0b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0bc:	460c      	mov	r4, r1
 800d0be:	4615      	mov	r5, r2
 800d0c0:	461f      	mov	r7, r3
 800d0c2:	2209      	movs	r2, #9
 800d0c4:	3308      	adds	r3, #8
 800d0c6:	4606      	mov	r6, r0
 800d0c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800d0cc:	2100      	movs	r1, #0
 800d0ce:	2201      	movs	r2, #1
 800d0d0:	429a      	cmp	r2, r3
 800d0d2:	db09      	blt.n	800d0e8 <__s2b+0x30>
 800d0d4:	4630      	mov	r0, r6
 800d0d6:	f7ff ff43 	bl	800cf60 <_Balloc>
 800d0da:	b940      	cbnz	r0, 800d0ee <__s2b+0x36>
 800d0dc:	4602      	mov	r2, r0
 800d0de:	4b19      	ldr	r3, [pc, #100]	; (800d144 <__s2b+0x8c>)
 800d0e0:	4819      	ldr	r0, [pc, #100]	; (800d148 <__s2b+0x90>)
 800d0e2:	21ce      	movs	r1, #206	; 0xce
 800d0e4:	f001 fa54 	bl	800e590 <__assert_func>
 800d0e8:	0052      	lsls	r2, r2, #1
 800d0ea:	3101      	adds	r1, #1
 800d0ec:	e7f0      	b.n	800d0d0 <__s2b+0x18>
 800d0ee:	9b08      	ldr	r3, [sp, #32]
 800d0f0:	6143      	str	r3, [r0, #20]
 800d0f2:	2d09      	cmp	r5, #9
 800d0f4:	f04f 0301 	mov.w	r3, #1
 800d0f8:	6103      	str	r3, [r0, #16]
 800d0fa:	dd16      	ble.n	800d12a <__s2b+0x72>
 800d0fc:	f104 0909 	add.w	r9, r4, #9
 800d100:	46c8      	mov	r8, r9
 800d102:	442c      	add	r4, r5
 800d104:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d108:	4601      	mov	r1, r0
 800d10a:	3b30      	subs	r3, #48	; 0x30
 800d10c:	220a      	movs	r2, #10
 800d10e:	4630      	mov	r0, r6
 800d110:	f7ff ff88 	bl	800d024 <__multadd>
 800d114:	45a0      	cmp	r8, r4
 800d116:	d1f5      	bne.n	800d104 <__s2b+0x4c>
 800d118:	f1a5 0408 	sub.w	r4, r5, #8
 800d11c:	444c      	add	r4, r9
 800d11e:	1b2d      	subs	r5, r5, r4
 800d120:	1963      	adds	r3, r4, r5
 800d122:	42bb      	cmp	r3, r7
 800d124:	db04      	blt.n	800d130 <__s2b+0x78>
 800d126:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d12a:	340a      	adds	r4, #10
 800d12c:	2509      	movs	r5, #9
 800d12e:	e7f6      	b.n	800d11e <__s2b+0x66>
 800d130:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d134:	4601      	mov	r1, r0
 800d136:	3b30      	subs	r3, #48	; 0x30
 800d138:	220a      	movs	r2, #10
 800d13a:	4630      	mov	r0, r6
 800d13c:	f7ff ff72 	bl	800d024 <__multadd>
 800d140:	e7ee      	b.n	800d120 <__s2b+0x68>
 800d142:	bf00      	nop
 800d144:	08010934 	.word	0x08010934
 800d148:	080109c4 	.word	0x080109c4

0800d14c <__hi0bits>:
 800d14c:	0c03      	lsrs	r3, r0, #16
 800d14e:	041b      	lsls	r3, r3, #16
 800d150:	b9d3      	cbnz	r3, 800d188 <__hi0bits+0x3c>
 800d152:	0400      	lsls	r0, r0, #16
 800d154:	2310      	movs	r3, #16
 800d156:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d15a:	bf04      	itt	eq
 800d15c:	0200      	lsleq	r0, r0, #8
 800d15e:	3308      	addeq	r3, #8
 800d160:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d164:	bf04      	itt	eq
 800d166:	0100      	lsleq	r0, r0, #4
 800d168:	3304      	addeq	r3, #4
 800d16a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d16e:	bf04      	itt	eq
 800d170:	0080      	lsleq	r0, r0, #2
 800d172:	3302      	addeq	r3, #2
 800d174:	2800      	cmp	r0, #0
 800d176:	db05      	blt.n	800d184 <__hi0bits+0x38>
 800d178:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d17c:	f103 0301 	add.w	r3, r3, #1
 800d180:	bf08      	it	eq
 800d182:	2320      	moveq	r3, #32
 800d184:	4618      	mov	r0, r3
 800d186:	4770      	bx	lr
 800d188:	2300      	movs	r3, #0
 800d18a:	e7e4      	b.n	800d156 <__hi0bits+0xa>

0800d18c <__lo0bits>:
 800d18c:	6803      	ldr	r3, [r0, #0]
 800d18e:	f013 0207 	ands.w	r2, r3, #7
 800d192:	4601      	mov	r1, r0
 800d194:	d00b      	beq.n	800d1ae <__lo0bits+0x22>
 800d196:	07da      	lsls	r2, r3, #31
 800d198:	d424      	bmi.n	800d1e4 <__lo0bits+0x58>
 800d19a:	0798      	lsls	r0, r3, #30
 800d19c:	bf49      	itett	mi
 800d19e:	085b      	lsrmi	r3, r3, #1
 800d1a0:	089b      	lsrpl	r3, r3, #2
 800d1a2:	2001      	movmi	r0, #1
 800d1a4:	600b      	strmi	r3, [r1, #0]
 800d1a6:	bf5c      	itt	pl
 800d1a8:	600b      	strpl	r3, [r1, #0]
 800d1aa:	2002      	movpl	r0, #2
 800d1ac:	4770      	bx	lr
 800d1ae:	b298      	uxth	r0, r3
 800d1b0:	b9b0      	cbnz	r0, 800d1e0 <__lo0bits+0x54>
 800d1b2:	0c1b      	lsrs	r3, r3, #16
 800d1b4:	2010      	movs	r0, #16
 800d1b6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d1ba:	bf04      	itt	eq
 800d1bc:	0a1b      	lsreq	r3, r3, #8
 800d1be:	3008      	addeq	r0, #8
 800d1c0:	071a      	lsls	r2, r3, #28
 800d1c2:	bf04      	itt	eq
 800d1c4:	091b      	lsreq	r3, r3, #4
 800d1c6:	3004      	addeq	r0, #4
 800d1c8:	079a      	lsls	r2, r3, #30
 800d1ca:	bf04      	itt	eq
 800d1cc:	089b      	lsreq	r3, r3, #2
 800d1ce:	3002      	addeq	r0, #2
 800d1d0:	07da      	lsls	r2, r3, #31
 800d1d2:	d403      	bmi.n	800d1dc <__lo0bits+0x50>
 800d1d4:	085b      	lsrs	r3, r3, #1
 800d1d6:	f100 0001 	add.w	r0, r0, #1
 800d1da:	d005      	beq.n	800d1e8 <__lo0bits+0x5c>
 800d1dc:	600b      	str	r3, [r1, #0]
 800d1de:	4770      	bx	lr
 800d1e0:	4610      	mov	r0, r2
 800d1e2:	e7e8      	b.n	800d1b6 <__lo0bits+0x2a>
 800d1e4:	2000      	movs	r0, #0
 800d1e6:	4770      	bx	lr
 800d1e8:	2020      	movs	r0, #32
 800d1ea:	4770      	bx	lr

0800d1ec <__i2b>:
 800d1ec:	b510      	push	{r4, lr}
 800d1ee:	460c      	mov	r4, r1
 800d1f0:	2101      	movs	r1, #1
 800d1f2:	f7ff feb5 	bl	800cf60 <_Balloc>
 800d1f6:	4602      	mov	r2, r0
 800d1f8:	b928      	cbnz	r0, 800d206 <__i2b+0x1a>
 800d1fa:	4b05      	ldr	r3, [pc, #20]	; (800d210 <__i2b+0x24>)
 800d1fc:	4805      	ldr	r0, [pc, #20]	; (800d214 <__i2b+0x28>)
 800d1fe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d202:	f001 f9c5 	bl	800e590 <__assert_func>
 800d206:	2301      	movs	r3, #1
 800d208:	6144      	str	r4, [r0, #20]
 800d20a:	6103      	str	r3, [r0, #16]
 800d20c:	bd10      	pop	{r4, pc}
 800d20e:	bf00      	nop
 800d210:	08010934 	.word	0x08010934
 800d214:	080109c4 	.word	0x080109c4

0800d218 <__multiply>:
 800d218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d21c:	4614      	mov	r4, r2
 800d21e:	690a      	ldr	r2, [r1, #16]
 800d220:	6923      	ldr	r3, [r4, #16]
 800d222:	429a      	cmp	r2, r3
 800d224:	bfb8      	it	lt
 800d226:	460b      	movlt	r3, r1
 800d228:	460d      	mov	r5, r1
 800d22a:	bfbc      	itt	lt
 800d22c:	4625      	movlt	r5, r4
 800d22e:	461c      	movlt	r4, r3
 800d230:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d234:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d238:	68ab      	ldr	r3, [r5, #8]
 800d23a:	6869      	ldr	r1, [r5, #4]
 800d23c:	eb0a 0709 	add.w	r7, sl, r9
 800d240:	42bb      	cmp	r3, r7
 800d242:	b085      	sub	sp, #20
 800d244:	bfb8      	it	lt
 800d246:	3101      	addlt	r1, #1
 800d248:	f7ff fe8a 	bl	800cf60 <_Balloc>
 800d24c:	b930      	cbnz	r0, 800d25c <__multiply+0x44>
 800d24e:	4602      	mov	r2, r0
 800d250:	4b42      	ldr	r3, [pc, #264]	; (800d35c <__multiply+0x144>)
 800d252:	4843      	ldr	r0, [pc, #268]	; (800d360 <__multiply+0x148>)
 800d254:	f240 115d 	movw	r1, #349	; 0x15d
 800d258:	f001 f99a 	bl	800e590 <__assert_func>
 800d25c:	f100 0614 	add.w	r6, r0, #20
 800d260:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d264:	4633      	mov	r3, r6
 800d266:	2200      	movs	r2, #0
 800d268:	4543      	cmp	r3, r8
 800d26a:	d31e      	bcc.n	800d2aa <__multiply+0x92>
 800d26c:	f105 0c14 	add.w	ip, r5, #20
 800d270:	f104 0314 	add.w	r3, r4, #20
 800d274:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d278:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d27c:	9202      	str	r2, [sp, #8]
 800d27e:	ebac 0205 	sub.w	r2, ip, r5
 800d282:	3a15      	subs	r2, #21
 800d284:	f022 0203 	bic.w	r2, r2, #3
 800d288:	3204      	adds	r2, #4
 800d28a:	f105 0115 	add.w	r1, r5, #21
 800d28e:	458c      	cmp	ip, r1
 800d290:	bf38      	it	cc
 800d292:	2204      	movcc	r2, #4
 800d294:	9201      	str	r2, [sp, #4]
 800d296:	9a02      	ldr	r2, [sp, #8]
 800d298:	9303      	str	r3, [sp, #12]
 800d29a:	429a      	cmp	r2, r3
 800d29c:	d808      	bhi.n	800d2b0 <__multiply+0x98>
 800d29e:	2f00      	cmp	r7, #0
 800d2a0:	dc55      	bgt.n	800d34e <__multiply+0x136>
 800d2a2:	6107      	str	r7, [r0, #16]
 800d2a4:	b005      	add	sp, #20
 800d2a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2aa:	f843 2b04 	str.w	r2, [r3], #4
 800d2ae:	e7db      	b.n	800d268 <__multiply+0x50>
 800d2b0:	f8b3 a000 	ldrh.w	sl, [r3]
 800d2b4:	f1ba 0f00 	cmp.w	sl, #0
 800d2b8:	d020      	beq.n	800d2fc <__multiply+0xe4>
 800d2ba:	f105 0e14 	add.w	lr, r5, #20
 800d2be:	46b1      	mov	r9, r6
 800d2c0:	2200      	movs	r2, #0
 800d2c2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d2c6:	f8d9 b000 	ldr.w	fp, [r9]
 800d2ca:	b2a1      	uxth	r1, r4
 800d2cc:	fa1f fb8b 	uxth.w	fp, fp
 800d2d0:	fb0a b101 	mla	r1, sl, r1, fp
 800d2d4:	4411      	add	r1, r2
 800d2d6:	f8d9 2000 	ldr.w	r2, [r9]
 800d2da:	0c24      	lsrs	r4, r4, #16
 800d2dc:	0c12      	lsrs	r2, r2, #16
 800d2de:	fb0a 2404 	mla	r4, sl, r4, r2
 800d2e2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d2e6:	b289      	uxth	r1, r1
 800d2e8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d2ec:	45f4      	cmp	ip, lr
 800d2ee:	f849 1b04 	str.w	r1, [r9], #4
 800d2f2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d2f6:	d8e4      	bhi.n	800d2c2 <__multiply+0xaa>
 800d2f8:	9901      	ldr	r1, [sp, #4]
 800d2fa:	5072      	str	r2, [r6, r1]
 800d2fc:	9a03      	ldr	r2, [sp, #12]
 800d2fe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d302:	3304      	adds	r3, #4
 800d304:	f1b9 0f00 	cmp.w	r9, #0
 800d308:	d01f      	beq.n	800d34a <__multiply+0x132>
 800d30a:	6834      	ldr	r4, [r6, #0]
 800d30c:	f105 0114 	add.w	r1, r5, #20
 800d310:	46b6      	mov	lr, r6
 800d312:	f04f 0a00 	mov.w	sl, #0
 800d316:	880a      	ldrh	r2, [r1, #0]
 800d318:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d31c:	fb09 b202 	mla	r2, r9, r2, fp
 800d320:	4492      	add	sl, r2
 800d322:	b2a4      	uxth	r4, r4
 800d324:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d328:	f84e 4b04 	str.w	r4, [lr], #4
 800d32c:	f851 4b04 	ldr.w	r4, [r1], #4
 800d330:	f8be 2000 	ldrh.w	r2, [lr]
 800d334:	0c24      	lsrs	r4, r4, #16
 800d336:	fb09 2404 	mla	r4, r9, r4, r2
 800d33a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d33e:	458c      	cmp	ip, r1
 800d340:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d344:	d8e7      	bhi.n	800d316 <__multiply+0xfe>
 800d346:	9a01      	ldr	r2, [sp, #4]
 800d348:	50b4      	str	r4, [r6, r2]
 800d34a:	3604      	adds	r6, #4
 800d34c:	e7a3      	b.n	800d296 <__multiply+0x7e>
 800d34e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d352:	2b00      	cmp	r3, #0
 800d354:	d1a5      	bne.n	800d2a2 <__multiply+0x8a>
 800d356:	3f01      	subs	r7, #1
 800d358:	e7a1      	b.n	800d29e <__multiply+0x86>
 800d35a:	bf00      	nop
 800d35c:	08010934 	.word	0x08010934
 800d360:	080109c4 	.word	0x080109c4

0800d364 <__pow5mult>:
 800d364:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d368:	4615      	mov	r5, r2
 800d36a:	f012 0203 	ands.w	r2, r2, #3
 800d36e:	4606      	mov	r6, r0
 800d370:	460f      	mov	r7, r1
 800d372:	d007      	beq.n	800d384 <__pow5mult+0x20>
 800d374:	4c25      	ldr	r4, [pc, #148]	; (800d40c <__pow5mult+0xa8>)
 800d376:	3a01      	subs	r2, #1
 800d378:	2300      	movs	r3, #0
 800d37a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d37e:	f7ff fe51 	bl	800d024 <__multadd>
 800d382:	4607      	mov	r7, r0
 800d384:	10ad      	asrs	r5, r5, #2
 800d386:	d03d      	beq.n	800d404 <__pow5mult+0xa0>
 800d388:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d38a:	b97c      	cbnz	r4, 800d3ac <__pow5mult+0x48>
 800d38c:	2010      	movs	r0, #16
 800d38e:	f7ff fdcd 	bl	800cf2c <malloc>
 800d392:	4602      	mov	r2, r0
 800d394:	6270      	str	r0, [r6, #36]	; 0x24
 800d396:	b928      	cbnz	r0, 800d3a4 <__pow5mult+0x40>
 800d398:	4b1d      	ldr	r3, [pc, #116]	; (800d410 <__pow5mult+0xac>)
 800d39a:	481e      	ldr	r0, [pc, #120]	; (800d414 <__pow5mult+0xb0>)
 800d39c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d3a0:	f001 f8f6 	bl	800e590 <__assert_func>
 800d3a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d3a8:	6004      	str	r4, [r0, #0]
 800d3aa:	60c4      	str	r4, [r0, #12]
 800d3ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d3b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d3b4:	b94c      	cbnz	r4, 800d3ca <__pow5mult+0x66>
 800d3b6:	f240 2171 	movw	r1, #625	; 0x271
 800d3ba:	4630      	mov	r0, r6
 800d3bc:	f7ff ff16 	bl	800d1ec <__i2b>
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	f8c8 0008 	str.w	r0, [r8, #8]
 800d3c6:	4604      	mov	r4, r0
 800d3c8:	6003      	str	r3, [r0, #0]
 800d3ca:	f04f 0900 	mov.w	r9, #0
 800d3ce:	07eb      	lsls	r3, r5, #31
 800d3d0:	d50a      	bpl.n	800d3e8 <__pow5mult+0x84>
 800d3d2:	4639      	mov	r1, r7
 800d3d4:	4622      	mov	r2, r4
 800d3d6:	4630      	mov	r0, r6
 800d3d8:	f7ff ff1e 	bl	800d218 <__multiply>
 800d3dc:	4639      	mov	r1, r7
 800d3de:	4680      	mov	r8, r0
 800d3e0:	4630      	mov	r0, r6
 800d3e2:	f7ff fdfd 	bl	800cfe0 <_Bfree>
 800d3e6:	4647      	mov	r7, r8
 800d3e8:	106d      	asrs	r5, r5, #1
 800d3ea:	d00b      	beq.n	800d404 <__pow5mult+0xa0>
 800d3ec:	6820      	ldr	r0, [r4, #0]
 800d3ee:	b938      	cbnz	r0, 800d400 <__pow5mult+0x9c>
 800d3f0:	4622      	mov	r2, r4
 800d3f2:	4621      	mov	r1, r4
 800d3f4:	4630      	mov	r0, r6
 800d3f6:	f7ff ff0f 	bl	800d218 <__multiply>
 800d3fa:	6020      	str	r0, [r4, #0]
 800d3fc:	f8c0 9000 	str.w	r9, [r0]
 800d400:	4604      	mov	r4, r0
 800d402:	e7e4      	b.n	800d3ce <__pow5mult+0x6a>
 800d404:	4638      	mov	r0, r7
 800d406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d40a:	bf00      	nop
 800d40c:	08010b18 	.word	0x08010b18
 800d410:	080108be 	.word	0x080108be
 800d414:	080109c4 	.word	0x080109c4

0800d418 <__lshift>:
 800d418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d41c:	460c      	mov	r4, r1
 800d41e:	6849      	ldr	r1, [r1, #4]
 800d420:	6923      	ldr	r3, [r4, #16]
 800d422:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d426:	68a3      	ldr	r3, [r4, #8]
 800d428:	4607      	mov	r7, r0
 800d42a:	4691      	mov	r9, r2
 800d42c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d430:	f108 0601 	add.w	r6, r8, #1
 800d434:	42b3      	cmp	r3, r6
 800d436:	db0b      	blt.n	800d450 <__lshift+0x38>
 800d438:	4638      	mov	r0, r7
 800d43a:	f7ff fd91 	bl	800cf60 <_Balloc>
 800d43e:	4605      	mov	r5, r0
 800d440:	b948      	cbnz	r0, 800d456 <__lshift+0x3e>
 800d442:	4602      	mov	r2, r0
 800d444:	4b28      	ldr	r3, [pc, #160]	; (800d4e8 <__lshift+0xd0>)
 800d446:	4829      	ldr	r0, [pc, #164]	; (800d4ec <__lshift+0xd4>)
 800d448:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d44c:	f001 f8a0 	bl	800e590 <__assert_func>
 800d450:	3101      	adds	r1, #1
 800d452:	005b      	lsls	r3, r3, #1
 800d454:	e7ee      	b.n	800d434 <__lshift+0x1c>
 800d456:	2300      	movs	r3, #0
 800d458:	f100 0114 	add.w	r1, r0, #20
 800d45c:	f100 0210 	add.w	r2, r0, #16
 800d460:	4618      	mov	r0, r3
 800d462:	4553      	cmp	r3, sl
 800d464:	db33      	blt.n	800d4ce <__lshift+0xb6>
 800d466:	6920      	ldr	r0, [r4, #16]
 800d468:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d46c:	f104 0314 	add.w	r3, r4, #20
 800d470:	f019 091f 	ands.w	r9, r9, #31
 800d474:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d478:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d47c:	d02b      	beq.n	800d4d6 <__lshift+0xbe>
 800d47e:	f1c9 0e20 	rsb	lr, r9, #32
 800d482:	468a      	mov	sl, r1
 800d484:	2200      	movs	r2, #0
 800d486:	6818      	ldr	r0, [r3, #0]
 800d488:	fa00 f009 	lsl.w	r0, r0, r9
 800d48c:	4302      	orrs	r2, r0
 800d48e:	f84a 2b04 	str.w	r2, [sl], #4
 800d492:	f853 2b04 	ldr.w	r2, [r3], #4
 800d496:	459c      	cmp	ip, r3
 800d498:	fa22 f20e 	lsr.w	r2, r2, lr
 800d49c:	d8f3      	bhi.n	800d486 <__lshift+0x6e>
 800d49e:	ebac 0304 	sub.w	r3, ip, r4
 800d4a2:	3b15      	subs	r3, #21
 800d4a4:	f023 0303 	bic.w	r3, r3, #3
 800d4a8:	3304      	adds	r3, #4
 800d4aa:	f104 0015 	add.w	r0, r4, #21
 800d4ae:	4584      	cmp	ip, r0
 800d4b0:	bf38      	it	cc
 800d4b2:	2304      	movcc	r3, #4
 800d4b4:	50ca      	str	r2, [r1, r3]
 800d4b6:	b10a      	cbz	r2, 800d4bc <__lshift+0xa4>
 800d4b8:	f108 0602 	add.w	r6, r8, #2
 800d4bc:	3e01      	subs	r6, #1
 800d4be:	4638      	mov	r0, r7
 800d4c0:	612e      	str	r6, [r5, #16]
 800d4c2:	4621      	mov	r1, r4
 800d4c4:	f7ff fd8c 	bl	800cfe0 <_Bfree>
 800d4c8:	4628      	mov	r0, r5
 800d4ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4ce:	f842 0f04 	str.w	r0, [r2, #4]!
 800d4d2:	3301      	adds	r3, #1
 800d4d4:	e7c5      	b.n	800d462 <__lshift+0x4a>
 800d4d6:	3904      	subs	r1, #4
 800d4d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4dc:	f841 2f04 	str.w	r2, [r1, #4]!
 800d4e0:	459c      	cmp	ip, r3
 800d4e2:	d8f9      	bhi.n	800d4d8 <__lshift+0xc0>
 800d4e4:	e7ea      	b.n	800d4bc <__lshift+0xa4>
 800d4e6:	bf00      	nop
 800d4e8:	08010934 	.word	0x08010934
 800d4ec:	080109c4 	.word	0x080109c4

0800d4f0 <__mcmp>:
 800d4f0:	b530      	push	{r4, r5, lr}
 800d4f2:	6902      	ldr	r2, [r0, #16]
 800d4f4:	690c      	ldr	r4, [r1, #16]
 800d4f6:	1b12      	subs	r2, r2, r4
 800d4f8:	d10e      	bne.n	800d518 <__mcmp+0x28>
 800d4fa:	f100 0314 	add.w	r3, r0, #20
 800d4fe:	3114      	adds	r1, #20
 800d500:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d504:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d508:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d50c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d510:	42a5      	cmp	r5, r4
 800d512:	d003      	beq.n	800d51c <__mcmp+0x2c>
 800d514:	d305      	bcc.n	800d522 <__mcmp+0x32>
 800d516:	2201      	movs	r2, #1
 800d518:	4610      	mov	r0, r2
 800d51a:	bd30      	pop	{r4, r5, pc}
 800d51c:	4283      	cmp	r3, r0
 800d51e:	d3f3      	bcc.n	800d508 <__mcmp+0x18>
 800d520:	e7fa      	b.n	800d518 <__mcmp+0x28>
 800d522:	f04f 32ff 	mov.w	r2, #4294967295
 800d526:	e7f7      	b.n	800d518 <__mcmp+0x28>

0800d528 <__mdiff>:
 800d528:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d52c:	460c      	mov	r4, r1
 800d52e:	4606      	mov	r6, r0
 800d530:	4611      	mov	r1, r2
 800d532:	4620      	mov	r0, r4
 800d534:	4617      	mov	r7, r2
 800d536:	f7ff ffdb 	bl	800d4f0 <__mcmp>
 800d53a:	1e05      	subs	r5, r0, #0
 800d53c:	d110      	bne.n	800d560 <__mdiff+0x38>
 800d53e:	4629      	mov	r1, r5
 800d540:	4630      	mov	r0, r6
 800d542:	f7ff fd0d 	bl	800cf60 <_Balloc>
 800d546:	b930      	cbnz	r0, 800d556 <__mdiff+0x2e>
 800d548:	4b39      	ldr	r3, [pc, #228]	; (800d630 <__mdiff+0x108>)
 800d54a:	4602      	mov	r2, r0
 800d54c:	f240 2132 	movw	r1, #562	; 0x232
 800d550:	4838      	ldr	r0, [pc, #224]	; (800d634 <__mdiff+0x10c>)
 800d552:	f001 f81d 	bl	800e590 <__assert_func>
 800d556:	2301      	movs	r3, #1
 800d558:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d55c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d560:	bfa4      	itt	ge
 800d562:	463b      	movge	r3, r7
 800d564:	4627      	movge	r7, r4
 800d566:	4630      	mov	r0, r6
 800d568:	6879      	ldr	r1, [r7, #4]
 800d56a:	bfa6      	itte	ge
 800d56c:	461c      	movge	r4, r3
 800d56e:	2500      	movge	r5, #0
 800d570:	2501      	movlt	r5, #1
 800d572:	f7ff fcf5 	bl	800cf60 <_Balloc>
 800d576:	b920      	cbnz	r0, 800d582 <__mdiff+0x5a>
 800d578:	4b2d      	ldr	r3, [pc, #180]	; (800d630 <__mdiff+0x108>)
 800d57a:	4602      	mov	r2, r0
 800d57c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d580:	e7e6      	b.n	800d550 <__mdiff+0x28>
 800d582:	693e      	ldr	r6, [r7, #16]
 800d584:	60c5      	str	r5, [r0, #12]
 800d586:	6925      	ldr	r5, [r4, #16]
 800d588:	f107 0114 	add.w	r1, r7, #20
 800d58c:	f104 0914 	add.w	r9, r4, #20
 800d590:	f100 0e14 	add.w	lr, r0, #20
 800d594:	f107 0210 	add.w	r2, r7, #16
 800d598:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800d59c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800d5a0:	46f2      	mov	sl, lr
 800d5a2:	2700      	movs	r7, #0
 800d5a4:	f859 3b04 	ldr.w	r3, [r9], #4
 800d5a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d5ac:	fa1f f883 	uxth.w	r8, r3
 800d5b0:	fa17 f78b 	uxtah	r7, r7, fp
 800d5b4:	0c1b      	lsrs	r3, r3, #16
 800d5b6:	eba7 0808 	sub.w	r8, r7, r8
 800d5ba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d5be:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d5c2:	fa1f f888 	uxth.w	r8, r8
 800d5c6:	141f      	asrs	r7, r3, #16
 800d5c8:	454d      	cmp	r5, r9
 800d5ca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d5ce:	f84a 3b04 	str.w	r3, [sl], #4
 800d5d2:	d8e7      	bhi.n	800d5a4 <__mdiff+0x7c>
 800d5d4:	1b2b      	subs	r3, r5, r4
 800d5d6:	3b15      	subs	r3, #21
 800d5d8:	f023 0303 	bic.w	r3, r3, #3
 800d5dc:	3304      	adds	r3, #4
 800d5de:	3415      	adds	r4, #21
 800d5e0:	42a5      	cmp	r5, r4
 800d5e2:	bf38      	it	cc
 800d5e4:	2304      	movcc	r3, #4
 800d5e6:	4419      	add	r1, r3
 800d5e8:	4473      	add	r3, lr
 800d5ea:	469e      	mov	lr, r3
 800d5ec:	460d      	mov	r5, r1
 800d5ee:	4565      	cmp	r5, ip
 800d5f0:	d30e      	bcc.n	800d610 <__mdiff+0xe8>
 800d5f2:	f10c 0203 	add.w	r2, ip, #3
 800d5f6:	1a52      	subs	r2, r2, r1
 800d5f8:	f022 0203 	bic.w	r2, r2, #3
 800d5fc:	3903      	subs	r1, #3
 800d5fe:	458c      	cmp	ip, r1
 800d600:	bf38      	it	cc
 800d602:	2200      	movcc	r2, #0
 800d604:	441a      	add	r2, r3
 800d606:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d60a:	b17b      	cbz	r3, 800d62c <__mdiff+0x104>
 800d60c:	6106      	str	r6, [r0, #16]
 800d60e:	e7a5      	b.n	800d55c <__mdiff+0x34>
 800d610:	f855 8b04 	ldr.w	r8, [r5], #4
 800d614:	fa17 f488 	uxtah	r4, r7, r8
 800d618:	1422      	asrs	r2, r4, #16
 800d61a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800d61e:	b2a4      	uxth	r4, r4
 800d620:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800d624:	f84e 4b04 	str.w	r4, [lr], #4
 800d628:	1417      	asrs	r7, r2, #16
 800d62a:	e7e0      	b.n	800d5ee <__mdiff+0xc6>
 800d62c:	3e01      	subs	r6, #1
 800d62e:	e7ea      	b.n	800d606 <__mdiff+0xde>
 800d630:	08010934 	.word	0x08010934
 800d634:	080109c4 	.word	0x080109c4

0800d638 <__ulp>:
 800d638:	b082      	sub	sp, #8
 800d63a:	ed8d 0b00 	vstr	d0, [sp]
 800d63e:	9b01      	ldr	r3, [sp, #4]
 800d640:	4912      	ldr	r1, [pc, #72]	; (800d68c <__ulp+0x54>)
 800d642:	4019      	ands	r1, r3
 800d644:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800d648:	2900      	cmp	r1, #0
 800d64a:	dd05      	ble.n	800d658 <__ulp+0x20>
 800d64c:	2200      	movs	r2, #0
 800d64e:	460b      	mov	r3, r1
 800d650:	ec43 2b10 	vmov	d0, r2, r3
 800d654:	b002      	add	sp, #8
 800d656:	4770      	bx	lr
 800d658:	4249      	negs	r1, r1
 800d65a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800d65e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800d662:	f04f 0200 	mov.w	r2, #0
 800d666:	f04f 0300 	mov.w	r3, #0
 800d66a:	da04      	bge.n	800d676 <__ulp+0x3e>
 800d66c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d670:	fa41 f300 	asr.w	r3, r1, r0
 800d674:	e7ec      	b.n	800d650 <__ulp+0x18>
 800d676:	f1a0 0114 	sub.w	r1, r0, #20
 800d67a:	291e      	cmp	r1, #30
 800d67c:	bfda      	itte	le
 800d67e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800d682:	fa20 f101 	lsrle.w	r1, r0, r1
 800d686:	2101      	movgt	r1, #1
 800d688:	460a      	mov	r2, r1
 800d68a:	e7e1      	b.n	800d650 <__ulp+0x18>
 800d68c:	7ff00000 	.word	0x7ff00000

0800d690 <__b2d>:
 800d690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d692:	6905      	ldr	r5, [r0, #16]
 800d694:	f100 0714 	add.w	r7, r0, #20
 800d698:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d69c:	1f2e      	subs	r6, r5, #4
 800d69e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d6a2:	4620      	mov	r0, r4
 800d6a4:	f7ff fd52 	bl	800d14c <__hi0bits>
 800d6a8:	f1c0 0320 	rsb	r3, r0, #32
 800d6ac:	280a      	cmp	r0, #10
 800d6ae:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d72c <__b2d+0x9c>
 800d6b2:	600b      	str	r3, [r1, #0]
 800d6b4:	dc14      	bgt.n	800d6e0 <__b2d+0x50>
 800d6b6:	f1c0 0e0b 	rsb	lr, r0, #11
 800d6ba:	fa24 f10e 	lsr.w	r1, r4, lr
 800d6be:	42b7      	cmp	r7, r6
 800d6c0:	ea41 030c 	orr.w	r3, r1, ip
 800d6c4:	bf34      	ite	cc
 800d6c6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d6ca:	2100      	movcs	r1, #0
 800d6cc:	3015      	adds	r0, #21
 800d6ce:	fa04 f000 	lsl.w	r0, r4, r0
 800d6d2:	fa21 f10e 	lsr.w	r1, r1, lr
 800d6d6:	ea40 0201 	orr.w	r2, r0, r1
 800d6da:	ec43 2b10 	vmov	d0, r2, r3
 800d6de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6e0:	42b7      	cmp	r7, r6
 800d6e2:	bf3a      	itte	cc
 800d6e4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d6e8:	f1a5 0608 	subcc.w	r6, r5, #8
 800d6ec:	2100      	movcs	r1, #0
 800d6ee:	380b      	subs	r0, #11
 800d6f0:	d017      	beq.n	800d722 <__b2d+0x92>
 800d6f2:	f1c0 0c20 	rsb	ip, r0, #32
 800d6f6:	fa04 f500 	lsl.w	r5, r4, r0
 800d6fa:	42be      	cmp	r6, r7
 800d6fc:	fa21 f40c 	lsr.w	r4, r1, ip
 800d700:	ea45 0504 	orr.w	r5, r5, r4
 800d704:	bf8c      	ite	hi
 800d706:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d70a:	2400      	movls	r4, #0
 800d70c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800d710:	fa01 f000 	lsl.w	r0, r1, r0
 800d714:	fa24 f40c 	lsr.w	r4, r4, ip
 800d718:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d71c:	ea40 0204 	orr.w	r2, r0, r4
 800d720:	e7db      	b.n	800d6da <__b2d+0x4a>
 800d722:	ea44 030c 	orr.w	r3, r4, ip
 800d726:	460a      	mov	r2, r1
 800d728:	e7d7      	b.n	800d6da <__b2d+0x4a>
 800d72a:	bf00      	nop
 800d72c:	3ff00000 	.word	0x3ff00000

0800d730 <__d2b>:
 800d730:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d734:	4689      	mov	r9, r1
 800d736:	2101      	movs	r1, #1
 800d738:	ec57 6b10 	vmov	r6, r7, d0
 800d73c:	4690      	mov	r8, r2
 800d73e:	f7ff fc0f 	bl	800cf60 <_Balloc>
 800d742:	4604      	mov	r4, r0
 800d744:	b930      	cbnz	r0, 800d754 <__d2b+0x24>
 800d746:	4602      	mov	r2, r0
 800d748:	4b25      	ldr	r3, [pc, #148]	; (800d7e0 <__d2b+0xb0>)
 800d74a:	4826      	ldr	r0, [pc, #152]	; (800d7e4 <__d2b+0xb4>)
 800d74c:	f240 310a 	movw	r1, #778	; 0x30a
 800d750:	f000 ff1e 	bl	800e590 <__assert_func>
 800d754:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d758:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d75c:	bb35      	cbnz	r5, 800d7ac <__d2b+0x7c>
 800d75e:	2e00      	cmp	r6, #0
 800d760:	9301      	str	r3, [sp, #4]
 800d762:	d028      	beq.n	800d7b6 <__d2b+0x86>
 800d764:	4668      	mov	r0, sp
 800d766:	9600      	str	r6, [sp, #0]
 800d768:	f7ff fd10 	bl	800d18c <__lo0bits>
 800d76c:	9900      	ldr	r1, [sp, #0]
 800d76e:	b300      	cbz	r0, 800d7b2 <__d2b+0x82>
 800d770:	9a01      	ldr	r2, [sp, #4]
 800d772:	f1c0 0320 	rsb	r3, r0, #32
 800d776:	fa02 f303 	lsl.w	r3, r2, r3
 800d77a:	430b      	orrs	r3, r1
 800d77c:	40c2      	lsrs	r2, r0
 800d77e:	6163      	str	r3, [r4, #20]
 800d780:	9201      	str	r2, [sp, #4]
 800d782:	9b01      	ldr	r3, [sp, #4]
 800d784:	61a3      	str	r3, [r4, #24]
 800d786:	2b00      	cmp	r3, #0
 800d788:	bf14      	ite	ne
 800d78a:	2202      	movne	r2, #2
 800d78c:	2201      	moveq	r2, #1
 800d78e:	6122      	str	r2, [r4, #16]
 800d790:	b1d5      	cbz	r5, 800d7c8 <__d2b+0x98>
 800d792:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d796:	4405      	add	r5, r0
 800d798:	f8c9 5000 	str.w	r5, [r9]
 800d79c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d7a0:	f8c8 0000 	str.w	r0, [r8]
 800d7a4:	4620      	mov	r0, r4
 800d7a6:	b003      	add	sp, #12
 800d7a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d7ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d7b0:	e7d5      	b.n	800d75e <__d2b+0x2e>
 800d7b2:	6161      	str	r1, [r4, #20]
 800d7b4:	e7e5      	b.n	800d782 <__d2b+0x52>
 800d7b6:	a801      	add	r0, sp, #4
 800d7b8:	f7ff fce8 	bl	800d18c <__lo0bits>
 800d7bc:	9b01      	ldr	r3, [sp, #4]
 800d7be:	6163      	str	r3, [r4, #20]
 800d7c0:	2201      	movs	r2, #1
 800d7c2:	6122      	str	r2, [r4, #16]
 800d7c4:	3020      	adds	r0, #32
 800d7c6:	e7e3      	b.n	800d790 <__d2b+0x60>
 800d7c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d7cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d7d0:	f8c9 0000 	str.w	r0, [r9]
 800d7d4:	6918      	ldr	r0, [r3, #16]
 800d7d6:	f7ff fcb9 	bl	800d14c <__hi0bits>
 800d7da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d7de:	e7df      	b.n	800d7a0 <__d2b+0x70>
 800d7e0:	08010934 	.word	0x08010934
 800d7e4:	080109c4 	.word	0x080109c4

0800d7e8 <__ratio>:
 800d7e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7ec:	4688      	mov	r8, r1
 800d7ee:	4669      	mov	r1, sp
 800d7f0:	4681      	mov	r9, r0
 800d7f2:	f7ff ff4d 	bl	800d690 <__b2d>
 800d7f6:	a901      	add	r1, sp, #4
 800d7f8:	4640      	mov	r0, r8
 800d7fa:	ec55 4b10 	vmov	r4, r5, d0
 800d7fe:	f7ff ff47 	bl	800d690 <__b2d>
 800d802:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d806:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d80a:	eba3 0c02 	sub.w	ip, r3, r2
 800d80e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d812:	1a9b      	subs	r3, r3, r2
 800d814:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d818:	ec51 0b10 	vmov	r0, r1, d0
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	bfd6      	itet	le
 800d820:	460a      	movle	r2, r1
 800d822:	462a      	movgt	r2, r5
 800d824:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d828:	468b      	mov	fp, r1
 800d82a:	462f      	mov	r7, r5
 800d82c:	bfd4      	ite	le
 800d82e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d832:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d836:	4620      	mov	r0, r4
 800d838:	ee10 2a10 	vmov	r2, s0
 800d83c:	465b      	mov	r3, fp
 800d83e:	4639      	mov	r1, r7
 800d840:	f7f3 f80c 	bl	800085c <__aeabi_ddiv>
 800d844:	ec41 0b10 	vmov	d0, r0, r1
 800d848:	b003      	add	sp, #12
 800d84a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d84e <__copybits>:
 800d84e:	3901      	subs	r1, #1
 800d850:	b570      	push	{r4, r5, r6, lr}
 800d852:	1149      	asrs	r1, r1, #5
 800d854:	6914      	ldr	r4, [r2, #16]
 800d856:	3101      	adds	r1, #1
 800d858:	f102 0314 	add.w	r3, r2, #20
 800d85c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d860:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d864:	1f05      	subs	r5, r0, #4
 800d866:	42a3      	cmp	r3, r4
 800d868:	d30c      	bcc.n	800d884 <__copybits+0x36>
 800d86a:	1aa3      	subs	r3, r4, r2
 800d86c:	3b11      	subs	r3, #17
 800d86e:	f023 0303 	bic.w	r3, r3, #3
 800d872:	3211      	adds	r2, #17
 800d874:	42a2      	cmp	r2, r4
 800d876:	bf88      	it	hi
 800d878:	2300      	movhi	r3, #0
 800d87a:	4418      	add	r0, r3
 800d87c:	2300      	movs	r3, #0
 800d87e:	4288      	cmp	r0, r1
 800d880:	d305      	bcc.n	800d88e <__copybits+0x40>
 800d882:	bd70      	pop	{r4, r5, r6, pc}
 800d884:	f853 6b04 	ldr.w	r6, [r3], #4
 800d888:	f845 6f04 	str.w	r6, [r5, #4]!
 800d88c:	e7eb      	b.n	800d866 <__copybits+0x18>
 800d88e:	f840 3b04 	str.w	r3, [r0], #4
 800d892:	e7f4      	b.n	800d87e <__copybits+0x30>

0800d894 <__any_on>:
 800d894:	f100 0214 	add.w	r2, r0, #20
 800d898:	6900      	ldr	r0, [r0, #16]
 800d89a:	114b      	asrs	r3, r1, #5
 800d89c:	4298      	cmp	r0, r3
 800d89e:	b510      	push	{r4, lr}
 800d8a0:	db11      	blt.n	800d8c6 <__any_on+0x32>
 800d8a2:	dd0a      	ble.n	800d8ba <__any_on+0x26>
 800d8a4:	f011 011f 	ands.w	r1, r1, #31
 800d8a8:	d007      	beq.n	800d8ba <__any_on+0x26>
 800d8aa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d8ae:	fa24 f001 	lsr.w	r0, r4, r1
 800d8b2:	fa00 f101 	lsl.w	r1, r0, r1
 800d8b6:	428c      	cmp	r4, r1
 800d8b8:	d10b      	bne.n	800d8d2 <__any_on+0x3e>
 800d8ba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d8be:	4293      	cmp	r3, r2
 800d8c0:	d803      	bhi.n	800d8ca <__any_on+0x36>
 800d8c2:	2000      	movs	r0, #0
 800d8c4:	bd10      	pop	{r4, pc}
 800d8c6:	4603      	mov	r3, r0
 800d8c8:	e7f7      	b.n	800d8ba <__any_on+0x26>
 800d8ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d8ce:	2900      	cmp	r1, #0
 800d8d0:	d0f5      	beq.n	800d8be <__any_on+0x2a>
 800d8d2:	2001      	movs	r0, #1
 800d8d4:	e7f6      	b.n	800d8c4 <__any_on+0x30>

0800d8d6 <_calloc_r>:
 800d8d6:	b513      	push	{r0, r1, r4, lr}
 800d8d8:	434a      	muls	r2, r1
 800d8da:	4611      	mov	r1, r2
 800d8dc:	9201      	str	r2, [sp, #4]
 800d8de:	f000 f859 	bl	800d994 <_malloc_r>
 800d8e2:	4604      	mov	r4, r0
 800d8e4:	b118      	cbz	r0, 800d8ee <_calloc_r+0x18>
 800d8e6:	9a01      	ldr	r2, [sp, #4]
 800d8e8:	2100      	movs	r1, #0
 800d8ea:	f7fc fb1f 	bl	8009f2c <memset>
 800d8ee:	4620      	mov	r0, r4
 800d8f0:	b002      	add	sp, #8
 800d8f2:	bd10      	pop	{r4, pc}

0800d8f4 <_free_r>:
 800d8f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d8f6:	2900      	cmp	r1, #0
 800d8f8:	d048      	beq.n	800d98c <_free_r+0x98>
 800d8fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d8fe:	9001      	str	r0, [sp, #4]
 800d900:	2b00      	cmp	r3, #0
 800d902:	f1a1 0404 	sub.w	r4, r1, #4
 800d906:	bfb8      	it	lt
 800d908:	18e4      	addlt	r4, r4, r3
 800d90a:	f001 f845 	bl	800e998 <__malloc_lock>
 800d90e:	4a20      	ldr	r2, [pc, #128]	; (800d990 <_free_r+0x9c>)
 800d910:	9801      	ldr	r0, [sp, #4]
 800d912:	6813      	ldr	r3, [r2, #0]
 800d914:	4615      	mov	r5, r2
 800d916:	b933      	cbnz	r3, 800d926 <_free_r+0x32>
 800d918:	6063      	str	r3, [r4, #4]
 800d91a:	6014      	str	r4, [r2, #0]
 800d91c:	b003      	add	sp, #12
 800d91e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d922:	f001 b83f 	b.w	800e9a4 <__malloc_unlock>
 800d926:	42a3      	cmp	r3, r4
 800d928:	d90b      	bls.n	800d942 <_free_r+0x4e>
 800d92a:	6821      	ldr	r1, [r4, #0]
 800d92c:	1862      	adds	r2, r4, r1
 800d92e:	4293      	cmp	r3, r2
 800d930:	bf04      	itt	eq
 800d932:	681a      	ldreq	r2, [r3, #0]
 800d934:	685b      	ldreq	r3, [r3, #4]
 800d936:	6063      	str	r3, [r4, #4]
 800d938:	bf04      	itt	eq
 800d93a:	1852      	addeq	r2, r2, r1
 800d93c:	6022      	streq	r2, [r4, #0]
 800d93e:	602c      	str	r4, [r5, #0]
 800d940:	e7ec      	b.n	800d91c <_free_r+0x28>
 800d942:	461a      	mov	r2, r3
 800d944:	685b      	ldr	r3, [r3, #4]
 800d946:	b10b      	cbz	r3, 800d94c <_free_r+0x58>
 800d948:	42a3      	cmp	r3, r4
 800d94a:	d9fa      	bls.n	800d942 <_free_r+0x4e>
 800d94c:	6811      	ldr	r1, [r2, #0]
 800d94e:	1855      	adds	r5, r2, r1
 800d950:	42a5      	cmp	r5, r4
 800d952:	d10b      	bne.n	800d96c <_free_r+0x78>
 800d954:	6824      	ldr	r4, [r4, #0]
 800d956:	4421      	add	r1, r4
 800d958:	1854      	adds	r4, r2, r1
 800d95a:	42a3      	cmp	r3, r4
 800d95c:	6011      	str	r1, [r2, #0]
 800d95e:	d1dd      	bne.n	800d91c <_free_r+0x28>
 800d960:	681c      	ldr	r4, [r3, #0]
 800d962:	685b      	ldr	r3, [r3, #4]
 800d964:	6053      	str	r3, [r2, #4]
 800d966:	4421      	add	r1, r4
 800d968:	6011      	str	r1, [r2, #0]
 800d96a:	e7d7      	b.n	800d91c <_free_r+0x28>
 800d96c:	d902      	bls.n	800d974 <_free_r+0x80>
 800d96e:	230c      	movs	r3, #12
 800d970:	6003      	str	r3, [r0, #0]
 800d972:	e7d3      	b.n	800d91c <_free_r+0x28>
 800d974:	6825      	ldr	r5, [r4, #0]
 800d976:	1961      	adds	r1, r4, r5
 800d978:	428b      	cmp	r3, r1
 800d97a:	bf04      	itt	eq
 800d97c:	6819      	ldreq	r1, [r3, #0]
 800d97e:	685b      	ldreq	r3, [r3, #4]
 800d980:	6063      	str	r3, [r4, #4]
 800d982:	bf04      	itt	eq
 800d984:	1949      	addeq	r1, r1, r5
 800d986:	6021      	streq	r1, [r4, #0]
 800d988:	6054      	str	r4, [r2, #4]
 800d98a:	e7c7      	b.n	800d91c <_free_r+0x28>
 800d98c:	b003      	add	sp, #12
 800d98e:	bd30      	pop	{r4, r5, pc}
 800d990:	20004c84 	.word	0x20004c84

0800d994 <_malloc_r>:
 800d994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d996:	1ccd      	adds	r5, r1, #3
 800d998:	f025 0503 	bic.w	r5, r5, #3
 800d99c:	3508      	adds	r5, #8
 800d99e:	2d0c      	cmp	r5, #12
 800d9a0:	bf38      	it	cc
 800d9a2:	250c      	movcc	r5, #12
 800d9a4:	2d00      	cmp	r5, #0
 800d9a6:	4606      	mov	r6, r0
 800d9a8:	db01      	blt.n	800d9ae <_malloc_r+0x1a>
 800d9aa:	42a9      	cmp	r1, r5
 800d9ac:	d903      	bls.n	800d9b6 <_malloc_r+0x22>
 800d9ae:	230c      	movs	r3, #12
 800d9b0:	6033      	str	r3, [r6, #0]
 800d9b2:	2000      	movs	r0, #0
 800d9b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d9b6:	f000 ffef 	bl	800e998 <__malloc_lock>
 800d9ba:	4921      	ldr	r1, [pc, #132]	; (800da40 <_malloc_r+0xac>)
 800d9bc:	680a      	ldr	r2, [r1, #0]
 800d9be:	4614      	mov	r4, r2
 800d9c0:	b99c      	cbnz	r4, 800d9ea <_malloc_r+0x56>
 800d9c2:	4f20      	ldr	r7, [pc, #128]	; (800da44 <_malloc_r+0xb0>)
 800d9c4:	683b      	ldr	r3, [r7, #0]
 800d9c6:	b923      	cbnz	r3, 800d9d2 <_malloc_r+0x3e>
 800d9c8:	4621      	mov	r1, r4
 800d9ca:	4630      	mov	r0, r6
 800d9cc:	f000 fcd0 	bl	800e370 <_sbrk_r>
 800d9d0:	6038      	str	r0, [r7, #0]
 800d9d2:	4629      	mov	r1, r5
 800d9d4:	4630      	mov	r0, r6
 800d9d6:	f000 fccb 	bl	800e370 <_sbrk_r>
 800d9da:	1c43      	adds	r3, r0, #1
 800d9dc:	d123      	bne.n	800da26 <_malloc_r+0x92>
 800d9de:	230c      	movs	r3, #12
 800d9e0:	6033      	str	r3, [r6, #0]
 800d9e2:	4630      	mov	r0, r6
 800d9e4:	f000 ffde 	bl	800e9a4 <__malloc_unlock>
 800d9e8:	e7e3      	b.n	800d9b2 <_malloc_r+0x1e>
 800d9ea:	6823      	ldr	r3, [r4, #0]
 800d9ec:	1b5b      	subs	r3, r3, r5
 800d9ee:	d417      	bmi.n	800da20 <_malloc_r+0x8c>
 800d9f0:	2b0b      	cmp	r3, #11
 800d9f2:	d903      	bls.n	800d9fc <_malloc_r+0x68>
 800d9f4:	6023      	str	r3, [r4, #0]
 800d9f6:	441c      	add	r4, r3
 800d9f8:	6025      	str	r5, [r4, #0]
 800d9fa:	e004      	b.n	800da06 <_malloc_r+0x72>
 800d9fc:	6863      	ldr	r3, [r4, #4]
 800d9fe:	42a2      	cmp	r2, r4
 800da00:	bf0c      	ite	eq
 800da02:	600b      	streq	r3, [r1, #0]
 800da04:	6053      	strne	r3, [r2, #4]
 800da06:	4630      	mov	r0, r6
 800da08:	f000 ffcc 	bl	800e9a4 <__malloc_unlock>
 800da0c:	f104 000b 	add.w	r0, r4, #11
 800da10:	1d23      	adds	r3, r4, #4
 800da12:	f020 0007 	bic.w	r0, r0, #7
 800da16:	1ac2      	subs	r2, r0, r3
 800da18:	d0cc      	beq.n	800d9b4 <_malloc_r+0x20>
 800da1a:	1a1b      	subs	r3, r3, r0
 800da1c:	50a3      	str	r3, [r4, r2]
 800da1e:	e7c9      	b.n	800d9b4 <_malloc_r+0x20>
 800da20:	4622      	mov	r2, r4
 800da22:	6864      	ldr	r4, [r4, #4]
 800da24:	e7cc      	b.n	800d9c0 <_malloc_r+0x2c>
 800da26:	1cc4      	adds	r4, r0, #3
 800da28:	f024 0403 	bic.w	r4, r4, #3
 800da2c:	42a0      	cmp	r0, r4
 800da2e:	d0e3      	beq.n	800d9f8 <_malloc_r+0x64>
 800da30:	1a21      	subs	r1, r4, r0
 800da32:	4630      	mov	r0, r6
 800da34:	f000 fc9c 	bl	800e370 <_sbrk_r>
 800da38:	3001      	adds	r0, #1
 800da3a:	d1dd      	bne.n	800d9f8 <_malloc_r+0x64>
 800da3c:	e7cf      	b.n	800d9de <_malloc_r+0x4a>
 800da3e:	bf00      	nop
 800da40:	20004c84 	.word	0x20004c84
 800da44:	20004c88 	.word	0x20004c88

0800da48 <__ssputs_r>:
 800da48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da4c:	688e      	ldr	r6, [r1, #8]
 800da4e:	429e      	cmp	r6, r3
 800da50:	4682      	mov	sl, r0
 800da52:	460c      	mov	r4, r1
 800da54:	4690      	mov	r8, r2
 800da56:	461f      	mov	r7, r3
 800da58:	d838      	bhi.n	800dacc <__ssputs_r+0x84>
 800da5a:	898a      	ldrh	r2, [r1, #12]
 800da5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800da60:	d032      	beq.n	800dac8 <__ssputs_r+0x80>
 800da62:	6825      	ldr	r5, [r4, #0]
 800da64:	6909      	ldr	r1, [r1, #16]
 800da66:	eba5 0901 	sub.w	r9, r5, r1
 800da6a:	6965      	ldr	r5, [r4, #20]
 800da6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800da70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800da74:	3301      	adds	r3, #1
 800da76:	444b      	add	r3, r9
 800da78:	106d      	asrs	r5, r5, #1
 800da7a:	429d      	cmp	r5, r3
 800da7c:	bf38      	it	cc
 800da7e:	461d      	movcc	r5, r3
 800da80:	0553      	lsls	r3, r2, #21
 800da82:	d531      	bpl.n	800dae8 <__ssputs_r+0xa0>
 800da84:	4629      	mov	r1, r5
 800da86:	f7ff ff85 	bl	800d994 <_malloc_r>
 800da8a:	4606      	mov	r6, r0
 800da8c:	b950      	cbnz	r0, 800daa4 <__ssputs_r+0x5c>
 800da8e:	230c      	movs	r3, #12
 800da90:	f8ca 3000 	str.w	r3, [sl]
 800da94:	89a3      	ldrh	r3, [r4, #12]
 800da96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da9a:	81a3      	strh	r3, [r4, #12]
 800da9c:	f04f 30ff 	mov.w	r0, #4294967295
 800daa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800daa4:	6921      	ldr	r1, [r4, #16]
 800daa6:	464a      	mov	r2, r9
 800daa8:	f7fc fa32 	bl	8009f10 <memcpy>
 800daac:	89a3      	ldrh	r3, [r4, #12]
 800daae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dab2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dab6:	81a3      	strh	r3, [r4, #12]
 800dab8:	6126      	str	r6, [r4, #16]
 800daba:	6165      	str	r5, [r4, #20]
 800dabc:	444e      	add	r6, r9
 800dabe:	eba5 0509 	sub.w	r5, r5, r9
 800dac2:	6026      	str	r6, [r4, #0]
 800dac4:	60a5      	str	r5, [r4, #8]
 800dac6:	463e      	mov	r6, r7
 800dac8:	42be      	cmp	r6, r7
 800daca:	d900      	bls.n	800dace <__ssputs_r+0x86>
 800dacc:	463e      	mov	r6, r7
 800dace:	4632      	mov	r2, r6
 800dad0:	6820      	ldr	r0, [r4, #0]
 800dad2:	4641      	mov	r1, r8
 800dad4:	f000 ff46 	bl	800e964 <memmove>
 800dad8:	68a3      	ldr	r3, [r4, #8]
 800dada:	6822      	ldr	r2, [r4, #0]
 800dadc:	1b9b      	subs	r3, r3, r6
 800dade:	4432      	add	r2, r6
 800dae0:	60a3      	str	r3, [r4, #8]
 800dae2:	6022      	str	r2, [r4, #0]
 800dae4:	2000      	movs	r0, #0
 800dae6:	e7db      	b.n	800daa0 <__ssputs_r+0x58>
 800dae8:	462a      	mov	r2, r5
 800daea:	f000 ff61 	bl	800e9b0 <_realloc_r>
 800daee:	4606      	mov	r6, r0
 800daf0:	2800      	cmp	r0, #0
 800daf2:	d1e1      	bne.n	800dab8 <__ssputs_r+0x70>
 800daf4:	6921      	ldr	r1, [r4, #16]
 800daf6:	4650      	mov	r0, sl
 800daf8:	f7ff fefc 	bl	800d8f4 <_free_r>
 800dafc:	e7c7      	b.n	800da8e <__ssputs_r+0x46>
	...

0800db00 <_svfiprintf_r>:
 800db00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db04:	4698      	mov	r8, r3
 800db06:	898b      	ldrh	r3, [r1, #12]
 800db08:	061b      	lsls	r3, r3, #24
 800db0a:	b09d      	sub	sp, #116	; 0x74
 800db0c:	4607      	mov	r7, r0
 800db0e:	460d      	mov	r5, r1
 800db10:	4614      	mov	r4, r2
 800db12:	d50e      	bpl.n	800db32 <_svfiprintf_r+0x32>
 800db14:	690b      	ldr	r3, [r1, #16]
 800db16:	b963      	cbnz	r3, 800db32 <_svfiprintf_r+0x32>
 800db18:	2140      	movs	r1, #64	; 0x40
 800db1a:	f7ff ff3b 	bl	800d994 <_malloc_r>
 800db1e:	6028      	str	r0, [r5, #0]
 800db20:	6128      	str	r0, [r5, #16]
 800db22:	b920      	cbnz	r0, 800db2e <_svfiprintf_r+0x2e>
 800db24:	230c      	movs	r3, #12
 800db26:	603b      	str	r3, [r7, #0]
 800db28:	f04f 30ff 	mov.w	r0, #4294967295
 800db2c:	e0d1      	b.n	800dcd2 <_svfiprintf_r+0x1d2>
 800db2e:	2340      	movs	r3, #64	; 0x40
 800db30:	616b      	str	r3, [r5, #20]
 800db32:	2300      	movs	r3, #0
 800db34:	9309      	str	r3, [sp, #36]	; 0x24
 800db36:	2320      	movs	r3, #32
 800db38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800db3c:	f8cd 800c 	str.w	r8, [sp, #12]
 800db40:	2330      	movs	r3, #48	; 0x30
 800db42:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800dcec <_svfiprintf_r+0x1ec>
 800db46:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800db4a:	f04f 0901 	mov.w	r9, #1
 800db4e:	4623      	mov	r3, r4
 800db50:	469a      	mov	sl, r3
 800db52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800db56:	b10a      	cbz	r2, 800db5c <_svfiprintf_r+0x5c>
 800db58:	2a25      	cmp	r2, #37	; 0x25
 800db5a:	d1f9      	bne.n	800db50 <_svfiprintf_r+0x50>
 800db5c:	ebba 0b04 	subs.w	fp, sl, r4
 800db60:	d00b      	beq.n	800db7a <_svfiprintf_r+0x7a>
 800db62:	465b      	mov	r3, fp
 800db64:	4622      	mov	r2, r4
 800db66:	4629      	mov	r1, r5
 800db68:	4638      	mov	r0, r7
 800db6a:	f7ff ff6d 	bl	800da48 <__ssputs_r>
 800db6e:	3001      	adds	r0, #1
 800db70:	f000 80aa 	beq.w	800dcc8 <_svfiprintf_r+0x1c8>
 800db74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800db76:	445a      	add	r2, fp
 800db78:	9209      	str	r2, [sp, #36]	; 0x24
 800db7a:	f89a 3000 	ldrb.w	r3, [sl]
 800db7e:	2b00      	cmp	r3, #0
 800db80:	f000 80a2 	beq.w	800dcc8 <_svfiprintf_r+0x1c8>
 800db84:	2300      	movs	r3, #0
 800db86:	f04f 32ff 	mov.w	r2, #4294967295
 800db8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800db8e:	f10a 0a01 	add.w	sl, sl, #1
 800db92:	9304      	str	r3, [sp, #16]
 800db94:	9307      	str	r3, [sp, #28]
 800db96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800db9a:	931a      	str	r3, [sp, #104]	; 0x68
 800db9c:	4654      	mov	r4, sl
 800db9e:	2205      	movs	r2, #5
 800dba0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dba4:	4851      	ldr	r0, [pc, #324]	; (800dcec <_svfiprintf_r+0x1ec>)
 800dba6:	f7f2 fb23 	bl	80001f0 <memchr>
 800dbaa:	9a04      	ldr	r2, [sp, #16]
 800dbac:	b9d8      	cbnz	r0, 800dbe6 <_svfiprintf_r+0xe6>
 800dbae:	06d0      	lsls	r0, r2, #27
 800dbb0:	bf44      	itt	mi
 800dbb2:	2320      	movmi	r3, #32
 800dbb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dbb8:	0711      	lsls	r1, r2, #28
 800dbba:	bf44      	itt	mi
 800dbbc:	232b      	movmi	r3, #43	; 0x2b
 800dbbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dbc2:	f89a 3000 	ldrb.w	r3, [sl]
 800dbc6:	2b2a      	cmp	r3, #42	; 0x2a
 800dbc8:	d015      	beq.n	800dbf6 <_svfiprintf_r+0xf6>
 800dbca:	9a07      	ldr	r2, [sp, #28]
 800dbcc:	4654      	mov	r4, sl
 800dbce:	2000      	movs	r0, #0
 800dbd0:	f04f 0c0a 	mov.w	ip, #10
 800dbd4:	4621      	mov	r1, r4
 800dbd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dbda:	3b30      	subs	r3, #48	; 0x30
 800dbdc:	2b09      	cmp	r3, #9
 800dbde:	d94e      	bls.n	800dc7e <_svfiprintf_r+0x17e>
 800dbe0:	b1b0      	cbz	r0, 800dc10 <_svfiprintf_r+0x110>
 800dbe2:	9207      	str	r2, [sp, #28]
 800dbe4:	e014      	b.n	800dc10 <_svfiprintf_r+0x110>
 800dbe6:	eba0 0308 	sub.w	r3, r0, r8
 800dbea:	fa09 f303 	lsl.w	r3, r9, r3
 800dbee:	4313      	orrs	r3, r2
 800dbf0:	9304      	str	r3, [sp, #16]
 800dbf2:	46a2      	mov	sl, r4
 800dbf4:	e7d2      	b.n	800db9c <_svfiprintf_r+0x9c>
 800dbf6:	9b03      	ldr	r3, [sp, #12]
 800dbf8:	1d19      	adds	r1, r3, #4
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	9103      	str	r1, [sp, #12]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	bfbb      	ittet	lt
 800dc02:	425b      	neglt	r3, r3
 800dc04:	f042 0202 	orrlt.w	r2, r2, #2
 800dc08:	9307      	strge	r3, [sp, #28]
 800dc0a:	9307      	strlt	r3, [sp, #28]
 800dc0c:	bfb8      	it	lt
 800dc0e:	9204      	strlt	r2, [sp, #16]
 800dc10:	7823      	ldrb	r3, [r4, #0]
 800dc12:	2b2e      	cmp	r3, #46	; 0x2e
 800dc14:	d10c      	bne.n	800dc30 <_svfiprintf_r+0x130>
 800dc16:	7863      	ldrb	r3, [r4, #1]
 800dc18:	2b2a      	cmp	r3, #42	; 0x2a
 800dc1a:	d135      	bne.n	800dc88 <_svfiprintf_r+0x188>
 800dc1c:	9b03      	ldr	r3, [sp, #12]
 800dc1e:	1d1a      	adds	r2, r3, #4
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	9203      	str	r2, [sp, #12]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	bfb8      	it	lt
 800dc28:	f04f 33ff 	movlt.w	r3, #4294967295
 800dc2c:	3402      	adds	r4, #2
 800dc2e:	9305      	str	r3, [sp, #20]
 800dc30:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800dcfc <_svfiprintf_r+0x1fc>
 800dc34:	7821      	ldrb	r1, [r4, #0]
 800dc36:	2203      	movs	r2, #3
 800dc38:	4650      	mov	r0, sl
 800dc3a:	f7f2 fad9 	bl	80001f0 <memchr>
 800dc3e:	b140      	cbz	r0, 800dc52 <_svfiprintf_r+0x152>
 800dc40:	2340      	movs	r3, #64	; 0x40
 800dc42:	eba0 000a 	sub.w	r0, r0, sl
 800dc46:	fa03 f000 	lsl.w	r0, r3, r0
 800dc4a:	9b04      	ldr	r3, [sp, #16]
 800dc4c:	4303      	orrs	r3, r0
 800dc4e:	3401      	adds	r4, #1
 800dc50:	9304      	str	r3, [sp, #16]
 800dc52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc56:	4826      	ldr	r0, [pc, #152]	; (800dcf0 <_svfiprintf_r+0x1f0>)
 800dc58:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dc5c:	2206      	movs	r2, #6
 800dc5e:	f7f2 fac7 	bl	80001f0 <memchr>
 800dc62:	2800      	cmp	r0, #0
 800dc64:	d038      	beq.n	800dcd8 <_svfiprintf_r+0x1d8>
 800dc66:	4b23      	ldr	r3, [pc, #140]	; (800dcf4 <_svfiprintf_r+0x1f4>)
 800dc68:	bb1b      	cbnz	r3, 800dcb2 <_svfiprintf_r+0x1b2>
 800dc6a:	9b03      	ldr	r3, [sp, #12]
 800dc6c:	3307      	adds	r3, #7
 800dc6e:	f023 0307 	bic.w	r3, r3, #7
 800dc72:	3308      	adds	r3, #8
 800dc74:	9303      	str	r3, [sp, #12]
 800dc76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc78:	4433      	add	r3, r6
 800dc7a:	9309      	str	r3, [sp, #36]	; 0x24
 800dc7c:	e767      	b.n	800db4e <_svfiprintf_r+0x4e>
 800dc7e:	fb0c 3202 	mla	r2, ip, r2, r3
 800dc82:	460c      	mov	r4, r1
 800dc84:	2001      	movs	r0, #1
 800dc86:	e7a5      	b.n	800dbd4 <_svfiprintf_r+0xd4>
 800dc88:	2300      	movs	r3, #0
 800dc8a:	3401      	adds	r4, #1
 800dc8c:	9305      	str	r3, [sp, #20]
 800dc8e:	4619      	mov	r1, r3
 800dc90:	f04f 0c0a 	mov.w	ip, #10
 800dc94:	4620      	mov	r0, r4
 800dc96:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dc9a:	3a30      	subs	r2, #48	; 0x30
 800dc9c:	2a09      	cmp	r2, #9
 800dc9e:	d903      	bls.n	800dca8 <_svfiprintf_r+0x1a8>
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d0c5      	beq.n	800dc30 <_svfiprintf_r+0x130>
 800dca4:	9105      	str	r1, [sp, #20]
 800dca6:	e7c3      	b.n	800dc30 <_svfiprintf_r+0x130>
 800dca8:	fb0c 2101 	mla	r1, ip, r1, r2
 800dcac:	4604      	mov	r4, r0
 800dcae:	2301      	movs	r3, #1
 800dcb0:	e7f0      	b.n	800dc94 <_svfiprintf_r+0x194>
 800dcb2:	ab03      	add	r3, sp, #12
 800dcb4:	9300      	str	r3, [sp, #0]
 800dcb6:	462a      	mov	r2, r5
 800dcb8:	4b0f      	ldr	r3, [pc, #60]	; (800dcf8 <_svfiprintf_r+0x1f8>)
 800dcba:	a904      	add	r1, sp, #16
 800dcbc:	4638      	mov	r0, r7
 800dcbe:	f7fc f9dd 	bl	800a07c <_printf_float>
 800dcc2:	1c42      	adds	r2, r0, #1
 800dcc4:	4606      	mov	r6, r0
 800dcc6:	d1d6      	bne.n	800dc76 <_svfiprintf_r+0x176>
 800dcc8:	89ab      	ldrh	r3, [r5, #12]
 800dcca:	065b      	lsls	r3, r3, #25
 800dccc:	f53f af2c 	bmi.w	800db28 <_svfiprintf_r+0x28>
 800dcd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dcd2:	b01d      	add	sp, #116	; 0x74
 800dcd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcd8:	ab03      	add	r3, sp, #12
 800dcda:	9300      	str	r3, [sp, #0]
 800dcdc:	462a      	mov	r2, r5
 800dcde:	4b06      	ldr	r3, [pc, #24]	; (800dcf8 <_svfiprintf_r+0x1f8>)
 800dce0:	a904      	add	r1, sp, #16
 800dce2:	4638      	mov	r0, r7
 800dce4:	f7fc fc6e 	bl	800a5c4 <_printf_i>
 800dce8:	e7eb      	b.n	800dcc2 <_svfiprintf_r+0x1c2>
 800dcea:	bf00      	nop
 800dcec:	08010b24 	.word	0x08010b24
 800dcf0:	08010b2e 	.word	0x08010b2e
 800dcf4:	0800a07d 	.word	0x0800a07d
 800dcf8:	0800da49 	.word	0x0800da49
 800dcfc:	08010b2a 	.word	0x08010b2a

0800dd00 <_sungetc_r>:
 800dd00:	b538      	push	{r3, r4, r5, lr}
 800dd02:	1c4b      	adds	r3, r1, #1
 800dd04:	4614      	mov	r4, r2
 800dd06:	d103      	bne.n	800dd10 <_sungetc_r+0x10>
 800dd08:	f04f 35ff 	mov.w	r5, #4294967295
 800dd0c:	4628      	mov	r0, r5
 800dd0e:	bd38      	pop	{r3, r4, r5, pc}
 800dd10:	8993      	ldrh	r3, [r2, #12]
 800dd12:	f023 0320 	bic.w	r3, r3, #32
 800dd16:	8193      	strh	r3, [r2, #12]
 800dd18:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dd1a:	6852      	ldr	r2, [r2, #4]
 800dd1c:	b2cd      	uxtb	r5, r1
 800dd1e:	b18b      	cbz	r3, 800dd44 <_sungetc_r+0x44>
 800dd20:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800dd22:	4293      	cmp	r3, r2
 800dd24:	dd08      	ble.n	800dd38 <_sungetc_r+0x38>
 800dd26:	6823      	ldr	r3, [r4, #0]
 800dd28:	1e5a      	subs	r2, r3, #1
 800dd2a:	6022      	str	r2, [r4, #0]
 800dd2c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800dd30:	6863      	ldr	r3, [r4, #4]
 800dd32:	3301      	adds	r3, #1
 800dd34:	6063      	str	r3, [r4, #4]
 800dd36:	e7e9      	b.n	800dd0c <_sungetc_r+0xc>
 800dd38:	4621      	mov	r1, r4
 800dd3a:	f000 fbe1 	bl	800e500 <__submore>
 800dd3e:	2800      	cmp	r0, #0
 800dd40:	d0f1      	beq.n	800dd26 <_sungetc_r+0x26>
 800dd42:	e7e1      	b.n	800dd08 <_sungetc_r+0x8>
 800dd44:	6921      	ldr	r1, [r4, #16]
 800dd46:	6823      	ldr	r3, [r4, #0]
 800dd48:	b151      	cbz	r1, 800dd60 <_sungetc_r+0x60>
 800dd4a:	4299      	cmp	r1, r3
 800dd4c:	d208      	bcs.n	800dd60 <_sungetc_r+0x60>
 800dd4e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800dd52:	42a9      	cmp	r1, r5
 800dd54:	d104      	bne.n	800dd60 <_sungetc_r+0x60>
 800dd56:	3b01      	subs	r3, #1
 800dd58:	3201      	adds	r2, #1
 800dd5a:	6023      	str	r3, [r4, #0]
 800dd5c:	6062      	str	r2, [r4, #4]
 800dd5e:	e7d5      	b.n	800dd0c <_sungetc_r+0xc>
 800dd60:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800dd64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dd68:	6363      	str	r3, [r4, #52]	; 0x34
 800dd6a:	2303      	movs	r3, #3
 800dd6c:	63a3      	str	r3, [r4, #56]	; 0x38
 800dd6e:	4623      	mov	r3, r4
 800dd70:	f803 5f46 	strb.w	r5, [r3, #70]!
 800dd74:	6023      	str	r3, [r4, #0]
 800dd76:	2301      	movs	r3, #1
 800dd78:	e7dc      	b.n	800dd34 <_sungetc_r+0x34>

0800dd7a <__ssrefill_r>:
 800dd7a:	b510      	push	{r4, lr}
 800dd7c:	460c      	mov	r4, r1
 800dd7e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800dd80:	b169      	cbz	r1, 800dd9e <__ssrefill_r+0x24>
 800dd82:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dd86:	4299      	cmp	r1, r3
 800dd88:	d001      	beq.n	800dd8e <__ssrefill_r+0x14>
 800dd8a:	f7ff fdb3 	bl	800d8f4 <_free_r>
 800dd8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dd90:	6063      	str	r3, [r4, #4]
 800dd92:	2000      	movs	r0, #0
 800dd94:	6360      	str	r0, [r4, #52]	; 0x34
 800dd96:	b113      	cbz	r3, 800dd9e <__ssrefill_r+0x24>
 800dd98:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800dd9a:	6023      	str	r3, [r4, #0]
 800dd9c:	bd10      	pop	{r4, pc}
 800dd9e:	6923      	ldr	r3, [r4, #16]
 800dda0:	6023      	str	r3, [r4, #0]
 800dda2:	2300      	movs	r3, #0
 800dda4:	6063      	str	r3, [r4, #4]
 800dda6:	89a3      	ldrh	r3, [r4, #12]
 800dda8:	f043 0320 	orr.w	r3, r3, #32
 800ddac:	81a3      	strh	r3, [r4, #12]
 800ddae:	f04f 30ff 	mov.w	r0, #4294967295
 800ddb2:	e7f3      	b.n	800dd9c <__ssrefill_r+0x22>

0800ddb4 <__ssvfiscanf_r>:
 800ddb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddb8:	460c      	mov	r4, r1
 800ddba:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800ddbe:	2100      	movs	r1, #0
 800ddc0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800ddc4:	49b2      	ldr	r1, [pc, #712]	; (800e090 <__ssvfiscanf_r+0x2dc>)
 800ddc6:	91a0      	str	r1, [sp, #640]	; 0x280
 800ddc8:	f10d 0804 	add.w	r8, sp, #4
 800ddcc:	49b1      	ldr	r1, [pc, #708]	; (800e094 <__ssvfiscanf_r+0x2e0>)
 800ddce:	4fb2      	ldr	r7, [pc, #712]	; (800e098 <__ssvfiscanf_r+0x2e4>)
 800ddd0:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800e09c <__ssvfiscanf_r+0x2e8>
 800ddd4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800ddd8:	4606      	mov	r6, r0
 800ddda:	91a1      	str	r1, [sp, #644]	; 0x284
 800dddc:	9300      	str	r3, [sp, #0]
 800ddde:	f892 a000 	ldrb.w	sl, [r2]
 800dde2:	f1ba 0f00 	cmp.w	sl, #0
 800dde6:	f000 8151 	beq.w	800e08c <__ssvfiscanf_r+0x2d8>
 800ddea:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800ddee:	f013 0308 	ands.w	r3, r3, #8
 800ddf2:	f102 0501 	add.w	r5, r2, #1
 800ddf6:	d019      	beq.n	800de2c <__ssvfiscanf_r+0x78>
 800ddf8:	6863      	ldr	r3, [r4, #4]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	dd0f      	ble.n	800de1e <__ssvfiscanf_r+0x6a>
 800ddfe:	6823      	ldr	r3, [r4, #0]
 800de00:	781a      	ldrb	r2, [r3, #0]
 800de02:	5cba      	ldrb	r2, [r7, r2]
 800de04:	0712      	lsls	r2, r2, #28
 800de06:	d401      	bmi.n	800de0c <__ssvfiscanf_r+0x58>
 800de08:	462a      	mov	r2, r5
 800de0a:	e7e8      	b.n	800ddde <__ssvfiscanf_r+0x2a>
 800de0c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800de0e:	3201      	adds	r2, #1
 800de10:	9245      	str	r2, [sp, #276]	; 0x114
 800de12:	6862      	ldr	r2, [r4, #4]
 800de14:	3301      	adds	r3, #1
 800de16:	3a01      	subs	r2, #1
 800de18:	6062      	str	r2, [r4, #4]
 800de1a:	6023      	str	r3, [r4, #0]
 800de1c:	e7ec      	b.n	800ddf8 <__ssvfiscanf_r+0x44>
 800de1e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800de20:	4621      	mov	r1, r4
 800de22:	4630      	mov	r0, r6
 800de24:	4798      	blx	r3
 800de26:	2800      	cmp	r0, #0
 800de28:	d0e9      	beq.n	800ddfe <__ssvfiscanf_r+0x4a>
 800de2a:	e7ed      	b.n	800de08 <__ssvfiscanf_r+0x54>
 800de2c:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800de30:	f040 8083 	bne.w	800df3a <__ssvfiscanf_r+0x186>
 800de34:	9341      	str	r3, [sp, #260]	; 0x104
 800de36:	9343      	str	r3, [sp, #268]	; 0x10c
 800de38:	7853      	ldrb	r3, [r2, #1]
 800de3a:	2b2a      	cmp	r3, #42	; 0x2a
 800de3c:	bf02      	ittt	eq
 800de3e:	2310      	moveq	r3, #16
 800de40:	1c95      	addeq	r5, r2, #2
 800de42:	9341      	streq	r3, [sp, #260]	; 0x104
 800de44:	220a      	movs	r2, #10
 800de46:	46ab      	mov	fp, r5
 800de48:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800de4c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800de50:	2b09      	cmp	r3, #9
 800de52:	d91d      	bls.n	800de90 <__ssvfiscanf_r+0xdc>
 800de54:	4891      	ldr	r0, [pc, #580]	; (800e09c <__ssvfiscanf_r+0x2e8>)
 800de56:	2203      	movs	r2, #3
 800de58:	f7f2 f9ca 	bl	80001f0 <memchr>
 800de5c:	b140      	cbz	r0, 800de70 <__ssvfiscanf_r+0xbc>
 800de5e:	2301      	movs	r3, #1
 800de60:	eba0 0009 	sub.w	r0, r0, r9
 800de64:	fa03 f000 	lsl.w	r0, r3, r0
 800de68:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800de6a:	4318      	orrs	r0, r3
 800de6c:	9041      	str	r0, [sp, #260]	; 0x104
 800de6e:	465d      	mov	r5, fp
 800de70:	f815 3b01 	ldrb.w	r3, [r5], #1
 800de74:	2b78      	cmp	r3, #120	; 0x78
 800de76:	d806      	bhi.n	800de86 <__ssvfiscanf_r+0xd2>
 800de78:	2b57      	cmp	r3, #87	; 0x57
 800de7a:	d810      	bhi.n	800de9e <__ssvfiscanf_r+0xea>
 800de7c:	2b25      	cmp	r3, #37	; 0x25
 800de7e:	d05c      	beq.n	800df3a <__ssvfiscanf_r+0x186>
 800de80:	d856      	bhi.n	800df30 <__ssvfiscanf_r+0x17c>
 800de82:	2b00      	cmp	r3, #0
 800de84:	d074      	beq.n	800df70 <__ssvfiscanf_r+0x1bc>
 800de86:	2303      	movs	r3, #3
 800de88:	9347      	str	r3, [sp, #284]	; 0x11c
 800de8a:	230a      	movs	r3, #10
 800de8c:	9342      	str	r3, [sp, #264]	; 0x108
 800de8e:	e081      	b.n	800df94 <__ssvfiscanf_r+0x1e0>
 800de90:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800de92:	fb02 1303 	mla	r3, r2, r3, r1
 800de96:	3b30      	subs	r3, #48	; 0x30
 800de98:	9343      	str	r3, [sp, #268]	; 0x10c
 800de9a:	465d      	mov	r5, fp
 800de9c:	e7d3      	b.n	800de46 <__ssvfiscanf_r+0x92>
 800de9e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800dea2:	2a20      	cmp	r2, #32
 800dea4:	d8ef      	bhi.n	800de86 <__ssvfiscanf_r+0xd2>
 800dea6:	a101      	add	r1, pc, #4	; (adr r1, 800deac <__ssvfiscanf_r+0xf8>)
 800dea8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800deac:	0800df7f 	.word	0x0800df7f
 800deb0:	0800de87 	.word	0x0800de87
 800deb4:	0800de87 	.word	0x0800de87
 800deb8:	0800dfdd 	.word	0x0800dfdd
 800debc:	0800de87 	.word	0x0800de87
 800dec0:	0800de87 	.word	0x0800de87
 800dec4:	0800de87 	.word	0x0800de87
 800dec8:	0800de87 	.word	0x0800de87
 800decc:	0800de87 	.word	0x0800de87
 800ded0:	0800de87 	.word	0x0800de87
 800ded4:	0800de87 	.word	0x0800de87
 800ded8:	0800dff3 	.word	0x0800dff3
 800dedc:	0800dfc9 	.word	0x0800dfc9
 800dee0:	0800df37 	.word	0x0800df37
 800dee4:	0800df37 	.word	0x0800df37
 800dee8:	0800df37 	.word	0x0800df37
 800deec:	0800de87 	.word	0x0800de87
 800def0:	0800dfcd 	.word	0x0800dfcd
 800def4:	0800de87 	.word	0x0800de87
 800def8:	0800de87 	.word	0x0800de87
 800defc:	0800de87 	.word	0x0800de87
 800df00:	0800de87 	.word	0x0800de87
 800df04:	0800e003 	.word	0x0800e003
 800df08:	0800dfd5 	.word	0x0800dfd5
 800df0c:	0800df77 	.word	0x0800df77
 800df10:	0800de87 	.word	0x0800de87
 800df14:	0800de87 	.word	0x0800de87
 800df18:	0800dfff 	.word	0x0800dfff
 800df1c:	0800de87 	.word	0x0800de87
 800df20:	0800dfc9 	.word	0x0800dfc9
 800df24:	0800de87 	.word	0x0800de87
 800df28:	0800de87 	.word	0x0800de87
 800df2c:	0800df7f 	.word	0x0800df7f
 800df30:	3b45      	subs	r3, #69	; 0x45
 800df32:	2b02      	cmp	r3, #2
 800df34:	d8a7      	bhi.n	800de86 <__ssvfiscanf_r+0xd2>
 800df36:	2305      	movs	r3, #5
 800df38:	e02b      	b.n	800df92 <__ssvfiscanf_r+0x1de>
 800df3a:	6863      	ldr	r3, [r4, #4]
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	dd0d      	ble.n	800df5c <__ssvfiscanf_r+0x1a8>
 800df40:	6823      	ldr	r3, [r4, #0]
 800df42:	781a      	ldrb	r2, [r3, #0]
 800df44:	4552      	cmp	r2, sl
 800df46:	f040 80a1 	bne.w	800e08c <__ssvfiscanf_r+0x2d8>
 800df4a:	3301      	adds	r3, #1
 800df4c:	6862      	ldr	r2, [r4, #4]
 800df4e:	6023      	str	r3, [r4, #0]
 800df50:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800df52:	3a01      	subs	r2, #1
 800df54:	3301      	adds	r3, #1
 800df56:	6062      	str	r2, [r4, #4]
 800df58:	9345      	str	r3, [sp, #276]	; 0x114
 800df5a:	e755      	b.n	800de08 <__ssvfiscanf_r+0x54>
 800df5c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800df5e:	4621      	mov	r1, r4
 800df60:	4630      	mov	r0, r6
 800df62:	4798      	blx	r3
 800df64:	2800      	cmp	r0, #0
 800df66:	d0eb      	beq.n	800df40 <__ssvfiscanf_r+0x18c>
 800df68:	9844      	ldr	r0, [sp, #272]	; 0x110
 800df6a:	2800      	cmp	r0, #0
 800df6c:	f040 8084 	bne.w	800e078 <__ssvfiscanf_r+0x2c4>
 800df70:	f04f 30ff 	mov.w	r0, #4294967295
 800df74:	e086      	b.n	800e084 <__ssvfiscanf_r+0x2d0>
 800df76:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800df78:	f042 0220 	orr.w	r2, r2, #32
 800df7c:	9241      	str	r2, [sp, #260]	; 0x104
 800df7e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800df80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800df84:	9241      	str	r2, [sp, #260]	; 0x104
 800df86:	2210      	movs	r2, #16
 800df88:	2b6f      	cmp	r3, #111	; 0x6f
 800df8a:	9242      	str	r2, [sp, #264]	; 0x108
 800df8c:	bf34      	ite	cc
 800df8e:	2303      	movcc	r3, #3
 800df90:	2304      	movcs	r3, #4
 800df92:	9347      	str	r3, [sp, #284]	; 0x11c
 800df94:	6863      	ldr	r3, [r4, #4]
 800df96:	2b00      	cmp	r3, #0
 800df98:	dd41      	ble.n	800e01e <__ssvfiscanf_r+0x26a>
 800df9a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800df9c:	0659      	lsls	r1, r3, #25
 800df9e:	d404      	bmi.n	800dfaa <__ssvfiscanf_r+0x1f6>
 800dfa0:	6823      	ldr	r3, [r4, #0]
 800dfa2:	781a      	ldrb	r2, [r3, #0]
 800dfa4:	5cba      	ldrb	r2, [r7, r2]
 800dfa6:	0712      	lsls	r2, r2, #28
 800dfa8:	d440      	bmi.n	800e02c <__ssvfiscanf_r+0x278>
 800dfaa:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800dfac:	2b02      	cmp	r3, #2
 800dfae:	dc4f      	bgt.n	800e050 <__ssvfiscanf_r+0x29c>
 800dfb0:	466b      	mov	r3, sp
 800dfb2:	4622      	mov	r2, r4
 800dfb4:	a941      	add	r1, sp, #260	; 0x104
 800dfb6:	4630      	mov	r0, r6
 800dfb8:	f000 f874 	bl	800e0a4 <_scanf_chars>
 800dfbc:	2801      	cmp	r0, #1
 800dfbe:	d065      	beq.n	800e08c <__ssvfiscanf_r+0x2d8>
 800dfc0:	2802      	cmp	r0, #2
 800dfc2:	f47f af21 	bne.w	800de08 <__ssvfiscanf_r+0x54>
 800dfc6:	e7cf      	b.n	800df68 <__ssvfiscanf_r+0x1b4>
 800dfc8:	220a      	movs	r2, #10
 800dfca:	e7dd      	b.n	800df88 <__ssvfiscanf_r+0x1d4>
 800dfcc:	2300      	movs	r3, #0
 800dfce:	9342      	str	r3, [sp, #264]	; 0x108
 800dfd0:	2303      	movs	r3, #3
 800dfd2:	e7de      	b.n	800df92 <__ssvfiscanf_r+0x1de>
 800dfd4:	2308      	movs	r3, #8
 800dfd6:	9342      	str	r3, [sp, #264]	; 0x108
 800dfd8:	2304      	movs	r3, #4
 800dfda:	e7da      	b.n	800df92 <__ssvfiscanf_r+0x1de>
 800dfdc:	4629      	mov	r1, r5
 800dfde:	4640      	mov	r0, r8
 800dfe0:	f000 f9d6 	bl	800e390 <__sccl>
 800dfe4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800dfe6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dfea:	9341      	str	r3, [sp, #260]	; 0x104
 800dfec:	4605      	mov	r5, r0
 800dfee:	2301      	movs	r3, #1
 800dff0:	e7cf      	b.n	800df92 <__ssvfiscanf_r+0x1de>
 800dff2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800dff4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dff8:	9341      	str	r3, [sp, #260]	; 0x104
 800dffa:	2300      	movs	r3, #0
 800dffc:	e7c9      	b.n	800df92 <__ssvfiscanf_r+0x1de>
 800dffe:	2302      	movs	r3, #2
 800e000:	e7c7      	b.n	800df92 <__ssvfiscanf_r+0x1de>
 800e002:	9841      	ldr	r0, [sp, #260]	; 0x104
 800e004:	06c3      	lsls	r3, r0, #27
 800e006:	f53f aeff 	bmi.w	800de08 <__ssvfiscanf_r+0x54>
 800e00a:	9b00      	ldr	r3, [sp, #0]
 800e00c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800e00e:	1d19      	adds	r1, r3, #4
 800e010:	9100      	str	r1, [sp, #0]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	07c0      	lsls	r0, r0, #31
 800e016:	bf4c      	ite	mi
 800e018:	801a      	strhmi	r2, [r3, #0]
 800e01a:	601a      	strpl	r2, [r3, #0]
 800e01c:	e6f4      	b.n	800de08 <__ssvfiscanf_r+0x54>
 800e01e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800e020:	4621      	mov	r1, r4
 800e022:	4630      	mov	r0, r6
 800e024:	4798      	blx	r3
 800e026:	2800      	cmp	r0, #0
 800e028:	d0b7      	beq.n	800df9a <__ssvfiscanf_r+0x1e6>
 800e02a:	e79d      	b.n	800df68 <__ssvfiscanf_r+0x1b4>
 800e02c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800e02e:	3201      	adds	r2, #1
 800e030:	9245      	str	r2, [sp, #276]	; 0x114
 800e032:	6862      	ldr	r2, [r4, #4]
 800e034:	3a01      	subs	r2, #1
 800e036:	2a00      	cmp	r2, #0
 800e038:	6062      	str	r2, [r4, #4]
 800e03a:	dd02      	ble.n	800e042 <__ssvfiscanf_r+0x28e>
 800e03c:	3301      	adds	r3, #1
 800e03e:	6023      	str	r3, [r4, #0]
 800e040:	e7ae      	b.n	800dfa0 <__ssvfiscanf_r+0x1ec>
 800e042:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800e044:	4621      	mov	r1, r4
 800e046:	4630      	mov	r0, r6
 800e048:	4798      	blx	r3
 800e04a:	2800      	cmp	r0, #0
 800e04c:	d0a8      	beq.n	800dfa0 <__ssvfiscanf_r+0x1ec>
 800e04e:	e78b      	b.n	800df68 <__ssvfiscanf_r+0x1b4>
 800e050:	2b04      	cmp	r3, #4
 800e052:	dc06      	bgt.n	800e062 <__ssvfiscanf_r+0x2ae>
 800e054:	466b      	mov	r3, sp
 800e056:	4622      	mov	r2, r4
 800e058:	a941      	add	r1, sp, #260	; 0x104
 800e05a:	4630      	mov	r0, r6
 800e05c:	f000 f87a 	bl	800e154 <_scanf_i>
 800e060:	e7ac      	b.n	800dfbc <__ssvfiscanf_r+0x208>
 800e062:	4b0f      	ldr	r3, [pc, #60]	; (800e0a0 <__ssvfiscanf_r+0x2ec>)
 800e064:	2b00      	cmp	r3, #0
 800e066:	f43f aecf 	beq.w	800de08 <__ssvfiscanf_r+0x54>
 800e06a:	466b      	mov	r3, sp
 800e06c:	4622      	mov	r2, r4
 800e06e:	a941      	add	r1, sp, #260	; 0x104
 800e070:	4630      	mov	r0, r6
 800e072:	f7fc fbcd 	bl	800a810 <_scanf_float>
 800e076:	e7a1      	b.n	800dfbc <__ssvfiscanf_r+0x208>
 800e078:	89a3      	ldrh	r3, [r4, #12]
 800e07a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800e07e:	bf18      	it	ne
 800e080:	f04f 30ff 	movne.w	r0, #4294967295
 800e084:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800e088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e08c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800e08e:	e7f9      	b.n	800e084 <__ssvfiscanf_r+0x2d0>
 800e090:	0800dd01 	.word	0x0800dd01
 800e094:	0800dd7b 	.word	0x0800dd7b
 800e098:	080107b1 	.word	0x080107b1
 800e09c:	08010b2a 	.word	0x08010b2a
 800e0a0:	0800a811 	.word	0x0800a811

0800e0a4 <_scanf_chars>:
 800e0a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0a8:	4615      	mov	r5, r2
 800e0aa:	688a      	ldr	r2, [r1, #8]
 800e0ac:	4680      	mov	r8, r0
 800e0ae:	460c      	mov	r4, r1
 800e0b0:	b932      	cbnz	r2, 800e0c0 <_scanf_chars+0x1c>
 800e0b2:	698a      	ldr	r2, [r1, #24]
 800e0b4:	2a00      	cmp	r2, #0
 800e0b6:	bf0c      	ite	eq
 800e0b8:	2201      	moveq	r2, #1
 800e0ba:	f04f 32ff 	movne.w	r2, #4294967295
 800e0be:	608a      	str	r2, [r1, #8]
 800e0c0:	6822      	ldr	r2, [r4, #0]
 800e0c2:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800e150 <_scanf_chars+0xac>
 800e0c6:	06d1      	lsls	r1, r2, #27
 800e0c8:	bf5f      	itttt	pl
 800e0ca:	681a      	ldrpl	r2, [r3, #0]
 800e0cc:	1d11      	addpl	r1, r2, #4
 800e0ce:	6019      	strpl	r1, [r3, #0]
 800e0d0:	6816      	ldrpl	r6, [r2, #0]
 800e0d2:	2700      	movs	r7, #0
 800e0d4:	69a0      	ldr	r0, [r4, #24]
 800e0d6:	b188      	cbz	r0, 800e0fc <_scanf_chars+0x58>
 800e0d8:	2801      	cmp	r0, #1
 800e0da:	d107      	bne.n	800e0ec <_scanf_chars+0x48>
 800e0dc:	682b      	ldr	r3, [r5, #0]
 800e0de:	781a      	ldrb	r2, [r3, #0]
 800e0e0:	6963      	ldr	r3, [r4, #20]
 800e0e2:	5c9b      	ldrb	r3, [r3, r2]
 800e0e4:	b953      	cbnz	r3, 800e0fc <_scanf_chars+0x58>
 800e0e6:	bb27      	cbnz	r7, 800e132 <_scanf_chars+0x8e>
 800e0e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e0ec:	2802      	cmp	r0, #2
 800e0ee:	d120      	bne.n	800e132 <_scanf_chars+0x8e>
 800e0f0:	682b      	ldr	r3, [r5, #0]
 800e0f2:	781b      	ldrb	r3, [r3, #0]
 800e0f4:	f813 3009 	ldrb.w	r3, [r3, r9]
 800e0f8:	071b      	lsls	r3, r3, #28
 800e0fa:	d41a      	bmi.n	800e132 <_scanf_chars+0x8e>
 800e0fc:	6823      	ldr	r3, [r4, #0]
 800e0fe:	06da      	lsls	r2, r3, #27
 800e100:	bf5e      	ittt	pl
 800e102:	682b      	ldrpl	r3, [r5, #0]
 800e104:	781b      	ldrbpl	r3, [r3, #0]
 800e106:	f806 3b01 	strbpl.w	r3, [r6], #1
 800e10a:	682a      	ldr	r2, [r5, #0]
 800e10c:	686b      	ldr	r3, [r5, #4]
 800e10e:	3201      	adds	r2, #1
 800e110:	602a      	str	r2, [r5, #0]
 800e112:	68a2      	ldr	r2, [r4, #8]
 800e114:	3b01      	subs	r3, #1
 800e116:	3a01      	subs	r2, #1
 800e118:	606b      	str	r3, [r5, #4]
 800e11a:	3701      	adds	r7, #1
 800e11c:	60a2      	str	r2, [r4, #8]
 800e11e:	b142      	cbz	r2, 800e132 <_scanf_chars+0x8e>
 800e120:	2b00      	cmp	r3, #0
 800e122:	dcd7      	bgt.n	800e0d4 <_scanf_chars+0x30>
 800e124:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e128:	4629      	mov	r1, r5
 800e12a:	4640      	mov	r0, r8
 800e12c:	4798      	blx	r3
 800e12e:	2800      	cmp	r0, #0
 800e130:	d0d0      	beq.n	800e0d4 <_scanf_chars+0x30>
 800e132:	6823      	ldr	r3, [r4, #0]
 800e134:	f013 0310 	ands.w	r3, r3, #16
 800e138:	d105      	bne.n	800e146 <_scanf_chars+0xa2>
 800e13a:	68e2      	ldr	r2, [r4, #12]
 800e13c:	3201      	adds	r2, #1
 800e13e:	60e2      	str	r2, [r4, #12]
 800e140:	69a2      	ldr	r2, [r4, #24]
 800e142:	b102      	cbz	r2, 800e146 <_scanf_chars+0xa2>
 800e144:	7033      	strb	r3, [r6, #0]
 800e146:	6923      	ldr	r3, [r4, #16]
 800e148:	441f      	add	r7, r3
 800e14a:	6127      	str	r7, [r4, #16]
 800e14c:	2000      	movs	r0, #0
 800e14e:	e7cb      	b.n	800e0e8 <_scanf_chars+0x44>
 800e150:	080107b1 	.word	0x080107b1

0800e154 <_scanf_i>:
 800e154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e158:	4698      	mov	r8, r3
 800e15a:	4b74      	ldr	r3, [pc, #464]	; (800e32c <_scanf_i+0x1d8>)
 800e15c:	460c      	mov	r4, r1
 800e15e:	4682      	mov	sl, r0
 800e160:	4616      	mov	r6, r2
 800e162:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e166:	b087      	sub	sp, #28
 800e168:	ab03      	add	r3, sp, #12
 800e16a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e16e:	4b70      	ldr	r3, [pc, #448]	; (800e330 <_scanf_i+0x1dc>)
 800e170:	69a1      	ldr	r1, [r4, #24]
 800e172:	4a70      	ldr	r2, [pc, #448]	; (800e334 <_scanf_i+0x1e0>)
 800e174:	2903      	cmp	r1, #3
 800e176:	bf18      	it	ne
 800e178:	461a      	movne	r2, r3
 800e17a:	68a3      	ldr	r3, [r4, #8]
 800e17c:	9201      	str	r2, [sp, #4]
 800e17e:	1e5a      	subs	r2, r3, #1
 800e180:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e184:	bf88      	it	hi
 800e186:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800e18a:	4627      	mov	r7, r4
 800e18c:	bf82      	ittt	hi
 800e18e:	eb03 0905 	addhi.w	r9, r3, r5
 800e192:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e196:	60a3      	strhi	r3, [r4, #8]
 800e198:	f857 3b1c 	ldr.w	r3, [r7], #28
 800e19c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800e1a0:	bf98      	it	ls
 800e1a2:	f04f 0900 	movls.w	r9, #0
 800e1a6:	6023      	str	r3, [r4, #0]
 800e1a8:	463d      	mov	r5, r7
 800e1aa:	f04f 0b00 	mov.w	fp, #0
 800e1ae:	6831      	ldr	r1, [r6, #0]
 800e1b0:	ab03      	add	r3, sp, #12
 800e1b2:	7809      	ldrb	r1, [r1, #0]
 800e1b4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800e1b8:	2202      	movs	r2, #2
 800e1ba:	f7f2 f819 	bl	80001f0 <memchr>
 800e1be:	b328      	cbz	r0, 800e20c <_scanf_i+0xb8>
 800e1c0:	f1bb 0f01 	cmp.w	fp, #1
 800e1c4:	d159      	bne.n	800e27a <_scanf_i+0x126>
 800e1c6:	6862      	ldr	r2, [r4, #4]
 800e1c8:	b92a      	cbnz	r2, 800e1d6 <_scanf_i+0x82>
 800e1ca:	6822      	ldr	r2, [r4, #0]
 800e1cc:	2308      	movs	r3, #8
 800e1ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e1d2:	6063      	str	r3, [r4, #4]
 800e1d4:	6022      	str	r2, [r4, #0]
 800e1d6:	6822      	ldr	r2, [r4, #0]
 800e1d8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800e1dc:	6022      	str	r2, [r4, #0]
 800e1de:	68a2      	ldr	r2, [r4, #8]
 800e1e0:	1e51      	subs	r1, r2, #1
 800e1e2:	60a1      	str	r1, [r4, #8]
 800e1e4:	b192      	cbz	r2, 800e20c <_scanf_i+0xb8>
 800e1e6:	6832      	ldr	r2, [r6, #0]
 800e1e8:	1c51      	adds	r1, r2, #1
 800e1ea:	6031      	str	r1, [r6, #0]
 800e1ec:	7812      	ldrb	r2, [r2, #0]
 800e1ee:	f805 2b01 	strb.w	r2, [r5], #1
 800e1f2:	6872      	ldr	r2, [r6, #4]
 800e1f4:	3a01      	subs	r2, #1
 800e1f6:	2a00      	cmp	r2, #0
 800e1f8:	6072      	str	r2, [r6, #4]
 800e1fa:	dc07      	bgt.n	800e20c <_scanf_i+0xb8>
 800e1fc:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800e200:	4631      	mov	r1, r6
 800e202:	4650      	mov	r0, sl
 800e204:	4790      	blx	r2
 800e206:	2800      	cmp	r0, #0
 800e208:	f040 8085 	bne.w	800e316 <_scanf_i+0x1c2>
 800e20c:	f10b 0b01 	add.w	fp, fp, #1
 800e210:	f1bb 0f03 	cmp.w	fp, #3
 800e214:	d1cb      	bne.n	800e1ae <_scanf_i+0x5a>
 800e216:	6863      	ldr	r3, [r4, #4]
 800e218:	b90b      	cbnz	r3, 800e21e <_scanf_i+0xca>
 800e21a:	230a      	movs	r3, #10
 800e21c:	6063      	str	r3, [r4, #4]
 800e21e:	6863      	ldr	r3, [r4, #4]
 800e220:	4945      	ldr	r1, [pc, #276]	; (800e338 <_scanf_i+0x1e4>)
 800e222:	6960      	ldr	r0, [r4, #20]
 800e224:	1ac9      	subs	r1, r1, r3
 800e226:	f000 f8b3 	bl	800e390 <__sccl>
 800e22a:	f04f 0b00 	mov.w	fp, #0
 800e22e:	68a3      	ldr	r3, [r4, #8]
 800e230:	6822      	ldr	r2, [r4, #0]
 800e232:	2b00      	cmp	r3, #0
 800e234:	d03d      	beq.n	800e2b2 <_scanf_i+0x15e>
 800e236:	6831      	ldr	r1, [r6, #0]
 800e238:	6960      	ldr	r0, [r4, #20]
 800e23a:	f891 c000 	ldrb.w	ip, [r1]
 800e23e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800e242:	2800      	cmp	r0, #0
 800e244:	d035      	beq.n	800e2b2 <_scanf_i+0x15e>
 800e246:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800e24a:	d124      	bne.n	800e296 <_scanf_i+0x142>
 800e24c:	0510      	lsls	r0, r2, #20
 800e24e:	d522      	bpl.n	800e296 <_scanf_i+0x142>
 800e250:	f10b 0b01 	add.w	fp, fp, #1
 800e254:	f1b9 0f00 	cmp.w	r9, #0
 800e258:	d003      	beq.n	800e262 <_scanf_i+0x10e>
 800e25a:	3301      	adds	r3, #1
 800e25c:	f109 39ff 	add.w	r9, r9, #4294967295
 800e260:	60a3      	str	r3, [r4, #8]
 800e262:	6873      	ldr	r3, [r6, #4]
 800e264:	3b01      	subs	r3, #1
 800e266:	2b00      	cmp	r3, #0
 800e268:	6073      	str	r3, [r6, #4]
 800e26a:	dd1b      	ble.n	800e2a4 <_scanf_i+0x150>
 800e26c:	6833      	ldr	r3, [r6, #0]
 800e26e:	3301      	adds	r3, #1
 800e270:	6033      	str	r3, [r6, #0]
 800e272:	68a3      	ldr	r3, [r4, #8]
 800e274:	3b01      	subs	r3, #1
 800e276:	60a3      	str	r3, [r4, #8]
 800e278:	e7d9      	b.n	800e22e <_scanf_i+0xda>
 800e27a:	f1bb 0f02 	cmp.w	fp, #2
 800e27e:	d1ae      	bne.n	800e1de <_scanf_i+0x8a>
 800e280:	6822      	ldr	r2, [r4, #0]
 800e282:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800e286:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800e28a:	d1bf      	bne.n	800e20c <_scanf_i+0xb8>
 800e28c:	2310      	movs	r3, #16
 800e28e:	6063      	str	r3, [r4, #4]
 800e290:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e294:	e7a2      	b.n	800e1dc <_scanf_i+0x88>
 800e296:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800e29a:	6022      	str	r2, [r4, #0]
 800e29c:	780b      	ldrb	r3, [r1, #0]
 800e29e:	f805 3b01 	strb.w	r3, [r5], #1
 800e2a2:	e7de      	b.n	800e262 <_scanf_i+0x10e>
 800e2a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e2a8:	4631      	mov	r1, r6
 800e2aa:	4650      	mov	r0, sl
 800e2ac:	4798      	blx	r3
 800e2ae:	2800      	cmp	r0, #0
 800e2b0:	d0df      	beq.n	800e272 <_scanf_i+0x11e>
 800e2b2:	6823      	ldr	r3, [r4, #0]
 800e2b4:	05d9      	lsls	r1, r3, #23
 800e2b6:	d50d      	bpl.n	800e2d4 <_scanf_i+0x180>
 800e2b8:	42bd      	cmp	r5, r7
 800e2ba:	d909      	bls.n	800e2d0 <_scanf_i+0x17c>
 800e2bc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800e2c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e2c4:	4632      	mov	r2, r6
 800e2c6:	4650      	mov	r0, sl
 800e2c8:	4798      	blx	r3
 800e2ca:	f105 39ff 	add.w	r9, r5, #4294967295
 800e2ce:	464d      	mov	r5, r9
 800e2d0:	42bd      	cmp	r5, r7
 800e2d2:	d028      	beq.n	800e326 <_scanf_i+0x1d2>
 800e2d4:	6822      	ldr	r2, [r4, #0]
 800e2d6:	f012 0210 	ands.w	r2, r2, #16
 800e2da:	d113      	bne.n	800e304 <_scanf_i+0x1b0>
 800e2dc:	702a      	strb	r2, [r5, #0]
 800e2de:	6863      	ldr	r3, [r4, #4]
 800e2e0:	9e01      	ldr	r6, [sp, #4]
 800e2e2:	4639      	mov	r1, r7
 800e2e4:	4650      	mov	r0, sl
 800e2e6:	47b0      	blx	r6
 800e2e8:	f8d8 3000 	ldr.w	r3, [r8]
 800e2ec:	6821      	ldr	r1, [r4, #0]
 800e2ee:	1d1a      	adds	r2, r3, #4
 800e2f0:	f8c8 2000 	str.w	r2, [r8]
 800e2f4:	f011 0f20 	tst.w	r1, #32
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	d00f      	beq.n	800e31c <_scanf_i+0x1c8>
 800e2fc:	6018      	str	r0, [r3, #0]
 800e2fe:	68e3      	ldr	r3, [r4, #12]
 800e300:	3301      	adds	r3, #1
 800e302:	60e3      	str	r3, [r4, #12]
 800e304:	1bed      	subs	r5, r5, r7
 800e306:	44ab      	add	fp, r5
 800e308:	6925      	ldr	r5, [r4, #16]
 800e30a:	445d      	add	r5, fp
 800e30c:	6125      	str	r5, [r4, #16]
 800e30e:	2000      	movs	r0, #0
 800e310:	b007      	add	sp, #28
 800e312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e316:	f04f 0b00 	mov.w	fp, #0
 800e31a:	e7ca      	b.n	800e2b2 <_scanf_i+0x15e>
 800e31c:	07ca      	lsls	r2, r1, #31
 800e31e:	bf4c      	ite	mi
 800e320:	8018      	strhmi	r0, [r3, #0]
 800e322:	6018      	strpl	r0, [r3, #0]
 800e324:	e7eb      	b.n	800e2fe <_scanf_i+0x1aa>
 800e326:	2001      	movs	r0, #1
 800e328:	e7f2      	b.n	800e310 <_scanf_i+0x1bc>
 800e32a:	bf00      	nop
 800e32c:	0800f1a4 	.word	0x0800f1a4
 800e330:	0800e4fd 	.word	0x0800e4fd
 800e334:	0800bae9 	.word	0x0800bae9
 800e338:	08010b4e 	.word	0x08010b4e

0800e33c <_read_r>:
 800e33c:	b538      	push	{r3, r4, r5, lr}
 800e33e:	4d07      	ldr	r5, [pc, #28]	; (800e35c <_read_r+0x20>)
 800e340:	4604      	mov	r4, r0
 800e342:	4608      	mov	r0, r1
 800e344:	4611      	mov	r1, r2
 800e346:	2200      	movs	r2, #0
 800e348:	602a      	str	r2, [r5, #0]
 800e34a:	461a      	mov	r2, r3
 800e34c:	f7f4 f928 	bl	80025a0 <_read>
 800e350:	1c43      	adds	r3, r0, #1
 800e352:	d102      	bne.n	800e35a <_read_r+0x1e>
 800e354:	682b      	ldr	r3, [r5, #0]
 800e356:	b103      	cbz	r3, 800e35a <_read_r+0x1e>
 800e358:	6023      	str	r3, [r4, #0]
 800e35a:	bd38      	pop	{r3, r4, r5, pc}
 800e35c:	2000599c 	.word	0x2000599c

0800e360 <nan>:
 800e360:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e368 <nan+0x8>
 800e364:	4770      	bx	lr
 800e366:	bf00      	nop
 800e368:	00000000 	.word	0x00000000
 800e36c:	7ff80000 	.word	0x7ff80000

0800e370 <_sbrk_r>:
 800e370:	b538      	push	{r3, r4, r5, lr}
 800e372:	4d06      	ldr	r5, [pc, #24]	; (800e38c <_sbrk_r+0x1c>)
 800e374:	2300      	movs	r3, #0
 800e376:	4604      	mov	r4, r0
 800e378:	4608      	mov	r0, r1
 800e37a:	602b      	str	r3, [r5, #0]
 800e37c:	f7f4 f97e 	bl	800267c <_sbrk>
 800e380:	1c43      	adds	r3, r0, #1
 800e382:	d102      	bne.n	800e38a <_sbrk_r+0x1a>
 800e384:	682b      	ldr	r3, [r5, #0]
 800e386:	b103      	cbz	r3, 800e38a <_sbrk_r+0x1a>
 800e388:	6023      	str	r3, [r4, #0]
 800e38a:	bd38      	pop	{r3, r4, r5, pc}
 800e38c:	2000599c 	.word	0x2000599c

0800e390 <__sccl>:
 800e390:	b570      	push	{r4, r5, r6, lr}
 800e392:	780b      	ldrb	r3, [r1, #0]
 800e394:	4604      	mov	r4, r0
 800e396:	2b5e      	cmp	r3, #94	; 0x5e
 800e398:	bf0b      	itete	eq
 800e39a:	784b      	ldrbeq	r3, [r1, #1]
 800e39c:	1c48      	addne	r0, r1, #1
 800e39e:	1c88      	addeq	r0, r1, #2
 800e3a0:	2200      	movne	r2, #0
 800e3a2:	bf08      	it	eq
 800e3a4:	2201      	moveq	r2, #1
 800e3a6:	1e61      	subs	r1, r4, #1
 800e3a8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800e3ac:	f801 2f01 	strb.w	r2, [r1, #1]!
 800e3b0:	42a9      	cmp	r1, r5
 800e3b2:	d1fb      	bne.n	800e3ac <__sccl+0x1c>
 800e3b4:	b90b      	cbnz	r3, 800e3ba <__sccl+0x2a>
 800e3b6:	3801      	subs	r0, #1
 800e3b8:	bd70      	pop	{r4, r5, r6, pc}
 800e3ba:	f082 0101 	eor.w	r1, r2, #1
 800e3be:	54e1      	strb	r1, [r4, r3]
 800e3c0:	1c42      	adds	r2, r0, #1
 800e3c2:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800e3c6:	2d2d      	cmp	r5, #45	; 0x2d
 800e3c8:	f102 36ff 	add.w	r6, r2, #4294967295
 800e3cc:	4610      	mov	r0, r2
 800e3ce:	d006      	beq.n	800e3de <__sccl+0x4e>
 800e3d0:	2d5d      	cmp	r5, #93	; 0x5d
 800e3d2:	d0f1      	beq.n	800e3b8 <__sccl+0x28>
 800e3d4:	b90d      	cbnz	r5, 800e3da <__sccl+0x4a>
 800e3d6:	4630      	mov	r0, r6
 800e3d8:	e7ee      	b.n	800e3b8 <__sccl+0x28>
 800e3da:	462b      	mov	r3, r5
 800e3dc:	e7ef      	b.n	800e3be <__sccl+0x2e>
 800e3de:	7816      	ldrb	r6, [r2, #0]
 800e3e0:	2e5d      	cmp	r6, #93	; 0x5d
 800e3e2:	d0fa      	beq.n	800e3da <__sccl+0x4a>
 800e3e4:	42b3      	cmp	r3, r6
 800e3e6:	dcf8      	bgt.n	800e3da <__sccl+0x4a>
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	3001      	adds	r0, #1
 800e3ec:	4286      	cmp	r6, r0
 800e3ee:	5421      	strb	r1, [r4, r0]
 800e3f0:	dcfb      	bgt.n	800e3ea <__sccl+0x5a>
 800e3f2:	43d8      	mvns	r0, r3
 800e3f4:	4430      	add	r0, r6
 800e3f6:	1c5d      	adds	r5, r3, #1
 800e3f8:	42b3      	cmp	r3, r6
 800e3fa:	bfa8      	it	ge
 800e3fc:	2000      	movge	r0, #0
 800e3fe:	182b      	adds	r3, r5, r0
 800e400:	3202      	adds	r2, #2
 800e402:	e7de      	b.n	800e3c2 <__sccl+0x32>

0800e404 <_strtoul_l.isra.0>:
 800e404:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e408:	4e3b      	ldr	r6, [pc, #236]	; (800e4f8 <_strtoul_l.isra.0+0xf4>)
 800e40a:	4686      	mov	lr, r0
 800e40c:	468c      	mov	ip, r1
 800e40e:	4660      	mov	r0, ip
 800e410:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800e414:	5da5      	ldrb	r5, [r4, r6]
 800e416:	f015 0508 	ands.w	r5, r5, #8
 800e41a:	d1f8      	bne.n	800e40e <_strtoul_l.isra.0+0xa>
 800e41c:	2c2d      	cmp	r4, #45	; 0x2d
 800e41e:	d134      	bne.n	800e48a <_strtoul_l.isra.0+0x86>
 800e420:	f89c 4000 	ldrb.w	r4, [ip]
 800e424:	f04f 0801 	mov.w	r8, #1
 800e428:	f100 0c02 	add.w	ip, r0, #2
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d05e      	beq.n	800e4ee <_strtoul_l.isra.0+0xea>
 800e430:	2b10      	cmp	r3, #16
 800e432:	d10c      	bne.n	800e44e <_strtoul_l.isra.0+0x4a>
 800e434:	2c30      	cmp	r4, #48	; 0x30
 800e436:	d10a      	bne.n	800e44e <_strtoul_l.isra.0+0x4a>
 800e438:	f89c 0000 	ldrb.w	r0, [ip]
 800e43c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800e440:	2858      	cmp	r0, #88	; 0x58
 800e442:	d14f      	bne.n	800e4e4 <_strtoul_l.isra.0+0xe0>
 800e444:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800e448:	2310      	movs	r3, #16
 800e44a:	f10c 0c02 	add.w	ip, ip, #2
 800e44e:	f04f 37ff 	mov.w	r7, #4294967295
 800e452:	2500      	movs	r5, #0
 800e454:	fbb7 f7f3 	udiv	r7, r7, r3
 800e458:	fb03 f907 	mul.w	r9, r3, r7
 800e45c:	ea6f 0909 	mvn.w	r9, r9
 800e460:	4628      	mov	r0, r5
 800e462:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800e466:	2e09      	cmp	r6, #9
 800e468:	d818      	bhi.n	800e49c <_strtoul_l.isra.0+0x98>
 800e46a:	4634      	mov	r4, r6
 800e46c:	42a3      	cmp	r3, r4
 800e46e:	dd24      	ble.n	800e4ba <_strtoul_l.isra.0+0xb6>
 800e470:	2d00      	cmp	r5, #0
 800e472:	db1f      	blt.n	800e4b4 <_strtoul_l.isra.0+0xb0>
 800e474:	4287      	cmp	r7, r0
 800e476:	d31d      	bcc.n	800e4b4 <_strtoul_l.isra.0+0xb0>
 800e478:	d101      	bne.n	800e47e <_strtoul_l.isra.0+0x7a>
 800e47a:	45a1      	cmp	r9, r4
 800e47c:	db1a      	blt.n	800e4b4 <_strtoul_l.isra.0+0xb0>
 800e47e:	fb00 4003 	mla	r0, r0, r3, r4
 800e482:	2501      	movs	r5, #1
 800e484:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800e488:	e7eb      	b.n	800e462 <_strtoul_l.isra.0+0x5e>
 800e48a:	2c2b      	cmp	r4, #43	; 0x2b
 800e48c:	bf08      	it	eq
 800e48e:	f89c 4000 	ldrbeq.w	r4, [ip]
 800e492:	46a8      	mov	r8, r5
 800e494:	bf08      	it	eq
 800e496:	f100 0c02 	addeq.w	ip, r0, #2
 800e49a:	e7c7      	b.n	800e42c <_strtoul_l.isra.0+0x28>
 800e49c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800e4a0:	2e19      	cmp	r6, #25
 800e4a2:	d801      	bhi.n	800e4a8 <_strtoul_l.isra.0+0xa4>
 800e4a4:	3c37      	subs	r4, #55	; 0x37
 800e4a6:	e7e1      	b.n	800e46c <_strtoul_l.isra.0+0x68>
 800e4a8:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800e4ac:	2e19      	cmp	r6, #25
 800e4ae:	d804      	bhi.n	800e4ba <_strtoul_l.isra.0+0xb6>
 800e4b0:	3c57      	subs	r4, #87	; 0x57
 800e4b2:	e7db      	b.n	800e46c <_strtoul_l.isra.0+0x68>
 800e4b4:	f04f 35ff 	mov.w	r5, #4294967295
 800e4b8:	e7e4      	b.n	800e484 <_strtoul_l.isra.0+0x80>
 800e4ba:	2d00      	cmp	r5, #0
 800e4bc:	da07      	bge.n	800e4ce <_strtoul_l.isra.0+0xca>
 800e4be:	2322      	movs	r3, #34	; 0x22
 800e4c0:	f8ce 3000 	str.w	r3, [lr]
 800e4c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e4c8:	b942      	cbnz	r2, 800e4dc <_strtoul_l.isra.0+0xd8>
 800e4ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e4ce:	f1b8 0f00 	cmp.w	r8, #0
 800e4d2:	d000      	beq.n	800e4d6 <_strtoul_l.isra.0+0xd2>
 800e4d4:	4240      	negs	r0, r0
 800e4d6:	2a00      	cmp	r2, #0
 800e4d8:	d0f7      	beq.n	800e4ca <_strtoul_l.isra.0+0xc6>
 800e4da:	b10d      	cbz	r5, 800e4e0 <_strtoul_l.isra.0+0xdc>
 800e4dc:	f10c 31ff 	add.w	r1, ip, #4294967295
 800e4e0:	6011      	str	r1, [r2, #0]
 800e4e2:	e7f2      	b.n	800e4ca <_strtoul_l.isra.0+0xc6>
 800e4e4:	2430      	movs	r4, #48	; 0x30
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d1b1      	bne.n	800e44e <_strtoul_l.isra.0+0x4a>
 800e4ea:	2308      	movs	r3, #8
 800e4ec:	e7af      	b.n	800e44e <_strtoul_l.isra.0+0x4a>
 800e4ee:	2c30      	cmp	r4, #48	; 0x30
 800e4f0:	d0a2      	beq.n	800e438 <_strtoul_l.isra.0+0x34>
 800e4f2:	230a      	movs	r3, #10
 800e4f4:	e7ab      	b.n	800e44e <_strtoul_l.isra.0+0x4a>
 800e4f6:	bf00      	nop
 800e4f8:	080107b1 	.word	0x080107b1

0800e4fc <_strtoul_r>:
 800e4fc:	f7ff bf82 	b.w	800e404 <_strtoul_l.isra.0>

0800e500 <__submore>:
 800e500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e504:	460c      	mov	r4, r1
 800e506:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800e508:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e50c:	4299      	cmp	r1, r3
 800e50e:	d11d      	bne.n	800e54c <__submore+0x4c>
 800e510:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800e514:	f7ff fa3e 	bl	800d994 <_malloc_r>
 800e518:	b918      	cbnz	r0, 800e522 <__submore+0x22>
 800e51a:	f04f 30ff 	mov.w	r0, #4294967295
 800e51e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e522:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e526:	63a3      	str	r3, [r4, #56]	; 0x38
 800e528:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800e52c:	6360      	str	r0, [r4, #52]	; 0x34
 800e52e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800e532:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800e536:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800e53a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800e53e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800e542:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800e546:	6020      	str	r0, [r4, #0]
 800e548:	2000      	movs	r0, #0
 800e54a:	e7e8      	b.n	800e51e <__submore+0x1e>
 800e54c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800e54e:	0077      	lsls	r7, r6, #1
 800e550:	463a      	mov	r2, r7
 800e552:	f000 fa2d 	bl	800e9b0 <_realloc_r>
 800e556:	4605      	mov	r5, r0
 800e558:	2800      	cmp	r0, #0
 800e55a:	d0de      	beq.n	800e51a <__submore+0x1a>
 800e55c:	eb00 0806 	add.w	r8, r0, r6
 800e560:	4601      	mov	r1, r0
 800e562:	4632      	mov	r2, r6
 800e564:	4640      	mov	r0, r8
 800e566:	f7fb fcd3 	bl	8009f10 <memcpy>
 800e56a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800e56e:	f8c4 8000 	str.w	r8, [r4]
 800e572:	e7e9      	b.n	800e548 <__submore+0x48>

0800e574 <__ascii_wctomb>:
 800e574:	b149      	cbz	r1, 800e58a <__ascii_wctomb+0x16>
 800e576:	2aff      	cmp	r2, #255	; 0xff
 800e578:	bf85      	ittet	hi
 800e57a:	238a      	movhi	r3, #138	; 0x8a
 800e57c:	6003      	strhi	r3, [r0, #0]
 800e57e:	700a      	strbls	r2, [r1, #0]
 800e580:	f04f 30ff 	movhi.w	r0, #4294967295
 800e584:	bf98      	it	ls
 800e586:	2001      	movls	r0, #1
 800e588:	4770      	bx	lr
 800e58a:	4608      	mov	r0, r1
 800e58c:	4770      	bx	lr
	...

0800e590 <__assert_func>:
 800e590:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e592:	4614      	mov	r4, r2
 800e594:	461a      	mov	r2, r3
 800e596:	4b09      	ldr	r3, [pc, #36]	; (800e5bc <__assert_func+0x2c>)
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	4605      	mov	r5, r0
 800e59c:	68d8      	ldr	r0, [r3, #12]
 800e59e:	b14c      	cbz	r4, 800e5b4 <__assert_func+0x24>
 800e5a0:	4b07      	ldr	r3, [pc, #28]	; (800e5c0 <__assert_func+0x30>)
 800e5a2:	9100      	str	r1, [sp, #0]
 800e5a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e5a8:	4906      	ldr	r1, [pc, #24]	; (800e5c4 <__assert_func+0x34>)
 800e5aa:	462b      	mov	r3, r5
 800e5ac:	f000 f9a6 	bl	800e8fc <fiprintf>
 800e5b0:	f000 fc3e 	bl	800ee30 <abort>
 800e5b4:	4b04      	ldr	r3, [pc, #16]	; (800e5c8 <__assert_func+0x38>)
 800e5b6:	461c      	mov	r4, r3
 800e5b8:	e7f3      	b.n	800e5a2 <__assert_func+0x12>
 800e5ba:	bf00      	nop
 800e5bc:	20000034 	.word	0x20000034
 800e5c0:	08010b50 	.word	0x08010b50
 800e5c4:	08010b5d 	.word	0x08010b5d
 800e5c8:	08010b8b 	.word	0x08010b8b

0800e5cc <__sflush_r>:
 800e5cc:	898a      	ldrh	r2, [r1, #12]
 800e5ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5d2:	4605      	mov	r5, r0
 800e5d4:	0710      	lsls	r0, r2, #28
 800e5d6:	460c      	mov	r4, r1
 800e5d8:	d458      	bmi.n	800e68c <__sflush_r+0xc0>
 800e5da:	684b      	ldr	r3, [r1, #4]
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	dc05      	bgt.n	800e5ec <__sflush_r+0x20>
 800e5e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	dc02      	bgt.n	800e5ec <__sflush_r+0x20>
 800e5e6:	2000      	movs	r0, #0
 800e5e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e5ee:	2e00      	cmp	r6, #0
 800e5f0:	d0f9      	beq.n	800e5e6 <__sflush_r+0x1a>
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e5f8:	682f      	ldr	r7, [r5, #0]
 800e5fa:	602b      	str	r3, [r5, #0]
 800e5fc:	d032      	beq.n	800e664 <__sflush_r+0x98>
 800e5fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e600:	89a3      	ldrh	r3, [r4, #12]
 800e602:	075a      	lsls	r2, r3, #29
 800e604:	d505      	bpl.n	800e612 <__sflush_r+0x46>
 800e606:	6863      	ldr	r3, [r4, #4]
 800e608:	1ac0      	subs	r0, r0, r3
 800e60a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e60c:	b10b      	cbz	r3, 800e612 <__sflush_r+0x46>
 800e60e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e610:	1ac0      	subs	r0, r0, r3
 800e612:	2300      	movs	r3, #0
 800e614:	4602      	mov	r2, r0
 800e616:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e618:	6a21      	ldr	r1, [r4, #32]
 800e61a:	4628      	mov	r0, r5
 800e61c:	47b0      	blx	r6
 800e61e:	1c43      	adds	r3, r0, #1
 800e620:	89a3      	ldrh	r3, [r4, #12]
 800e622:	d106      	bne.n	800e632 <__sflush_r+0x66>
 800e624:	6829      	ldr	r1, [r5, #0]
 800e626:	291d      	cmp	r1, #29
 800e628:	d82c      	bhi.n	800e684 <__sflush_r+0xb8>
 800e62a:	4a2a      	ldr	r2, [pc, #168]	; (800e6d4 <__sflush_r+0x108>)
 800e62c:	40ca      	lsrs	r2, r1
 800e62e:	07d6      	lsls	r6, r2, #31
 800e630:	d528      	bpl.n	800e684 <__sflush_r+0xb8>
 800e632:	2200      	movs	r2, #0
 800e634:	6062      	str	r2, [r4, #4]
 800e636:	04d9      	lsls	r1, r3, #19
 800e638:	6922      	ldr	r2, [r4, #16]
 800e63a:	6022      	str	r2, [r4, #0]
 800e63c:	d504      	bpl.n	800e648 <__sflush_r+0x7c>
 800e63e:	1c42      	adds	r2, r0, #1
 800e640:	d101      	bne.n	800e646 <__sflush_r+0x7a>
 800e642:	682b      	ldr	r3, [r5, #0]
 800e644:	b903      	cbnz	r3, 800e648 <__sflush_r+0x7c>
 800e646:	6560      	str	r0, [r4, #84]	; 0x54
 800e648:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e64a:	602f      	str	r7, [r5, #0]
 800e64c:	2900      	cmp	r1, #0
 800e64e:	d0ca      	beq.n	800e5e6 <__sflush_r+0x1a>
 800e650:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e654:	4299      	cmp	r1, r3
 800e656:	d002      	beq.n	800e65e <__sflush_r+0x92>
 800e658:	4628      	mov	r0, r5
 800e65a:	f7ff f94b 	bl	800d8f4 <_free_r>
 800e65e:	2000      	movs	r0, #0
 800e660:	6360      	str	r0, [r4, #52]	; 0x34
 800e662:	e7c1      	b.n	800e5e8 <__sflush_r+0x1c>
 800e664:	6a21      	ldr	r1, [r4, #32]
 800e666:	2301      	movs	r3, #1
 800e668:	4628      	mov	r0, r5
 800e66a:	47b0      	blx	r6
 800e66c:	1c41      	adds	r1, r0, #1
 800e66e:	d1c7      	bne.n	800e600 <__sflush_r+0x34>
 800e670:	682b      	ldr	r3, [r5, #0]
 800e672:	2b00      	cmp	r3, #0
 800e674:	d0c4      	beq.n	800e600 <__sflush_r+0x34>
 800e676:	2b1d      	cmp	r3, #29
 800e678:	d001      	beq.n	800e67e <__sflush_r+0xb2>
 800e67a:	2b16      	cmp	r3, #22
 800e67c:	d101      	bne.n	800e682 <__sflush_r+0xb6>
 800e67e:	602f      	str	r7, [r5, #0]
 800e680:	e7b1      	b.n	800e5e6 <__sflush_r+0x1a>
 800e682:	89a3      	ldrh	r3, [r4, #12]
 800e684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e688:	81a3      	strh	r3, [r4, #12]
 800e68a:	e7ad      	b.n	800e5e8 <__sflush_r+0x1c>
 800e68c:	690f      	ldr	r7, [r1, #16]
 800e68e:	2f00      	cmp	r7, #0
 800e690:	d0a9      	beq.n	800e5e6 <__sflush_r+0x1a>
 800e692:	0793      	lsls	r3, r2, #30
 800e694:	680e      	ldr	r6, [r1, #0]
 800e696:	bf08      	it	eq
 800e698:	694b      	ldreq	r3, [r1, #20]
 800e69a:	600f      	str	r7, [r1, #0]
 800e69c:	bf18      	it	ne
 800e69e:	2300      	movne	r3, #0
 800e6a0:	eba6 0807 	sub.w	r8, r6, r7
 800e6a4:	608b      	str	r3, [r1, #8]
 800e6a6:	f1b8 0f00 	cmp.w	r8, #0
 800e6aa:	dd9c      	ble.n	800e5e6 <__sflush_r+0x1a>
 800e6ac:	6a21      	ldr	r1, [r4, #32]
 800e6ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e6b0:	4643      	mov	r3, r8
 800e6b2:	463a      	mov	r2, r7
 800e6b4:	4628      	mov	r0, r5
 800e6b6:	47b0      	blx	r6
 800e6b8:	2800      	cmp	r0, #0
 800e6ba:	dc06      	bgt.n	800e6ca <__sflush_r+0xfe>
 800e6bc:	89a3      	ldrh	r3, [r4, #12]
 800e6be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e6c2:	81a3      	strh	r3, [r4, #12]
 800e6c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e6c8:	e78e      	b.n	800e5e8 <__sflush_r+0x1c>
 800e6ca:	4407      	add	r7, r0
 800e6cc:	eba8 0800 	sub.w	r8, r8, r0
 800e6d0:	e7e9      	b.n	800e6a6 <__sflush_r+0xda>
 800e6d2:	bf00      	nop
 800e6d4:	20400001 	.word	0x20400001

0800e6d8 <_fflush_r>:
 800e6d8:	b538      	push	{r3, r4, r5, lr}
 800e6da:	690b      	ldr	r3, [r1, #16]
 800e6dc:	4605      	mov	r5, r0
 800e6de:	460c      	mov	r4, r1
 800e6e0:	b913      	cbnz	r3, 800e6e8 <_fflush_r+0x10>
 800e6e2:	2500      	movs	r5, #0
 800e6e4:	4628      	mov	r0, r5
 800e6e6:	bd38      	pop	{r3, r4, r5, pc}
 800e6e8:	b118      	cbz	r0, 800e6f2 <_fflush_r+0x1a>
 800e6ea:	6983      	ldr	r3, [r0, #24]
 800e6ec:	b90b      	cbnz	r3, 800e6f2 <_fflush_r+0x1a>
 800e6ee:	f000 f887 	bl	800e800 <__sinit>
 800e6f2:	4b14      	ldr	r3, [pc, #80]	; (800e744 <_fflush_r+0x6c>)
 800e6f4:	429c      	cmp	r4, r3
 800e6f6:	d11b      	bne.n	800e730 <_fflush_r+0x58>
 800e6f8:	686c      	ldr	r4, [r5, #4]
 800e6fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d0ef      	beq.n	800e6e2 <_fflush_r+0xa>
 800e702:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e704:	07d0      	lsls	r0, r2, #31
 800e706:	d404      	bmi.n	800e712 <_fflush_r+0x3a>
 800e708:	0599      	lsls	r1, r3, #22
 800e70a:	d402      	bmi.n	800e712 <_fflush_r+0x3a>
 800e70c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e70e:	f000 f927 	bl	800e960 <__retarget_lock_acquire_recursive>
 800e712:	4628      	mov	r0, r5
 800e714:	4621      	mov	r1, r4
 800e716:	f7ff ff59 	bl	800e5cc <__sflush_r>
 800e71a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e71c:	07da      	lsls	r2, r3, #31
 800e71e:	4605      	mov	r5, r0
 800e720:	d4e0      	bmi.n	800e6e4 <_fflush_r+0xc>
 800e722:	89a3      	ldrh	r3, [r4, #12]
 800e724:	059b      	lsls	r3, r3, #22
 800e726:	d4dd      	bmi.n	800e6e4 <_fflush_r+0xc>
 800e728:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e72a:	f000 f91a 	bl	800e962 <__retarget_lock_release_recursive>
 800e72e:	e7d9      	b.n	800e6e4 <_fflush_r+0xc>
 800e730:	4b05      	ldr	r3, [pc, #20]	; (800e748 <_fflush_r+0x70>)
 800e732:	429c      	cmp	r4, r3
 800e734:	d101      	bne.n	800e73a <_fflush_r+0x62>
 800e736:	68ac      	ldr	r4, [r5, #8]
 800e738:	e7df      	b.n	800e6fa <_fflush_r+0x22>
 800e73a:	4b04      	ldr	r3, [pc, #16]	; (800e74c <_fflush_r+0x74>)
 800e73c:	429c      	cmp	r4, r3
 800e73e:	bf08      	it	eq
 800e740:	68ec      	ldreq	r4, [r5, #12]
 800e742:	e7da      	b.n	800e6fa <_fflush_r+0x22>
 800e744:	08010bac 	.word	0x08010bac
 800e748:	08010bcc 	.word	0x08010bcc
 800e74c:	08010b8c 	.word	0x08010b8c

0800e750 <std>:
 800e750:	2300      	movs	r3, #0
 800e752:	b510      	push	{r4, lr}
 800e754:	4604      	mov	r4, r0
 800e756:	e9c0 3300 	strd	r3, r3, [r0]
 800e75a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e75e:	6083      	str	r3, [r0, #8]
 800e760:	8181      	strh	r1, [r0, #12]
 800e762:	6643      	str	r3, [r0, #100]	; 0x64
 800e764:	81c2      	strh	r2, [r0, #14]
 800e766:	6183      	str	r3, [r0, #24]
 800e768:	4619      	mov	r1, r3
 800e76a:	2208      	movs	r2, #8
 800e76c:	305c      	adds	r0, #92	; 0x5c
 800e76e:	f7fb fbdd 	bl	8009f2c <memset>
 800e772:	4b05      	ldr	r3, [pc, #20]	; (800e788 <std+0x38>)
 800e774:	6263      	str	r3, [r4, #36]	; 0x24
 800e776:	4b05      	ldr	r3, [pc, #20]	; (800e78c <std+0x3c>)
 800e778:	62a3      	str	r3, [r4, #40]	; 0x28
 800e77a:	4b05      	ldr	r3, [pc, #20]	; (800e790 <std+0x40>)
 800e77c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e77e:	4b05      	ldr	r3, [pc, #20]	; (800e794 <std+0x44>)
 800e780:	6224      	str	r4, [r4, #32]
 800e782:	6323      	str	r3, [r4, #48]	; 0x30
 800e784:	bd10      	pop	{r4, pc}
 800e786:	bf00      	nop
 800e788:	0800acd5 	.word	0x0800acd5
 800e78c:	0800acfb 	.word	0x0800acfb
 800e790:	0800ad33 	.word	0x0800ad33
 800e794:	0800ad57 	.word	0x0800ad57

0800e798 <_cleanup_r>:
 800e798:	4901      	ldr	r1, [pc, #4]	; (800e7a0 <_cleanup_r+0x8>)
 800e79a:	f000 b8c1 	b.w	800e920 <_fwalk_reent>
 800e79e:	bf00      	nop
 800e7a0:	0800e6d9 	.word	0x0800e6d9

0800e7a4 <__sfmoreglue>:
 800e7a4:	b570      	push	{r4, r5, r6, lr}
 800e7a6:	1e4a      	subs	r2, r1, #1
 800e7a8:	2568      	movs	r5, #104	; 0x68
 800e7aa:	4355      	muls	r5, r2
 800e7ac:	460e      	mov	r6, r1
 800e7ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e7b2:	f7ff f8ef 	bl	800d994 <_malloc_r>
 800e7b6:	4604      	mov	r4, r0
 800e7b8:	b140      	cbz	r0, 800e7cc <__sfmoreglue+0x28>
 800e7ba:	2100      	movs	r1, #0
 800e7bc:	e9c0 1600 	strd	r1, r6, [r0]
 800e7c0:	300c      	adds	r0, #12
 800e7c2:	60a0      	str	r0, [r4, #8]
 800e7c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e7c8:	f7fb fbb0 	bl	8009f2c <memset>
 800e7cc:	4620      	mov	r0, r4
 800e7ce:	bd70      	pop	{r4, r5, r6, pc}

0800e7d0 <__sfp_lock_acquire>:
 800e7d0:	4801      	ldr	r0, [pc, #4]	; (800e7d8 <__sfp_lock_acquire+0x8>)
 800e7d2:	f000 b8c5 	b.w	800e960 <__retarget_lock_acquire_recursive>
 800e7d6:	bf00      	nop
 800e7d8:	200059a8 	.word	0x200059a8

0800e7dc <__sfp_lock_release>:
 800e7dc:	4801      	ldr	r0, [pc, #4]	; (800e7e4 <__sfp_lock_release+0x8>)
 800e7de:	f000 b8c0 	b.w	800e962 <__retarget_lock_release_recursive>
 800e7e2:	bf00      	nop
 800e7e4:	200059a8 	.word	0x200059a8

0800e7e8 <__sinit_lock_acquire>:
 800e7e8:	4801      	ldr	r0, [pc, #4]	; (800e7f0 <__sinit_lock_acquire+0x8>)
 800e7ea:	f000 b8b9 	b.w	800e960 <__retarget_lock_acquire_recursive>
 800e7ee:	bf00      	nop
 800e7f0:	200059a3 	.word	0x200059a3

0800e7f4 <__sinit_lock_release>:
 800e7f4:	4801      	ldr	r0, [pc, #4]	; (800e7fc <__sinit_lock_release+0x8>)
 800e7f6:	f000 b8b4 	b.w	800e962 <__retarget_lock_release_recursive>
 800e7fa:	bf00      	nop
 800e7fc:	200059a3 	.word	0x200059a3

0800e800 <__sinit>:
 800e800:	b510      	push	{r4, lr}
 800e802:	4604      	mov	r4, r0
 800e804:	f7ff fff0 	bl	800e7e8 <__sinit_lock_acquire>
 800e808:	69a3      	ldr	r3, [r4, #24]
 800e80a:	b11b      	cbz	r3, 800e814 <__sinit+0x14>
 800e80c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e810:	f7ff bff0 	b.w	800e7f4 <__sinit_lock_release>
 800e814:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e818:	6523      	str	r3, [r4, #80]	; 0x50
 800e81a:	4b13      	ldr	r3, [pc, #76]	; (800e868 <__sinit+0x68>)
 800e81c:	4a13      	ldr	r2, [pc, #76]	; (800e86c <__sinit+0x6c>)
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	62a2      	str	r2, [r4, #40]	; 0x28
 800e822:	42a3      	cmp	r3, r4
 800e824:	bf04      	itt	eq
 800e826:	2301      	moveq	r3, #1
 800e828:	61a3      	streq	r3, [r4, #24]
 800e82a:	4620      	mov	r0, r4
 800e82c:	f000 f820 	bl	800e870 <__sfp>
 800e830:	6060      	str	r0, [r4, #4]
 800e832:	4620      	mov	r0, r4
 800e834:	f000 f81c 	bl	800e870 <__sfp>
 800e838:	60a0      	str	r0, [r4, #8]
 800e83a:	4620      	mov	r0, r4
 800e83c:	f000 f818 	bl	800e870 <__sfp>
 800e840:	2200      	movs	r2, #0
 800e842:	60e0      	str	r0, [r4, #12]
 800e844:	2104      	movs	r1, #4
 800e846:	6860      	ldr	r0, [r4, #4]
 800e848:	f7ff ff82 	bl	800e750 <std>
 800e84c:	68a0      	ldr	r0, [r4, #8]
 800e84e:	2201      	movs	r2, #1
 800e850:	2109      	movs	r1, #9
 800e852:	f7ff ff7d 	bl	800e750 <std>
 800e856:	68e0      	ldr	r0, [r4, #12]
 800e858:	2202      	movs	r2, #2
 800e85a:	2112      	movs	r1, #18
 800e85c:	f7ff ff78 	bl	800e750 <std>
 800e860:	2301      	movs	r3, #1
 800e862:	61a3      	str	r3, [r4, #24]
 800e864:	e7d2      	b.n	800e80c <__sinit+0xc>
 800e866:	bf00      	nop
 800e868:	08010720 	.word	0x08010720
 800e86c:	0800e799 	.word	0x0800e799

0800e870 <__sfp>:
 800e870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e872:	4607      	mov	r7, r0
 800e874:	f7ff ffac 	bl	800e7d0 <__sfp_lock_acquire>
 800e878:	4b1e      	ldr	r3, [pc, #120]	; (800e8f4 <__sfp+0x84>)
 800e87a:	681e      	ldr	r6, [r3, #0]
 800e87c:	69b3      	ldr	r3, [r6, #24]
 800e87e:	b913      	cbnz	r3, 800e886 <__sfp+0x16>
 800e880:	4630      	mov	r0, r6
 800e882:	f7ff ffbd 	bl	800e800 <__sinit>
 800e886:	3648      	adds	r6, #72	; 0x48
 800e888:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e88c:	3b01      	subs	r3, #1
 800e88e:	d503      	bpl.n	800e898 <__sfp+0x28>
 800e890:	6833      	ldr	r3, [r6, #0]
 800e892:	b30b      	cbz	r3, 800e8d8 <__sfp+0x68>
 800e894:	6836      	ldr	r6, [r6, #0]
 800e896:	e7f7      	b.n	800e888 <__sfp+0x18>
 800e898:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e89c:	b9d5      	cbnz	r5, 800e8d4 <__sfp+0x64>
 800e89e:	4b16      	ldr	r3, [pc, #88]	; (800e8f8 <__sfp+0x88>)
 800e8a0:	60e3      	str	r3, [r4, #12]
 800e8a2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e8a6:	6665      	str	r5, [r4, #100]	; 0x64
 800e8a8:	f000 f859 	bl	800e95e <__retarget_lock_init_recursive>
 800e8ac:	f7ff ff96 	bl	800e7dc <__sfp_lock_release>
 800e8b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e8b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e8b8:	6025      	str	r5, [r4, #0]
 800e8ba:	61a5      	str	r5, [r4, #24]
 800e8bc:	2208      	movs	r2, #8
 800e8be:	4629      	mov	r1, r5
 800e8c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e8c4:	f7fb fb32 	bl	8009f2c <memset>
 800e8c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e8cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e8d0:	4620      	mov	r0, r4
 800e8d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e8d4:	3468      	adds	r4, #104	; 0x68
 800e8d6:	e7d9      	b.n	800e88c <__sfp+0x1c>
 800e8d8:	2104      	movs	r1, #4
 800e8da:	4638      	mov	r0, r7
 800e8dc:	f7ff ff62 	bl	800e7a4 <__sfmoreglue>
 800e8e0:	4604      	mov	r4, r0
 800e8e2:	6030      	str	r0, [r6, #0]
 800e8e4:	2800      	cmp	r0, #0
 800e8e6:	d1d5      	bne.n	800e894 <__sfp+0x24>
 800e8e8:	f7ff ff78 	bl	800e7dc <__sfp_lock_release>
 800e8ec:	230c      	movs	r3, #12
 800e8ee:	603b      	str	r3, [r7, #0]
 800e8f0:	e7ee      	b.n	800e8d0 <__sfp+0x60>
 800e8f2:	bf00      	nop
 800e8f4:	08010720 	.word	0x08010720
 800e8f8:	ffff0001 	.word	0xffff0001

0800e8fc <fiprintf>:
 800e8fc:	b40e      	push	{r1, r2, r3}
 800e8fe:	b503      	push	{r0, r1, lr}
 800e900:	4601      	mov	r1, r0
 800e902:	ab03      	add	r3, sp, #12
 800e904:	4805      	ldr	r0, [pc, #20]	; (800e91c <fiprintf+0x20>)
 800e906:	f853 2b04 	ldr.w	r2, [r3], #4
 800e90a:	6800      	ldr	r0, [r0, #0]
 800e90c:	9301      	str	r3, [sp, #4]
 800e90e:	f000 f89f 	bl	800ea50 <_vfiprintf_r>
 800e912:	b002      	add	sp, #8
 800e914:	f85d eb04 	ldr.w	lr, [sp], #4
 800e918:	b003      	add	sp, #12
 800e91a:	4770      	bx	lr
 800e91c:	20000034 	.word	0x20000034

0800e920 <_fwalk_reent>:
 800e920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e924:	4606      	mov	r6, r0
 800e926:	4688      	mov	r8, r1
 800e928:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e92c:	2700      	movs	r7, #0
 800e92e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e932:	f1b9 0901 	subs.w	r9, r9, #1
 800e936:	d505      	bpl.n	800e944 <_fwalk_reent+0x24>
 800e938:	6824      	ldr	r4, [r4, #0]
 800e93a:	2c00      	cmp	r4, #0
 800e93c:	d1f7      	bne.n	800e92e <_fwalk_reent+0xe>
 800e93e:	4638      	mov	r0, r7
 800e940:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e944:	89ab      	ldrh	r3, [r5, #12]
 800e946:	2b01      	cmp	r3, #1
 800e948:	d907      	bls.n	800e95a <_fwalk_reent+0x3a>
 800e94a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e94e:	3301      	adds	r3, #1
 800e950:	d003      	beq.n	800e95a <_fwalk_reent+0x3a>
 800e952:	4629      	mov	r1, r5
 800e954:	4630      	mov	r0, r6
 800e956:	47c0      	blx	r8
 800e958:	4307      	orrs	r7, r0
 800e95a:	3568      	adds	r5, #104	; 0x68
 800e95c:	e7e9      	b.n	800e932 <_fwalk_reent+0x12>

0800e95e <__retarget_lock_init_recursive>:
 800e95e:	4770      	bx	lr

0800e960 <__retarget_lock_acquire_recursive>:
 800e960:	4770      	bx	lr

0800e962 <__retarget_lock_release_recursive>:
 800e962:	4770      	bx	lr

0800e964 <memmove>:
 800e964:	4288      	cmp	r0, r1
 800e966:	b510      	push	{r4, lr}
 800e968:	eb01 0402 	add.w	r4, r1, r2
 800e96c:	d902      	bls.n	800e974 <memmove+0x10>
 800e96e:	4284      	cmp	r4, r0
 800e970:	4623      	mov	r3, r4
 800e972:	d807      	bhi.n	800e984 <memmove+0x20>
 800e974:	1e43      	subs	r3, r0, #1
 800e976:	42a1      	cmp	r1, r4
 800e978:	d008      	beq.n	800e98c <memmove+0x28>
 800e97a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e97e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e982:	e7f8      	b.n	800e976 <memmove+0x12>
 800e984:	4402      	add	r2, r0
 800e986:	4601      	mov	r1, r0
 800e988:	428a      	cmp	r2, r1
 800e98a:	d100      	bne.n	800e98e <memmove+0x2a>
 800e98c:	bd10      	pop	{r4, pc}
 800e98e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e992:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e996:	e7f7      	b.n	800e988 <memmove+0x24>

0800e998 <__malloc_lock>:
 800e998:	4801      	ldr	r0, [pc, #4]	; (800e9a0 <__malloc_lock+0x8>)
 800e99a:	f7ff bfe1 	b.w	800e960 <__retarget_lock_acquire_recursive>
 800e99e:	bf00      	nop
 800e9a0:	200059a4 	.word	0x200059a4

0800e9a4 <__malloc_unlock>:
 800e9a4:	4801      	ldr	r0, [pc, #4]	; (800e9ac <__malloc_unlock+0x8>)
 800e9a6:	f7ff bfdc 	b.w	800e962 <__retarget_lock_release_recursive>
 800e9aa:	bf00      	nop
 800e9ac:	200059a4 	.word	0x200059a4

0800e9b0 <_realloc_r>:
 800e9b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9b2:	4607      	mov	r7, r0
 800e9b4:	4614      	mov	r4, r2
 800e9b6:	460e      	mov	r6, r1
 800e9b8:	b921      	cbnz	r1, 800e9c4 <_realloc_r+0x14>
 800e9ba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e9be:	4611      	mov	r1, r2
 800e9c0:	f7fe bfe8 	b.w	800d994 <_malloc_r>
 800e9c4:	b922      	cbnz	r2, 800e9d0 <_realloc_r+0x20>
 800e9c6:	f7fe ff95 	bl	800d8f4 <_free_r>
 800e9ca:	4625      	mov	r5, r4
 800e9cc:	4628      	mov	r0, r5
 800e9ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e9d0:	f000 fa9a 	bl	800ef08 <_malloc_usable_size_r>
 800e9d4:	42a0      	cmp	r0, r4
 800e9d6:	d20f      	bcs.n	800e9f8 <_realloc_r+0x48>
 800e9d8:	4621      	mov	r1, r4
 800e9da:	4638      	mov	r0, r7
 800e9dc:	f7fe ffda 	bl	800d994 <_malloc_r>
 800e9e0:	4605      	mov	r5, r0
 800e9e2:	2800      	cmp	r0, #0
 800e9e4:	d0f2      	beq.n	800e9cc <_realloc_r+0x1c>
 800e9e6:	4631      	mov	r1, r6
 800e9e8:	4622      	mov	r2, r4
 800e9ea:	f7fb fa91 	bl	8009f10 <memcpy>
 800e9ee:	4631      	mov	r1, r6
 800e9f0:	4638      	mov	r0, r7
 800e9f2:	f7fe ff7f 	bl	800d8f4 <_free_r>
 800e9f6:	e7e9      	b.n	800e9cc <_realloc_r+0x1c>
 800e9f8:	4635      	mov	r5, r6
 800e9fa:	e7e7      	b.n	800e9cc <_realloc_r+0x1c>

0800e9fc <__sfputc_r>:
 800e9fc:	6893      	ldr	r3, [r2, #8]
 800e9fe:	3b01      	subs	r3, #1
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	b410      	push	{r4}
 800ea04:	6093      	str	r3, [r2, #8]
 800ea06:	da08      	bge.n	800ea1a <__sfputc_r+0x1e>
 800ea08:	6994      	ldr	r4, [r2, #24]
 800ea0a:	42a3      	cmp	r3, r4
 800ea0c:	db01      	blt.n	800ea12 <__sfputc_r+0x16>
 800ea0e:	290a      	cmp	r1, #10
 800ea10:	d103      	bne.n	800ea1a <__sfputc_r+0x1e>
 800ea12:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ea16:	f000 b94b 	b.w	800ecb0 <__swbuf_r>
 800ea1a:	6813      	ldr	r3, [r2, #0]
 800ea1c:	1c58      	adds	r0, r3, #1
 800ea1e:	6010      	str	r0, [r2, #0]
 800ea20:	7019      	strb	r1, [r3, #0]
 800ea22:	4608      	mov	r0, r1
 800ea24:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ea28:	4770      	bx	lr

0800ea2a <__sfputs_r>:
 800ea2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea2c:	4606      	mov	r6, r0
 800ea2e:	460f      	mov	r7, r1
 800ea30:	4614      	mov	r4, r2
 800ea32:	18d5      	adds	r5, r2, r3
 800ea34:	42ac      	cmp	r4, r5
 800ea36:	d101      	bne.n	800ea3c <__sfputs_r+0x12>
 800ea38:	2000      	movs	r0, #0
 800ea3a:	e007      	b.n	800ea4c <__sfputs_r+0x22>
 800ea3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea40:	463a      	mov	r2, r7
 800ea42:	4630      	mov	r0, r6
 800ea44:	f7ff ffda 	bl	800e9fc <__sfputc_r>
 800ea48:	1c43      	adds	r3, r0, #1
 800ea4a:	d1f3      	bne.n	800ea34 <__sfputs_r+0xa>
 800ea4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ea50 <_vfiprintf_r>:
 800ea50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea54:	460d      	mov	r5, r1
 800ea56:	b09d      	sub	sp, #116	; 0x74
 800ea58:	4614      	mov	r4, r2
 800ea5a:	4698      	mov	r8, r3
 800ea5c:	4606      	mov	r6, r0
 800ea5e:	b118      	cbz	r0, 800ea68 <_vfiprintf_r+0x18>
 800ea60:	6983      	ldr	r3, [r0, #24]
 800ea62:	b90b      	cbnz	r3, 800ea68 <_vfiprintf_r+0x18>
 800ea64:	f7ff fecc 	bl	800e800 <__sinit>
 800ea68:	4b89      	ldr	r3, [pc, #548]	; (800ec90 <_vfiprintf_r+0x240>)
 800ea6a:	429d      	cmp	r5, r3
 800ea6c:	d11b      	bne.n	800eaa6 <_vfiprintf_r+0x56>
 800ea6e:	6875      	ldr	r5, [r6, #4]
 800ea70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ea72:	07d9      	lsls	r1, r3, #31
 800ea74:	d405      	bmi.n	800ea82 <_vfiprintf_r+0x32>
 800ea76:	89ab      	ldrh	r3, [r5, #12]
 800ea78:	059a      	lsls	r2, r3, #22
 800ea7a:	d402      	bmi.n	800ea82 <_vfiprintf_r+0x32>
 800ea7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ea7e:	f7ff ff6f 	bl	800e960 <__retarget_lock_acquire_recursive>
 800ea82:	89ab      	ldrh	r3, [r5, #12]
 800ea84:	071b      	lsls	r3, r3, #28
 800ea86:	d501      	bpl.n	800ea8c <_vfiprintf_r+0x3c>
 800ea88:	692b      	ldr	r3, [r5, #16]
 800ea8a:	b9eb      	cbnz	r3, 800eac8 <_vfiprintf_r+0x78>
 800ea8c:	4629      	mov	r1, r5
 800ea8e:	4630      	mov	r0, r6
 800ea90:	f000 f960 	bl	800ed54 <__swsetup_r>
 800ea94:	b1c0      	cbz	r0, 800eac8 <_vfiprintf_r+0x78>
 800ea96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ea98:	07dc      	lsls	r4, r3, #31
 800ea9a:	d50e      	bpl.n	800eaba <_vfiprintf_r+0x6a>
 800ea9c:	f04f 30ff 	mov.w	r0, #4294967295
 800eaa0:	b01d      	add	sp, #116	; 0x74
 800eaa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaa6:	4b7b      	ldr	r3, [pc, #492]	; (800ec94 <_vfiprintf_r+0x244>)
 800eaa8:	429d      	cmp	r5, r3
 800eaaa:	d101      	bne.n	800eab0 <_vfiprintf_r+0x60>
 800eaac:	68b5      	ldr	r5, [r6, #8]
 800eaae:	e7df      	b.n	800ea70 <_vfiprintf_r+0x20>
 800eab0:	4b79      	ldr	r3, [pc, #484]	; (800ec98 <_vfiprintf_r+0x248>)
 800eab2:	429d      	cmp	r5, r3
 800eab4:	bf08      	it	eq
 800eab6:	68f5      	ldreq	r5, [r6, #12]
 800eab8:	e7da      	b.n	800ea70 <_vfiprintf_r+0x20>
 800eaba:	89ab      	ldrh	r3, [r5, #12]
 800eabc:	0598      	lsls	r0, r3, #22
 800eabe:	d4ed      	bmi.n	800ea9c <_vfiprintf_r+0x4c>
 800eac0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800eac2:	f7ff ff4e 	bl	800e962 <__retarget_lock_release_recursive>
 800eac6:	e7e9      	b.n	800ea9c <_vfiprintf_r+0x4c>
 800eac8:	2300      	movs	r3, #0
 800eaca:	9309      	str	r3, [sp, #36]	; 0x24
 800eacc:	2320      	movs	r3, #32
 800eace:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ead2:	f8cd 800c 	str.w	r8, [sp, #12]
 800ead6:	2330      	movs	r3, #48	; 0x30
 800ead8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ec9c <_vfiprintf_r+0x24c>
 800eadc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800eae0:	f04f 0901 	mov.w	r9, #1
 800eae4:	4623      	mov	r3, r4
 800eae6:	469a      	mov	sl, r3
 800eae8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eaec:	b10a      	cbz	r2, 800eaf2 <_vfiprintf_r+0xa2>
 800eaee:	2a25      	cmp	r2, #37	; 0x25
 800eaf0:	d1f9      	bne.n	800eae6 <_vfiprintf_r+0x96>
 800eaf2:	ebba 0b04 	subs.w	fp, sl, r4
 800eaf6:	d00b      	beq.n	800eb10 <_vfiprintf_r+0xc0>
 800eaf8:	465b      	mov	r3, fp
 800eafa:	4622      	mov	r2, r4
 800eafc:	4629      	mov	r1, r5
 800eafe:	4630      	mov	r0, r6
 800eb00:	f7ff ff93 	bl	800ea2a <__sfputs_r>
 800eb04:	3001      	adds	r0, #1
 800eb06:	f000 80aa 	beq.w	800ec5e <_vfiprintf_r+0x20e>
 800eb0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eb0c:	445a      	add	r2, fp
 800eb0e:	9209      	str	r2, [sp, #36]	; 0x24
 800eb10:	f89a 3000 	ldrb.w	r3, [sl]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	f000 80a2 	beq.w	800ec5e <_vfiprintf_r+0x20e>
 800eb1a:	2300      	movs	r3, #0
 800eb1c:	f04f 32ff 	mov.w	r2, #4294967295
 800eb20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eb24:	f10a 0a01 	add.w	sl, sl, #1
 800eb28:	9304      	str	r3, [sp, #16]
 800eb2a:	9307      	str	r3, [sp, #28]
 800eb2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eb30:	931a      	str	r3, [sp, #104]	; 0x68
 800eb32:	4654      	mov	r4, sl
 800eb34:	2205      	movs	r2, #5
 800eb36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb3a:	4858      	ldr	r0, [pc, #352]	; (800ec9c <_vfiprintf_r+0x24c>)
 800eb3c:	f7f1 fb58 	bl	80001f0 <memchr>
 800eb40:	9a04      	ldr	r2, [sp, #16]
 800eb42:	b9d8      	cbnz	r0, 800eb7c <_vfiprintf_r+0x12c>
 800eb44:	06d1      	lsls	r1, r2, #27
 800eb46:	bf44      	itt	mi
 800eb48:	2320      	movmi	r3, #32
 800eb4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eb4e:	0713      	lsls	r3, r2, #28
 800eb50:	bf44      	itt	mi
 800eb52:	232b      	movmi	r3, #43	; 0x2b
 800eb54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eb58:	f89a 3000 	ldrb.w	r3, [sl]
 800eb5c:	2b2a      	cmp	r3, #42	; 0x2a
 800eb5e:	d015      	beq.n	800eb8c <_vfiprintf_r+0x13c>
 800eb60:	9a07      	ldr	r2, [sp, #28]
 800eb62:	4654      	mov	r4, sl
 800eb64:	2000      	movs	r0, #0
 800eb66:	f04f 0c0a 	mov.w	ip, #10
 800eb6a:	4621      	mov	r1, r4
 800eb6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eb70:	3b30      	subs	r3, #48	; 0x30
 800eb72:	2b09      	cmp	r3, #9
 800eb74:	d94e      	bls.n	800ec14 <_vfiprintf_r+0x1c4>
 800eb76:	b1b0      	cbz	r0, 800eba6 <_vfiprintf_r+0x156>
 800eb78:	9207      	str	r2, [sp, #28]
 800eb7a:	e014      	b.n	800eba6 <_vfiprintf_r+0x156>
 800eb7c:	eba0 0308 	sub.w	r3, r0, r8
 800eb80:	fa09 f303 	lsl.w	r3, r9, r3
 800eb84:	4313      	orrs	r3, r2
 800eb86:	9304      	str	r3, [sp, #16]
 800eb88:	46a2      	mov	sl, r4
 800eb8a:	e7d2      	b.n	800eb32 <_vfiprintf_r+0xe2>
 800eb8c:	9b03      	ldr	r3, [sp, #12]
 800eb8e:	1d19      	adds	r1, r3, #4
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	9103      	str	r1, [sp, #12]
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	bfbb      	ittet	lt
 800eb98:	425b      	neglt	r3, r3
 800eb9a:	f042 0202 	orrlt.w	r2, r2, #2
 800eb9e:	9307      	strge	r3, [sp, #28]
 800eba0:	9307      	strlt	r3, [sp, #28]
 800eba2:	bfb8      	it	lt
 800eba4:	9204      	strlt	r2, [sp, #16]
 800eba6:	7823      	ldrb	r3, [r4, #0]
 800eba8:	2b2e      	cmp	r3, #46	; 0x2e
 800ebaa:	d10c      	bne.n	800ebc6 <_vfiprintf_r+0x176>
 800ebac:	7863      	ldrb	r3, [r4, #1]
 800ebae:	2b2a      	cmp	r3, #42	; 0x2a
 800ebb0:	d135      	bne.n	800ec1e <_vfiprintf_r+0x1ce>
 800ebb2:	9b03      	ldr	r3, [sp, #12]
 800ebb4:	1d1a      	adds	r2, r3, #4
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	9203      	str	r2, [sp, #12]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	bfb8      	it	lt
 800ebbe:	f04f 33ff 	movlt.w	r3, #4294967295
 800ebc2:	3402      	adds	r4, #2
 800ebc4:	9305      	str	r3, [sp, #20]
 800ebc6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ecac <_vfiprintf_r+0x25c>
 800ebca:	7821      	ldrb	r1, [r4, #0]
 800ebcc:	2203      	movs	r2, #3
 800ebce:	4650      	mov	r0, sl
 800ebd0:	f7f1 fb0e 	bl	80001f0 <memchr>
 800ebd4:	b140      	cbz	r0, 800ebe8 <_vfiprintf_r+0x198>
 800ebd6:	2340      	movs	r3, #64	; 0x40
 800ebd8:	eba0 000a 	sub.w	r0, r0, sl
 800ebdc:	fa03 f000 	lsl.w	r0, r3, r0
 800ebe0:	9b04      	ldr	r3, [sp, #16]
 800ebe2:	4303      	orrs	r3, r0
 800ebe4:	3401      	adds	r4, #1
 800ebe6:	9304      	str	r3, [sp, #16]
 800ebe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ebec:	482c      	ldr	r0, [pc, #176]	; (800eca0 <_vfiprintf_r+0x250>)
 800ebee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ebf2:	2206      	movs	r2, #6
 800ebf4:	f7f1 fafc 	bl	80001f0 <memchr>
 800ebf8:	2800      	cmp	r0, #0
 800ebfa:	d03f      	beq.n	800ec7c <_vfiprintf_r+0x22c>
 800ebfc:	4b29      	ldr	r3, [pc, #164]	; (800eca4 <_vfiprintf_r+0x254>)
 800ebfe:	bb1b      	cbnz	r3, 800ec48 <_vfiprintf_r+0x1f8>
 800ec00:	9b03      	ldr	r3, [sp, #12]
 800ec02:	3307      	adds	r3, #7
 800ec04:	f023 0307 	bic.w	r3, r3, #7
 800ec08:	3308      	adds	r3, #8
 800ec0a:	9303      	str	r3, [sp, #12]
 800ec0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec0e:	443b      	add	r3, r7
 800ec10:	9309      	str	r3, [sp, #36]	; 0x24
 800ec12:	e767      	b.n	800eae4 <_vfiprintf_r+0x94>
 800ec14:	fb0c 3202 	mla	r2, ip, r2, r3
 800ec18:	460c      	mov	r4, r1
 800ec1a:	2001      	movs	r0, #1
 800ec1c:	e7a5      	b.n	800eb6a <_vfiprintf_r+0x11a>
 800ec1e:	2300      	movs	r3, #0
 800ec20:	3401      	adds	r4, #1
 800ec22:	9305      	str	r3, [sp, #20]
 800ec24:	4619      	mov	r1, r3
 800ec26:	f04f 0c0a 	mov.w	ip, #10
 800ec2a:	4620      	mov	r0, r4
 800ec2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ec30:	3a30      	subs	r2, #48	; 0x30
 800ec32:	2a09      	cmp	r2, #9
 800ec34:	d903      	bls.n	800ec3e <_vfiprintf_r+0x1ee>
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d0c5      	beq.n	800ebc6 <_vfiprintf_r+0x176>
 800ec3a:	9105      	str	r1, [sp, #20]
 800ec3c:	e7c3      	b.n	800ebc6 <_vfiprintf_r+0x176>
 800ec3e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ec42:	4604      	mov	r4, r0
 800ec44:	2301      	movs	r3, #1
 800ec46:	e7f0      	b.n	800ec2a <_vfiprintf_r+0x1da>
 800ec48:	ab03      	add	r3, sp, #12
 800ec4a:	9300      	str	r3, [sp, #0]
 800ec4c:	462a      	mov	r2, r5
 800ec4e:	4b16      	ldr	r3, [pc, #88]	; (800eca8 <_vfiprintf_r+0x258>)
 800ec50:	a904      	add	r1, sp, #16
 800ec52:	4630      	mov	r0, r6
 800ec54:	f7fb fa12 	bl	800a07c <_printf_float>
 800ec58:	4607      	mov	r7, r0
 800ec5a:	1c78      	adds	r0, r7, #1
 800ec5c:	d1d6      	bne.n	800ec0c <_vfiprintf_r+0x1bc>
 800ec5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ec60:	07d9      	lsls	r1, r3, #31
 800ec62:	d405      	bmi.n	800ec70 <_vfiprintf_r+0x220>
 800ec64:	89ab      	ldrh	r3, [r5, #12]
 800ec66:	059a      	lsls	r2, r3, #22
 800ec68:	d402      	bmi.n	800ec70 <_vfiprintf_r+0x220>
 800ec6a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ec6c:	f7ff fe79 	bl	800e962 <__retarget_lock_release_recursive>
 800ec70:	89ab      	ldrh	r3, [r5, #12]
 800ec72:	065b      	lsls	r3, r3, #25
 800ec74:	f53f af12 	bmi.w	800ea9c <_vfiprintf_r+0x4c>
 800ec78:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ec7a:	e711      	b.n	800eaa0 <_vfiprintf_r+0x50>
 800ec7c:	ab03      	add	r3, sp, #12
 800ec7e:	9300      	str	r3, [sp, #0]
 800ec80:	462a      	mov	r2, r5
 800ec82:	4b09      	ldr	r3, [pc, #36]	; (800eca8 <_vfiprintf_r+0x258>)
 800ec84:	a904      	add	r1, sp, #16
 800ec86:	4630      	mov	r0, r6
 800ec88:	f7fb fc9c 	bl	800a5c4 <_printf_i>
 800ec8c:	e7e4      	b.n	800ec58 <_vfiprintf_r+0x208>
 800ec8e:	bf00      	nop
 800ec90:	08010bac 	.word	0x08010bac
 800ec94:	08010bcc 	.word	0x08010bcc
 800ec98:	08010b8c 	.word	0x08010b8c
 800ec9c:	08010b24 	.word	0x08010b24
 800eca0:	08010b2e 	.word	0x08010b2e
 800eca4:	0800a07d 	.word	0x0800a07d
 800eca8:	0800ea2b 	.word	0x0800ea2b
 800ecac:	08010b2a 	.word	0x08010b2a

0800ecb0 <__swbuf_r>:
 800ecb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecb2:	460e      	mov	r6, r1
 800ecb4:	4614      	mov	r4, r2
 800ecb6:	4605      	mov	r5, r0
 800ecb8:	b118      	cbz	r0, 800ecc2 <__swbuf_r+0x12>
 800ecba:	6983      	ldr	r3, [r0, #24]
 800ecbc:	b90b      	cbnz	r3, 800ecc2 <__swbuf_r+0x12>
 800ecbe:	f7ff fd9f 	bl	800e800 <__sinit>
 800ecc2:	4b21      	ldr	r3, [pc, #132]	; (800ed48 <__swbuf_r+0x98>)
 800ecc4:	429c      	cmp	r4, r3
 800ecc6:	d12b      	bne.n	800ed20 <__swbuf_r+0x70>
 800ecc8:	686c      	ldr	r4, [r5, #4]
 800ecca:	69a3      	ldr	r3, [r4, #24]
 800eccc:	60a3      	str	r3, [r4, #8]
 800ecce:	89a3      	ldrh	r3, [r4, #12]
 800ecd0:	071a      	lsls	r2, r3, #28
 800ecd2:	d52f      	bpl.n	800ed34 <__swbuf_r+0x84>
 800ecd4:	6923      	ldr	r3, [r4, #16]
 800ecd6:	b36b      	cbz	r3, 800ed34 <__swbuf_r+0x84>
 800ecd8:	6923      	ldr	r3, [r4, #16]
 800ecda:	6820      	ldr	r0, [r4, #0]
 800ecdc:	1ac0      	subs	r0, r0, r3
 800ecde:	6963      	ldr	r3, [r4, #20]
 800ece0:	b2f6      	uxtb	r6, r6
 800ece2:	4283      	cmp	r3, r0
 800ece4:	4637      	mov	r7, r6
 800ece6:	dc04      	bgt.n	800ecf2 <__swbuf_r+0x42>
 800ece8:	4621      	mov	r1, r4
 800ecea:	4628      	mov	r0, r5
 800ecec:	f7ff fcf4 	bl	800e6d8 <_fflush_r>
 800ecf0:	bb30      	cbnz	r0, 800ed40 <__swbuf_r+0x90>
 800ecf2:	68a3      	ldr	r3, [r4, #8]
 800ecf4:	3b01      	subs	r3, #1
 800ecf6:	60a3      	str	r3, [r4, #8]
 800ecf8:	6823      	ldr	r3, [r4, #0]
 800ecfa:	1c5a      	adds	r2, r3, #1
 800ecfc:	6022      	str	r2, [r4, #0]
 800ecfe:	701e      	strb	r6, [r3, #0]
 800ed00:	6963      	ldr	r3, [r4, #20]
 800ed02:	3001      	adds	r0, #1
 800ed04:	4283      	cmp	r3, r0
 800ed06:	d004      	beq.n	800ed12 <__swbuf_r+0x62>
 800ed08:	89a3      	ldrh	r3, [r4, #12]
 800ed0a:	07db      	lsls	r3, r3, #31
 800ed0c:	d506      	bpl.n	800ed1c <__swbuf_r+0x6c>
 800ed0e:	2e0a      	cmp	r6, #10
 800ed10:	d104      	bne.n	800ed1c <__swbuf_r+0x6c>
 800ed12:	4621      	mov	r1, r4
 800ed14:	4628      	mov	r0, r5
 800ed16:	f7ff fcdf 	bl	800e6d8 <_fflush_r>
 800ed1a:	b988      	cbnz	r0, 800ed40 <__swbuf_r+0x90>
 800ed1c:	4638      	mov	r0, r7
 800ed1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed20:	4b0a      	ldr	r3, [pc, #40]	; (800ed4c <__swbuf_r+0x9c>)
 800ed22:	429c      	cmp	r4, r3
 800ed24:	d101      	bne.n	800ed2a <__swbuf_r+0x7a>
 800ed26:	68ac      	ldr	r4, [r5, #8]
 800ed28:	e7cf      	b.n	800ecca <__swbuf_r+0x1a>
 800ed2a:	4b09      	ldr	r3, [pc, #36]	; (800ed50 <__swbuf_r+0xa0>)
 800ed2c:	429c      	cmp	r4, r3
 800ed2e:	bf08      	it	eq
 800ed30:	68ec      	ldreq	r4, [r5, #12]
 800ed32:	e7ca      	b.n	800ecca <__swbuf_r+0x1a>
 800ed34:	4621      	mov	r1, r4
 800ed36:	4628      	mov	r0, r5
 800ed38:	f000 f80c 	bl	800ed54 <__swsetup_r>
 800ed3c:	2800      	cmp	r0, #0
 800ed3e:	d0cb      	beq.n	800ecd8 <__swbuf_r+0x28>
 800ed40:	f04f 37ff 	mov.w	r7, #4294967295
 800ed44:	e7ea      	b.n	800ed1c <__swbuf_r+0x6c>
 800ed46:	bf00      	nop
 800ed48:	08010bac 	.word	0x08010bac
 800ed4c:	08010bcc 	.word	0x08010bcc
 800ed50:	08010b8c 	.word	0x08010b8c

0800ed54 <__swsetup_r>:
 800ed54:	4b32      	ldr	r3, [pc, #200]	; (800ee20 <__swsetup_r+0xcc>)
 800ed56:	b570      	push	{r4, r5, r6, lr}
 800ed58:	681d      	ldr	r5, [r3, #0]
 800ed5a:	4606      	mov	r6, r0
 800ed5c:	460c      	mov	r4, r1
 800ed5e:	b125      	cbz	r5, 800ed6a <__swsetup_r+0x16>
 800ed60:	69ab      	ldr	r3, [r5, #24]
 800ed62:	b913      	cbnz	r3, 800ed6a <__swsetup_r+0x16>
 800ed64:	4628      	mov	r0, r5
 800ed66:	f7ff fd4b 	bl	800e800 <__sinit>
 800ed6a:	4b2e      	ldr	r3, [pc, #184]	; (800ee24 <__swsetup_r+0xd0>)
 800ed6c:	429c      	cmp	r4, r3
 800ed6e:	d10f      	bne.n	800ed90 <__swsetup_r+0x3c>
 800ed70:	686c      	ldr	r4, [r5, #4]
 800ed72:	89a3      	ldrh	r3, [r4, #12]
 800ed74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ed78:	0719      	lsls	r1, r3, #28
 800ed7a:	d42c      	bmi.n	800edd6 <__swsetup_r+0x82>
 800ed7c:	06dd      	lsls	r5, r3, #27
 800ed7e:	d411      	bmi.n	800eda4 <__swsetup_r+0x50>
 800ed80:	2309      	movs	r3, #9
 800ed82:	6033      	str	r3, [r6, #0]
 800ed84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ed88:	81a3      	strh	r3, [r4, #12]
 800ed8a:	f04f 30ff 	mov.w	r0, #4294967295
 800ed8e:	e03e      	b.n	800ee0e <__swsetup_r+0xba>
 800ed90:	4b25      	ldr	r3, [pc, #148]	; (800ee28 <__swsetup_r+0xd4>)
 800ed92:	429c      	cmp	r4, r3
 800ed94:	d101      	bne.n	800ed9a <__swsetup_r+0x46>
 800ed96:	68ac      	ldr	r4, [r5, #8]
 800ed98:	e7eb      	b.n	800ed72 <__swsetup_r+0x1e>
 800ed9a:	4b24      	ldr	r3, [pc, #144]	; (800ee2c <__swsetup_r+0xd8>)
 800ed9c:	429c      	cmp	r4, r3
 800ed9e:	bf08      	it	eq
 800eda0:	68ec      	ldreq	r4, [r5, #12]
 800eda2:	e7e6      	b.n	800ed72 <__swsetup_r+0x1e>
 800eda4:	0758      	lsls	r0, r3, #29
 800eda6:	d512      	bpl.n	800edce <__swsetup_r+0x7a>
 800eda8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800edaa:	b141      	cbz	r1, 800edbe <__swsetup_r+0x6a>
 800edac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800edb0:	4299      	cmp	r1, r3
 800edb2:	d002      	beq.n	800edba <__swsetup_r+0x66>
 800edb4:	4630      	mov	r0, r6
 800edb6:	f7fe fd9d 	bl	800d8f4 <_free_r>
 800edba:	2300      	movs	r3, #0
 800edbc:	6363      	str	r3, [r4, #52]	; 0x34
 800edbe:	89a3      	ldrh	r3, [r4, #12]
 800edc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800edc4:	81a3      	strh	r3, [r4, #12]
 800edc6:	2300      	movs	r3, #0
 800edc8:	6063      	str	r3, [r4, #4]
 800edca:	6923      	ldr	r3, [r4, #16]
 800edcc:	6023      	str	r3, [r4, #0]
 800edce:	89a3      	ldrh	r3, [r4, #12]
 800edd0:	f043 0308 	orr.w	r3, r3, #8
 800edd4:	81a3      	strh	r3, [r4, #12]
 800edd6:	6923      	ldr	r3, [r4, #16]
 800edd8:	b94b      	cbnz	r3, 800edee <__swsetup_r+0x9a>
 800edda:	89a3      	ldrh	r3, [r4, #12]
 800eddc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ede0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ede4:	d003      	beq.n	800edee <__swsetup_r+0x9a>
 800ede6:	4621      	mov	r1, r4
 800ede8:	4630      	mov	r0, r6
 800edea:	f000 f84d 	bl	800ee88 <__smakebuf_r>
 800edee:	89a0      	ldrh	r0, [r4, #12]
 800edf0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800edf4:	f010 0301 	ands.w	r3, r0, #1
 800edf8:	d00a      	beq.n	800ee10 <__swsetup_r+0xbc>
 800edfa:	2300      	movs	r3, #0
 800edfc:	60a3      	str	r3, [r4, #8]
 800edfe:	6963      	ldr	r3, [r4, #20]
 800ee00:	425b      	negs	r3, r3
 800ee02:	61a3      	str	r3, [r4, #24]
 800ee04:	6923      	ldr	r3, [r4, #16]
 800ee06:	b943      	cbnz	r3, 800ee1a <__swsetup_r+0xc6>
 800ee08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ee0c:	d1ba      	bne.n	800ed84 <__swsetup_r+0x30>
 800ee0e:	bd70      	pop	{r4, r5, r6, pc}
 800ee10:	0781      	lsls	r1, r0, #30
 800ee12:	bf58      	it	pl
 800ee14:	6963      	ldrpl	r3, [r4, #20]
 800ee16:	60a3      	str	r3, [r4, #8]
 800ee18:	e7f4      	b.n	800ee04 <__swsetup_r+0xb0>
 800ee1a:	2000      	movs	r0, #0
 800ee1c:	e7f7      	b.n	800ee0e <__swsetup_r+0xba>
 800ee1e:	bf00      	nop
 800ee20:	20000034 	.word	0x20000034
 800ee24:	08010bac 	.word	0x08010bac
 800ee28:	08010bcc 	.word	0x08010bcc
 800ee2c:	08010b8c 	.word	0x08010b8c

0800ee30 <abort>:
 800ee30:	b508      	push	{r3, lr}
 800ee32:	2006      	movs	r0, #6
 800ee34:	f000 f898 	bl	800ef68 <raise>
 800ee38:	2001      	movs	r0, #1
 800ee3a:	f7f3 fba7 	bl	800258c <_exit>

0800ee3e <__swhatbuf_r>:
 800ee3e:	b570      	push	{r4, r5, r6, lr}
 800ee40:	460e      	mov	r6, r1
 800ee42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee46:	2900      	cmp	r1, #0
 800ee48:	b096      	sub	sp, #88	; 0x58
 800ee4a:	4614      	mov	r4, r2
 800ee4c:	461d      	mov	r5, r3
 800ee4e:	da07      	bge.n	800ee60 <__swhatbuf_r+0x22>
 800ee50:	2300      	movs	r3, #0
 800ee52:	602b      	str	r3, [r5, #0]
 800ee54:	89b3      	ldrh	r3, [r6, #12]
 800ee56:	061a      	lsls	r2, r3, #24
 800ee58:	d410      	bmi.n	800ee7c <__swhatbuf_r+0x3e>
 800ee5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ee5e:	e00e      	b.n	800ee7e <__swhatbuf_r+0x40>
 800ee60:	466a      	mov	r2, sp
 800ee62:	f000 f89d 	bl	800efa0 <_fstat_r>
 800ee66:	2800      	cmp	r0, #0
 800ee68:	dbf2      	blt.n	800ee50 <__swhatbuf_r+0x12>
 800ee6a:	9a01      	ldr	r2, [sp, #4]
 800ee6c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ee70:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ee74:	425a      	negs	r2, r3
 800ee76:	415a      	adcs	r2, r3
 800ee78:	602a      	str	r2, [r5, #0]
 800ee7a:	e7ee      	b.n	800ee5a <__swhatbuf_r+0x1c>
 800ee7c:	2340      	movs	r3, #64	; 0x40
 800ee7e:	2000      	movs	r0, #0
 800ee80:	6023      	str	r3, [r4, #0]
 800ee82:	b016      	add	sp, #88	; 0x58
 800ee84:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ee88 <__smakebuf_r>:
 800ee88:	898b      	ldrh	r3, [r1, #12]
 800ee8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ee8c:	079d      	lsls	r5, r3, #30
 800ee8e:	4606      	mov	r6, r0
 800ee90:	460c      	mov	r4, r1
 800ee92:	d507      	bpl.n	800eea4 <__smakebuf_r+0x1c>
 800ee94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ee98:	6023      	str	r3, [r4, #0]
 800ee9a:	6123      	str	r3, [r4, #16]
 800ee9c:	2301      	movs	r3, #1
 800ee9e:	6163      	str	r3, [r4, #20]
 800eea0:	b002      	add	sp, #8
 800eea2:	bd70      	pop	{r4, r5, r6, pc}
 800eea4:	ab01      	add	r3, sp, #4
 800eea6:	466a      	mov	r2, sp
 800eea8:	f7ff ffc9 	bl	800ee3e <__swhatbuf_r>
 800eeac:	9900      	ldr	r1, [sp, #0]
 800eeae:	4605      	mov	r5, r0
 800eeb0:	4630      	mov	r0, r6
 800eeb2:	f7fe fd6f 	bl	800d994 <_malloc_r>
 800eeb6:	b948      	cbnz	r0, 800eecc <__smakebuf_r+0x44>
 800eeb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eebc:	059a      	lsls	r2, r3, #22
 800eebe:	d4ef      	bmi.n	800eea0 <__smakebuf_r+0x18>
 800eec0:	f023 0303 	bic.w	r3, r3, #3
 800eec4:	f043 0302 	orr.w	r3, r3, #2
 800eec8:	81a3      	strh	r3, [r4, #12]
 800eeca:	e7e3      	b.n	800ee94 <__smakebuf_r+0xc>
 800eecc:	4b0d      	ldr	r3, [pc, #52]	; (800ef04 <__smakebuf_r+0x7c>)
 800eece:	62b3      	str	r3, [r6, #40]	; 0x28
 800eed0:	89a3      	ldrh	r3, [r4, #12]
 800eed2:	6020      	str	r0, [r4, #0]
 800eed4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eed8:	81a3      	strh	r3, [r4, #12]
 800eeda:	9b00      	ldr	r3, [sp, #0]
 800eedc:	6163      	str	r3, [r4, #20]
 800eede:	9b01      	ldr	r3, [sp, #4]
 800eee0:	6120      	str	r0, [r4, #16]
 800eee2:	b15b      	cbz	r3, 800eefc <__smakebuf_r+0x74>
 800eee4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eee8:	4630      	mov	r0, r6
 800eeea:	f000 f86b 	bl	800efc4 <_isatty_r>
 800eeee:	b128      	cbz	r0, 800eefc <__smakebuf_r+0x74>
 800eef0:	89a3      	ldrh	r3, [r4, #12]
 800eef2:	f023 0303 	bic.w	r3, r3, #3
 800eef6:	f043 0301 	orr.w	r3, r3, #1
 800eefa:	81a3      	strh	r3, [r4, #12]
 800eefc:	89a0      	ldrh	r0, [r4, #12]
 800eefe:	4305      	orrs	r5, r0
 800ef00:	81a5      	strh	r5, [r4, #12]
 800ef02:	e7cd      	b.n	800eea0 <__smakebuf_r+0x18>
 800ef04:	0800e799 	.word	0x0800e799

0800ef08 <_malloc_usable_size_r>:
 800ef08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef0c:	1f18      	subs	r0, r3, #4
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	bfbc      	itt	lt
 800ef12:	580b      	ldrlt	r3, [r1, r0]
 800ef14:	18c0      	addlt	r0, r0, r3
 800ef16:	4770      	bx	lr

0800ef18 <_raise_r>:
 800ef18:	291f      	cmp	r1, #31
 800ef1a:	b538      	push	{r3, r4, r5, lr}
 800ef1c:	4604      	mov	r4, r0
 800ef1e:	460d      	mov	r5, r1
 800ef20:	d904      	bls.n	800ef2c <_raise_r+0x14>
 800ef22:	2316      	movs	r3, #22
 800ef24:	6003      	str	r3, [r0, #0]
 800ef26:	f04f 30ff 	mov.w	r0, #4294967295
 800ef2a:	bd38      	pop	{r3, r4, r5, pc}
 800ef2c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ef2e:	b112      	cbz	r2, 800ef36 <_raise_r+0x1e>
 800ef30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ef34:	b94b      	cbnz	r3, 800ef4a <_raise_r+0x32>
 800ef36:	4620      	mov	r0, r4
 800ef38:	f000 f830 	bl	800ef9c <_getpid_r>
 800ef3c:	462a      	mov	r2, r5
 800ef3e:	4601      	mov	r1, r0
 800ef40:	4620      	mov	r0, r4
 800ef42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef46:	f000 b817 	b.w	800ef78 <_kill_r>
 800ef4a:	2b01      	cmp	r3, #1
 800ef4c:	d00a      	beq.n	800ef64 <_raise_r+0x4c>
 800ef4e:	1c59      	adds	r1, r3, #1
 800ef50:	d103      	bne.n	800ef5a <_raise_r+0x42>
 800ef52:	2316      	movs	r3, #22
 800ef54:	6003      	str	r3, [r0, #0]
 800ef56:	2001      	movs	r0, #1
 800ef58:	e7e7      	b.n	800ef2a <_raise_r+0x12>
 800ef5a:	2400      	movs	r4, #0
 800ef5c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ef60:	4628      	mov	r0, r5
 800ef62:	4798      	blx	r3
 800ef64:	2000      	movs	r0, #0
 800ef66:	e7e0      	b.n	800ef2a <_raise_r+0x12>

0800ef68 <raise>:
 800ef68:	4b02      	ldr	r3, [pc, #8]	; (800ef74 <raise+0xc>)
 800ef6a:	4601      	mov	r1, r0
 800ef6c:	6818      	ldr	r0, [r3, #0]
 800ef6e:	f7ff bfd3 	b.w	800ef18 <_raise_r>
 800ef72:	bf00      	nop
 800ef74:	20000034 	.word	0x20000034

0800ef78 <_kill_r>:
 800ef78:	b538      	push	{r3, r4, r5, lr}
 800ef7a:	4d07      	ldr	r5, [pc, #28]	; (800ef98 <_kill_r+0x20>)
 800ef7c:	2300      	movs	r3, #0
 800ef7e:	4604      	mov	r4, r0
 800ef80:	4608      	mov	r0, r1
 800ef82:	4611      	mov	r1, r2
 800ef84:	602b      	str	r3, [r5, #0]
 800ef86:	f7f3 faf1 	bl	800256c <_kill>
 800ef8a:	1c43      	adds	r3, r0, #1
 800ef8c:	d102      	bne.n	800ef94 <_kill_r+0x1c>
 800ef8e:	682b      	ldr	r3, [r5, #0]
 800ef90:	b103      	cbz	r3, 800ef94 <_kill_r+0x1c>
 800ef92:	6023      	str	r3, [r4, #0]
 800ef94:	bd38      	pop	{r3, r4, r5, pc}
 800ef96:	bf00      	nop
 800ef98:	2000599c 	.word	0x2000599c

0800ef9c <_getpid_r>:
 800ef9c:	f7f3 bade 	b.w	800255c <_getpid>

0800efa0 <_fstat_r>:
 800efa0:	b538      	push	{r3, r4, r5, lr}
 800efa2:	4d07      	ldr	r5, [pc, #28]	; (800efc0 <_fstat_r+0x20>)
 800efa4:	2300      	movs	r3, #0
 800efa6:	4604      	mov	r4, r0
 800efa8:	4608      	mov	r0, r1
 800efaa:	4611      	mov	r1, r2
 800efac:	602b      	str	r3, [r5, #0]
 800efae:	f7f3 fb3c 	bl	800262a <_fstat>
 800efb2:	1c43      	adds	r3, r0, #1
 800efb4:	d102      	bne.n	800efbc <_fstat_r+0x1c>
 800efb6:	682b      	ldr	r3, [r5, #0]
 800efb8:	b103      	cbz	r3, 800efbc <_fstat_r+0x1c>
 800efba:	6023      	str	r3, [r4, #0]
 800efbc:	bd38      	pop	{r3, r4, r5, pc}
 800efbe:	bf00      	nop
 800efc0:	2000599c 	.word	0x2000599c

0800efc4 <_isatty_r>:
 800efc4:	b538      	push	{r3, r4, r5, lr}
 800efc6:	4d06      	ldr	r5, [pc, #24]	; (800efe0 <_isatty_r+0x1c>)
 800efc8:	2300      	movs	r3, #0
 800efca:	4604      	mov	r4, r0
 800efcc:	4608      	mov	r0, r1
 800efce:	602b      	str	r3, [r5, #0]
 800efd0:	f7f3 fb3b 	bl	800264a <_isatty>
 800efd4:	1c43      	adds	r3, r0, #1
 800efd6:	d102      	bne.n	800efde <_isatty_r+0x1a>
 800efd8:	682b      	ldr	r3, [r5, #0]
 800efda:	b103      	cbz	r3, 800efde <_isatty_r+0x1a>
 800efdc:	6023      	str	r3, [r4, #0]
 800efde:	bd38      	pop	{r3, r4, r5, pc}
 800efe0:	2000599c 	.word	0x2000599c

0800efe4 <_init>:
 800efe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efe6:	bf00      	nop
 800efe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efea:	bc08      	pop	{r3}
 800efec:	469e      	mov	lr, r3
 800efee:	4770      	bx	lr

0800eff0 <_fini>:
 800eff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eff2:	bf00      	nop
 800eff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eff6:	bc08      	pop	{r3}
 800eff8:	469e      	mov	lr, r3
 800effa:	4770      	bx	lr
