

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_283_4'
================================================================
* Date:           Tue Sep 23 21:33:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.339 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_283_4  |    32768|    32768|         1|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc46"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_3 = load i16 %i" [activation_accelerator.cpp:283]   --->   Operation 7 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.10ns)   --->   "%icmp_ln283 = icmp_eq  i16 %i_3, i16 32768" [activation_accelerator.cpp:283]   --->   Operation 8 'icmp' 'icmp_ln283' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.85ns)   --->   "%add_ln283 = add i16 %i_3, i16 1" [activation_accelerator.cpp:283]   --->   Operation 10 'add' 'add_ln283' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln283 = br i1 %icmp_ln283, void %for.inc46.split, void %if.end87.loopexit.exitStub" [activation_accelerator.cpp:283]   --->   Operation 11 'br' 'br_ln283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i16 %i_3" [activation_accelerator.cpp:283]   --->   Operation 12 'zext' 'zext_ln283' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln284 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [activation_accelerator.cpp:284]   --->   Operation 13 'specpipeline' 'specpipeline_ln284' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln283 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [activation_accelerator.cpp:283]   --->   Operation 14 'specloopname' 'specloopname_ln283' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf2_addr = getelementptr i16 %buf2, i64 0, i64 %zext_ln283" [activation_accelerator.cpp:285]   --->   Operation 15 'getelementptr' 'buf2_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.23ns)   --->   "%store_ln285 = store i16 0, i15 %buf2_addr" [activation_accelerator.cpp:285]   --->   Operation 16 'store' 'store_ln285' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32768> <RAM>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln283 = store i16 %add_ln283, i16 %i" [activation_accelerator.cpp:283]   --->   Operation 17 'store' 'store_ln283' <Predicate = (!icmp_ln283)> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln283 = br void %for.inc46" [activation_accelerator.cpp:283]   --->   Operation 18 'br' 'br_ln283' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln283)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.34ns
The critical path consists of the following:
	'alloca' operation ('i') [2]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:283) on local variable 'i' [6]  (0 ns)
	'add' operation ('add_ln283', activation_accelerator.cpp:283) [9]  (0.853 ns)
	'store' operation ('store_ln283', activation_accelerator.cpp:283) of variable 'add_ln283', activation_accelerator.cpp:283 on local variable 'i' [17]  (0.427 ns)
	blocking operation 1.06 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
