
AVRASM ver. 2.2.8  C:\Users\DANY\Desktop\PROGRA DE MICROS\POST LAB 2\POST LAB 2\POST LAB 2\main.asm Tue Feb 17 09:29:15 2026

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\DANY\Desktop\PROGRA DE MICROS\POST LAB 2\POST LAB 2\POST LAB 2\main.asm(15): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
C:\Users\DANY\Desktop\PROGRA DE MICROS\POST LAB 2\POST LAB 2\POST LAB 2\main.asm(31): warning: Register r26 already defined by the .DEF directive
C:\Users\DANY\Desktop\PROGRA DE MICROS\POST LAB 2\POST LAB 2\POST LAB 2\main.asm(32): warning: Register r27 already defined by the .DEF directive
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\DANY\Desktop\PROGRA DE MICROS\POST LAB 2\POST LAB 2\POST LAB 2\main.asm(15): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 /*
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 * Laboratorio2.asm                                                     
                                 * Creado: 10/02/2026                                                  
                                 * Autor : Eddy Gmez                                                  
                                 * Descripcin:
                                 *   Se implementa un contador de 4 bits en los LEDs D2D5 utilizando el Timer0 en modo normal y sin interrupciones:
                                 *   el Timer0 genera un tick interno de ~100ms por deteccin de overflow y, al acumular 10 ticks, el contador incrementa cada ~1s.
                                 *   Un segundo contador controlado con botones en A0 (+) y A1 () con anti-rebote se muestra en un display de 7 segmentos nodo comn
                                 *   conectado de D6 a D12, el cual inicia apagado y solo se actualiza al presionar un botn. Si el display est en 0, el contador de LEDs
                                 *   se congela y permanece apagado; cuando el valor de los LEDs coincide con el del display, el valor queda visible durante 1 segundo completo
                                 *   y luego se reinicia el conteo, alternando (toggle) el estado del indicador en D13 para poder variar su periodo usando los botones.
                                 */
                                 
                                 /**************/                                                     
                                 .include "M328PDEF.inc"                                              // Se cargan definiciones del ATmega328P (registros, bits y nombres tiles)
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 /* Registros */                                                      // Bloque de registros: cada .def asigna un registro AVR a un nombre del programa
                                 .def contador   = r16                                                // contador: valor de 4 bits que se muestra en LEDs D2..D5 (0..15)
                                 .def aux        = r17                                                // aux: registro temporal para operaciones internas (mscaras, shifts, etc.)
                                 .def aux2       = r18                                                // aux2: temporal para leer/armar puertos sin destruir bits ajenos
                                 .def contador2  = r19                                                // contador2: valor 0..15 ajustado por botones y mostrado en el 7 segmentos
                                 
                                 .def t0ovf      = r20                                                // t0ovf: cantidad de overflows restantes para completar ~100ms
                                 .def segpat     = r21                                                // segpat: patrn de segmentos a..g obtenido de la tabla en FLASH
                                 .def tmp        = r22                                                // tmp: bandera de tick (tmp=1 cuando ya ocurri el tick ~100ms)
                                 .def tickst     = r23                                                // tickst: indica si el ciclo de conteo de ~100ms est activo
                                 
                                 .def sub100     = r24                                                // sub100: acumula ticks de 100ms (0..9); cuando llega a 10 forma ~1 segundo
                                 .def ledst      = r25                                                // ledst: estado lgico del indicador en D13 (toggle 0/1)
                                 
                                 .def holdst     = r26                                                // holdst: marca modo HOLD (1=se retiene el valor 1s antes del reset)
                                 .def hold100    = r27                                                // hold100: acumula ticks de 100ms durante HOLD (0..9 = ~1s)
                                 
                                 .dseg                                                               // Segmento de datos SRAM (reservas en RAM, si se necesitaran variables)
                                 .org SRAM_START                                                     // Punto base de SRAM (aqu se podra reservar memoria; en este programa se usan registros)
                                 
                                 /**************/                                                     
                                 .cseg                                                               // Segmento de cdigo en FLASH
                                 .org 0x0000                                                         // Vector de reset (direccin 0)
000000 c000                          rjmp RESET                                                      // Salto al inicio real del programa para no ejecutar basura
                                 
                                 /**************/                                                     
                                 RESET:                                                              // Punto de arranque despus del reset
000001 ef0f                          LDI     R16, LOW(RAMEND)                                        // Byte bajo del final de RAM para inicializar el stack
000002 bf0d                          OUT     SPL, R16                                                // Se configura SPL
000003 e008                          LDI     R16, HIGH(RAMEND)                                       // Byte alto del final de RAM
000004 bf0e                          OUT     SPH, R16                                                // Se configura SPH
                                 
                                 table7seg:                                                          // Tabla en FLASH con patrones para display nodo comn (0 enciende, 1 apaga)
000005 7940
000006 3024
000007 1219
000008 7802                          .db 0x40, 0x79, 0x24, 0x30, 0x19, 0x12, 0x02, 0x78
000009 1000
00000a 0308
00000b 2146
00000c 0e06                          .db 0x00, 0x10, 0x08, 0x03, 0x46, 0x21, 0x06, 0x0E
                                 ;          0     1     2     3     4     5     6     7
                                 ;          8     9     A     b     C     d     E     F
                                 ; La tabla se recorre con Z y LPM para obtener el patrn del dgito/hex correspondiente
                                 
                                 /**************/                                                     
                                 SETUP:                                                              // Configuracin inicial del micro (puertos, timer y estados)
00000d 2411                          clr r1                                                          // r1 se mantiene en 0 por convencin (muchas rutinas lo asumen)
                                 
00000e 2700                          clr contador                                                    // contador de LEDs inicia en 0 (binario 0000)
00000f 2733                          clr contador2                                                   // contador2 inicia en 0 (display apagado hasta presionar botones)
000010 2777                          clr tickst                                                      // el tick de ~100ms an no est iniciado
000011 2788                          clr sub100                                                      // acumulador de 100ms inicia en 0
000012 2799                          clr ledst                                                       // indicador lgico de D13 inicia en 0 (apagado)
                                 
000013 27aa                          clr holdst                                                      // no se est reteniendo el valor (HOLD desactivado)
000014 27bb                          clr hold100                                                     // contador de retencin (HOLD) inicia en 0
                                 
                                     ; PD2..PD5 = LEDs (contador binario)                             // Parte baja del panel de LEDs
                                     ; PD6..PD7 = segmentos a,b (display)                             // Parte alta del display (a y b)
000015 ef1c                          ldi aux, 0b11111100                                             // Se configuran PD2..PD7 como salida; PD0..PD1 quedan como entrada (UART)
000016 b91a                          out DDRD, aux                                                   // DDRD define direcciones de PORTD
                                 
                                     ; PB0..PB4 = segmentos c..g (display)                            // Segmentos restantes c..g
                                     ; PB5      = D13 indicador/alarma                                // LED indicador en D13
000017 e31f                          ldi aux, 0b00111111                                             // PB0..PB5 como salida; PB6..PB7 libres para cristal
000018 b914                          out DDRB, aux                                                   // DDRB define direcciones de PORTB
                                 
                                     ; Display apagado al inicio (nodo comn: 1 apaga)               // Se fuerza a apagado antes de cualquier actualizacin
000019 9a5e                          sbi PORTD, 6                                                    // PD6=1 -> segmento a apagado
00001a 9a5f                          sbi PORTD, 7                                                    // PD7=1 -> segmento b apagado
00001b 9a28                          sbi PORTB, 0                                                    // PB0=1 -> segmento c apagado
00001c 9a29                          sbi PORTB, 1                                                    // PB1=1 -> segmento d apagado
00001d 9a2a                          sbi PORTB, 2                                                    // PB2=1 -> segmento e apagado
00001e 9a2b                          sbi PORTB, 3                                                    // PB3=1 -> segmento f apagado
00001f 9a2c                          sbi PORTB, 4                                                    // PB4=1 -> segmento g apagado
                                 
                                     ; Botones A0(PC0) y A1(PC1) con pull-up                          // Entrada con pull-up: suelto=1, presionado=0
000020 9838                          cbi DDRC, 0                                                     // PC0 como entrada (+)
000021 9839                          cbi DDRC, 1                                                     // PC1 como entrada (-)
000022 9a40                          sbi PORTC, 0                                                    // pull-up en PC0
000023 9a41                          sbi PORTC, 1                                                    // pull-up en PC1
                                 
                                     ; Timer0: NORMAL, prescaler 1024                                 // Base del tick: modo normal y conteo con prescaler
000024 e010                          ldi aux, 0x00                                                   // WGM00=WGM01=0 -> modo normal
000025 bd14                          out TCCR0A, aux
000026 e015                          ldi aux, (1<<CS02) | (1<<CS00)                                  // prescaler=1024 (CS02=1 y CS00=1)
000027 bd15                          out TCCR0B, aux                                                 // el timer queda corriendo
                                 
                                     ; D13 apagado al inicio                                          // Indicador fsico apagado desde el inicio
000028 982d                          cbi PORTB, 5                                                    // PB5=0
                                 
000029 d067                          rcall Mostrar                                                   // Los LEDs D2..D5 muestran 0000 al arrancar
                                     ; NO Mostrar7SEG al inicio                                       // El display debe permanecer apagado hasta el primer botn
                                 
                                 /**************/                                                     
                                 MAIN_LOOP:                                                          
00002a 940e 0071                     call ContadorBoton                                              // Lectura de botones con anti-rebote (actualiza contador2 y el display)
00002c d024                          rcall Tick100ms_Timer0                                          // Generacin del tick ~100ms en tmp (sin interrupciones)
                                 
                                     ; ===== Si display est en 0, NO cuenta y LEDs apagados =====
00002d 2333                          tst contador2                                                   // Se verifica si el valor del display es 0
00002e f431                          brne DISP_NOZERO                                                // Si NO es 0, se contina con la lgica normal
                                 
                                     ; display=0 -> congelar todo el conteo de LEDs                   // Se evita conteo y se fuerza visual 0000 en LEDs
00002f 2700                          clr contador                                                    // contador se fuerza a 0
000030 2788                          clr sub100                                                      // se reinicia acumulador de 1s para no arrastrar tiempo guardado
000031 27aa                          clr holdst                                                      // se cancela HOLD por si estaba activo
000032 27bb                          clr hold100                                                     // se reinicia el contador de HOLD
000033 d05d                          rcall Mostrar                                                   // LEDs quedan apagados (0000)
000034 cff5                          rjmp MAIN_LOOP                                                  // Se regresa al inicio sin avanzar tiempo
                                 
                                 DISP_NOZERO:                                                        // Etiqueta: se permite conteo porque contador2 != 0
                                 
                                     ; ===== Si no hay tick, no se avanza tiempo =====                // tmp solo vale 1 cuando se complet ~100ms
000035 2366                          tst tmp                                                         // Se revisa tmp: 0 = sin tick, 1 = tick listo
000036 f0c9                          breq NO_TICK                                                    // Sin tick, no se modifica sub100/hold100/contador
                                 
                                     ; ===== Si estamos en HOLD: esperar 1 segundo antes de reiniciar =====
000037 23aa                          tst holdst                                                      // Se revisa si HOLD est activo (1)
000038 f079                          breq NORMAL_COUNT                                               // Si HOLD=0, se realiza conteo normal de segundos
                                 
                                     ; HOLD activo: juntar 10 ticks de 100ms -> 1s                    // Durante HOLD el valor en LEDs se mantiene fijo
000039 95b3                          inc hold100                                                     // Se incrementa hold100 por cada tick de ~100ms
00003a 30ba                          cpi hold100, 10                                                 // Se compara si ya se juntaron 10 ticks (~1s)
00003b f0a0                          brlo NO_TICK                                                    // Si an no llega a 10, se sigue reteniendo el valor actual
                                 
                                     ; ya pas 1s en HOLD -> ahora s reinicia y hace toggle          // Se ejecuta la accin del postlab despus de 1 segundo visible
00003c 27bb                          clr hold100                                                     // Se limpia el acumulador de HOLD
00003d 27aa                          clr holdst                                                      // Se sale del modo HOLD
                                 
00003e 2700                          clr contador                                                    // contador vuelve a 0 despus de sostener el valor un segundo completo
00003f d051                          rcall Mostrar                                                   // LEDs reflejan el reinicio (0000)
                                 
000040 e011                          ldi aux, 1                                                      // Se carga 1 para usarse como mscara de toggle
000041 2791                          eor ledst, aux                                                  // ledst cambia de 0->1 o 1->0 con XOR
                                 
000042 2399                          tst ledst                                                       // Se revisa el nuevo estado lgico del indicador
000043 f011                          breq IND_OFF                                                    // Si ledst=0, toca apagar; si ledst!=0, toca encender
                                 
                                 IND_ON:
000044 9a2d                          sbi PORTB, 5                                                    // D13 ON (PB5=1)
000045 c00a                          rjmp NO_TICK                                                    // Se regresa al loop sin contar extra en este tick
                                 
                                 IND_OFF:
000046 982d                          cbi PORTB, 5                                                    // D13 OFF (PB5=0)
000047 c008                          rjmp NO_TICK                                                    // Se regresa al loop
                                 
                                 NORMAL_COUNT:                                                       // Conteo normal (sin HOLD): forma 1 segundo con 10 ticks de 100ms
                                     ; ===== Conteo normal: 10 ticks de 100ms -> 1 segundo =====
000048 9583                          inc sub100                                                      // Se suma un tick (~100ms) al acumulador
000049 308a                          cpi sub100, 10                                                  // Se verifica si ya se junt ~1s completo
00004a f028                          brlo NO_TICK                                                    // Si an no, se espera al siguiente tick
                                 
00004b 2788                          clr sub100                                                      // Se reinicia el acumulador porque ya se complet un segundo
                                 
00004c 9503                          inc contador                                                    // contador se incrementa 1 unidad por segundo
00004d 700f                          andi contador, 0x0F                                             // Se limita a 4 bits (0..15) para no salir del rango
00004e d042                          rcall Mostrar                                                   // Se actualizan LEDs D2..D5 con el valor nuevo
                                 
                                     ; ===== REGLA 2: si contador == contador2, entrar en HOLD =====
00004f d018                          rcall PeriodoCheckHold                                          // Si hay match, se activa HOLD para sostener el valor 1 segundo
                                 
                                 NO_TICK:                                                            // Etiqueta: salida comn cuando no toca avanzar
000050 cfd9                          rjmp MAIN_LOOP                                                  // Loop infinito
                                 
                                 /**************/                                                     
                                 /* Timer0 NORMAL no bloqueante (~100ms)
                                    F_CPU=16MHz, prescaler=1024 => tick=64us
                                    1 overflow parcial TCNT0=229 => 27 ticks = 1.728ms
                                    + 6 overflows completos      => 98.304ms
                                    total ? 100.032ms
                                    tmp=1 cuando ya pasaron ~100ms
                                 */
                                 Tick100ms_Timer0:                                                   // Rutina: produce tmp=1 cada ~100ms sin detener el programa
000051 2766                          clr tmp                                                         // tmp inicia en 0 para asumir sin tick hasta confirmarlo
                                 
000052 2377                          tst tickst                                                      // Se revisa si el conteo de ~100ms ya est activo
000053 f439                          brne T0_CHECK                                                   // Si tickst!=0, toca revisar overflow
                                 
000054 e046                          ldi t0ovf, 6                                                    // Se cargan 6 overflows completos como parte del tiempo total
000055 ee15                          ldi aux, 229                                                    // Se inicia TCNT0 en 229 para un primer overflow parcial
000056 bd16                          out TCNT0, aux                                                  // TCNT0 queda cargado (reduce el primer intervalo)
                                 
000057 e011                          ldi aux, (1<<TOV0)                                              // Se prepara el bit para limpiar la bandera TOV0
000058 bb15                          out TIFR0, aux                                                  // Se limpia TOV0 por si vena arrastrada
                                 
000059 e071                          ldi tickst, 1                                                   // Se marca el ciclo como activo
00005a 9508                          ret                                                             // Se sale sin tick en este llamado
                                 
                                 T0_CHECK:                                                           // Revisin del overflow
00005b b325                          in  aux2, TIFR0                                                 // Se leen banderas del Timer0
00005c ff20                          sbrs aux2, TOV0                                                 // Si TOV0=0, se salta la siguiente instruccin y se retorna
00005d 9508                          ret                                                             // Sin overflow an -> tmp queda en 0
                                 
00005e e011                          ldi aux, (1<<TOV0)                                              // Se prepara limpieza de bandera
00005f bb15                          out TIFR0, aux                                                  // Se limpia overflow para medir el siguiente
                                 
000060 2711                          clr aux                                                         // Para overflows completos siguientes, TCNT0 arranca en 0
000061 bd16                          out TCNT0, aux                                                  // TCNT0=0
                                 
000062 954a                          dec t0ovf                                                       // Se reduce la cuenta de overflows pendientes
000063 f419                          brne T0_NOTYET                                                  // Si an faltan overflows, no hay tick todava
                                 
000064 2777                          clr tickst                                                      // Se marca fin del ciclo ~100ms
000065 e061                          ldi tmp, 1                                                      // tmp=1 indica tick listo
000066 9508                          ret                                                             // Se regresa con tick
                                 
                                 T0_NOTYET:
000067 9508                          ret                                                             // Se regresa sin tick
                                 
                                 /**************/                                                     
                                 /* PostLab HOLD:
                                    - Si contador == contador2:
                                        * No se reinicia inmediatamente
                                        * Se activa HOLD (holdst=1) para retener el valor visible 1 segundo completo
                                 */
                                 PeriodoCheckHold:                                                   // Rutina: detecta coincidencia y activa el modo de retencin
000068 2f10                          mov aux, contador                                               // Se copia contador para comparar sin tocar el original
000069 701f                          andi aux, 0x0F                                                  // Se asegura rango 4 bits
                                 
00006a 2f23                          mov aux2, contador2                                             // Se copia contador2 (valor objetivo del periodo)
00006b 1712                          cp  aux, aux2                                                   // Se compara contador vs contador2
00006c f419                          brne PCH_NO                                                     // Si no coinciden, se sale sin cambios
                                 
00006d e0a1                          ldi holdst, 1                                                   // Se activa HOLD para sostener el valor antes del reset
00006e 27bb                          clr hold100                                                     // hold100 inicia en 0 para contar 10 ticks de 100ms
00006f 9508                          ret                                                             // Se regresa con HOLD activado
                                 
                                 PCH_NO:
000070 9508                          ret                                                             // Sin match, no se activa HOLD
                                 
                                 /**************/                                                     
                                 /* Botones: A0=PC0 suma, A1=PC1 resta (pull-up)
                                    - Presionado = 0 (por pull-up)
                                    - Se usa Delay20 como anti-rebote
                                    - Se espera a soltar el botn para no contar repetido
                                 */
                                 ContadorBoton:                                                      // Rutina: maneja + y - con anti-rebote y actualizacin del display
000071 9b30                          sbis PINC, 0                                                    // Si PC0=1 (no presionado), salta la siguiente instruccin
000072 c003                          rjmp MasB                                                       // Si PC0=0, se detecta botn +
                                 
000073 9b31                          sbis PINC, 1                                                    // Si PC1=1 (no presionado), salta la siguiente
000074 c00e                          rjmp MenosB                                                     // Si PC1=0, se detecta botn -
                                 
000075 9508                          ret                                                             // Sin botones, no se modifica contador2
                                 
                                 MasB:                                                               // Manejo de botn +
000076 d04a                          rcall Delay20                                                   // Retardo para filtrar rebote
000077 9b30                          sbis PINC, 0                                                    // Se revisa otra vez: si ya se solt, se descarta
000078 c001                          rjmp MasB_OK                                                    // Si sigue presionado, pulsacin vlida
000079 9508                          ret                                                             // Rebote -> salida
                                 
                                 MasB_OK:
00007a 9533                          inc contador2                                                   // contador2 incrementa 1
00007b 3130                          cpi contador2, 16                                               // Se revisa si lleg a 16 (sale de 4 bits)
00007c f008                          brlo MasB_Show                                                  // Si es <16, queda en 0..15
00007d 2733                          clr contador2                                                   // Si lleg a 16, se envuelve a 0
                                 MasB_Show:
00007e d01b                          rcall Mostrar7SEG                                               // Se actualiza el display (aqu deja de estar apagado)
                                 
                                 SoltarMasB:                                                         // Espera a soltar para evitar mltiples conteos por mantener presionado
00007f 9b30                          sbis PINC, 0                                                    // Si PC0=1 (ya solt), salta
000080 cffe                          rjmp SoltarMasB                                                 // Si sigue en 0, se mantiene esperando
000081 d03f                          rcall Delay20                                                   // Antirebote al soltar
000082 9508                          ret                                                             // Regreso al loop
                                 
                                 MenosB:                                                             // Manejo de botn -
000083 d03d                          rcall Delay20                                                   // Antirebote inicial
000084 9b31                          sbis PINC, 1                                                    // Revisin posterior al delay
000085 c001                          rjmp MenosB_OK                                                  // Si sigue presionado, pulsacin vlida
000086 9508                          ret                                                             // Rebote -> salida
                                 
                                 MenosB_OK:
000087 2333                          tst contador2                                                   // Se revisa si contador2 est en 0
000088 f411                          brne MenosB_Dec                                                 // Si no es 0, decremento normal
000089 e03f                          ldi contador2, 15                                               // Si era 0, se envuelve a 15
00008a c001                          rjmp MenosB_Show                                                // Se salta al mostrado
                                 
                                 MenosB_Dec:
00008b 953a                          dec contador2                                                   // Decremento normal
                                 
                                 MenosB_Show:
00008c d00d                          rcall Mostrar7SEG                                               // Se actualiza el display con el nuevo valor
                                 
                                 SoltarMenosB:                                                       // Espera a soltar botn -
00008d 9b31                          sbis PINC, 1                                                    // Si PC1=1, ya se solt
00008e cffe                          rjmp SoltarMenosB                                               // Si sigue presionado, espera
00008f d031                          rcall Delay20                                                   // Antirebote al soltar
000090 9508                          ret                                                             // Regresa al loop
                                 
                                 /**************/                                                     
                                 /* LEDs Timer0 en PD2PD5
                                    - Se colocan los 4 bits de contador en PD2..PD5 sin tocar PD0..PD1 ni PD6..PD7
                                 */
                                 Mostrar:                                                            // Rutina: escribe el valor de contador sobre PD2..PD5
000091 2f10                          mov aux, contador                                               // Copia contador a aux para operar sin perderlo
000092 701f                          andi aux, 0x0F                                                  // Se limita a 4 bits
000093 0f11                          lsl aux                                                         // Se desplaza 2 posiciones para alinear con PD2
000094 0f11                          lsl aux
                                 
000095 b12b                          in  aux2, PORTD                                                 // Se lee PORTD actual para preservar otros bits
000096 7c23                          andi aux2, 0xC3                                                 // Se limpian PD2..PD5 (1100 0011 conserva PD0..1 y PD6..7)
000097 2b21                          or  aux2, aux                                                   // Se insertan los bits nuevos en PD2..PD5
000098 b92b                          out PORTD, aux2                                                 // Se escribe PORTD actualizado
000099 9508                          ret                                                             // Fin de rutina
                                 
                                 /**************/                                                     
                                 /* 7 segmentos ANODO comn:
                                    a=PD6, b=PD7, c=PB0, d=PB1, e=PB2, f=PB3, g=PB4
                                    - Se toma contador2 como ndice (0..15), se busca el patrn en table7seg (FLASH)
                                    - Se divide el patrn: a,b van a PD6..PD7 y c..g van a PB0..PB4
                                    - PB5 (D13) se preserva para no afectar el indicador
                                 */
                                 Mostrar7SEG:                                                        // Rutina: muestra contador2 en el display sin daar LEDs ni el indicador
00009a 931f                          push aux                                                        // Se guardan temporales porque aqu se reutilizan registros
00009b 932f                          push aux2
00009c 935f                          push segpat
00009d 936f                          push tmp
                                 
00009e 2f13                          mov aux, contador2                                              // aux = ndice a mostrar (0..15)
                                 
00009f e0f0                          ldi ZH, high(table7seg<<1)                                      // Z apunta al inicio de la tabla en FLASH (direccin *2)
0000a0 e0ea                          ldi ZL, low(table7seg<<1)
                                 
                                 TAB_ADV:                                                            // Avance en tabla: se corre Z hasta el ndice deseado
0000a1 2311                          tst aux                                                         // Si aux=0, ya est en la entrada correcta
0000a2 f019                          breq TAB_RD                                                     // Salto a lectura cuando se llega
0000a3 9631                          adiw Z, 1                                                       // Z avanza 1 byte
0000a4 951a                          dec aux                                                         // aux baja hasta 0
0000a5 cffb                          rjmp TAB_ADV                                                    // Repeticin hasta llegar
                                 
                                 TAB_RD:
0000a6 9154                          lpm segpat, Z                                                   // Se lee el patrn desde FLASH hacia segpat
0000a7 775f                          andi segpat, 0x7F                                               // Se asegura usar solo 7 bits (a..g)
                                 
                                     ; a,b -> PD6,PD7                                                // Se escriben segmentos a y b en PORTD sin tocar PD0..PD5
0000a8 b12b                          in  aux2, PORTD                                                 // Se lee PORTD actual
0000a9 732f                          andi aux2, 0b00111111                                           // Se limpian PD6..PD7 preservando PD0..PD5
                                 
0000aa 2f65                          mov tmp, segpat                                                 // tmp copia patrn para extraer a,b
0000ab 7063                          andi tmp, 0b00000011                                            // Se aslan bits a y b
0000ac 0f66                          lsl tmp                                                         // Se suben a la posicin 6..7
0000ad 0f66                          lsl tmp
0000ae 0f66                          lsl tmp
0000af 0f66                          lsl tmp
0000b0 0f66                          lsl tmp
0000b1 0f66                          lsl tmp
                                 
0000b2 2b26                          or  aux2, tmp                                                   // Se insertan a,b en PD6..PD7
0000b3 b92b                          out PORTD, aux2                                                 // Se escribe PORTD
                                 
                                     ; c..g -> PB0..PB4 (preserva PB5)                               // Se escriben segmentos c..g sin cambiar el indicador en PB5
0000b4 b125                          in  aux2, PORTB                                                 // Se lee PORTB actual
0000b5 7e20                          andi aux2, 0b11100000                                           // Se limpian PB0..PB4 preservando PB5..PB7
                                 
0000b6 2f65                          mov tmp, segpat                                                 // tmp toma patrn para extraer c..g
0000b7 9566                          lsr tmp                                                         // Se quita a
0000b8 9566                          lsr tmp                                                         // Se quita b (ahora c..g quedan en bits 0..4)
0000b9 716f                          andi tmp, 0b00011111                                            // Se asegura el rango de 5 bits
                                 
0000ba 2b26                          or  aux2, tmp                                                   // Se insertan c..g en PB0..PB4
0000bb b925                          out PORTB, aux2                                                 // Se escribe PORTB
                                 
0000bc 916f                          pop tmp                                                         // Se restauran registros usados
0000bd 915f                          pop segpat
0000be 912f                          pop aux2
0000bf 911f                          pop aux
0000c0 9508                          ret                                                             // Fin de rutina
                                 
                                 /**************/                                                    
                                 Delay20:                                                            // Delay por software (~20ms aprox) para anti-rebote
0000c1 934f                          push r20                                                        // Se preservan r20..r22 porque se usan como contadores internos
0000c2 935f                          push r21
0000c3 936f                          push r22
                                 
0000c4 e042                          ldi r20, 2                                                      // Loop externo
                                 D_O:
0000c5 e352                          ldi r21, 50                                                     // Loop medio
                                 D_M:
0000c6 ef6f                          ldi r22, 255                                                    // Loop interno
                                 D_I:
0000c7 956a                          dec r22                                                         // Cuenta hacia abajo
0000c8 f7f1                          brne D_I                                                        // Repite hasta 0
0000c9 955a                          dec r21
0000ca f7d9                          brne D_M
0000cb 954a                          dec r20
0000cc f7c1                          brne D_O
                                 
0000cd 916f                          pop r22                                                         // Se restauran registros originales
0000ce 915f                          pop r21
0000cf 914f                          pop r20
0000d0 9508                          ret                                                             // Fin del delay


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   2 r0 :   0 r1 :   1 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  11 r17:  31 r18:  18 r19:  10 r20:   6 
r21:  10 r22:  23 r23:   4 r24:   5 r25:   3 r26:   5 r27:   6 r28:   0 
r29:   0 r30:   1 r31:   1 
Registers used: 16 out of 35 (45.7%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   1 and   :   0 
andi  :   9 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   4 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   3 brlt  :   0 brmi  :   0 
brne  :   8 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   1 cbi   :   4 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  21 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   1 cpc   :   0 
cpi   :   3 cpse  :   0 dec   :   6 eor   :   1 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   4 inc   :   4 jmp   :   0 
ld    :   0 ldd   :   0 ldi   :  20 lds   :   0 lpm   :   2 lsl   :   8 
lsr   :   2 mov   :   6 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   3 ori   :   0 out   :  13 pop   :   7 
push  :   7 rcall :  12 ret   :  14 reti  :   0 rjmp  :  13 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  10 sbic  :   0 sbis  :   6 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   1 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   0 
sub   :   0 subi  :   0 swap  :   0 tst   :   7 wdr   :   0 
Instructions used: 30 out of 113 (26.5%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0001a2    402     16    418   32768   1.3%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 2 warnings
