#### CXL_sim

```shell
# synopsys
cd /home/eda/synposys/scl/2023.03/linux64/bin
# lmgrd激活license
./lmgrd -c /home/h3c/license.dat
# 启动verdi和vcs
verdi & # 后台运行，直接选择对应的波形文件
```

存在编译时重复命名问题，通过将不同的name编译到不同的work路径中解决



执行make verdi出现如下结果：

![image-20241106145428836](/Users/hong/Library/Application%20Support/typora-user-images/image-20241106145428836.png)

```shell
Warning-[STASKW_CO] Cannot open file
/home/h3c/Desktop/quartus/quartus/eda/sim_lib/synopsys/tennm_atoms_ncrypt.sv, 19
  The file 'emif_cal_two_ch_altera_emif_cal_iossm_273_tvong2y_code.hex' could 
  not be opened. No such file or directory.
  Please ensure that the file exists with proper permissions.

Unable to open hex file: emif_cal_two_ch_altera_emif_cal_iossm_273_tvong2y_code.hex
$finish called from file "/home/h3c/Desktop/quartus/quartus/eda/sim_lib/synopsys/tennm_atoms_ncrypt.sv", line 19.
```

应该是emif IP中需要的初始化文件，/home/h3c/cxl_sim/vcs_files.tcl文件中包含get_memory_files部分，里面包括设备初始化内存的相关内容， 全部在altera_emif_cal_iossm_273/sim或者altera_emif_cal_iossm_273/synth下面，把那些移动出来尝试一下。

```tcl
proc get_memory_files {QSYS_SIMDIR} {
    set memory_files [list]
    lappend memory_files "$QSYS_SIMDIR/../altera_emif_cal_iossm_273/sim/emif_cal_two_ch_altera_emif_cal_iossm_273_tvong2y_code.hex"
    lappend memory_files "$QSYS_SIMDIR/../altera_emif_cal_iossm_273/sim/emif_cal_two_ch_altera_emif_cal_iossm_273_tvong2y_sim_global_param_tbl.hex"
    lappend memory_files "$QSYS_SIMDIR/../altera_emif_cal_iossm_273/sim/emif_cal_two_ch_altera_emif_cal_iossm_273_tvong2y_synth_global_param_tbl.hex"
    return $memory_files
  }
```

要把hex部分的三个文件复制到simulation library路径下，也就是现在的cxl_sim_res路径下



![image-20241106163727759](/Users/hong/Library/Application%20Support/typora-user-images/image-20241106163727759.png)

![image-20241106171626320](/Users/hong/Library/Application%20Support/typora-user-images/image-20241106171626320.png)

![image-20241106173232517](/Users/hong/Library/Application%20Support/typora-user-images/image-20241106173232517.png)

DDR4信号：

https://www.intel.com/content/www/us/en/docs/programmable/683216/21-4-2-6-0/mem-for-ddr4.html

![image-20241106175519211](/Users/hong/Library/Application%20Support/typora-user-images/image-20241106175519211.png)

输出信息里的写数据的行列信息都代表什么内容？

```verilog
task write_data;
    input [MC_AXI_WAC_ADDR_BW-1:0] addr;
    input [MC_AXI_WDC_DATA_BW-1:0] data;
    begin
        // write ready
        // while ((mc2iafu_from_mc_axi4[0].awready != 1'b1 && mc2iafu_from_mc_axi4[1].awready != 1'b1) || (mc2iafu_from_mc_axi4[0].wready != 1'b1) && (mc2iafu_from_mc_axi4[1].wready != 1'b1)) begin
        //     @(posedge afu_clk);
        // end

        begin:WRITE_ADDRESS_CHANNEL        
            @(posedge afu_clk) 
            begin
                // memory channel 0
                cxlip2iafu_to_mc_axi4[0].awvalid <= 1'b1;
                cxlip2iafu_to_mc_axi4[0].awid <= write_id; 
                cxlip2iafu_to_mc_axi4[0].awaddr <= addr;

                // memory channel 1
                cxlip2iafu_to_mc_axi4[1].awvalid <= 1'b1;
                cxlip2iafu_to_mc_axi4[1].awid <= write_id + 1'd1; 
                cxlip2iafu_to_mc_axi4[1].awaddr <= addr + 46'd1 << 6;               
            end 
        end:WRITE_ADDRESS_CHANNEL

        begin:WRITE_DATA_CHANNEL
            @(posedge afu_clk)
            begin
                //channel 0
                cxlip2iafu_to_mc_axi4[0].wvalid <= 1'b1;
                cxlip2iafu_to_mc_axi4[0].wdata <= data;
                cxlip2iafu_to_mc_axi4[0].wstrb <= {MC_AXI_WDC_DATA_BW/8{1'b1}}; // 全部字节有效
                cxlip2iafu_to_mc_axi4[0].wlast <= 1'b1;
                //channel 1
                cxlip2iafu_to_mc_axi4[1].wvalid <= 1'b1;
                cxlip2iafu_to_mc_axi4[1].wdata <= data + 512'd1;
                cxlip2iafu_to_mc_axi4[1].wstrb <= {MC_AXI_WDC_DATA_BW/8{1'b1}}; // 全部字节有效
                cxlip2iafu_to_mc_axi4[1].wlast <= 1'b1; 
            end
        end:WRITE_DATA_CHANNEL


        begin:WRITE_RESPONSE_CHANNEL
            @(posedge afu_clk) begin
                //channel 0
                cxlip2iafu_to_mc_axi4[0].bready <= 1'b1;
                //channel 1
                cxlip2iafu_to_mc_axi4[1].bready <= 1'b1;
             
            end
        end:WRITE_RESPONSE_CHANNEL


        begin:WRITE_CHANNEL_RESPONSE
            while(~( (mc2iafu_from_mc_axi4[0].awready & mc2iafu_from_mc_axi4[0].wready) & ( mc2iafu_from_mc_axi4[1].awready & mc2iafu_from_mc_axi4[1].wready) ));
                @(posedge afu_clk)
                begin
                    cxlip2iafu_to_mc_axi4[0].awvalid <= 1'b0;
                    cxlip2iafu_to_mc_axi4[0].wvalid  <= 1'b0;
                    cxlip2iafu_to_mc_axi4[1].awvalid <= 1'b0;
                    cxlip2iafu_to_mc_axi4[1].wvalid  <= 1'b0;
                end 
        end:WRITE_CHANNEL_RESPONSE

        
        @(posedge afu_clk) begin
            while(~(mc2iafu_from_mc_axi4[0].bvalid & mc2iafu_from_mc_axi4[1].bvalid))begin
                @(posedge afu_clk) begin
                    if(mc2iafu_from_mc_axi4[0].bresp!=2'b00)
                        $display("[ERROR]write failed!");
                end
            end
        end
        write_id = write_id + 'd2;
    end
endtask
```





verdi查看signals的方法：

在windows->window manager里双击Signal_List的内容

![image-20241106182827126](/Users/hong/Library/Application%20Support/typora-user-images/image-20241106182827126.png)





![image-20241106183552491](/Users/hong/Library/Application%20Support/typora-user-images/image-20241106183552491.png)

右键 active annotation可以在定义信号下出现当前信号的值；

![image-20241106183830373](/Users/hong/Library/Application%20Support/typora-user-images/image-20241106183830373.png)

二维数组无显示问题

https://bbs.eetop.cn/thread-960409-1-1.html

fsdb dump操作记录

https://blog.csdn.net/ohuo666/article/details/124973939

verdi追踪task和function中的信号

https://bbs.eetop.cn/thread-906241-1-1.html

但是好像不是因为是task内部的信号，信号的定义是在task外

![image-20241106185249743](/Users/hong/Library/Application%20Support/typora-user-images/image-20241106185249743.png)

是不是因为这里的信号定义有问题？这里信号定义的位置，

信号出现X态的原因：

https://docs.pingcode.com/ask/229085.html

这块儿我也是刚接触，cxlssd有看到用来扩展GPU显存的工作(Kioxia)，还有一些基于模拟器的cxl-ssd设计和cache优化的工作(Panmnesia)，fms24上也提到了一些cxlssd的使用方式和工作场景，感兴趣可以看一下。类似你说的，做一些近数据处理加速向量的索引之类的也可以做，但是现在的条件应该只能在模拟器上做。



![image-20241107003218904](/Users/hong/Library/Application%20Support/typora-user-images/image-20241107003218904.png)

