Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nest_test_behav xil_defaultlib.nest_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nest
Compiling module xil_defaultlib.aroundCell
Compiling module xil_defaultlib.random
Compiling module xil_defaultlib.initialNest
Compiling module xil_defaultlib.nest_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot nest_test_behav
