INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/imports/home/LogicDesign - Basic/Lab3/Lab3.srcs/sources_1/imports/Downloads/Lab3_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/imports/Users/lawre/Downloads/Lab3_TeamX_Multi_Bank_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Bank_Memory
INFO: [VRFC 10-311] analyzing module Single_Bank_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sim_1/new/MultiBankMemory_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiBankMemory_T
