// Seed: 2369382767
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  id_6(
      .id_0(1)
  );
  wire id_7;
endmodule
module module_1;
  wire id_2;
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_3
  );
  assign id_1 = 1;
endmodule
module module_2 (
    output tri1 id_0,
    input wand id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    output supply1 id_5,
    output supply0 id_6
);
  tri0 id_8;
  module_0(
      id_8, id_8, id_8, id_8
  );
  wire id_9;
  always @(negedge 1) for (id_8 = 1; 1'b0; id_5 = 1'b0) #1 #1;
endmodule
