/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [22:0] _00_;
  reg [5:0] _01_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  reg [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  reg [6:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = in_data[170] | ~(in_data[108]);
  assign celloutsig_0_4z = celloutsig_0_2z | ~(in_data[51]);
  assign celloutsig_1_18z = celloutsig_1_3z | ~(celloutsig_1_11z);
  assign celloutsig_1_19z = celloutsig_1_10z[3] | ~(celloutsig_1_8z);
  assign celloutsig_0_12z = celloutsig_0_7z[1] | ~(celloutsig_0_11z[4]);
  assign celloutsig_0_17z = celloutsig_0_1z | ~(celloutsig_0_2z);
  assign celloutsig_0_27z = celloutsig_0_14z | ~(celloutsig_0_12z);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(in_data[161]);
  assign celloutsig_0_0z = in_data[34] | in_data[57];
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[35]);
  assign celloutsig_1_0z = ~(in_data[184] ^ in_data[153]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 23'h000000;
    else _00_ <= in_data[50:28];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_11z = { celloutsig_0_6z[1:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_8z } / { 1'h1, in_data[53:51], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_25z = celloutsig_0_20z / { 1'h1, celloutsig_0_11z[6:1] };
  assign celloutsig_1_3z = { celloutsig_1_1z[6:3], celloutsig_1_2z } == in_data[145:141];
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_1z } === { celloutsig_0_3z[2:0], celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[56:53], celloutsig_0_1z } === in_data[7:3];
  assign celloutsig_0_9z = { celloutsig_0_7z[3], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_8z } > { in_data[60:52], celloutsig_0_8z };
  assign celloutsig_0_14z = { _00_[20:19], celloutsig_0_8z } > { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_28z = { celloutsig_0_6z[2], _00_ } > { celloutsig_0_25z[4:2], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_22z };
  assign celloutsig_1_11z = { in_data[173:168], celloutsig_1_8z } && celloutsig_1_1z[6:0];
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_6z } % { 1'h1, celloutsig_0_6z[1:0], celloutsig_0_1z };
  assign celloutsig_0_10z = in_data[30:28] % { 1'h1, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[131:114], celloutsig_1_3z } !== in_data[130:112];
  assign celloutsig_0_5z = ~^ { in_data[48:40], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_3z = { in_data[52:48], celloutsig_0_0z } << { in_data[49:45], celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z } <<< celloutsig_0_3z[5:3];
  assign celloutsig_1_1z = { in_data[185:179], celloutsig_1_0z } <<< in_data[164:157];
  assign celloutsig_1_10z = in_data[169:164] >>> { in_data[132:130], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_8z };
  always_latch
    if (clkin_data[64]) celloutsig_0_16z = 12'h000;
    else if (!clkin_data[128]) celloutsig_0_16z = { _00_[11:1], celloutsig_0_8z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_20z = 7'h00;
    else if (!clkin_data[128]) celloutsig_0_20z = { celloutsig_0_0z, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
