#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue May 22 23:43:35 2018
# Process ID: 6988
# Current directory: C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.runs/synth_1
# Command line: vivado.exe -log padawan.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source padawan.tcl
# Log file: C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.runs/synth_1/padawan.vds
# Journal file: C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source padawan.tcl -notrace
Command: synth_design -top padawan -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 380.574 ; gain = 97.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'padawan' [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/sources_1/new/padawan.v:24]
	Parameter BTN_OVERDRIVE bound to: 0 - type: integer 
	Parameter BTN_CHORUS bound to: 1 - type: integer 
	Parameter BTN_TREMELO bound to: 2 - type: integer 
	Parameter START bound to: 4'b0000 
	Parameter OVERDRIVE bound to: 4'b0001 
	Parameter CHORUS bound to: 4'b0010 
	Parameter TREMELO bound to: 4'b0011 
	Parameter OUTPUT bound to: 4'b0100 
	Parameter CENTER_VAL bound to: 11'b10000000000 
INFO: [Synth 8-6157] synthesizing module 'AnalogXADC' [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/sources_1/imports/hdl/AnalogXADC.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.runs/synth_1/.Xil/Vivado-6988-Liam-Desktop/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (1#1) [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.runs/synth_1/.Xil/Vivado-6988-Liam-Desktop/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'AnalogXADC' (2#1) [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/sources_1/imports/hdl/AnalogXADC.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_module' [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/sources_1/imports/hdl/pwm_module.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pwm_module' (3#1) [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/sources_1/imports/hdl/pwm_module.v:21]
INFO: [Synth 8-6155] done synthesizing module 'padawan' (4#1) [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/sources_1/new/padawan.v:24]
WARNING: [Synth 8-3917] design padawan has port AUD_SD driven by constant 1
WARNING: [Synth 8-3331] design padawan has unconnected port LED[4]
WARNING: [Synth 8-3331] design padawan has unconnected port LED[3]
WARNING: [Synth 8-3331] design padawan has unconnected port LED[2]
WARNING: [Synth 8-3331] design padawan has unconnected port LED[1]
WARNING: [Synth 8-3331] design padawan has unconnected port LED[0]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[15]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[14]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[13]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[12]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[11]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[10]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[9]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[8]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[7]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[6]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[5]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[4]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[3]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 435.336 ; gain = 152.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 435.336 ; gain = 152.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 435.336 ; gain = 152.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadc/XLXI_7'
Finished Parsing XDC File [c:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadc/XLXI_7'
Parsing XDC File [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'rstn'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'JC1'. [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:120]
Finished Parsing XDC File [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/padawan_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/padawan_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/padawan_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 785.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 785.461 ; gain = 502.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 785.461 ; gain = 502.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for xadc/XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 785.461 ; gain = 502.555
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'padawan'
INFO: [Synth 8-5544] ROM "p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PWM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                              000 |                             0000
               OVERDRIVE |                              001 |                             0001
                  CHORUS |                              010 |                             0010
                 TREMELO |                              011 |                             0011
                  OUTPUT |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'padawan'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 785.461 ; gain = 502.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 37    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module padawan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 34    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module AnalogXADC 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pwm_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design padawan has port AUD_SD driven by constant 1
WARNING: [Synth 8-3331] design padawan has unconnected port LED[4]
WARNING: [Synth 8-3331] design padawan has unconnected port LED[3]
WARNING: [Synth 8-3331] design padawan has unconnected port LED[2]
WARNING: [Synth 8-3331] design padawan has unconnected port LED[1]
WARNING: [Synth 8-3331] design padawan has unconnected port LED[0]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[15]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[14]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[13]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[12]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[11]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[10]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[9]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[8]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[7]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[6]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[5]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[4]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[3]
WARNING: [Synth 8-3331] design padawan has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 785.461 ; gain = 502.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 785.461 ; gain = 502.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 795.094 ; gain = 512.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 796.113 ; gain = 513.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 796.113 ; gain = 513.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 796.113 ; gain = 513.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 796.113 ; gain = 513.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 796.113 ; gain = 513.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 796.113 ; gain = 513.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 796.113 ; gain = 513.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|padawan     | p32_reg[10] | 32     | 11    | NO           | NO                 | YES               | 0      | 11      | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |xadc_wiz_0 |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |     5|
|4     |LUT1       |     1|
|5     |LUT2       |    15|
|6     |LUT3       |     6|
|7     |LUT4       |    15|
|8     |LUT5       |    16|
|9     |LUT6       |     7|
|10    |SRLC32E    |    11|
|11    |FDRE       |    71|
|12    |IBUF       |     5|
|13    |OBUF       |    13|
|14    |OBUFT      |     5|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   197|
|2     |  pwm    |pwm_module |    51|
|3     |  xadc   |AnalogXADC |    53|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 796.113 ; gain = 513.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 796.113 ; gain = 163.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 796.113 ; gain = 513.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 796.691 ; gain = 525.258
INFO: [Common 17-1381] The checkpoint 'C:/Users/liamj/Documents/Vivado/Projects/padawan/padawan.runs/synth_1/padawan.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file padawan_utilization_synth.rpt -pb padawan_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 796.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 22 23:44:16 2018...
