INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Codes/Projects/Digital-Logic-Experimentation/lab7/lock/lock.srcs/sources_1/new/lock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Codes/Projects/Digital-Logic-Experimentation/lab7/lock/lock.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
