

================================================================
== Vitis HLS Report for 'fft1D_512'
================================================================
* Date:           Thu May 29 21:12:26 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.054 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19856|    19856|  0.159 ms|  0.159 ms|  19857|  19857|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop2   |      320|      320|         5|          -|          -|    64|        no|
        |- loop3   |      320|      320|         5|          -|          -|    64|        no|
        |- loop4   |      320|      320|         5|          -|          -|    64|        no|
        |- loop5   |      320|      320|         5|          -|          -|    64|        no|
        |- loop7   |      320|      320|         5|          -|          -|    64|        no|
        |- loop8   |      320|      320|         5|          -|          -|    64|        no|
        |- loop9   |      320|      320|         5|          -|          -|    64|        no|
        |- loop10  |      320|      320|         5|          -|          -|    64|        no|
        |- loop11  |     1984|     1984|        31|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 13 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 8 
13 --> 14 18 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 13 
18 --> 19 23 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 18 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 33 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 28 
33 --> 34 38 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 33 
38 --> 39 43 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 38 
43 --> 44 48 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 43 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 51 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tid = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 82 'alloca' 'tid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%DATA_x = alloca i64 1" [data/benchmarks/trans_fft/transposed_fft.c:117]   --->   Operation 83 'alloca' 'DATA_x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%DATA_y = alloca i64 1" [data/benchmarks/trans_fft/transposed_fft.c:118]   --->   Operation 84 'alloca' 'DATA_y' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_x = alloca i64 1" [data/benchmarks/trans_fft/transposed_fft.c:120]   --->   Operation 85 'alloca' 'data_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%data_y = alloca i64 1" [data/benchmarks/trans_fft/transposed_fft.c:121]   --->   Operation 86 'alloca' 'data_y' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%smem = alloca i64 1" [data/benchmarks/trans_fft/transposed_fft.c:123]   --->   Operation 87 'alloca' 'smem' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_1 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft1D_512_Pipeline_loop1_twiddles, i64 %data_x, i64 %data_y, i64 %DATA_x, i64 %DATA_y, i64 %work_x, i64 %work_y, i32 %twiddles8_reversed8, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 89 'store' 'store_ln115' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%spectopmodule_ln114 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [data/benchmarks/trans_fft/transposed_fft.c:114]   --->   Operation 90 'spectopmodule' 'spectopmodule_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %work_x, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %work_x"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %work_y, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %work_y"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%data_y_addr_9 = getelementptr i64 %data_y, i64 0, i64 0"   --->   Operation 95 'getelementptr' 'data_y_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%data_y_addr_1 = getelementptr i64 %data_y, i64 0, i64 1"   --->   Operation 96 'getelementptr' 'data_y_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%data_y_addr_2 = getelementptr i64 %data_y, i64 0, i64 2"   --->   Operation 97 'getelementptr' 'data_y_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%data_y_addr_3 = getelementptr i64 %data_y, i64 0, i64 3"   --->   Operation 98 'getelementptr' 'data_y_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%data_y_addr_4 = getelementptr i64 %data_y, i64 0, i64 4"   --->   Operation 99 'getelementptr' 'data_y_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%data_y_addr_5 = getelementptr i64 %data_y, i64 0, i64 5"   --->   Operation 100 'getelementptr' 'data_y_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%data_y_addr_6 = getelementptr i64 %data_y, i64 0, i64 6"   --->   Operation 101 'getelementptr' 'data_y_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%data_y_addr_7 = getelementptr i64 %data_y, i64 0, i64 7"   --->   Operation 102 'getelementptr' 'data_y_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft1D_512_Pipeline_loop1_twiddles, i64 %data_x, i64 %data_y, i64 %DATA_x, i64 %DATA_y, i64 %work_x, i64 %work_y, i32 %twiddles8_reversed8, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln176 = br void %for.inc481" [data/benchmarks/trans_fft/transposed_fft.c:176]   --->   Operation 104 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tid_2 = load i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:178]   --->   Operation 105 'load' 'tid_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.70ns)   --->   "%icmp_ln176 = icmp_eq  i7 %tid_2, i7 64" [data/benchmarks/trans_fft/transposed_fft.c:176]   --->   Operation 106 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.70ns)   --->   "%add_ln176 = add i7 %tid_2, i7 1" [data/benchmarks/trans_fft/transposed_fft.c:176]   --->   Operation 107 'add' 'add_ln176' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.inc481.split, void %for.inc555.preheader" [data/benchmarks/trans_fft/transposed_fft.c:176]   --->   Operation 108 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%offset = trunc i7 %tid_2" [data/benchmarks/trans_fft/transposed_fft.c:178]   --->   Operation 109 'trunc' 'offset' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset, i3 0" [data/benchmarks/trans_fft/transposed_fft.c:181]   --->   Operation 110 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i9 %shl_ln1" [data/benchmarks/trans_fft/transposed_fft.c:181]   --->   Operation 111 'zext' 'zext_ln181_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%DATA_x_addr = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln181_1" [data/benchmarks/trans_fft/transposed_fft.c:181]   --->   Operation 112 'getelementptr' 'DATA_x_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (1.20ns)   --->   "%DATA_x_load = load i9 %DATA_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:181]   --->   Operation 113 'load' 'DATA_x_load' <Predicate = (!icmp_ln176)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln182 = or i9 %shl_ln1, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:182]   --->   Operation 114 'or' 'or_ln182' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln182_1 = zext i9 %or_ln182" [data/benchmarks/trans_fft/transposed_fft.c:182]   --->   Operation 115 'zext' 'zext_ln182_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%DATA_x_addr_1 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln182_1" [data/benchmarks/trans_fft/transposed_fft.c:182]   --->   Operation 116 'getelementptr' 'DATA_x_addr_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (1.20ns)   --->   "%DATA_x_load_1 = load i9 %DATA_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:182]   --->   Operation 117 'load' 'DATA_x_load_1' <Predicate = (!icmp_ln176)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln176, i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 118 'store' 'store_ln115' <Predicate = (!icmp_ln176)> <Delay = 0.38>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tid_1 = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 119 'alloca' 'tid_1' <Predicate = (icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 120 'store' 'store_ln115' <Predicate = (icmp_ln176)> <Delay = 0.38>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.inc555" [data/benchmarks/trans_fft/transposed_fft.c:191]   --->   Operation 121 'br' 'br_ln191' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i6 %offset" [data/benchmarks/trans_fft/transposed_fft.c:174]   --->   Operation 122 'zext' 'zext_ln174_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/2] (1.20ns)   --->   "%DATA_x_load = load i9 %DATA_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:181]   --->   Operation 123 'load' 'DATA_x_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i6 %offset" [data/benchmarks/trans_fft/transposed_fft.c:181]   --->   Operation 124 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%smem_addr = getelementptr i64 %smem, i64 0, i64 %zext_ln181" [data/benchmarks/trans_fft/transposed_fft.c:181]   --->   Operation 125 'getelementptr' 'smem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.20ns)   --->   "%store_ln181 = store i64 %DATA_x_load, i10 %smem_addr" [data/benchmarks/trans_fft/transposed_fft.c:181]   --->   Operation 126 'store' 'store_ln181' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_4 : Operation 127 [1/2] (1.20ns)   --->   "%DATA_x_load_1 = load i9 %DATA_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:182]   --->   Operation 127 'load' 'DATA_x_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 128 [1/1] (0.71ns)   --->   "%add_ln182 = add i9 %zext_ln174_2, i9 264" [data/benchmarks/trans_fft/transposed_fft.c:182]   --->   Operation 128 'add' 'add_ln182' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i9 %add_ln182" [data/benchmarks/trans_fft/transposed_fft.c:182]   --->   Operation 129 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%smem_addr_1 = getelementptr i64 %smem, i64 0, i64 %zext_ln182" [data/benchmarks/trans_fft/transposed_fft.c:182]   --->   Operation 130 'getelementptr' 'smem_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.20ns)   --->   "%store_ln182 = store i64 %DATA_x_load_1, i10 %smem_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:182]   --->   Operation 131 'store' 'store_ln182' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln183 = or i9 %shl_ln1, i9 4" [data/benchmarks/trans_fft/transposed_fft.c:183]   --->   Operation 132 'or' 'or_ln183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln183_1 = zext i9 %or_ln183" [data/benchmarks/trans_fft/transposed_fft.c:183]   --->   Operation 133 'zext' 'zext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%DATA_x_addr_2 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln183_1" [data/benchmarks/trans_fft/transposed_fft.c:183]   --->   Operation 134 'getelementptr' 'DATA_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (1.20ns)   --->   "%DATA_x_load_2 = load i9 %DATA_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:183]   --->   Operation 135 'load' 'DATA_x_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln184 = or i9 %shl_ln1, i9 5" [data/benchmarks/trans_fft/transposed_fft.c:184]   --->   Operation 136 'or' 'or_ln184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i9 %or_ln184" [data/benchmarks/trans_fft/transposed_fft.c:184]   --->   Operation 137 'zext' 'zext_ln184_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%DATA_x_addr_3 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln184_1" [data/benchmarks/trans_fft/transposed_fft.c:184]   --->   Operation 138 'getelementptr' 'DATA_x_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [2/2] (1.20ns)   --->   "%DATA_x_load_3 = load i9 %DATA_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:184]   --->   Operation 139 'load' 'DATA_x_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i6 %offset" [data/benchmarks/trans_fft/transposed_fft.c:174]   --->   Operation 140 'zext' 'zext_ln174_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/2] (1.20ns)   --->   "%DATA_x_load_2 = load i9 %DATA_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:183]   --->   Operation 141 'load' 'DATA_x_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 142 [1/1] (0.70ns)   --->   "%add_ln183 = add i8 %zext_ln174_1, i8 66" [data/benchmarks/trans_fft/transposed_fft.c:183]   --->   Operation 142 'add' 'add_ln183' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i8 %add_ln183" [data/benchmarks/trans_fft/transposed_fft.c:183]   --->   Operation 143 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%smem_addr_2 = getelementptr i64 %smem, i64 0, i64 %zext_ln183" [data/benchmarks/trans_fft/transposed_fft.c:183]   --->   Operation 144 'getelementptr' 'smem_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (1.20ns)   --->   "%store_ln183 = store i64 %DATA_x_load_2, i10 %smem_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:183]   --->   Operation 145 'store' 'store_ln183' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_5 : Operation 146 [1/2] (1.20ns)   --->   "%DATA_x_load_3 = load i9 %DATA_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:184]   --->   Operation 146 'load' 'DATA_x_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 147 [1/1] (0.71ns)   --->   "%add_ln184 = add i9 %zext_ln174_2, i9 330" [data/benchmarks/trans_fft/transposed_fft.c:184]   --->   Operation 147 'add' 'add_ln184' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i9 %add_ln184" [data/benchmarks/trans_fft/transposed_fft.c:184]   --->   Operation 148 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%smem_addr_3 = getelementptr i64 %smem, i64 0, i64 %zext_ln184" [data/benchmarks/trans_fft/transposed_fft.c:184]   --->   Operation 149 'getelementptr' 'smem_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (1.20ns)   --->   "%store_ln184 = store i64 %DATA_x_load_3, i10 %smem_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:184]   --->   Operation 150 'store' 'store_ln184' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%or_ln185 = or i9 %shl_ln1, i9 2" [data/benchmarks/trans_fft/transposed_fft.c:185]   --->   Operation 151 'or' 'or_ln185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i9 %or_ln185" [data/benchmarks/trans_fft/transposed_fft.c:185]   --->   Operation 152 'zext' 'zext_ln185_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%DATA_x_addr_4 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln185_1" [data/benchmarks/trans_fft/transposed_fft.c:185]   --->   Operation 153 'getelementptr' 'DATA_x_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [2/2] (1.20ns)   --->   "%DATA_x_load_4 = load i9 %DATA_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:185]   --->   Operation 154 'load' 'DATA_x_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln186 = or i9 %shl_ln1, i9 3" [data/benchmarks/trans_fft/transposed_fft.c:186]   --->   Operation 155 'or' 'or_ln186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i9 %or_ln186" [data/benchmarks/trans_fft/transposed_fft.c:186]   --->   Operation 156 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%DATA_x_addr_5 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln186" [data/benchmarks/trans_fft/transposed_fft.c:186]   --->   Operation 157 'getelementptr' 'DATA_x_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [2/2] (1.20ns)   --->   "%DATA_x_load_5 = load i9 %DATA_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:186]   --->   Operation 158 'load' 'DATA_x_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 2.40>
ST_6 : Operation 159 [1/2] (1.20ns)   --->   "%DATA_x_load_4 = load i9 %DATA_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:185]   --->   Operation 159 'load' 'DATA_x_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 160 [1/1] (0.70ns)   --->   "%add_ln185 = add i8 %zext_ln174_1, i8 132" [data/benchmarks/trans_fft/transposed_fft.c:185]   --->   Operation 160 'add' 'add_ln185' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i8 %add_ln185" [data/benchmarks/trans_fft/transposed_fft.c:185]   --->   Operation 161 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%smem_addr_4 = getelementptr i64 %smem, i64 0, i64 %zext_ln185" [data/benchmarks/trans_fft/transposed_fft.c:185]   --->   Operation 162 'getelementptr' 'smem_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (1.20ns)   --->   "%store_ln185 = store i64 %DATA_x_load_4, i10 %smem_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:185]   --->   Operation 163 'store' 'store_ln185' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_6 : Operation 164 [1/2] (1.20ns)   --->   "%DATA_x_load_5 = load i9 %DATA_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:186]   --->   Operation 164 'load' 'DATA_x_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 165 [1/1] (0.70ns)   --->   "%add_ln186 = add i8 %zext_ln174_1, i8 140" [data/benchmarks/trans_fft/transposed_fft.c:186]   --->   Operation 165 'add' 'add_ln186' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i8 %add_ln186" [data/benchmarks/trans_fft/transposed_fft.c:186]   --->   Operation 166 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i9 %sext_ln186" [data/benchmarks/trans_fft/transposed_fft.c:186]   --->   Operation 167 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%smem_addr_5 = getelementptr i64 %smem, i64 0, i64 %zext_ln186_1" [data/benchmarks/trans_fft/transposed_fft.c:186]   --->   Operation 168 'getelementptr' 'smem_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (1.20ns)   --->   "%store_ln186 = store i64 %DATA_x_load_5, i10 %smem_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:186]   --->   Operation 169 'store' 'store_ln186' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln187 = or i9 %shl_ln1, i9 6" [data/benchmarks/trans_fft/transposed_fft.c:187]   --->   Operation 170 'or' 'or_ln187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln187_1 = zext i9 %or_ln187" [data/benchmarks/trans_fft/transposed_fft.c:187]   --->   Operation 171 'zext' 'zext_ln187_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%DATA_x_addr_6 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln187_1" [data/benchmarks/trans_fft/transposed_fft.c:187]   --->   Operation 172 'getelementptr' 'DATA_x_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [2/2] (1.20ns)   --->   "%DATA_x_load_6 = load i9 %DATA_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:187]   --->   Operation 173 'load' 'DATA_x_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%or_ln188 = or i9 %shl_ln1, i9 7" [data/benchmarks/trans_fft/transposed_fft.c:188]   --->   Operation 174 'or' 'or_ln188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i9 %or_ln188" [data/benchmarks/trans_fft/transposed_fft.c:188]   --->   Operation 175 'zext' 'zext_ln188_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%DATA_x_addr_7 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln188_1" [data/benchmarks/trans_fft/transposed_fft.c:188]   --->   Operation 176 'getelementptr' 'DATA_x_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [2/2] (1.20ns)   --->   "%DATA_x_load_7 = load i9 %DATA_x_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:188]   --->   Operation 177 'load' 'DATA_x_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 7 <SV = 6> <Delay = 2.40>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/trans_fft/transposed_fft.c:177]   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln189 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [data/benchmarks/trans_fft/transposed_fft.c:189]   --->   Operation 179 'specloopname' 'specloopname_ln189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i6 %offset" [data/benchmarks/trans_fft/transposed_fft.c:174]   --->   Operation 180 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/2] (1.20ns)   --->   "%DATA_x_load_6 = load i9 %DATA_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:187]   --->   Operation 181 'load' 'DATA_x_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 182 [1/1] (0.71ns)   --->   "%add_ln187 = add i9 %zext_ln174_2, i9 198" [data/benchmarks/trans_fft/transposed_fft.c:187]   --->   Operation 182 'add' 'add_ln187' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i9 %add_ln187" [data/benchmarks/trans_fft/transposed_fft.c:187]   --->   Operation 183 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%smem_addr_6 = getelementptr i64 %smem, i64 0, i64 %zext_ln187" [data/benchmarks/trans_fft/transposed_fft.c:187]   --->   Operation 184 'getelementptr' 'smem_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (1.20ns)   --->   "%store_ln187 = store i64 %DATA_x_load_6, i10 %smem_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:187]   --->   Operation 185 'store' 'store_ln187' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_7 : Operation 186 [1/2] (1.20ns)   --->   "%DATA_x_load_7 = load i9 %DATA_x_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:188]   --->   Operation 186 'load' 'DATA_x_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 187 [1/1] (0.72ns)   --->   "%add_ln188 = add i10 %zext_ln174, i10 462" [data/benchmarks/trans_fft/transposed_fft.c:188]   --->   Operation 187 'add' 'add_ln188' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i10 %add_ln188" [data/benchmarks/trans_fft/transposed_fft.c:188]   --->   Operation 188 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%smem_addr_7 = getelementptr i64 %smem, i64 0, i64 %zext_ln188" [data/benchmarks/trans_fft/transposed_fft.c:188]   --->   Operation 189 'getelementptr' 'smem_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (1.20ns)   --->   "%store_ln188 = store i64 %DATA_x_load_7, i10 %smem_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:188]   --->   Operation 190 'store' 'store_ln188' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln176 = br void %for.inc481" [data/benchmarks/trans_fft/transposed_fft.c:176]   --->   Operation 191 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 2.64>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%tid_5 = load i7 %tid_1" [data/benchmarks/trans_fft/transposed_fft.c:197]   --->   Operation 192 'load' 'tid_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.70ns)   --->   "%icmp_ln191 = icmp_eq  i7 %tid_5, i7 64" [data/benchmarks/trans_fft/transposed_fft.c:191]   --->   Operation 193 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.70ns)   --->   "%add_ln191 = add i7 %tid_5, i7 1" [data/benchmarks/trans_fft/transposed_fft.c:191]   --->   Operation 194 'add' 'add_ln191' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %for.inc555.split, void %for.inc629.preheader" [data/benchmarks/trans_fft/transposed_fft.c:191]   --->   Operation 195 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i7 %tid_5" [data/benchmarks/trans_fft/transposed_fft.c:193]   --->   Operation 196 'trunc' 'trunc_ln193' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%hi = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %tid_5, i32 3, i32 5" [data/benchmarks/trans_fft/transposed_fft.c:193]   --->   Operation 197 'partselect' 'hi' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i3 %hi" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 198 'zext' 'zext_ln115' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i3.i1, i3 %trunc_ln193, i2 0, i3 %trunc_ln193, i1 0" [data/benchmarks/trans_fft/transposed_fft.c:195]   --->   Operation 199 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i9 %or_ln" [data/benchmarks/trans_fft/transposed_fft.c:195]   --->   Operation 200 'zext' 'zext_ln195' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.71ns)   --->   "%offset_1 = add i10 %zext_ln195, i10 %zext_ln115" [data/benchmarks/trans_fft/transposed_fft.c:195]   --->   Operation 201 'add' 'offset_1' <Predicate = (!icmp_ln191)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i10 %offset_1" [data/benchmarks/trans_fft/transposed_fft.c:197]   --->   Operation 202 'zext' 'zext_ln197' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%smem_addr_8 = getelementptr i64 %smem, i64 0, i64 %zext_ln197" [data/benchmarks/trans_fft/transposed_fft.c:197]   --->   Operation 203 'getelementptr' 'smem_addr_8' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_8 : Operation 204 [2/2] (1.20ns)   --->   "%smem_load = load i10 %smem_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:197]   --->   Operation 204 'load' 'smem_load' <Predicate = (!icmp_ln191)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i7 %tid_5" [data/benchmarks/trans_fft/transposed_fft.c:197]   --->   Operation 205 'trunc' 'trunc_ln197' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.72ns)   --->   "%add_ln198 = add i10 %offset_1, i10 32" [data/benchmarks/trans_fft/transposed_fft.c:198]   --->   Operation 206 'add' 'add_ln198' <Predicate = (!icmp_ln191)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i10 %add_ln198" [data/benchmarks/trans_fft/transposed_fft.c:198]   --->   Operation 207 'zext' 'zext_ln198' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%smem_addr_9 = getelementptr i64 %smem, i64 0, i64 %zext_ln198" [data/benchmarks/trans_fft/transposed_fft.c:198]   --->   Operation 208 'getelementptr' 'smem_addr_9' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_8 : Operation 209 [2/2] (1.20ns)   --->   "%smem_load_1 = load i10 %smem_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:198]   --->   Operation 209 'load' 'smem_load_1' <Predicate = (!icmp_ln191)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_8 : Operation 210 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln191, i7 %tid_1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 210 'store' 'store_ln115' <Predicate = (!icmp_ln191)> <Delay = 0.38>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%tid_3 = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 211 'alloca' 'tid_3' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_3" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 212 'store' 'store_ln115' <Predicate = (icmp_ln191)> <Delay = 0.38>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln208 = br void %for.inc629" [data/benchmarks/trans_fft/transposed_fft.c:208]   --->   Operation 213 'br' 'br_ln208' <Predicate = (icmp_ln191)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.40>
ST_9 : Operation 214 [1/2] (1.20ns)   --->   "%smem_load = load i10 %smem_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:197]   --->   Operation 214 'load' 'smem_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln197, i3 0" [data/benchmarks/trans_fft/transposed_fft.c:197]   --->   Operation 215 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i9 %shl_ln2" [data/benchmarks/trans_fft/transposed_fft.c:197]   --->   Operation 216 'zext' 'zext_ln197_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%DATA_x_addr_15 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln197_1" [data/benchmarks/trans_fft/transposed_fft.c:197]   --->   Operation 217 'getelementptr' 'DATA_x_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (1.20ns)   --->   "%store_ln197 = store i64 %smem_load, i9 %DATA_x_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:197]   --->   Operation 218 'store' 'store_ln197' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_9 : Operation 219 [1/2] (1.20ns)   --->   "%smem_load_1 = load i10 %smem_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:198]   --->   Operation 219 'load' 'smem_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%or_ln198 = or i9 %shl_ln2, i9 4" [data/benchmarks/trans_fft/transposed_fft.c:198]   --->   Operation 220 'or' 'or_ln198' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln198_1 = zext i9 %or_ln198" [data/benchmarks/trans_fft/transposed_fft.c:198]   --->   Operation 221 'zext' 'zext_ln198_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%DATA_x_addr_16 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln198_1" [data/benchmarks/trans_fft/transposed_fft.c:198]   --->   Operation 222 'getelementptr' 'DATA_x_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (1.20ns)   --->   "%store_ln198 = store i64 %smem_load_1, i9 %DATA_x_addr_16" [data/benchmarks/trans_fft/transposed_fft.c:198]   --->   Operation 223 'store' 'store_ln198' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_9 : Operation 224 [1/1] (0.72ns)   --->   "%add_ln199 = add i10 %offset_1, i10 8" [data/benchmarks/trans_fft/transposed_fft.c:199]   --->   Operation 224 'add' 'add_ln199' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i10 %add_ln199" [data/benchmarks/trans_fft/transposed_fft.c:199]   --->   Operation 225 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%smem_addr_10 = getelementptr i64 %smem, i64 0, i64 %zext_ln199" [data/benchmarks/trans_fft/transposed_fft.c:199]   --->   Operation 226 'getelementptr' 'smem_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [2/2] (1.20ns)   --->   "%smem_load_2 = load i10 %smem_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:199]   --->   Operation 227 'load' 'smem_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_9 : Operation 228 [1/1] (0.72ns)   --->   "%add_ln200 = add i10 %offset_1, i10 40" [data/benchmarks/trans_fft/transposed_fft.c:200]   --->   Operation 228 'add' 'add_ln200' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i10 %add_ln200" [data/benchmarks/trans_fft/transposed_fft.c:200]   --->   Operation 229 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%smem_addr_11 = getelementptr i64 %smem, i64 0, i64 %zext_ln200" [data/benchmarks/trans_fft/transposed_fft.c:200]   --->   Operation 230 'getelementptr' 'smem_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [2/2] (1.20ns)   --->   "%smem_load_3 = load i10 %smem_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:200]   --->   Operation 231 'load' 'smem_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>

State 10 <SV = 5> <Delay = 2.40>
ST_10 : Operation 232 [1/2] (1.20ns)   --->   "%smem_load_2 = load i10 %smem_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:199]   --->   Operation 232 'load' 'smem_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln199 = or i9 %shl_ln2, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:199]   --->   Operation 233 'or' 'or_ln199' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln199_1 = zext i9 %or_ln199" [data/benchmarks/trans_fft/transposed_fft.c:199]   --->   Operation 234 'zext' 'zext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%DATA_x_addr_17 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln199_1" [data/benchmarks/trans_fft/transposed_fft.c:199]   --->   Operation 235 'getelementptr' 'DATA_x_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (1.20ns)   --->   "%store_ln199 = store i64 %smem_load_2, i9 %DATA_x_addr_17" [data/benchmarks/trans_fft/transposed_fft.c:199]   --->   Operation 236 'store' 'store_ln199' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_10 : Operation 237 [1/2] (1.20ns)   --->   "%smem_load_3 = load i10 %smem_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:200]   --->   Operation 237 'load' 'smem_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln200 = or i9 %shl_ln2, i9 5" [data/benchmarks/trans_fft/transposed_fft.c:200]   --->   Operation 238 'or' 'or_ln200' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i9 %or_ln200" [data/benchmarks/trans_fft/transposed_fft.c:200]   --->   Operation 239 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%DATA_x_addr_18 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln200_1" [data/benchmarks/trans_fft/transposed_fft.c:200]   --->   Operation 240 'getelementptr' 'DATA_x_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (1.20ns)   --->   "%store_ln200 = store i64 %smem_load_3, i9 %DATA_x_addr_18" [data/benchmarks/trans_fft/transposed_fft.c:200]   --->   Operation 241 'store' 'store_ln200' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_10 : Operation 242 [1/1] (0.72ns)   --->   "%add_ln201 = add i10 %offset_1, i10 16" [data/benchmarks/trans_fft/transposed_fft.c:201]   --->   Operation 242 'add' 'add_ln201' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i10 %add_ln201" [data/benchmarks/trans_fft/transposed_fft.c:201]   --->   Operation 243 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%smem_addr_12 = getelementptr i64 %smem, i64 0, i64 %zext_ln201" [data/benchmarks/trans_fft/transposed_fft.c:201]   --->   Operation 244 'getelementptr' 'smem_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [2/2] (1.20ns)   --->   "%smem_load_4 = load i10 %smem_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:201]   --->   Operation 245 'load' 'smem_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_10 : Operation 246 [1/1] (0.72ns)   --->   "%add_ln202 = add i10 %offset_1, i10 48" [data/benchmarks/trans_fft/transposed_fft.c:202]   --->   Operation 246 'add' 'add_ln202' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i10 %add_ln202" [data/benchmarks/trans_fft/transposed_fft.c:202]   --->   Operation 247 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%smem_addr_13 = getelementptr i64 %smem, i64 0, i64 %zext_ln202" [data/benchmarks/trans_fft/transposed_fft.c:202]   --->   Operation 248 'getelementptr' 'smem_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [2/2] (1.20ns)   --->   "%smem_load_5 = load i10 %smem_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:202]   --->   Operation 249 'load' 'smem_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>

State 11 <SV = 6> <Delay = 2.40>
ST_11 : Operation 250 [1/2] (1.20ns)   --->   "%smem_load_4 = load i10 %smem_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:201]   --->   Operation 250 'load' 'smem_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln201 = or i9 %shl_ln2, i9 2" [data/benchmarks/trans_fft/transposed_fft.c:201]   --->   Operation 251 'or' 'or_ln201' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i9 %or_ln201" [data/benchmarks/trans_fft/transposed_fft.c:201]   --->   Operation 252 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%DATA_x_addr_19 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln201_1" [data/benchmarks/trans_fft/transposed_fft.c:201]   --->   Operation 253 'getelementptr' 'DATA_x_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (1.20ns)   --->   "%store_ln201 = store i64 %smem_load_4, i9 %DATA_x_addr_19" [data/benchmarks/trans_fft/transposed_fft.c:201]   --->   Operation 254 'store' 'store_ln201' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 255 [1/2] (1.20ns)   --->   "%smem_load_5 = load i10 %smem_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:202]   --->   Operation 255 'load' 'smem_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%or_ln202 = or i9 %shl_ln2, i9 6" [data/benchmarks/trans_fft/transposed_fft.c:202]   --->   Operation 256 'or' 'or_ln202' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln202_1 = zext i9 %or_ln202" [data/benchmarks/trans_fft/transposed_fft.c:202]   --->   Operation 257 'zext' 'zext_ln202_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%DATA_x_addr_20 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln202_1" [data/benchmarks/trans_fft/transposed_fft.c:202]   --->   Operation 258 'getelementptr' 'DATA_x_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (1.20ns)   --->   "%store_ln202 = store i64 %smem_load_5, i9 %DATA_x_addr_20" [data/benchmarks/trans_fft/transposed_fft.c:202]   --->   Operation 259 'store' 'store_ln202' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 260 [1/1] (0.72ns)   --->   "%add_ln203 = add i10 %offset_1, i10 24" [data/benchmarks/trans_fft/transposed_fft.c:203]   --->   Operation 260 'add' 'add_ln203' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %add_ln203" [data/benchmarks/trans_fft/transposed_fft.c:203]   --->   Operation 261 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%smem_addr_14 = getelementptr i64 %smem, i64 0, i64 %zext_ln203" [data/benchmarks/trans_fft/transposed_fft.c:203]   --->   Operation 262 'getelementptr' 'smem_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 263 [2/2] (1.20ns)   --->   "%smem_load_6 = load i10 %smem_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:203]   --->   Operation 263 'load' 'smem_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_11 : Operation 264 [1/1] (0.72ns)   --->   "%add_ln204 = add i10 %offset_1, i10 56" [data/benchmarks/trans_fft/transposed_fft.c:204]   --->   Operation 264 'add' 'add_ln204' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i10 %add_ln204" [data/benchmarks/trans_fft/transposed_fft.c:204]   --->   Operation 265 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%smem_addr_15 = getelementptr i64 %smem, i64 0, i64 %zext_ln204" [data/benchmarks/trans_fft/transposed_fft.c:204]   --->   Operation 266 'getelementptr' 'smem_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [2/2] (1.20ns)   --->   "%smem_load_7 = load i10 %smem_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:204]   --->   Operation 267 'load' 'smem_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>

State 12 <SV = 7> <Delay = 2.40>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/trans_fft/transposed_fft.c:192]   --->   Operation 268 'speclooptripcount' 'speclooptripcount_ln192' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [data/benchmarks/trans_fft/transposed_fft.c:205]   --->   Operation 269 'specloopname' 'specloopname_ln205' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [1/2] (1.20ns)   --->   "%smem_load_6 = load i10 %smem_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:203]   --->   Operation 270 'load' 'smem_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%or_ln203 = or i9 %shl_ln2, i9 3" [data/benchmarks/trans_fft/transposed_fft.c:203]   --->   Operation 271 'or' 'or_ln203' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i9 %or_ln203" [data/benchmarks/trans_fft/transposed_fft.c:203]   --->   Operation 272 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%DATA_x_addr_21 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln203_1" [data/benchmarks/trans_fft/transposed_fft.c:203]   --->   Operation 273 'getelementptr' 'DATA_x_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (1.20ns)   --->   "%store_ln203 = store i64 %smem_load_6, i9 %DATA_x_addr_21" [data/benchmarks/trans_fft/transposed_fft.c:203]   --->   Operation 274 'store' 'store_ln203' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_12 : Operation 275 [1/2] (1.20ns)   --->   "%smem_load_7 = load i10 %smem_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:204]   --->   Operation 275 'load' 'smem_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%or_ln204 = or i9 %shl_ln2, i9 7" [data/benchmarks/trans_fft/transposed_fft.c:204]   --->   Operation 276 'or' 'or_ln204' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i9 %or_ln204" [data/benchmarks/trans_fft/transposed_fft.c:204]   --->   Operation 277 'zext' 'zext_ln204_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%DATA_x_addr_22 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln204_1" [data/benchmarks/trans_fft/transposed_fft.c:204]   --->   Operation 278 'getelementptr' 'DATA_x_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (1.20ns)   --->   "%store_ln204 = store i64 %smem_load_7, i9 %DATA_x_addr_22" [data/benchmarks/trans_fft/transposed_fft.c:204]   --->   Operation 279 'store' 'store_ln204' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.inc555" [data/benchmarks/trans_fft/transposed_fft.c:191]   --->   Operation 280 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 1.20>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%tid_11 = load i7 %tid_3" [data/benchmarks/trans_fft/transposed_fft.c:210]   --->   Operation 281 'load' 'tid_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (0.70ns)   --->   "%icmp_ln208 = icmp_eq  i7 %tid_11, i7 64" [data/benchmarks/trans_fft/transposed_fft.c:208]   --->   Operation 282 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 283 [1/1] (0.70ns)   --->   "%add_ln208 = add i7 %tid_11, i7 1" [data/benchmarks/trans_fft/transposed_fft.c:208]   --->   Operation 283 'add' 'add_ln208' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %for.inc629.split, void %for.inc720.preheader" [data/benchmarks/trans_fft/transposed_fft.c:208]   --->   Operation 284 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%offset_2 = trunc i7 %tid_11" [data/benchmarks/trans_fft/transposed_fft.c:210]   --->   Operation 285 'trunc' 'offset_2' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset_2, i3 0" [data/benchmarks/trans_fft/transposed_fft.c:214]   --->   Operation 286 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i9 %shl_ln3" [data/benchmarks/trans_fft/transposed_fft.c:214]   --->   Operation 287 'zext' 'zext_ln214_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "%DATA_y_addr = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln214_1" [data/benchmarks/trans_fft/transposed_fft.c:214]   --->   Operation 288 'getelementptr' 'DATA_y_addr' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 289 [2/2] (1.20ns)   --->   "%DATA_y_load = load i9 %DATA_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:214]   --->   Operation 289 'load' 'DATA_y_load' <Predicate = (!icmp_ln208)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln215 = or i9 %shl_ln3, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:215]   --->   Operation 290 'or' 'or_ln215' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i9 %or_ln215" [data/benchmarks/trans_fft/transposed_fft.c:215]   --->   Operation 291 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%DATA_y_addr_8 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln215_1" [data/benchmarks/trans_fft/transposed_fft.c:215]   --->   Operation 292 'getelementptr' 'DATA_y_addr_8' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 293 [2/2] (1.20ns)   --->   "%DATA_y_load_1 = load i9 %DATA_y_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:215]   --->   Operation 293 'load' 'DATA_y_load_1' <Predicate = (!icmp_ln208)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_13 : Operation 294 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln208, i7 %tid_3" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 294 'store' 'store_ln115' <Predicate = (!icmp_ln208)> <Delay = 0.38>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%p_phi38 = alloca i32 1"   --->   Operation 295 'alloca' 'p_phi38' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%p_phi37 = alloca i32 1"   --->   Operation 296 'alloca' 'p_phi37' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%p_phi36 = alloca i32 1"   --->   Operation 297 'alloca' 'p_phi36' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%p_phi35 = alloca i32 1"   --->   Operation 298 'alloca' 'p_phi35' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "%p_phi34 = alloca i32 1"   --->   Operation 299 'alloca' 'p_phi34' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%p_phi33 = alloca i32 1"   --->   Operation 300 'alloca' 'p_phi33' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%p_phi32 = alloca i32 1"   --->   Operation 301 'alloca' 'p_phi32' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%p_phi31 = alloca i32 1"   --->   Operation 302 'alloca' 'p_phi31' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%tid_4 = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 303 'alloca' 'tid_4' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 304 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_4" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 304 'store' 'store_ln115' <Predicate = (icmp_ln208)> <Delay = 0.38>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln224 = br void %for.inc720" [data/benchmarks/trans_fft/transposed_fft.c:224]   --->   Operation 305 'br' 'br_ln224' <Predicate = (icmp_ln208)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 2.40>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln174_5 = zext i6 %offset_2" [data/benchmarks/trans_fft/transposed_fft.c:174]   --->   Operation 306 'zext' 'zext_ln174_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 307 [1/2] (1.20ns)   --->   "%DATA_y_load = load i9 %DATA_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:214]   --->   Operation 307 'load' 'DATA_y_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_14 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i6 %offset_2" [data/benchmarks/trans_fft/transposed_fft.c:214]   --->   Operation 308 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 309 [1/1] (0.00ns)   --->   "%smem_addr_16 = getelementptr i64 %smem, i64 0, i64 %zext_ln214" [data/benchmarks/trans_fft/transposed_fft.c:214]   --->   Operation 309 'getelementptr' 'smem_addr_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (1.20ns)   --->   "%store_ln214 = store i64 %DATA_y_load, i10 %smem_addr_16" [data/benchmarks/trans_fft/transposed_fft.c:214]   --->   Operation 310 'store' 'store_ln214' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_14 : Operation 311 [1/2] (1.20ns)   --->   "%DATA_y_load_1 = load i9 %DATA_y_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:215]   --->   Operation 311 'load' 'DATA_y_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_14 : Operation 312 [1/1] (0.71ns)   --->   "%add_ln215 = add i9 %zext_ln174_5, i9 264" [data/benchmarks/trans_fft/transposed_fft.c:215]   --->   Operation 312 'add' 'add_ln215' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i9 %add_ln215" [data/benchmarks/trans_fft/transposed_fft.c:215]   --->   Operation 313 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 314 [1/1] (0.00ns)   --->   "%smem_addr_17 = getelementptr i64 %smem, i64 0, i64 %zext_ln215" [data/benchmarks/trans_fft/transposed_fft.c:215]   --->   Operation 314 'getelementptr' 'smem_addr_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 315 [1/1] (1.20ns)   --->   "%store_ln215 = store i64 %DATA_y_load_1, i10 %smem_addr_17" [data/benchmarks/trans_fft/transposed_fft.c:215]   --->   Operation 315 'store' 'store_ln215' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_14 : Operation 316 [1/1] (0.00ns)   --->   "%or_ln216 = or i9 %shl_ln3, i9 4" [data/benchmarks/trans_fft/transposed_fft.c:216]   --->   Operation 316 'or' 'or_ln216' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln216_1 = zext i9 %or_ln216" [data/benchmarks/trans_fft/transposed_fft.c:216]   --->   Operation 317 'zext' 'zext_ln216_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 318 [1/1] (0.00ns)   --->   "%DATA_y_addr_9 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln216_1" [data/benchmarks/trans_fft/transposed_fft.c:216]   --->   Operation 318 'getelementptr' 'DATA_y_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 319 [2/2] (1.20ns)   --->   "%DATA_y_load_2 = load i9 %DATA_y_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:216]   --->   Operation 319 'load' 'DATA_y_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_14 : Operation 320 [1/1] (0.00ns)   --->   "%or_ln217 = or i9 %shl_ln3, i9 5" [data/benchmarks/trans_fft/transposed_fft.c:217]   --->   Operation 320 'or' 'or_ln217' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln217_1 = zext i9 %or_ln217" [data/benchmarks/trans_fft/transposed_fft.c:217]   --->   Operation 321 'zext' 'zext_ln217_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 322 [1/1] (0.00ns)   --->   "%DATA_y_addr_10 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln217_1" [data/benchmarks/trans_fft/transposed_fft.c:217]   --->   Operation 322 'getelementptr' 'DATA_y_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 323 [2/2] (1.20ns)   --->   "%DATA_y_load_3 = load i9 %DATA_y_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:217]   --->   Operation 323 'load' 'DATA_y_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 15 <SV = 6> <Delay = 2.40>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln174_4 = zext i6 %offset_2" [data/benchmarks/trans_fft/transposed_fft.c:174]   --->   Operation 324 'zext' 'zext_ln174_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 325 [1/2] (1.20ns)   --->   "%DATA_y_load_2 = load i9 %DATA_y_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:216]   --->   Operation 325 'load' 'DATA_y_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_15 : Operation 326 [1/1] (0.70ns)   --->   "%add_ln216 = add i8 %zext_ln174_4, i8 66" [data/benchmarks/trans_fft/transposed_fft.c:216]   --->   Operation 326 'add' 'add_ln216' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i8 %add_ln216" [data/benchmarks/trans_fft/transposed_fft.c:216]   --->   Operation 327 'zext' 'zext_ln216' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 328 [1/1] (0.00ns)   --->   "%smem_addr_18 = getelementptr i64 %smem, i64 0, i64 %zext_ln216" [data/benchmarks/trans_fft/transposed_fft.c:216]   --->   Operation 328 'getelementptr' 'smem_addr_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 329 [1/1] (1.20ns)   --->   "%store_ln216 = store i64 %DATA_y_load_2, i10 %smem_addr_18" [data/benchmarks/trans_fft/transposed_fft.c:216]   --->   Operation 329 'store' 'store_ln216' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_15 : Operation 330 [1/2] (1.20ns)   --->   "%DATA_y_load_3 = load i9 %DATA_y_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:217]   --->   Operation 330 'load' 'DATA_y_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_15 : Operation 331 [1/1] (0.71ns)   --->   "%add_ln217 = add i9 %zext_ln174_5, i9 330" [data/benchmarks/trans_fft/transposed_fft.c:217]   --->   Operation 331 'add' 'add_ln217' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i9 %add_ln217" [data/benchmarks/trans_fft/transposed_fft.c:217]   --->   Operation 332 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 333 [1/1] (0.00ns)   --->   "%smem_addr_19 = getelementptr i64 %smem, i64 0, i64 %zext_ln217" [data/benchmarks/trans_fft/transposed_fft.c:217]   --->   Operation 333 'getelementptr' 'smem_addr_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 334 [1/1] (1.20ns)   --->   "%store_ln217 = store i64 %DATA_y_load_3, i10 %smem_addr_19" [data/benchmarks/trans_fft/transposed_fft.c:217]   --->   Operation 334 'store' 'store_ln217' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_15 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln218 = or i9 %shl_ln3, i9 2" [data/benchmarks/trans_fft/transposed_fft.c:218]   --->   Operation 335 'or' 'or_ln218' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln218_1 = zext i9 %or_ln218" [data/benchmarks/trans_fft/transposed_fft.c:218]   --->   Operation 336 'zext' 'zext_ln218_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 337 [1/1] (0.00ns)   --->   "%DATA_y_addr_11 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln218_1" [data/benchmarks/trans_fft/transposed_fft.c:218]   --->   Operation 337 'getelementptr' 'DATA_y_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 338 [2/2] (1.20ns)   --->   "%DATA_y_load_4 = load i9 %DATA_y_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:218]   --->   Operation 338 'load' 'DATA_y_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_15 : Operation 339 [1/1] (0.00ns)   --->   "%or_ln219 = or i9 %shl_ln3, i9 3" [data/benchmarks/trans_fft/transposed_fft.c:219]   --->   Operation 339 'or' 'or_ln219' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i9 %or_ln219" [data/benchmarks/trans_fft/transposed_fft.c:219]   --->   Operation 340 'zext' 'zext_ln219' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 341 [1/1] (0.00ns)   --->   "%DATA_y_addr_12 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln219" [data/benchmarks/trans_fft/transposed_fft.c:219]   --->   Operation 341 'getelementptr' 'DATA_y_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 342 [2/2] (1.20ns)   --->   "%DATA_y_load_5 = load i9 %DATA_y_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:219]   --->   Operation 342 'load' 'DATA_y_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 16 <SV = 7> <Delay = 2.40>
ST_16 : Operation 343 [1/2] (1.20ns)   --->   "%DATA_y_load_4 = load i9 %DATA_y_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:218]   --->   Operation 343 'load' 'DATA_y_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_16 : Operation 344 [1/1] (0.70ns)   --->   "%add_ln218 = add i8 %zext_ln174_4, i8 132" [data/benchmarks/trans_fft/transposed_fft.c:218]   --->   Operation 344 'add' 'add_ln218' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i8 %add_ln218" [data/benchmarks/trans_fft/transposed_fft.c:218]   --->   Operation 345 'zext' 'zext_ln218' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 346 [1/1] (0.00ns)   --->   "%smem_addr_20 = getelementptr i64 %smem, i64 0, i64 %zext_ln218" [data/benchmarks/trans_fft/transposed_fft.c:218]   --->   Operation 346 'getelementptr' 'smem_addr_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 347 [1/1] (1.20ns)   --->   "%store_ln218 = store i64 %DATA_y_load_4, i10 %smem_addr_20" [data/benchmarks/trans_fft/transposed_fft.c:218]   --->   Operation 347 'store' 'store_ln218' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_16 : Operation 348 [1/2] (1.20ns)   --->   "%DATA_y_load_5 = load i9 %DATA_y_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:219]   --->   Operation 348 'load' 'DATA_y_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_16 : Operation 349 [1/1] (0.70ns)   --->   "%add_ln219 = add i8 %zext_ln174_4, i8 140" [data/benchmarks/trans_fft/transposed_fft.c:219]   --->   Operation 349 'add' 'add_ln219' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i8 %add_ln219" [data/benchmarks/trans_fft/transposed_fft.c:219]   --->   Operation 350 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln219_1 = zext i9 %sext_ln219" [data/benchmarks/trans_fft/transposed_fft.c:219]   --->   Operation 351 'zext' 'zext_ln219_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 352 [1/1] (0.00ns)   --->   "%smem_addr_21 = getelementptr i64 %smem, i64 0, i64 %zext_ln219_1" [data/benchmarks/trans_fft/transposed_fft.c:219]   --->   Operation 352 'getelementptr' 'smem_addr_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 353 [1/1] (1.20ns)   --->   "%store_ln219 = store i64 %DATA_y_load_5, i10 %smem_addr_21" [data/benchmarks/trans_fft/transposed_fft.c:219]   --->   Operation 353 'store' 'store_ln219' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_16 : Operation 354 [1/1] (0.00ns)   --->   "%or_ln220 = or i9 %shl_ln3, i9 6" [data/benchmarks/trans_fft/transposed_fft.c:220]   --->   Operation 354 'or' 'or_ln220' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln220_1 = zext i9 %or_ln220" [data/benchmarks/trans_fft/transposed_fft.c:220]   --->   Operation 355 'zext' 'zext_ln220_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 356 [1/1] (0.00ns)   --->   "%DATA_y_addr_13 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln220_1" [data/benchmarks/trans_fft/transposed_fft.c:220]   --->   Operation 356 'getelementptr' 'DATA_y_addr_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 357 [2/2] (1.20ns)   --->   "%DATA_y_load_6 = load i9 %DATA_y_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:220]   --->   Operation 357 'load' 'DATA_y_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_16 : Operation 358 [1/1] (0.00ns)   --->   "%or_ln221 = or i9 %shl_ln3, i9 7" [data/benchmarks/trans_fft/transposed_fft.c:221]   --->   Operation 358 'or' 'or_ln221' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln221_1 = zext i9 %or_ln221" [data/benchmarks/trans_fft/transposed_fft.c:221]   --->   Operation 359 'zext' 'zext_ln221_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 360 [1/1] (0.00ns)   --->   "%DATA_y_addr_14 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln221_1" [data/benchmarks/trans_fft/transposed_fft.c:221]   --->   Operation 360 'getelementptr' 'DATA_y_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 361 [2/2] (1.20ns)   --->   "%DATA_y_load_7 = load i9 %DATA_y_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:221]   --->   Operation 361 'load' 'DATA_y_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 17 <SV = 8> <Delay = 2.40>
ST_17 : Operation 362 [1/1] (0.00ns)   --->   "%speclooptripcount_ln209 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/trans_fft/transposed_fft.c:209]   --->   Operation 362 'speclooptripcount' 'speclooptripcount_ln209' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 363 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [data/benchmarks/trans_fft/transposed_fft.c:222]   --->   Operation 363 'specloopname' 'specloopname_ln222' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i6 %offset_2" [data/benchmarks/trans_fft/transposed_fft.c:174]   --->   Operation 364 'zext' 'zext_ln174_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 365 [1/2] (1.20ns)   --->   "%DATA_y_load_6 = load i9 %DATA_y_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:220]   --->   Operation 365 'load' 'DATA_y_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_17 : Operation 366 [1/1] (0.71ns)   --->   "%add_ln220 = add i9 %zext_ln174_5, i9 198" [data/benchmarks/trans_fft/transposed_fft.c:220]   --->   Operation 366 'add' 'add_ln220' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i9 %add_ln220" [data/benchmarks/trans_fft/transposed_fft.c:220]   --->   Operation 367 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 368 [1/1] (0.00ns)   --->   "%smem_addr_22 = getelementptr i64 %smem, i64 0, i64 %zext_ln220" [data/benchmarks/trans_fft/transposed_fft.c:220]   --->   Operation 368 'getelementptr' 'smem_addr_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 369 [1/1] (1.20ns)   --->   "%store_ln220 = store i64 %DATA_y_load_6, i10 %smem_addr_22" [data/benchmarks/trans_fft/transposed_fft.c:220]   --->   Operation 369 'store' 'store_ln220' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_17 : Operation 370 [1/2] (1.20ns)   --->   "%DATA_y_load_7 = load i9 %DATA_y_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:221]   --->   Operation 370 'load' 'DATA_y_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_17 : Operation 371 [1/1] (0.72ns)   --->   "%add_ln221 = add i10 %zext_ln174_3, i10 462" [data/benchmarks/trans_fft/transposed_fft.c:221]   --->   Operation 371 'add' 'add_ln221' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i10 %add_ln221" [data/benchmarks/trans_fft/transposed_fft.c:221]   --->   Operation 372 'zext' 'zext_ln221' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 373 [1/1] (0.00ns)   --->   "%smem_addr_23 = getelementptr i64 %smem, i64 0, i64 %zext_ln221" [data/benchmarks/trans_fft/transposed_fft.c:221]   --->   Operation 373 'getelementptr' 'smem_addr_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 374 [1/1] (1.20ns)   --->   "%store_ln221 = store i64 %DATA_y_load_7, i10 %smem_addr_23" [data/benchmarks/trans_fft/transposed_fft.c:221]   --->   Operation 374 'store' 'store_ln221' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_17 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln208 = br void %for.inc629" [data/benchmarks/trans_fft/transposed_fft.c:208]   --->   Operation 375 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 2.64>
ST_18 : Operation 376 [1/1] (0.00ns)   --->   "%tid_12 = load i7 %tid_4" [data/benchmarks/trans_fft/transposed_fft.c:235]   --->   Operation 376 'load' 'tid_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 377 [1/1] (0.70ns)   --->   "%icmp_ln224 = icmp_eq  i7 %tid_12, i7 64" [data/benchmarks/trans_fft/transposed_fft.c:224]   --->   Operation 377 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 378 [1/1] (0.70ns)   --->   "%add_ln224 = add i7 %tid_12, i7 1" [data/benchmarks/trans_fft/transposed_fft.c:224]   --->   Operation 378 'add' 'add_ln224' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %icmp_ln224, void %for.inc720.split, void %loop6" [data/benchmarks/trans_fft/transposed_fft.c:224]   --->   Operation 379 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln226 = trunc i7 %tid_12" [data/benchmarks/trans_fft/transposed_fft.c:226]   --->   Operation 380 'trunc' 'trunc_ln226' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_18 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln235 = trunc i7 %tid_12" [data/benchmarks/trans_fft/transposed_fft.c:235]   --->   Operation 381 'trunc' 'trunc_ln235' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_18 : Operation 382 [1/1] (0.00ns)   --->   "%hi_1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %tid_12, i32 3, i32 5" [data/benchmarks/trans_fft/transposed_fft.c:235]   --->   Operation 382 'partselect' 'hi_1' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_18 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i3 %hi_1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 383 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_18 : Operation 384 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i3.i1, i3 %trunc_ln235, i2 0, i3 %trunc_ln235, i1 0" [data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 384 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_18 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i9 %or_ln1" [data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 385 'zext' 'zext_ln238' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_18 : Operation 386 [1/1] (0.71ns)   --->   "%add_ln238 = add i10 %zext_ln238, i10 %zext_ln115_1" [data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 386 'add' 'add_ln238' <Predicate = (!icmp_ln224)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i10 %add_ln238" [data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 387 'zext' 'zext_ln104' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_18 : Operation 388 [1/1] (0.00ns)   --->   "%smem_addr_24 = getelementptr i64 %smem, i64 0, i64 %zext_ln104" [data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 388 'getelementptr' 'smem_addr_24' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_18 : Operation 389 [2/2] (1.20ns)   --->   "%smem_load_8 = load i10 %smem_addr_24" [data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 389 'load' 'smem_load_8' <Predicate = (!icmp_ln224)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_18 : Operation 390 [1/1] (0.72ns)   --->   "%add_ln105 = add i10 %add_ln238, i10 8" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 390 'add' 'add_ln105' <Predicate = (!icmp_ln224)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i10 %add_ln105" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 391 'zext' 'zext_ln105' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_18 : Operation 392 [1/1] (0.00ns)   --->   "%smem_addr_25 = getelementptr i64 %smem, i64 0, i64 %zext_ln105" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 392 'getelementptr' 'smem_addr_25' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_18 : Operation 393 [2/2] (1.20ns)   --->   "%smem_load_9 = load i10 %smem_addr_25" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 393 'load' 'smem_load_9' <Predicate = (!icmp_ln224)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_18 : Operation 394 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln224, i7 %tid_4" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 394 'store' 'store_ln115' <Predicate = (!icmp_ln224)> <Delay = 0.38>
ST_18 : Operation 395 [1/1] (0.00ns)   --->   "%tid_6 = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 395 'alloca' 'tid_6' <Predicate = (icmp_ln224)> <Delay = 0.00>
ST_18 : Operation 396 [1/1] (0.00ns)   --->   "%p_phi32_load = load i64 %p_phi32" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 396 'load' 'p_phi32_load' <Predicate = (icmp_ln224)> <Delay = 0.00>
ST_18 : Operation 397 [1/1] (0.00ns)   --->   "%p_phi31_load = load i64 %p_phi31" [data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 397 'load' 'p_phi31_load' <Predicate = (icmp_ln224)> <Delay = 0.00>
ST_18 : Operation 398 [1/1] (0.71ns)   --->   "%store_ln104 = store i64 %p_phi31_load, i3 %data_y_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 398 'store' 'store_ln104' <Predicate = (icmp_ln224)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_18 : Operation 399 [1/1] (0.71ns)   --->   "%store_ln105 = store i64 %p_phi32_load, i3 %data_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 399 'store' 'store_ln105' <Predicate = (icmp_ln224)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_18 : Operation 400 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_6" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 400 'store' 'store_ln115' <Predicate = (icmp_ln224)> <Delay = 0.38>

State 19 <SV = 6> <Delay = 2.40>
ST_19 : Operation 401 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln226, i3 0" [data/benchmarks/trans_fft/transposed_fft.c:226]   --->   Operation 401 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i9 %shl_ln4" [data/benchmarks/trans_fft/transposed_fft.c:226]   --->   Operation 402 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 403 [1/1] (0.00ns)   --->   "%DATA_y_addr_15 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln226" [data/benchmarks/trans_fft/transposed_fft.c:226]   --->   Operation 403 'getelementptr' 'DATA_y_addr_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 404 [1/1] (0.00ns)   --->   "%or_ln227 = or i9 %shl_ln4, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:227]   --->   Operation 404 'or' 'or_ln227' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i9 %or_ln227" [data/benchmarks/trans_fft/transposed_fft.c:227]   --->   Operation 405 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%DATA_y_addr_16 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln227" [data/benchmarks/trans_fft/transposed_fft.c:227]   --->   Operation 406 'getelementptr' 'DATA_y_addr_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 407 [1/2] (1.20ns)   --->   "%smem_load_8 = load i10 %smem_addr_24" [data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 407 'load' 'smem_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_19 : Operation 408 [1/2] (1.20ns)   --->   "%smem_load_9 = load i10 %smem_addr_25" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 408 'load' 'smem_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_19 : Operation 409 [1/1] (0.72ns)   --->   "%add_ln106 = add i10 %add_ln238, i10 16" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 409 'add' 'add_ln106' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i10 %add_ln106" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 410 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 411 [1/1] (0.00ns)   --->   "%smem_addr_26 = getelementptr i64 %smem, i64 0, i64 %zext_ln106" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 411 'getelementptr' 'smem_addr_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 412 [2/2] (1.20ns)   --->   "%smem_load_10 = load i10 %smem_addr_26" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 412 'load' 'smem_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_19 : Operation 413 [1/1] (0.72ns)   --->   "%add_ln107 = add i10 %add_ln238, i10 24" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 413 'add' 'add_ln107' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i10 %add_ln107" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 414 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 415 [1/1] (0.00ns)   --->   "%smem_addr_27 = getelementptr i64 %smem, i64 0, i64 %zext_ln107" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 415 'getelementptr' 'smem_addr_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 416 [2/2] (1.20ns)   --->   "%smem_load_11 = load i10 %smem_addr_27" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 416 'load' 'smem_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_19 : Operation 417 [1/1] (1.20ns)   --->   "%store_ln240 = store i64 %smem_load_8, i9 %DATA_y_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:240]   --->   Operation 417 'store' 'store_ln240' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_19 : Operation 418 [1/1] (1.20ns)   --->   "%store_ln241 = store i64 %smem_load_9, i9 %DATA_y_addr_16" [data/benchmarks/trans_fft/transposed_fft.c:241]   --->   Operation 418 'store' 'store_ln241' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_19 : Operation 419 [1/1] (0.00ns)   --->   "%store_ln104 = store i64 %smem_load_8, i64 %p_phi31" [data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 419 'store' 'store_ln104' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 420 [1/1] (0.00ns)   --->   "%store_ln105 = store i64 %smem_load_9, i64 %p_phi32" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 420 'store' 'store_ln105' <Predicate = true> <Delay = 0.00>

State 20 <SV = 7> <Delay = 2.40>
ST_20 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln228 = or i9 %shl_ln4, i9 2" [data/benchmarks/trans_fft/transposed_fft.c:228]   --->   Operation 421 'or' 'or_ln228' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i9 %or_ln228" [data/benchmarks/trans_fft/transposed_fft.c:228]   --->   Operation 422 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 423 [1/1] (0.00ns)   --->   "%DATA_y_addr_17 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln228" [data/benchmarks/trans_fft/transposed_fft.c:228]   --->   Operation 423 'getelementptr' 'DATA_y_addr_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 424 [1/1] (0.00ns)   --->   "%or_ln229 = or i9 %shl_ln4, i9 3" [data/benchmarks/trans_fft/transposed_fft.c:229]   --->   Operation 424 'or' 'or_ln229' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i9 %or_ln229" [data/benchmarks/trans_fft/transposed_fft.c:229]   --->   Operation 425 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 426 [1/1] (0.00ns)   --->   "%DATA_y_addr_18 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln229" [data/benchmarks/trans_fft/transposed_fft.c:229]   --->   Operation 426 'getelementptr' 'DATA_y_addr_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 427 [1/2] (1.20ns)   --->   "%smem_load_10 = load i10 %smem_addr_26" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 427 'load' 'smem_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_20 : Operation 428 [1/2] (1.20ns)   --->   "%smem_load_11 = load i10 %smem_addr_27" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 428 'load' 'smem_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_20 : Operation 429 [1/1] (0.72ns)   --->   "%add_ln108 = add i10 %add_ln238, i10 32" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 429 'add' 'add_ln108' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i10 %add_ln108" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 430 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 431 [1/1] (0.00ns)   --->   "%smem_addr_28 = getelementptr i64 %smem, i64 0, i64 %zext_ln108" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 431 'getelementptr' 'smem_addr_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 432 [2/2] (1.20ns)   --->   "%smem_load_12 = load i10 %smem_addr_28" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 432 'load' 'smem_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_20 : Operation 433 [1/1] (0.72ns)   --->   "%add_ln109 = add i10 %add_ln238, i10 40" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 433 'add' 'add_ln109' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i10 %add_ln109" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 434 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 435 [1/1] (0.00ns)   --->   "%smem_addr_29 = getelementptr i64 %smem, i64 0, i64 %zext_ln109" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 435 'getelementptr' 'smem_addr_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 436 [2/2] (1.20ns)   --->   "%smem_load_13 = load i10 %smem_addr_29" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 436 'load' 'smem_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_20 : Operation 437 [1/1] (1.20ns)   --->   "%store_ln242 = store i64 %smem_load_10, i9 %DATA_y_addr_17" [data/benchmarks/trans_fft/transposed_fft.c:242]   --->   Operation 437 'store' 'store_ln242' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_20 : Operation 438 [1/1] (1.20ns)   --->   "%store_ln243 = store i64 %smem_load_11, i9 %DATA_y_addr_18" [data/benchmarks/trans_fft/transposed_fft.c:243]   --->   Operation 438 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_20 : Operation 439 [1/1] (0.00ns)   --->   "%store_ln106 = store i64 %smem_load_10, i64 %p_phi33" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 439 'store' 'store_ln106' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 440 [1/1] (0.00ns)   --->   "%store_ln107 = store i64 %smem_load_11, i64 %p_phi34" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 440 'store' 'store_ln107' <Predicate = true> <Delay = 0.00>

State 21 <SV = 8> <Delay = 2.40>
ST_21 : Operation 441 [1/1] (0.00ns)   --->   "%or_ln230 = or i9 %shl_ln4, i9 4" [data/benchmarks/trans_fft/transposed_fft.c:230]   --->   Operation 441 'or' 'or_ln230' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i9 %or_ln230" [data/benchmarks/trans_fft/transposed_fft.c:230]   --->   Operation 442 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 443 [1/1] (0.00ns)   --->   "%DATA_y_addr_19 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln230" [data/benchmarks/trans_fft/transposed_fft.c:230]   --->   Operation 443 'getelementptr' 'DATA_y_addr_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 444 [1/1] (0.00ns)   --->   "%or_ln231 = or i9 %shl_ln4, i9 5" [data/benchmarks/trans_fft/transposed_fft.c:231]   --->   Operation 444 'or' 'or_ln231' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i9 %or_ln231" [data/benchmarks/trans_fft/transposed_fft.c:231]   --->   Operation 445 'zext' 'zext_ln231' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 446 [1/1] (0.00ns)   --->   "%DATA_y_addr_20 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln231" [data/benchmarks/trans_fft/transposed_fft.c:231]   --->   Operation 446 'getelementptr' 'DATA_y_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 447 [1/2] (1.20ns)   --->   "%smem_load_12 = load i10 %smem_addr_28" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 447 'load' 'smem_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_21 : Operation 448 [1/2] (1.20ns)   --->   "%smem_load_13 = load i10 %smem_addr_29" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 448 'load' 'smem_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_21 : Operation 449 [1/1] (0.72ns)   --->   "%add_ln110 = add i10 %add_ln238, i10 48" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 449 'add' 'add_ln110' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i10 %add_ln110" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 450 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 451 [1/1] (0.00ns)   --->   "%smem_addr_30 = getelementptr i64 %smem, i64 0, i64 %zext_ln110" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 451 'getelementptr' 'smem_addr_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 452 [2/2] (1.20ns)   --->   "%smem_load_14 = load i10 %smem_addr_30" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 452 'load' 'smem_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_21 : Operation 453 [1/1] (0.72ns)   --->   "%add_ln111 = add i10 %add_ln238, i10 56" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 453 'add' 'add_ln111' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i10 %add_ln111" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 454 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 455 [1/1] (0.00ns)   --->   "%smem_addr_31 = getelementptr i64 %smem, i64 0, i64 %zext_ln111" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 455 'getelementptr' 'smem_addr_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 456 [2/2] (1.20ns)   --->   "%smem_load_15 = load i10 %smem_addr_31" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 456 'load' 'smem_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_21 : Operation 457 [1/1] (1.20ns)   --->   "%store_ln244 = store i64 %smem_load_12, i9 %DATA_y_addr_19" [data/benchmarks/trans_fft/transposed_fft.c:244]   --->   Operation 457 'store' 'store_ln244' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_21 : Operation 458 [1/1] (1.20ns)   --->   "%store_ln245 = store i64 %smem_load_13, i9 %DATA_y_addr_20" [data/benchmarks/trans_fft/transposed_fft.c:245]   --->   Operation 458 'store' 'store_ln245' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_21 : Operation 459 [1/1] (0.00ns)   --->   "%store_ln108 = store i64 %smem_load_12, i64 %p_phi35" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 459 'store' 'store_ln108' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 460 [1/1] (0.00ns)   --->   "%store_ln109 = store i64 %smem_load_13, i64 %p_phi36" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 460 'store' 'store_ln109' <Predicate = true> <Delay = 0.00>

State 22 <SV = 9> <Delay = 2.40>
ST_22 : Operation 461 [1/1] (0.00ns)   --->   "%speclooptripcount_ln225 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/trans_fft/transposed_fft.c:225]   --->   Operation 461 'speclooptripcount' 'speclooptripcount_ln225' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 462 [1/1] (0.00ns)   --->   "%specloopname_ln248 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/trans_fft/transposed_fft.c:248]   --->   Operation 462 'specloopname' 'specloopname_ln248' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 463 [1/1] (0.00ns)   --->   "%or_ln232 = or i9 %shl_ln4, i9 6" [data/benchmarks/trans_fft/transposed_fft.c:232]   --->   Operation 463 'or' 'or_ln232' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i9 %or_ln232" [data/benchmarks/trans_fft/transposed_fft.c:232]   --->   Operation 464 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 465 [1/1] (0.00ns)   --->   "%DATA_y_addr_21 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln232" [data/benchmarks/trans_fft/transposed_fft.c:232]   --->   Operation 465 'getelementptr' 'DATA_y_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 466 [1/1] (0.00ns)   --->   "%or_ln233 = or i9 %shl_ln4, i9 7" [data/benchmarks/trans_fft/transposed_fft.c:233]   --->   Operation 466 'or' 'or_ln233' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i9 %or_ln233" [data/benchmarks/trans_fft/transposed_fft.c:233]   --->   Operation 467 'zext' 'zext_ln233' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 468 [1/1] (0.00ns)   --->   "%DATA_y_addr_22 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln233" [data/benchmarks/trans_fft/transposed_fft.c:233]   --->   Operation 468 'getelementptr' 'DATA_y_addr_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 469 [1/2] (1.20ns)   --->   "%smem_load_14 = load i10 %smem_addr_30" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 469 'load' 'smem_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_22 : Operation 470 [1/2] (1.20ns)   --->   "%smem_load_15 = load i10 %smem_addr_31" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 470 'load' 'smem_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_22 : Operation 471 [1/1] (1.20ns)   --->   "%store_ln246 = store i64 %smem_load_14, i9 %DATA_y_addr_21" [data/benchmarks/trans_fft/transposed_fft.c:246]   --->   Operation 471 'store' 'store_ln246' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_22 : Operation 472 [1/1] (1.20ns)   --->   "%store_ln247 = store i64 %smem_load_15, i9 %DATA_y_addr_22" [data/benchmarks/trans_fft/transposed_fft.c:247]   --->   Operation 472 'store' 'store_ln247' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_22 : Operation 473 [1/1] (0.00ns)   --->   "%store_ln110 = store i64 %smem_load_14, i64 %p_phi37" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 473 'store' 'store_ln110' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 474 [1/1] (0.00ns)   --->   "%store_ln111 = store i64 %smem_load_15, i64 %p_phi38" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 474 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln224 = br void %for.inc720" [data/benchmarks/trans_fft/transposed_fft.c:224]   --->   Operation 475 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>

State 23 <SV = 6> <Delay = 0.71>
ST_23 : Operation 476 [1/1] (0.00ns)   --->   "%p_phi34_load = load i64 %p_phi34" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 476 'load' 'p_phi34_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 477 [1/1] (0.00ns)   --->   "%p_phi33_load = load i64 %p_phi33" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 477 'load' 'p_phi33_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 478 [1/1] (0.71ns)   --->   "%store_ln106 = store i64 %p_phi33_load, i3 %data_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 478 'store' 'store_ln106' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 479 [1/1] (0.71ns)   --->   "%store_ln107 = store i64 %p_phi34_load, i3 %data_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 479 'store' 'store_ln107' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 24 <SV = 7> <Delay = 0.71>
ST_24 : Operation 480 [1/1] (0.00ns)   --->   "%p_phi36_load = load i64 %p_phi36" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 480 'load' 'p_phi36_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 481 [1/1] (0.00ns)   --->   "%p_phi35_load = load i64 %p_phi35" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 481 'load' 'p_phi35_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 482 [1/1] (0.71ns)   --->   "%store_ln108 = store i64 %p_phi35_load, i3 %data_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 482 'store' 'store_ln108' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 483 [1/1] (0.71ns)   --->   "%store_ln109 = store i64 %p_phi36_load, i3 %data_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 483 'store' 'store_ln109' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 25 <SV = 8> <Delay = 0.71>
ST_25 : Operation 484 [1/1] (0.00ns)   --->   "%p_phi38_load = load i64 %p_phi38" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 484 'load' 'p_phi38_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 485 [1/1] (0.00ns)   --->   "%p_phi37_load = load i64 %p_phi37" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 485 'load' 'p_phi37_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 486 [1/1] (0.71ns)   --->   "%store_ln110 = store i64 %p_phi37_load, i3 %data_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 486 'store' 'store_ln110' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 487 [1/1] (0.71ns)   --->   "%store_ln111 = store i64 %p_phi38_load, i3 %data_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:238]   --->   Operation 487 'store' 'store_ln111' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 26 <SV = 9> <Delay = 0.00>
ST_26 : Operation 488 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft1D_512_Pipeline_loop6_twiddles, i64 %data_x, i64 %data_y, i64 %DATA_x, i64 %DATA_y, i32 %twiddles8_reversed8, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4"   --->   Operation 488 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 10> <Delay = 0.00>
ST_27 : Operation 489 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft1D_512_Pipeline_loop6_twiddles, i64 %data_x, i64 %data_y, i64 %DATA_x, i64 %DATA_y, i32 %twiddles8_reversed8, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4"   --->   Operation 489 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln301 = br void %for.inc1230" [data/benchmarks/trans_fft/transposed_fft.c:301]   --->   Operation 490 'br' 'br_ln301' <Predicate = true> <Delay = 0.00>

State 28 <SV = 11> <Delay = 1.20>
ST_28 : Operation 491 [1/1] (0.00ns)   --->   "%tid_13 = load i7 %tid_6" [data/benchmarks/trans_fft/transposed_fft.c:303]   --->   Operation 491 'load' 'tid_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 492 [1/1] (0.70ns)   --->   "%icmp_ln301 = icmp_eq  i7 %tid_13, i7 64" [data/benchmarks/trans_fft/transposed_fft.c:301]   --->   Operation 492 'icmp' 'icmp_ln301' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 493 [1/1] (0.70ns)   --->   "%add_ln301 = add i7 %tid_13, i7 1" [data/benchmarks/trans_fft/transposed_fft.c:301]   --->   Operation 493 'add' 'add_ln301' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %icmp_ln301, void %for.inc1230.split, void %for.inc1304.preheader" [data/benchmarks/trans_fft/transposed_fft.c:301]   --->   Operation 494 'br' 'br_ln301' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 495 [1/1] (0.00ns)   --->   "%offset_3 = trunc i7 %tid_13" [data/benchmarks/trans_fft/transposed_fft.c:303]   --->   Operation 495 'trunc' 'offset_3' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_28 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset_3, i3 0" [data/benchmarks/trans_fft/transposed_fft.c:306]   --->   Operation 496 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_28 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln306_1 = zext i9 %shl_ln6" [data/benchmarks/trans_fft/transposed_fft.c:306]   --->   Operation 497 'zext' 'zext_ln306_1' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_28 : Operation 498 [1/1] (0.00ns)   --->   "%DATA_x_addr_23 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln306_1" [data/benchmarks/trans_fft/transposed_fft.c:306]   --->   Operation 498 'getelementptr' 'DATA_x_addr_23' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_28 : Operation 499 [2/2] (1.20ns)   --->   "%DATA_x_load_8 = load i9 %DATA_x_addr_23" [data/benchmarks/trans_fft/transposed_fft.c:306]   --->   Operation 499 'load' 'DATA_x_load_8' <Predicate = (!icmp_ln301)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_28 : Operation 500 [1/1] (0.00ns)   --->   "%or_ln307 = or i9 %shl_ln6, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:307]   --->   Operation 500 'or' 'or_ln307' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_28 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln307_1 = zext i9 %or_ln307" [data/benchmarks/trans_fft/transposed_fft.c:307]   --->   Operation 501 'zext' 'zext_ln307_1' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_28 : Operation 502 [1/1] (0.00ns)   --->   "%DATA_x_addr_24 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln307_1" [data/benchmarks/trans_fft/transposed_fft.c:307]   --->   Operation 502 'getelementptr' 'DATA_x_addr_24' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_28 : Operation 503 [2/2] (1.20ns)   --->   "%DATA_x_load_9 = load i9 %DATA_x_addr_24" [data/benchmarks/trans_fft/transposed_fft.c:307]   --->   Operation 503 'load' 'DATA_x_load_9' <Predicate = (!icmp_ln301)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_28 : Operation 504 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln301, i7 %tid_6" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 504 'store' 'store_ln115' <Predicate = (!icmp_ln301)> <Delay = 0.38>
ST_28 : Operation 505 [1/1] (0.00ns)   --->   "%tid_7 = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 505 'alloca' 'tid_7' <Predicate = (icmp_ln301)> <Delay = 0.00>
ST_28 : Operation 506 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_7" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 506 'store' 'store_ln115' <Predicate = (icmp_ln301)> <Delay = 0.38>
ST_28 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln317 = br void %for.inc1304" [data/benchmarks/trans_fft/transposed_fft.c:317]   --->   Operation 507 'br' 'br_ln317' <Predicate = (icmp_ln301)> <Delay = 0.00>

State 29 <SV = 12> <Delay = 2.40>
ST_29 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln174_8 = zext i6 %offset_3" [data/benchmarks/trans_fft/transposed_fft.c:174]   --->   Operation 508 'zext' 'zext_ln174_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 509 [1/2] (1.20ns)   --->   "%DATA_x_load_8 = load i9 %DATA_x_addr_23" [data/benchmarks/trans_fft/transposed_fft.c:306]   --->   Operation 509 'load' 'DATA_x_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_29 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i6 %offset_3" [data/benchmarks/trans_fft/transposed_fft.c:306]   --->   Operation 510 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 511 [1/1] (0.00ns)   --->   "%smem_addr_32 = getelementptr i64 %smem, i64 0, i64 %zext_ln306" [data/benchmarks/trans_fft/transposed_fft.c:306]   --->   Operation 511 'getelementptr' 'smem_addr_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 512 [1/1] (1.20ns)   --->   "%store_ln306 = store i64 %DATA_x_load_8, i10 %smem_addr_32" [data/benchmarks/trans_fft/transposed_fft.c:306]   --->   Operation 512 'store' 'store_ln306' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_29 : Operation 513 [1/2] (1.20ns)   --->   "%DATA_x_load_9 = load i9 %DATA_x_addr_24" [data/benchmarks/trans_fft/transposed_fft.c:307]   --->   Operation 513 'load' 'DATA_x_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_29 : Operation 514 [1/1] (0.71ns)   --->   "%add_ln307 = add i9 %zext_ln174_8, i9 288" [data/benchmarks/trans_fft/transposed_fft.c:307]   --->   Operation 514 'add' 'add_ln307' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln307 = zext i9 %add_ln307" [data/benchmarks/trans_fft/transposed_fft.c:307]   --->   Operation 515 'zext' 'zext_ln307' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 516 [1/1] (0.00ns)   --->   "%smem_addr_33 = getelementptr i64 %smem, i64 0, i64 %zext_ln307" [data/benchmarks/trans_fft/transposed_fft.c:307]   --->   Operation 516 'getelementptr' 'smem_addr_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 517 [1/1] (1.20ns)   --->   "%store_ln307 = store i64 %DATA_x_load_9, i10 %smem_addr_33" [data/benchmarks/trans_fft/transposed_fft.c:307]   --->   Operation 517 'store' 'store_ln307' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_29 : Operation 518 [1/1] (0.00ns)   --->   "%or_ln308 = or i9 %shl_ln6, i9 4" [data/benchmarks/trans_fft/transposed_fft.c:308]   --->   Operation 518 'or' 'or_ln308' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln308_1 = zext i9 %or_ln308" [data/benchmarks/trans_fft/transposed_fft.c:308]   --->   Operation 519 'zext' 'zext_ln308_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 520 [1/1] (0.00ns)   --->   "%DATA_x_addr_25 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln308_1" [data/benchmarks/trans_fft/transposed_fft.c:308]   --->   Operation 520 'getelementptr' 'DATA_x_addr_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 521 [2/2] (1.20ns)   --->   "%DATA_x_load_10 = load i9 %DATA_x_addr_25" [data/benchmarks/trans_fft/transposed_fft.c:308]   --->   Operation 521 'load' 'DATA_x_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_29 : Operation 522 [1/1] (0.00ns)   --->   "%or_ln309 = or i9 %shl_ln6, i9 5" [data/benchmarks/trans_fft/transposed_fft.c:309]   --->   Operation 522 'or' 'or_ln309' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln309_1 = zext i9 %or_ln309" [data/benchmarks/trans_fft/transposed_fft.c:309]   --->   Operation 523 'zext' 'zext_ln309_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 524 [1/1] (0.00ns)   --->   "%DATA_x_addr_26 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln309_1" [data/benchmarks/trans_fft/transposed_fft.c:309]   --->   Operation 524 'getelementptr' 'DATA_x_addr_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 525 [2/2] (1.20ns)   --->   "%DATA_x_load_11 = load i9 %DATA_x_addr_26" [data/benchmarks/trans_fft/transposed_fft.c:309]   --->   Operation 525 'load' 'DATA_x_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 30 <SV = 13> <Delay = 2.40>
ST_30 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln174_7 = zext i6 %offset_3" [data/benchmarks/trans_fft/transposed_fft.c:174]   --->   Operation 526 'zext' 'zext_ln174_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 527 [1/2] (1.20ns)   --->   "%DATA_x_load_10 = load i9 %DATA_x_addr_25" [data/benchmarks/trans_fft/transposed_fft.c:308]   --->   Operation 527 'load' 'DATA_x_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_30 : Operation 528 [1/1] (0.70ns)   --->   "%add_ln308 = add i8 %zext_ln174_7, i8 72" [data/benchmarks/trans_fft/transposed_fft.c:308]   --->   Operation 528 'add' 'add_ln308' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i8 %add_ln308" [data/benchmarks/trans_fft/transposed_fft.c:308]   --->   Operation 529 'zext' 'zext_ln308' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 530 [1/1] (0.00ns)   --->   "%smem_addr_34 = getelementptr i64 %smem, i64 0, i64 %zext_ln308" [data/benchmarks/trans_fft/transposed_fft.c:308]   --->   Operation 530 'getelementptr' 'smem_addr_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 531 [1/1] (1.20ns)   --->   "%store_ln308 = store i64 %DATA_x_load_10, i10 %smem_addr_34" [data/benchmarks/trans_fft/transposed_fft.c:308]   --->   Operation 531 'store' 'store_ln308' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_30 : Operation 532 [1/2] (1.20ns)   --->   "%DATA_x_load_11 = load i9 %DATA_x_addr_26" [data/benchmarks/trans_fft/transposed_fft.c:309]   --->   Operation 532 'load' 'DATA_x_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_30 : Operation 533 [1/1] (0.71ns)   --->   "%add_ln309 = add i9 %zext_ln174_8, i9 360" [data/benchmarks/trans_fft/transposed_fft.c:309]   --->   Operation 533 'add' 'add_ln309' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i9 %add_ln309" [data/benchmarks/trans_fft/transposed_fft.c:309]   --->   Operation 534 'zext' 'zext_ln309' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 535 [1/1] (0.00ns)   --->   "%smem_addr_35 = getelementptr i64 %smem, i64 0, i64 %zext_ln309" [data/benchmarks/trans_fft/transposed_fft.c:309]   --->   Operation 535 'getelementptr' 'smem_addr_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 536 [1/1] (1.20ns)   --->   "%store_ln309 = store i64 %DATA_x_load_11, i10 %smem_addr_35" [data/benchmarks/trans_fft/transposed_fft.c:309]   --->   Operation 536 'store' 'store_ln309' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_30 : Operation 537 [1/1] (0.00ns)   --->   "%or_ln310 = or i9 %shl_ln6, i9 2" [data/benchmarks/trans_fft/transposed_fft.c:310]   --->   Operation 537 'or' 'or_ln310' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln310_1 = zext i9 %or_ln310" [data/benchmarks/trans_fft/transposed_fft.c:310]   --->   Operation 538 'zext' 'zext_ln310_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 539 [1/1] (0.00ns)   --->   "%DATA_x_addr_27 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln310_1" [data/benchmarks/trans_fft/transposed_fft.c:310]   --->   Operation 539 'getelementptr' 'DATA_x_addr_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 540 [2/2] (1.20ns)   --->   "%DATA_x_load_12 = load i9 %DATA_x_addr_27" [data/benchmarks/trans_fft/transposed_fft.c:310]   --->   Operation 540 'load' 'DATA_x_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_30 : Operation 541 [1/1] (0.00ns)   --->   "%or_ln311 = or i9 %shl_ln6, i9 3" [data/benchmarks/trans_fft/transposed_fft.c:311]   --->   Operation 541 'or' 'or_ln311' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i9 %or_ln311" [data/benchmarks/trans_fft/transposed_fft.c:311]   --->   Operation 542 'zext' 'zext_ln311' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 543 [1/1] (0.00ns)   --->   "%DATA_x_addr_28 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln311" [data/benchmarks/trans_fft/transposed_fft.c:311]   --->   Operation 543 'getelementptr' 'DATA_x_addr_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 544 [2/2] (1.20ns)   --->   "%DATA_x_load_13 = load i9 %DATA_x_addr_28" [data/benchmarks/trans_fft/transposed_fft.c:311]   --->   Operation 544 'load' 'DATA_x_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 31 <SV = 14> <Delay = 2.40>
ST_31 : Operation 545 [1/2] (1.20ns)   --->   "%DATA_x_load_12 = load i9 %DATA_x_addr_27" [data/benchmarks/trans_fft/transposed_fft.c:310]   --->   Operation 545 'load' 'DATA_x_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_31 : Operation 546 [1/1] (0.70ns)   --->   "%add_ln310 = add i8 %zext_ln174_7, i8 144" [data/benchmarks/trans_fft/transposed_fft.c:310]   --->   Operation 546 'add' 'add_ln310' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i8 %add_ln310" [data/benchmarks/trans_fft/transposed_fft.c:310]   --->   Operation 547 'zext' 'zext_ln310' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 548 [1/1] (0.00ns)   --->   "%smem_addr_36 = getelementptr i64 %smem, i64 0, i64 %zext_ln310" [data/benchmarks/trans_fft/transposed_fft.c:310]   --->   Operation 548 'getelementptr' 'smem_addr_36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 549 [1/1] (1.20ns)   --->   "%store_ln310 = store i64 %DATA_x_load_12, i10 %smem_addr_36" [data/benchmarks/trans_fft/transposed_fft.c:310]   --->   Operation 549 'store' 'store_ln310' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_31 : Operation 550 [1/2] (1.20ns)   --->   "%DATA_x_load_13 = load i9 %DATA_x_addr_28" [data/benchmarks/trans_fft/transposed_fft.c:311]   --->   Operation 550 'load' 'DATA_x_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_31 : Operation 551 [1/1] (0.70ns)   --->   "%add_ln311 = add i8 %zext_ln174_7, i8 176" [data/benchmarks/trans_fft/transposed_fft.c:311]   --->   Operation 551 'add' 'add_ln311' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln311 = sext i8 %add_ln311" [data/benchmarks/trans_fft/transposed_fft.c:311]   --->   Operation 552 'sext' 'sext_ln311' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln311_1 = zext i9 %sext_ln311" [data/benchmarks/trans_fft/transposed_fft.c:311]   --->   Operation 553 'zext' 'zext_ln311_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 554 [1/1] (0.00ns)   --->   "%smem_addr_37 = getelementptr i64 %smem, i64 0, i64 %zext_ln311_1" [data/benchmarks/trans_fft/transposed_fft.c:311]   --->   Operation 554 'getelementptr' 'smem_addr_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 555 [1/1] (1.20ns)   --->   "%store_ln311 = store i64 %DATA_x_load_13, i10 %smem_addr_37" [data/benchmarks/trans_fft/transposed_fft.c:311]   --->   Operation 555 'store' 'store_ln311' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_31 : Operation 556 [1/1] (0.00ns)   --->   "%or_ln312 = or i9 %shl_ln6, i9 6" [data/benchmarks/trans_fft/transposed_fft.c:312]   --->   Operation 556 'or' 'or_ln312' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln312_1 = zext i9 %or_ln312" [data/benchmarks/trans_fft/transposed_fft.c:312]   --->   Operation 557 'zext' 'zext_ln312_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 558 [1/1] (0.00ns)   --->   "%DATA_x_addr_29 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln312_1" [data/benchmarks/trans_fft/transposed_fft.c:312]   --->   Operation 558 'getelementptr' 'DATA_x_addr_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 559 [2/2] (1.20ns)   --->   "%DATA_x_load_14 = load i9 %DATA_x_addr_29" [data/benchmarks/trans_fft/transposed_fft.c:312]   --->   Operation 559 'load' 'DATA_x_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_31 : Operation 560 [1/1] (0.00ns)   --->   "%or_ln313 = or i9 %shl_ln6, i9 7" [data/benchmarks/trans_fft/transposed_fft.c:313]   --->   Operation 560 'or' 'or_ln313' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln313_1 = zext i9 %or_ln313" [data/benchmarks/trans_fft/transposed_fft.c:313]   --->   Operation 561 'zext' 'zext_ln313_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 562 [1/1] (0.00ns)   --->   "%DATA_x_addr_30 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln313_1" [data/benchmarks/trans_fft/transposed_fft.c:313]   --->   Operation 562 'getelementptr' 'DATA_x_addr_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 563 [2/2] (1.20ns)   --->   "%DATA_x_load_15 = load i9 %DATA_x_addr_30" [data/benchmarks/trans_fft/transposed_fft.c:313]   --->   Operation 563 'load' 'DATA_x_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 32 <SV = 15> <Delay = 2.40>
ST_32 : Operation 564 [1/1] (0.00ns)   --->   "%speclooptripcount_ln302 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/trans_fft/transposed_fft.c:302]   --->   Operation 564 'speclooptripcount' 'speclooptripcount_ln302' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 565 [1/1] (0.00ns)   --->   "%specloopname_ln314 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [data/benchmarks/trans_fft/transposed_fft.c:314]   --->   Operation 565 'specloopname' 'specloopname_ln314' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln174_6 = zext i6 %offset_3" [data/benchmarks/trans_fft/transposed_fft.c:174]   --->   Operation 566 'zext' 'zext_ln174_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 567 [1/2] (1.20ns)   --->   "%DATA_x_load_14 = load i9 %DATA_x_addr_29" [data/benchmarks/trans_fft/transposed_fft.c:312]   --->   Operation 567 'load' 'DATA_x_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_32 : Operation 568 [1/1] (0.71ns)   --->   "%add_ln312 = add i9 %zext_ln174_8, i9 216" [data/benchmarks/trans_fft/transposed_fft.c:312]   --->   Operation 568 'add' 'add_ln312' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln312 = zext i9 %add_ln312" [data/benchmarks/trans_fft/transposed_fft.c:312]   --->   Operation 569 'zext' 'zext_ln312' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 570 [1/1] (0.00ns)   --->   "%smem_addr_38 = getelementptr i64 %smem, i64 0, i64 %zext_ln312" [data/benchmarks/trans_fft/transposed_fft.c:312]   --->   Operation 570 'getelementptr' 'smem_addr_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 571 [1/1] (1.20ns)   --->   "%store_ln312 = store i64 %DATA_x_load_14, i10 %smem_addr_38" [data/benchmarks/trans_fft/transposed_fft.c:312]   --->   Operation 571 'store' 'store_ln312' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_32 : Operation 572 [1/2] (1.20ns)   --->   "%DATA_x_load_15 = load i9 %DATA_x_addr_30" [data/benchmarks/trans_fft/transposed_fft.c:313]   --->   Operation 572 'load' 'DATA_x_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_32 : Operation 573 [1/1] (0.72ns)   --->   "%add_ln313 = add i10 %zext_ln174_6, i10 504" [data/benchmarks/trans_fft/transposed_fft.c:313]   --->   Operation 573 'add' 'add_ln313' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i10 %add_ln313" [data/benchmarks/trans_fft/transposed_fft.c:313]   --->   Operation 574 'zext' 'zext_ln313' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 575 [1/1] (0.00ns)   --->   "%smem_addr_39 = getelementptr i64 %smem, i64 0, i64 %zext_ln313" [data/benchmarks/trans_fft/transposed_fft.c:313]   --->   Operation 575 'getelementptr' 'smem_addr_39' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 576 [1/1] (1.20ns)   --->   "%store_ln313 = store i64 %DATA_x_load_15, i10 %smem_addr_39" [data/benchmarks/trans_fft/transposed_fft.c:313]   --->   Operation 576 'store' 'store_ln313' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_32 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln301 = br void %for.inc1230" [data/benchmarks/trans_fft/transposed_fft.c:301]   --->   Operation 577 'br' 'br_ln301' <Predicate = true> <Delay = 0.00>

State 33 <SV = 12> <Delay = 1.91>
ST_33 : Operation 578 [1/1] (0.00ns)   --->   "%tid_14 = load i7 %tid_7" [data/benchmarks/trans_fft/transposed_fft.c:321]   --->   Operation 578 'load' 'tid_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 579 [1/1] (0.70ns)   --->   "%icmp_ln317 = icmp_eq  i7 %tid_14, i7 64" [data/benchmarks/trans_fft/transposed_fft.c:317]   --->   Operation 579 'icmp' 'icmp_ln317' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 580 [1/1] (0.70ns)   --->   "%add_ln317 = add i7 %tid_14, i7 1" [data/benchmarks/trans_fft/transposed_fft.c:317]   --->   Operation 580 'add' 'add_ln317' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %for.inc1304.split, void %for.inc1378.preheader" [data/benchmarks/trans_fft/transposed_fft.c:317]   --->   Operation 581 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %tid_14, i32 3, i32 5" [data/benchmarks/trans_fft/transposed_fft.c:321]   --->   Operation 582 'partselect' 'tmp_18' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_33 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i7 %tid_14" [data/benchmarks/trans_fft/transposed_fft.c:321]   --->   Operation 583 'trunc' 'trunc_ln321' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_33 : Operation 584 [1/1] (0.00ns)   --->   "%offset_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %tmp_18, i6 %trunc_ln321" [data/benchmarks/trans_fft/transposed_fft.c:321]   --->   Operation 584 'bitconcatenate' 'offset_4' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_33 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i9 %offset_4" [data/benchmarks/trans_fft/transposed_fft.c:321]   --->   Operation 585 'zext' 'zext_ln321' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_33 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln323 = zext i9 %offset_4" [data/benchmarks/trans_fft/transposed_fft.c:323]   --->   Operation 586 'zext' 'zext_ln323' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_33 : Operation 587 [1/1] (0.00ns)   --->   "%smem_addr_40 = getelementptr i64 %smem, i64 0, i64 %zext_ln323" [data/benchmarks/trans_fft/transposed_fft.c:323]   --->   Operation 587 'getelementptr' 'smem_addr_40' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_33 : Operation 588 [2/2] (1.20ns)   --->   "%smem_load_16 = load i10 %smem_addr_40" [data/benchmarks/trans_fft/transposed_fft.c:323]   --->   Operation 588 'load' 'smem_load_16' <Predicate = (!icmp_ln317)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_33 : Operation 589 [1/1] (0.71ns)   --->   "%add_ln324 = add i10 %zext_ln321, i10 32" [data/benchmarks/trans_fft/transposed_fft.c:324]   --->   Operation 589 'add' 'add_ln324' <Predicate = (!icmp_ln317)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i10 %add_ln324" [data/benchmarks/trans_fft/transposed_fft.c:324]   --->   Operation 590 'zext' 'zext_ln324' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_33 : Operation 591 [1/1] (0.00ns)   --->   "%smem_addr_41 = getelementptr i64 %smem, i64 0, i64 %zext_ln324" [data/benchmarks/trans_fft/transposed_fft.c:324]   --->   Operation 591 'getelementptr' 'smem_addr_41' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_33 : Operation 592 [2/2] (1.20ns)   --->   "%smem_load_17 = load i10 %smem_addr_41" [data/benchmarks/trans_fft/transposed_fft.c:324]   --->   Operation 592 'load' 'smem_load_17' <Predicate = (!icmp_ln317)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_33 : Operation 593 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln317, i7 %tid_7" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 593 'store' 'store_ln115' <Predicate = (!icmp_ln317)> <Delay = 0.38>
ST_33 : Operation 594 [1/1] (0.00ns)   --->   "%tid_8 = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 594 'alloca' 'tid_8' <Predicate = (icmp_ln317)> <Delay = 0.00>
ST_33 : Operation 595 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_8" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 595 'store' 'store_ln115' <Predicate = (icmp_ln317)> <Delay = 0.38>
ST_33 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln334 = br void %for.inc1378" [data/benchmarks/trans_fft/transposed_fft.c:334]   --->   Operation 596 'br' 'br_ln334' <Predicate = (icmp_ln317)> <Delay = 0.00>

State 34 <SV = 13> <Delay = 2.40>
ST_34 : Operation 597 [1/2] (1.20ns)   --->   "%smem_load_16 = load i10 %smem_addr_40" [data/benchmarks/trans_fft/transposed_fft.c:323]   --->   Operation 597 'load' 'smem_load_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_34 : Operation 598 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln321, i3 0" [data/benchmarks/trans_fft/transposed_fft.c:323]   --->   Operation 598 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln323_1 = zext i9 %shl_ln7" [data/benchmarks/trans_fft/transposed_fft.c:323]   --->   Operation 599 'zext' 'zext_ln323_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 600 [1/1] (0.00ns)   --->   "%DATA_x_addr_31 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln323_1" [data/benchmarks/trans_fft/transposed_fft.c:323]   --->   Operation 600 'getelementptr' 'DATA_x_addr_31' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 601 [1/1] (1.20ns)   --->   "%store_ln323 = store i64 %smem_load_16, i9 %DATA_x_addr_31" [data/benchmarks/trans_fft/transposed_fft.c:323]   --->   Operation 601 'store' 'store_ln323' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_34 : Operation 602 [1/2] (1.20ns)   --->   "%smem_load_17 = load i10 %smem_addr_41" [data/benchmarks/trans_fft/transposed_fft.c:324]   --->   Operation 602 'load' 'smem_load_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_34 : Operation 603 [1/1] (0.00ns)   --->   "%or_ln324 = or i9 %shl_ln7, i9 4" [data/benchmarks/trans_fft/transposed_fft.c:324]   --->   Operation 603 'or' 'or_ln324' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln324_1 = zext i9 %or_ln324" [data/benchmarks/trans_fft/transposed_fft.c:324]   --->   Operation 604 'zext' 'zext_ln324_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 605 [1/1] (0.00ns)   --->   "%DATA_x_addr_32 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln324_1" [data/benchmarks/trans_fft/transposed_fft.c:324]   --->   Operation 605 'getelementptr' 'DATA_x_addr_32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 606 [1/1] (1.20ns)   --->   "%store_ln324 = store i64 %smem_load_17, i9 %DATA_x_addr_32" [data/benchmarks/trans_fft/transposed_fft.c:324]   --->   Operation 606 'store' 'store_ln324' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_34 : Operation 607 [1/1] (0.71ns)   --->   "%add_ln325 = add i10 %zext_ln321, i10 8" [data/benchmarks/trans_fft/transposed_fft.c:325]   --->   Operation 607 'add' 'add_ln325' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i10 %add_ln325" [data/benchmarks/trans_fft/transposed_fft.c:325]   --->   Operation 608 'zext' 'zext_ln325' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 609 [1/1] (0.00ns)   --->   "%smem_addr_42 = getelementptr i64 %smem, i64 0, i64 %zext_ln325" [data/benchmarks/trans_fft/transposed_fft.c:325]   --->   Operation 609 'getelementptr' 'smem_addr_42' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 610 [2/2] (1.20ns)   --->   "%smem_load_18 = load i10 %smem_addr_42" [data/benchmarks/trans_fft/transposed_fft.c:325]   --->   Operation 610 'load' 'smem_load_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_34 : Operation 611 [1/1] (0.71ns)   --->   "%add_ln326 = add i10 %zext_ln321, i10 40" [data/benchmarks/trans_fft/transposed_fft.c:326]   --->   Operation 611 'add' 'add_ln326' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln326 = zext i10 %add_ln326" [data/benchmarks/trans_fft/transposed_fft.c:326]   --->   Operation 612 'zext' 'zext_ln326' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 613 [1/1] (0.00ns)   --->   "%smem_addr_43 = getelementptr i64 %smem, i64 0, i64 %zext_ln326" [data/benchmarks/trans_fft/transposed_fft.c:326]   --->   Operation 613 'getelementptr' 'smem_addr_43' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 614 [2/2] (1.20ns)   --->   "%smem_load_19 = load i10 %smem_addr_43" [data/benchmarks/trans_fft/transposed_fft.c:326]   --->   Operation 614 'load' 'smem_load_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>

State 35 <SV = 14> <Delay = 2.40>
ST_35 : Operation 615 [1/2] (1.20ns)   --->   "%smem_load_18 = load i10 %smem_addr_42" [data/benchmarks/trans_fft/transposed_fft.c:325]   --->   Operation 615 'load' 'smem_load_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_35 : Operation 616 [1/1] (0.00ns)   --->   "%or_ln325 = or i9 %shl_ln7, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:325]   --->   Operation 616 'or' 'or_ln325' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln325_1 = zext i9 %or_ln325" [data/benchmarks/trans_fft/transposed_fft.c:325]   --->   Operation 617 'zext' 'zext_ln325_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 618 [1/1] (0.00ns)   --->   "%DATA_x_addr_33 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln325_1" [data/benchmarks/trans_fft/transposed_fft.c:325]   --->   Operation 618 'getelementptr' 'DATA_x_addr_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 619 [1/1] (1.20ns)   --->   "%store_ln325 = store i64 %smem_load_18, i9 %DATA_x_addr_33" [data/benchmarks/trans_fft/transposed_fft.c:325]   --->   Operation 619 'store' 'store_ln325' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_35 : Operation 620 [1/2] (1.20ns)   --->   "%smem_load_19 = load i10 %smem_addr_43" [data/benchmarks/trans_fft/transposed_fft.c:326]   --->   Operation 620 'load' 'smem_load_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_35 : Operation 621 [1/1] (0.00ns)   --->   "%or_ln326 = or i9 %shl_ln7, i9 5" [data/benchmarks/trans_fft/transposed_fft.c:326]   --->   Operation 621 'or' 'or_ln326' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln326_1 = zext i9 %or_ln326" [data/benchmarks/trans_fft/transposed_fft.c:326]   --->   Operation 622 'zext' 'zext_ln326_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 623 [1/1] (0.00ns)   --->   "%DATA_x_addr_34 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln326_1" [data/benchmarks/trans_fft/transposed_fft.c:326]   --->   Operation 623 'getelementptr' 'DATA_x_addr_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 624 [1/1] (1.20ns)   --->   "%store_ln326 = store i64 %smem_load_19, i9 %DATA_x_addr_34" [data/benchmarks/trans_fft/transposed_fft.c:326]   --->   Operation 624 'store' 'store_ln326' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_35 : Operation 625 [1/1] (0.71ns)   --->   "%add_ln327 = add i10 %zext_ln321, i10 16" [data/benchmarks/trans_fft/transposed_fft.c:327]   --->   Operation 625 'add' 'add_ln327' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i10 %add_ln327" [data/benchmarks/trans_fft/transposed_fft.c:327]   --->   Operation 626 'zext' 'zext_ln327' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 627 [1/1] (0.00ns)   --->   "%smem_addr_44 = getelementptr i64 %smem, i64 0, i64 %zext_ln327" [data/benchmarks/trans_fft/transposed_fft.c:327]   --->   Operation 627 'getelementptr' 'smem_addr_44' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 628 [2/2] (1.20ns)   --->   "%smem_load_20 = load i10 %smem_addr_44" [data/benchmarks/trans_fft/transposed_fft.c:327]   --->   Operation 628 'load' 'smem_load_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_35 : Operation 629 [1/1] (0.71ns)   --->   "%add_ln328 = add i10 %zext_ln321, i10 48" [data/benchmarks/trans_fft/transposed_fft.c:328]   --->   Operation 629 'add' 'add_ln328' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i10 %add_ln328" [data/benchmarks/trans_fft/transposed_fft.c:328]   --->   Operation 630 'zext' 'zext_ln328' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 631 [1/1] (0.00ns)   --->   "%smem_addr_45 = getelementptr i64 %smem, i64 0, i64 %zext_ln328" [data/benchmarks/trans_fft/transposed_fft.c:328]   --->   Operation 631 'getelementptr' 'smem_addr_45' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 632 [2/2] (1.20ns)   --->   "%smem_load_21 = load i10 %smem_addr_45" [data/benchmarks/trans_fft/transposed_fft.c:328]   --->   Operation 632 'load' 'smem_load_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>

State 36 <SV = 15> <Delay = 2.40>
ST_36 : Operation 633 [1/2] (1.20ns)   --->   "%smem_load_20 = load i10 %smem_addr_44" [data/benchmarks/trans_fft/transposed_fft.c:327]   --->   Operation 633 'load' 'smem_load_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_36 : Operation 634 [1/1] (0.00ns)   --->   "%or_ln327 = or i9 %shl_ln7, i9 2" [data/benchmarks/trans_fft/transposed_fft.c:327]   --->   Operation 634 'or' 'or_ln327' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln327_1 = zext i9 %or_ln327" [data/benchmarks/trans_fft/transposed_fft.c:327]   --->   Operation 635 'zext' 'zext_ln327_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 636 [1/1] (0.00ns)   --->   "%DATA_x_addr_35 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln327_1" [data/benchmarks/trans_fft/transposed_fft.c:327]   --->   Operation 636 'getelementptr' 'DATA_x_addr_35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 637 [1/1] (1.20ns)   --->   "%store_ln327 = store i64 %smem_load_20, i9 %DATA_x_addr_35" [data/benchmarks/trans_fft/transposed_fft.c:327]   --->   Operation 637 'store' 'store_ln327' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_36 : Operation 638 [1/2] (1.20ns)   --->   "%smem_load_21 = load i10 %smem_addr_45" [data/benchmarks/trans_fft/transposed_fft.c:328]   --->   Operation 638 'load' 'smem_load_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_36 : Operation 639 [1/1] (0.00ns)   --->   "%or_ln328 = or i9 %shl_ln7, i9 6" [data/benchmarks/trans_fft/transposed_fft.c:328]   --->   Operation 639 'or' 'or_ln328' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln328_1 = zext i9 %or_ln328" [data/benchmarks/trans_fft/transposed_fft.c:328]   --->   Operation 640 'zext' 'zext_ln328_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 641 [1/1] (0.00ns)   --->   "%DATA_x_addr_36 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln328_1" [data/benchmarks/trans_fft/transposed_fft.c:328]   --->   Operation 641 'getelementptr' 'DATA_x_addr_36' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 642 [1/1] (1.20ns)   --->   "%store_ln328 = store i64 %smem_load_21, i9 %DATA_x_addr_36" [data/benchmarks/trans_fft/transposed_fft.c:328]   --->   Operation 642 'store' 'store_ln328' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_36 : Operation 643 [1/1] (0.71ns)   --->   "%add_ln329 = add i10 %zext_ln321, i10 24" [data/benchmarks/trans_fft/transposed_fft.c:329]   --->   Operation 643 'add' 'add_ln329' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i10 %add_ln329" [data/benchmarks/trans_fft/transposed_fft.c:329]   --->   Operation 644 'zext' 'zext_ln329' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 645 [1/1] (0.00ns)   --->   "%smem_addr_46 = getelementptr i64 %smem, i64 0, i64 %zext_ln329" [data/benchmarks/trans_fft/transposed_fft.c:329]   --->   Operation 645 'getelementptr' 'smem_addr_46' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 646 [2/2] (1.20ns)   --->   "%smem_load_22 = load i10 %smem_addr_46" [data/benchmarks/trans_fft/transposed_fft.c:329]   --->   Operation 646 'load' 'smem_load_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_36 : Operation 647 [1/1] (0.71ns)   --->   "%add_ln330 = add i10 %zext_ln321, i10 56" [data/benchmarks/trans_fft/transposed_fft.c:330]   --->   Operation 647 'add' 'add_ln330' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i10 %add_ln330" [data/benchmarks/trans_fft/transposed_fft.c:330]   --->   Operation 648 'zext' 'zext_ln330' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 649 [1/1] (0.00ns)   --->   "%smem_addr_47 = getelementptr i64 %smem, i64 0, i64 %zext_ln330" [data/benchmarks/trans_fft/transposed_fft.c:330]   --->   Operation 649 'getelementptr' 'smem_addr_47' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 650 [2/2] (1.20ns)   --->   "%smem_load_23 = load i10 %smem_addr_47" [data/benchmarks/trans_fft/transposed_fft.c:330]   --->   Operation 650 'load' 'smem_load_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>

State 37 <SV = 16> <Delay = 2.40>
ST_37 : Operation 651 [1/1] (0.00ns)   --->   "%speclooptripcount_ln318 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/trans_fft/transposed_fft.c:318]   --->   Operation 651 'speclooptripcount' 'speclooptripcount_ln318' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 652 [1/1] (0.00ns)   --->   "%specloopname_ln331 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/trans_fft/transposed_fft.c:331]   --->   Operation 652 'specloopname' 'specloopname_ln331' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 653 [1/2] (1.20ns)   --->   "%smem_load_22 = load i10 %smem_addr_46" [data/benchmarks/trans_fft/transposed_fft.c:329]   --->   Operation 653 'load' 'smem_load_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_37 : Operation 654 [1/1] (0.00ns)   --->   "%or_ln329 = or i9 %shl_ln7, i9 3" [data/benchmarks/trans_fft/transposed_fft.c:329]   --->   Operation 654 'or' 'or_ln329' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln329_1 = zext i9 %or_ln329" [data/benchmarks/trans_fft/transposed_fft.c:329]   --->   Operation 655 'zext' 'zext_ln329_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 656 [1/1] (0.00ns)   --->   "%DATA_x_addr_37 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln329_1" [data/benchmarks/trans_fft/transposed_fft.c:329]   --->   Operation 656 'getelementptr' 'DATA_x_addr_37' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 657 [1/1] (1.20ns)   --->   "%store_ln329 = store i64 %smem_load_22, i9 %DATA_x_addr_37" [data/benchmarks/trans_fft/transposed_fft.c:329]   --->   Operation 657 'store' 'store_ln329' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_37 : Operation 658 [1/2] (1.20ns)   --->   "%smem_load_23 = load i10 %smem_addr_47" [data/benchmarks/trans_fft/transposed_fft.c:330]   --->   Operation 658 'load' 'smem_load_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_37 : Operation 659 [1/1] (0.00ns)   --->   "%or_ln330 = or i9 %shl_ln7, i9 7" [data/benchmarks/trans_fft/transposed_fft.c:330]   --->   Operation 659 'or' 'or_ln330' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln330_1 = zext i9 %or_ln330" [data/benchmarks/trans_fft/transposed_fft.c:330]   --->   Operation 660 'zext' 'zext_ln330_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 661 [1/1] (0.00ns)   --->   "%DATA_x_addr_38 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln330_1" [data/benchmarks/trans_fft/transposed_fft.c:330]   --->   Operation 661 'getelementptr' 'DATA_x_addr_38' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 662 [1/1] (1.20ns)   --->   "%store_ln330 = store i64 %smem_load_23, i9 %DATA_x_addr_38" [data/benchmarks/trans_fft/transposed_fft.c:330]   --->   Operation 662 'store' 'store_ln330' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_37 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln317 = br void %for.inc1304" [data/benchmarks/trans_fft/transposed_fft.c:317]   --->   Operation 663 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>

State 38 <SV = 13> <Delay = 1.20>
ST_38 : Operation 664 [1/1] (0.00ns)   --->   "%tid_15 = load i7 %tid_8" [data/benchmarks/trans_fft/transposed_fft.c:336]   --->   Operation 664 'load' 'tid_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 665 [1/1] (0.70ns)   --->   "%icmp_ln334 = icmp_eq  i7 %tid_15, i7 64" [data/benchmarks/trans_fft/transposed_fft.c:334]   --->   Operation 665 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 666 [1/1] (0.70ns)   --->   "%add_ln334 = add i7 %tid_15, i7 1" [data/benchmarks/trans_fft/transposed_fft.c:334]   --->   Operation 666 'add' 'add_ln334' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 667 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %icmp_ln334, void %for.inc1378.split, void %for.inc1470.preheader" [data/benchmarks/trans_fft/transposed_fft.c:334]   --->   Operation 667 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 668 [1/1] (0.00ns)   --->   "%offset_5 = trunc i7 %tid_15" [data/benchmarks/trans_fft/transposed_fft.c:336]   --->   Operation 668 'trunc' 'offset_5' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 669 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset_5, i3 0" [data/benchmarks/trans_fft/transposed_fft.c:340]   --->   Operation 669 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln340_1 = zext i9 %shl_ln8" [data/benchmarks/trans_fft/transposed_fft.c:340]   --->   Operation 670 'zext' 'zext_ln340_1' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 671 [1/1] (0.00ns)   --->   "%DATA_y_addr_23 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln340_1" [data/benchmarks/trans_fft/transposed_fft.c:340]   --->   Operation 671 'getelementptr' 'DATA_y_addr_23' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 672 [2/2] (1.20ns)   --->   "%DATA_y_load_8 = load i9 %DATA_y_addr_23" [data/benchmarks/trans_fft/transposed_fft.c:340]   --->   Operation 672 'load' 'DATA_y_load_8' <Predicate = (!icmp_ln334)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_38 : Operation 673 [1/1] (0.00ns)   --->   "%or_ln341 = or i9 %shl_ln8, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:341]   --->   Operation 673 'or' 'or_ln341' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i9 %or_ln341" [data/benchmarks/trans_fft/transposed_fft.c:341]   --->   Operation 674 'zext' 'zext_ln341_1' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 675 [1/1] (0.00ns)   --->   "%DATA_y_addr_24 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln341_1" [data/benchmarks/trans_fft/transposed_fft.c:341]   --->   Operation 675 'getelementptr' 'DATA_y_addr_24' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 676 [2/2] (1.20ns)   --->   "%DATA_y_load_9 = load i9 %DATA_y_addr_24" [data/benchmarks/trans_fft/transposed_fft.c:341]   --->   Operation 676 'load' 'DATA_y_load_9' <Predicate = (!icmp_ln334)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_38 : Operation 677 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln334, i7 %tid_8" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 677 'store' 'store_ln115' <Predicate = (!icmp_ln334)> <Delay = 0.38>
ST_38 : Operation 678 [1/1] (0.00ns)   --->   "%p_phi24 = alloca i32 1"   --->   Operation 678 'alloca' 'p_phi24' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 679 [1/1] (0.00ns)   --->   "%p_phi23 = alloca i32 1"   --->   Operation 679 'alloca' 'p_phi23' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 680 [1/1] (0.00ns)   --->   "%p_phi22 = alloca i32 1"   --->   Operation 680 'alloca' 'p_phi22' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 681 [1/1] (0.00ns)   --->   "%p_phi21 = alloca i32 1"   --->   Operation 681 'alloca' 'p_phi21' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 682 [1/1] (0.00ns)   --->   "%p_phi20 = alloca i32 1"   --->   Operation 682 'alloca' 'p_phi20' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 683 [1/1] (0.00ns)   --->   "%p_phi19 = alloca i32 1"   --->   Operation 683 'alloca' 'p_phi19' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 684 [1/1] (0.00ns)   --->   "%p_phi18 = alloca i32 1"   --->   Operation 684 'alloca' 'p_phi18' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 685 [1/1] (0.00ns)   --->   "%p_phi = alloca i32 1"   --->   Operation 685 'alloca' 'p_phi' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 686 [1/1] (0.00ns)   --->   "%tid_9 = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 686 'alloca' 'tid_9' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_38 : Operation 687 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_9" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 687 'store' 'store_ln115' <Predicate = (icmp_ln334)> <Delay = 0.38>
ST_38 : Operation 688 [1/1] (0.00ns)   --->   "%br_ln350 = br void %for.inc1470" [data/benchmarks/trans_fft/transposed_fft.c:350]   --->   Operation 688 'br' 'br_ln350' <Predicate = (icmp_ln334)> <Delay = 0.00>

State 39 <SV = 14> <Delay = 2.40>
ST_39 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln174_11 = zext i6 %offset_5" [data/benchmarks/trans_fft/transposed_fft.c:174]   --->   Operation 689 'zext' 'zext_ln174_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 690 [1/2] (1.20ns)   --->   "%DATA_y_load_8 = load i9 %DATA_y_addr_23" [data/benchmarks/trans_fft/transposed_fft.c:340]   --->   Operation 690 'load' 'DATA_y_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_39 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i6 %offset_5" [data/benchmarks/trans_fft/transposed_fft.c:340]   --->   Operation 691 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 692 [1/1] (0.00ns)   --->   "%smem_addr_48 = getelementptr i64 %smem, i64 0, i64 %zext_ln340" [data/benchmarks/trans_fft/transposed_fft.c:340]   --->   Operation 692 'getelementptr' 'smem_addr_48' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 693 [1/1] (1.20ns)   --->   "%store_ln340 = store i64 %DATA_y_load_8, i10 %smem_addr_48" [data/benchmarks/trans_fft/transposed_fft.c:340]   --->   Operation 693 'store' 'store_ln340' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_39 : Operation 694 [1/2] (1.20ns)   --->   "%DATA_y_load_9 = load i9 %DATA_y_addr_24" [data/benchmarks/trans_fft/transposed_fft.c:341]   --->   Operation 694 'load' 'DATA_y_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_39 : Operation 695 [1/1] (0.71ns)   --->   "%add_ln341 = add i9 %zext_ln174_11, i9 288" [data/benchmarks/trans_fft/transposed_fft.c:341]   --->   Operation 695 'add' 'add_ln341' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i9 %add_ln341" [data/benchmarks/trans_fft/transposed_fft.c:341]   --->   Operation 696 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 697 [1/1] (0.00ns)   --->   "%smem_addr_49 = getelementptr i64 %smem, i64 0, i64 %zext_ln341" [data/benchmarks/trans_fft/transposed_fft.c:341]   --->   Operation 697 'getelementptr' 'smem_addr_49' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 698 [1/1] (1.20ns)   --->   "%store_ln341 = store i64 %DATA_y_load_9, i10 %smem_addr_49" [data/benchmarks/trans_fft/transposed_fft.c:341]   --->   Operation 698 'store' 'store_ln341' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_39 : Operation 699 [1/1] (0.00ns)   --->   "%or_ln342 = or i9 %shl_ln8, i9 4" [data/benchmarks/trans_fft/transposed_fft.c:342]   --->   Operation 699 'or' 'or_ln342' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln342_1 = zext i9 %or_ln342" [data/benchmarks/trans_fft/transposed_fft.c:342]   --->   Operation 700 'zext' 'zext_ln342_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 701 [1/1] (0.00ns)   --->   "%DATA_y_addr_25 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln342_1" [data/benchmarks/trans_fft/transposed_fft.c:342]   --->   Operation 701 'getelementptr' 'DATA_y_addr_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 702 [2/2] (1.20ns)   --->   "%DATA_y_load_10 = load i9 %DATA_y_addr_25" [data/benchmarks/trans_fft/transposed_fft.c:342]   --->   Operation 702 'load' 'DATA_y_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_39 : Operation 703 [1/1] (0.00ns)   --->   "%or_ln343 = or i9 %shl_ln8, i9 5" [data/benchmarks/trans_fft/transposed_fft.c:343]   --->   Operation 703 'or' 'or_ln343' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln343_1 = zext i9 %or_ln343" [data/benchmarks/trans_fft/transposed_fft.c:343]   --->   Operation 704 'zext' 'zext_ln343_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 705 [1/1] (0.00ns)   --->   "%DATA_y_addr_26 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln343_1" [data/benchmarks/trans_fft/transposed_fft.c:343]   --->   Operation 705 'getelementptr' 'DATA_y_addr_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 706 [2/2] (1.20ns)   --->   "%DATA_y_load_11 = load i9 %DATA_y_addr_26" [data/benchmarks/trans_fft/transposed_fft.c:343]   --->   Operation 706 'load' 'DATA_y_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 40 <SV = 15> <Delay = 2.40>
ST_40 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln174_10 = zext i6 %offset_5" [data/benchmarks/trans_fft/transposed_fft.c:174]   --->   Operation 707 'zext' 'zext_ln174_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 708 [1/2] (1.20ns)   --->   "%DATA_y_load_10 = load i9 %DATA_y_addr_25" [data/benchmarks/trans_fft/transposed_fft.c:342]   --->   Operation 708 'load' 'DATA_y_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_40 : Operation 709 [1/1] (0.70ns)   --->   "%add_ln342 = add i8 %zext_ln174_10, i8 72" [data/benchmarks/trans_fft/transposed_fft.c:342]   --->   Operation 709 'add' 'add_ln342' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i8 %add_ln342" [data/benchmarks/trans_fft/transposed_fft.c:342]   --->   Operation 710 'zext' 'zext_ln342' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 711 [1/1] (0.00ns)   --->   "%smem_addr_50 = getelementptr i64 %smem, i64 0, i64 %zext_ln342" [data/benchmarks/trans_fft/transposed_fft.c:342]   --->   Operation 711 'getelementptr' 'smem_addr_50' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 712 [1/1] (1.20ns)   --->   "%store_ln342 = store i64 %DATA_y_load_10, i10 %smem_addr_50" [data/benchmarks/trans_fft/transposed_fft.c:342]   --->   Operation 712 'store' 'store_ln342' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_40 : Operation 713 [1/2] (1.20ns)   --->   "%DATA_y_load_11 = load i9 %DATA_y_addr_26" [data/benchmarks/trans_fft/transposed_fft.c:343]   --->   Operation 713 'load' 'DATA_y_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_40 : Operation 714 [1/1] (0.71ns)   --->   "%add_ln343 = add i9 %zext_ln174_11, i9 360" [data/benchmarks/trans_fft/transposed_fft.c:343]   --->   Operation 714 'add' 'add_ln343' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln343 = zext i9 %add_ln343" [data/benchmarks/trans_fft/transposed_fft.c:343]   --->   Operation 715 'zext' 'zext_ln343' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 716 [1/1] (0.00ns)   --->   "%smem_addr_51 = getelementptr i64 %smem, i64 0, i64 %zext_ln343" [data/benchmarks/trans_fft/transposed_fft.c:343]   --->   Operation 716 'getelementptr' 'smem_addr_51' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 717 [1/1] (1.20ns)   --->   "%store_ln343 = store i64 %DATA_y_load_11, i10 %smem_addr_51" [data/benchmarks/trans_fft/transposed_fft.c:343]   --->   Operation 717 'store' 'store_ln343' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_40 : Operation 718 [1/1] (0.00ns)   --->   "%or_ln344 = or i9 %shl_ln8, i9 2" [data/benchmarks/trans_fft/transposed_fft.c:344]   --->   Operation 718 'or' 'or_ln344' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln344_1 = zext i9 %or_ln344" [data/benchmarks/trans_fft/transposed_fft.c:344]   --->   Operation 719 'zext' 'zext_ln344_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 720 [1/1] (0.00ns)   --->   "%DATA_y_addr_27 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln344_1" [data/benchmarks/trans_fft/transposed_fft.c:344]   --->   Operation 720 'getelementptr' 'DATA_y_addr_27' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 721 [2/2] (1.20ns)   --->   "%DATA_y_load_12 = load i9 %DATA_y_addr_27" [data/benchmarks/trans_fft/transposed_fft.c:344]   --->   Operation 721 'load' 'DATA_y_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_40 : Operation 722 [1/1] (0.00ns)   --->   "%or_ln345 = or i9 %shl_ln8, i9 3" [data/benchmarks/trans_fft/transposed_fft.c:345]   --->   Operation 722 'or' 'or_ln345' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i9 %or_ln345" [data/benchmarks/trans_fft/transposed_fft.c:345]   --->   Operation 723 'zext' 'zext_ln345' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 724 [1/1] (0.00ns)   --->   "%DATA_y_addr_28 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln345" [data/benchmarks/trans_fft/transposed_fft.c:345]   --->   Operation 724 'getelementptr' 'DATA_y_addr_28' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 725 [2/2] (1.20ns)   --->   "%DATA_y_load_13 = load i9 %DATA_y_addr_28" [data/benchmarks/trans_fft/transposed_fft.c:345]   --->   Operation 725 'load' 'DATA_y_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 41 <SV = 16> <Delay = 2.40>
ST_41 : Operation 726 [1/2] (1.20ns)   --->   "%DATA_y_load_12 = load i9 %DATA_y_addr_27" [data/benchmarks/trans_fft/transposed_fft.c:344]   --->   Operation 726 'load' 'DATA_y_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 727 [1/1] (0.70ns)   --->   "%add_ln344 = add i8 %zext_ln174_10, i8 144" [data/benchmarks/trans_fft/transposed_fft.c:344]   --->   Operation 727 'add' 'add_ln344' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i8 %add_ln344" [data/benchmarks/trans_fft/transposed_fft.c:344]   --->   Operation 728 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 729 [1/1] (0.00ns)   --->   "%smem_addr_52 = getelementptr i64 %smem, i64 0, i64 %zext_ln344" [data/benchmarks/trans_fft/transposed_fft.c:344]   --->   Operation 729 'getelementptr' 'smem_addr_52' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 730 [1/1] (1.20ns)   --->   "%store_ln344 = store i64 %DATA_y_load_12, i10 %smem_addr_52" [data/benchmarks/trans_fft/transposed_fft.c:344]   --->   Operation 730 'store' 'store_ln344' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_41 : Operation 731 [1/2] (1.20ns)   --->   "%DATA_y_load_13 = load i9 %DATA_y_addr_28" [data/benchmarks/trans_fft/transposed_fft.c:345]   --->   Operation 731 'load' 'DATA_y_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 732 [1/1] (0.70ns)   --->   "%add_ln345 = add i8 %zext_ln174_10, i8 176" [data/benchmarks/trans_fft/transposed_fft.c:345]   --->   Operation 732 'add' 'add_ln345' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i8 %add_ln345" [data/benchmarks/trans_fft/transposed_fft.c:345]   --->   Operation 733 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln345_1 = zext i9 %sext_ln345" [data/benchmarks/trans_fft/transposed_fft.c:345]   --->   Operation 734 'zext' 'zext_ln345_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 735 [1/1] (0.00ns)   --->   "%smem_addr_53 = getelementptr i64 %smem, i64 0, i64 %zext_ln345_1" [data/benchmarks/trans_fft/transposed_fft.c:345]   --->   Operation 735 'getelementptr' 'smem_addr_53' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 736 [1/1] (1.20ns)   --->   "%store_ln345 = store i64 %DATA_y_load_13, i10 %smem_addr_53" [data/benchmarks/trans_fft/transposed_fft.c:345]   --->   Operation 736 'store' 'store_ln345' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_41 : Operation 737 [1/1] (0.00ns)   --->   "%or_ln346 = or i9 %shl_ln8, i9 6" [data/benchmarks/trans_fft/transposed_fft.c:346]   --->   Operation 737 'or' 'or_ln346' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i9 %or_ln346" [data/benchmarks/trans_fft/transposed_fft.c:346]   --->   Operation 738 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 739 [1/1] (0.00ns)   --->   "%DATA_y_addr_29 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln346_1" [data/benchmarks/trans_fft/transposed_fft.c:346]   --->   Operation 739 'getelementptr' 'DATA_y_addr_29' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 740 [2/2] (1.20ns)   --->   "%DATA_y_load_14 = load i9 %DATA_y_addr_29" [data/benchmarks/trans_fft/transposed_fft.c:346]   --->   Operation 740 'load' 'DATA_y_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 741 [1/1] (0.00ns)   --->   "%or_ln347 = or i9 %shl_ln8, i9 7" [data/benchmarks/trans_fft/transposed_fft.c:347]   --->   Operation 741 'or' 'or_ln347' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln347_1 = zext i9 %or_ln347" [data/benchmarks/trans_fft/transposed_fft.c:347]   --->   Operation 742 'zext' 'zext_ln347_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 743 [1/1] (0.00ns)   --->   "%DATA_y_addr_30 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln347_1" [data/benchmarks/trans_fft/transposed_fft.c:347]   --->   Operation 743 'getelementptr' 'DATA_y_addr_30' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 744 [2/2] (1.20ns)   --->   "%DATA_y_load_15 = load i9 %DATA_y_addr_30" [data/benchmarks/trans_fft/transposed_fft.c:347]   --->   Operation 744 'load' 'DATA_y_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 42 <SV = 17> <Delay = 2.40>
ST_42 : Operation 745 [1/1] (0.00ns)   --->   "%speclooptripcount_ln335 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/trans_fft/transposed_fft.c:335]   --->   Operation 745 'speclooptripcount' 'speclooptripcount_ln335' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 746 [1/1] (0.00ns)   --->   "%specloopname_ln348 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [data/benchmarks/trans_fft/transposed_fft.c:348]   --->   Operation 746 'specloopname' 'specloopname_ln348' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln174_9 = zext i6 %offset_5" [data/benchmarks/trans_fft/transposed_fft.c:174]   --->   Operation 747 'zext' 'zext_ln174_9' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 748 [1/2] (1.20ns)   --->   "%DATA_y_load_14 = load i9 %DATA_y_addr_29" [data/benchmarks/trans_fft/transposed_fft.c:346]   --->   Operation 748 'load' 'DATA_y_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 749 [1/1] (0.71ns)   --->   "%add_ln346 = add i9 %zext_ln174_11, i9 216" [data/benchmarks/trans_fft/transposed_fft.c:346]   --->   Operation 749 'add' 'add_ln346' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i9 %add_ln346" [data/benchmarks/trans_fft/transposed_fft.c:346]   --->   Operation 750 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 751 [1/1] (0.00ns)   --->   "%smem_addr_54 = getelementptr i64 %smem, i64 0, i64 %zext_ln346" [data/benchmarks/trans_fft/transposed_fft.c:346]   --->   Operation 751 'getelementptr' 'smem_addr_54' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 752 [1/1] (1.20ns)   --->   "%store_ln346 = store i64 %DATA_y_load_14, i10 %smem_addr_54" [data/benchmarks/trans_fft/transposed_fft.c:346]   --->   Operation 752 'store' 'store_ln346' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_42 : Operation 753 [1/2] (1.20ns)   --->   "%DATA_y_load_15 = load i9 %DATA_y_addr_30" [data/benchmarks/trans_fft/transposed_fft.c:347]   --->   Operation 753 'load' 'DATA_y_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 754 [1/1] (0.72ns)   --->   "%add_ln347 = add i10 %zext_ln174_9, i10 504" [data/benchmarks/trans_fft/transposed_fft.c:347]   --->   Operation 754 'add' 'add_ln347' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i10 %add_ln347" [data/benchmarks/trans_fft/transposed_fft.c:347]   --->   Operation 755 'zext' 'zext_ln347' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 756 [1/1] (0.00ns)   --->   "%smem_addr_55 = getelementptr i64 %smem, i64 0, i64 %zext_ln347" [data/benchmarks/trans_fft/transposed_fft.c:347]   --->   Operation 756 'getelementptr' 'smem_addr_55' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 757 [1/1] (1.20ns)   --->   "%store_ln347 = store i64 %DATA_y_load_15, i10 %smem_addr_55" [data/benchmarks/trans_fft/transposed_fft.c:347]   --->   Operation 757 'store' 'store_ln347' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_42 : Operation 758 [1/1] (0.00ns)   --->   "%br_ln334 = br void %for.inc1378" [data/benchmarks/trans_fft/transposed_fft.c:334]   --->   Operation 758 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>

State 43 <SV = 14> <Delay = 1.91>
ST_43 : Operation 759 [1/1] (0.00ns)   --->   "%tid_16 = load i7 %tid_9" [data/benchmarks/trans_fft/transposed_fft.c:352]   --->   Operation 759 'load' 'tid_16' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 760 [1/1] (0.70ns)   --->   "%icmp_ln350 = icmp_eq  i7 %tid_16, i7 64" [data/benchmarks/trans_fft/transposed_fft.c:350]   --->   Operation 760 'icmp' 'icmp_ln350' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 761 [1/1] (0.70ns)   --->   "%add_ln350 = add i7 %tid_16, i7 1" [data/benchmarks/trans_fft/transposed_fft.c:350]   --->   Operation 761 'add' 'add_ln350' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 762 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %icmp_ln350, void %for.inc1470.split, void %loop11" [data/benchmarks/trans_fft/transposed_fft.c:350]   --->   Operation 762 'br' 'br_ln350' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln352 = trunc i7 %tid_16" [data/benchmarks/trans_fft/transposed_fft.c:352]   --->   Operation 763 'trunc' 'trunc_ln352' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_43 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %tid_16, i32 3, i32 5" [data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 764 'partselect' 'tmp_s' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_43 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %tmp_s, i6 %trunc_ln352" [data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 765 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_43 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i9 %tmp_2" [data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 766 'zext' 'zext_ln364' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_43 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i9 %tmp_2" [data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 767 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_43 : Operation 768 [1/1] (0.00ns)   --->   "%smem_addr_56 = getelementptr i64 %smem, i64 0, i64 %zext_ln104_1" [data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 768 'getelementptr' 'smem_addr_56' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_43 : Operation 769 [2/2] (1.20ns)   --->   "%smem_load_24 = load i10 %smem_addr_56" [data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 769 'load' 'smem_load_24' <Predicate = (!icmp_ln350)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_43 : Operation 770 [1/1] (0.71ns)   --->   "%add_ln105_1 = add i10 %zext_ln364, i10 8" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 770 'add' 'add_ln105_1' <Predicate = (!icmp_ln350)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i10 %add_ln105_1" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 771 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_43 : Operation 772 [1/1] (0.00ns)   --->   "%smem_addr_57 = getelementptr i64 %smem, i64 0, i64 %zext_ln105_1" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 772 'getelementptr' 'smem_addr_57' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_43 : Operation 773 [2/2] (1.20ns)   --->   "%smem_load_25 = load i10 %smem_addr_57" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 773 'load' 'smem_load_25' <Predicate = (!icmp_ln350)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_43 : Operation 774 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln350, i7 %tid_9" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 774 'store' 'store_ln115' <Predicate = (!icmp_ln350)> <Delay = 0.38>
ST_43 : Operation 775 [1/1] (0.00ns)   --->   "%tid_10 = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 775 'alloca' 'tid_10' <Predicate = (icmp_ln350)> <Delay = 0.00>
ST_43 : Operation 776 [1/1] (0.00ns)   --->   "%p_phi18_load = load i64 %p_phi18" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 776 'load' 'p_phi18_load' <Predicate = (icmp_ln350)> <Delay = 0.00>
ST_43 : Operation 777 [1/1] (0.00ns)   --->   "%p_phi_load = load i64 %p_phi" [data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 777 'load' 'p_phi_load' <Predicate = (icmp_ln350)> <Delay = 0.00>
ST_43 : Operation 778 [1/1] (0.71ns)   --->   "%store_ln104 = store i64 %p_phi_load, i3 %data_y_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 778 'store' 'store_ln104' <Predicate = (icmp_ln350)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_43 : Operation 779 [1/1] (0.71ns)   --->   "%store_ln105 = store i64 %p_phi18_load, i3 %data_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 779 'store' 'store_ln105' <Predicate = (icmp_ln350)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_43 : Operation 780 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_10" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 780 'store' 'store_ln115' <Predicate = (icmp_ln350)> <Delay = 0.38>

State 44 <SV = 15> <Delay = 2.40>
ST_44 : Operation 781 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln352, i3 0" [data/benchmarks/trans_fft/transposed_fft.c:352]   --->   Operation 781 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i9 %shl_ln9" [data/benchmarks/trans_fft/transposed_fft.c:352]   --->   Operation 782 'zext' 'zext_ln352' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 783 [1/1] (0.00ns)   --->   "%DATA_y_addr_31 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln352" [data/benchmarks/trans_fft/transposed_fft.c:352]   --->   Operation 783 'getelementptr' 'DATA_y_addr_31' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 784 [1/1] (0.00ns)   --->   "%or_ln353 = or i9 %shl_ln9, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:353]   --->   Operation 784 'or' 'or_ln353' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln353 = zext i9 %or_ln353" [data/benchmarks/trans_fft/transposed_fft.c:353]   --->   Operation 785 'zext' 'zext_ln353' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 786 [1/1] (0.00ns)   --->   "%DATA_y_addr_32 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln353" [data/benchmarks/trans_fft/transposed_fft.c:353]   --->   Operation 786 'getelementptr' 'DATA_y_addr_32' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 787 [1/2] (1.20ns)   --->   "%smem_load_24 = load i10 %smem_addr_56" [data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 787 'load' 'smem_load_24' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_44 : Operation 788 [1/2] (1.20ns)   --->   "%smem_load_25 = load i10 %smem_addr_57" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 788 'load' 'smem_load_25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_44 : Operation 789 [1/1] (0.71ns)   --->   "%add_ln106_1 = add i10 %zext_ln364, i10 16" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 789 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i10 %add_ln106_1" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 790 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 791 [1/1] (0.00ns)   --->   "%smem_addr_58 = getelementptr i64 %smem, i64 0, i64 %zext_ln106_1" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 791 'getelementptr' 'smem_addr_58' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 792 [2/2] (1.20ns)   --->   "%smem_load_26 = load i10 %smem_addr_58" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 792 'load' 'smem_load_26' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_44 : Operation 793 [1/1] (0.71ns)   --->   "%add_ln107_1 = add i10 %zext_ln364, i10 24" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 793 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i10 %add_ln107_1" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 794 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 795 [1/1] (0.00ns)   --->   "%smem_addr_59 = getelementptr i64 %smem, i64 0, i64 %zext_ln107_1" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 795 'getelementptr' 'smem_addr_59' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 796 [2/2] (1.20ns)   --->   "%smem_load_27 = load i10 %smem_addr_59" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 796 'load' 'smem_load_27' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_44 : Operation 797 [1/1] (1.20ns)   --->   "%store_ln366 = store i64 %smem_load_24, i9 %DATA_y_addr_31" [data/benchmarks/trans_fft/transposed_fft.c:366]   --->   Operation 797 'store' 'store_ln366' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_44 : Operation 798 [1/1] (1.20ns)   --->   "%store_ln367 = store i64 %smem_load_25, i9 %DATA_y_addr_32" [data/benchmarks/trans_fft/transposed_fft.c:367]   --->   Operation 798 'store' 'store_ln367' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_44 : Operation 799 [1/1] (0.00ns)   --->   "%store_ln104 = store i64 %smem_load_24, i64 %p_phi" [data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 799 'store' 'store_ln104' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 800 [1/1] (0.00ns)   --->   "%store_ln105 = store i64 %smem_load_25, i64 %p_phi18" [data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 800 'store' 'store_ln105' <Predicate = true> <Delay = 0.00>

State 45 <SV = 16> <Delay = 2.40>
ST_45 : Operation 801 [1/1] (0.00ns)   --->   "%or_ln354 = or i9 %shl_ln9, i9 2" [data/benchmarks/trans_fft/transposed_fft.c:354]   --->   Operation 801 'or' 'or_ln354' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln354 = zext i9 %or_ln354" [data/benchmarks/trans_fft/transposed_fft.c:354]   --->   Operation 802 'zext' 'zext_ln354' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 803 [1/1] (0.00ns)   --->   "%DATA_y_addr_33 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln354" [data/benchmarks/trans_fft/transposed_fft.c:354]   --->   Operation 803 'getelementptr' 'DATA_y_addr_33' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 804 [1/1] (0.00ns)   --->   "%or_ln355 = or i9 %shl_ln9, i9 3" [data/benchmarks/trans_fft/transposed_fft.c:355]   --->   Operation 804 'or' 'or_ln355' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln355 = zext i9 %or_ln355" [data/benchmarks/trans_fft/transposed_fft.c:355]   --->   Operation 805 'zext' 'zext_ln355' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 806 [1/1] (0.00ns)   --->   "%DATA_y_addr_34 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln355" [data/benchmarks/trans_fft/transposed_fft.c:355]   --->   Operation 806 'getelementptr' 'DATA_y_addr_34' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 807 [1/2] (1.20ns)   --->   "%smem_load_26 = load i10 %smem_addr_58" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 807 'load' 'smem_load_26' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_45 : Operation 808 [1/2] (1.20ns)   --->   "%smem_load_27 = load i10 %smem_addr_59" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 808 'load' 'smem_load_27' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_45 : Operation 809 [1/1] (0.71ns)   --->   "%add_ln108_1 = add i10 %zext_ln364, i10 32" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 809 'add' 'add_ln108_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i10 %add_ln108_1" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 810 'zext' 'zext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 811 [1/1] (0.00ns)   --->   "%smem_addr_60 = getelementptr i64 %smem, i64 0, i64 %zext_ln108_1" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 811 'getelementptr' 'smem_addr_60' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 812 [2/2] (1.20ns)   --->   "%smem_load_28 = load i10 %smem_addr_60" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 812 'load' 'smem_load_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_45 : Operation 813 [1/1] (0.71ns)   --->   "%add_ln109_1 = add i10 %zext_ln364, i10 40" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 813 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i10 %add_ln109_1" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 814 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 815 [1/1] (0.00ns)   --->   "%smem_addr_61 = getelementptr i64 %smem, i64 0, i64 %zext_ln109_1" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 815 'getelementptr' 'smem_addr_61' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 816 [2/2] (1.20ns)   --->   "%smem_load_29 = load i10 %smem_addr_61" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 816 'load' 'smem_load_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_45 : Operation 817 [1/1] (1.20ns)   --->   "%store_ln368 = store i64 %smem_load_26, i9 %DATA_y_addr_33" [data/benchmarks/trans_fft/transposed_fft.c:368]   --->   Operation 817 'store' 'store_ln368' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_45 : Operation 818 [1/1] (1.20ns)   --->   "%store_ln369 = store i64 %smem_load_27, i9 %DATA_y_addr_34" [data/benchmarks/trans_fft/transposed_fft.c:369]   --->   Operation 818 'store' 'store_ln369' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_45 : Operation 819 [1/1] (0.00ns)   --->   "%store_ln106 = store i64 %smem_load_26, i64 %p_phi19" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 819 'store' 'store_ln106' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 820 [1/1] (0.00ns)   --->   "%store_ln107 = store i64 %smem_load_27, i64 %p_phi20" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 820 'store' 'store_ln107' <Predicate = true> <Delay = 0.00>

State 46 <SV = 17> <Delay = 2.40>
ST_46 : Operation 821 [1/1] (0.00ns)   --->   "%or_ln356 = or i9 %shl_ln9, i9 4" [data/benchmarks/trans_fft/transposed_fft.c:356]   --->   Operation 821 'or' 'or_ln356' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i9 %or_ln356" [data/benchmarks/trans_fft/transposed_fft.c:356]   --->   Operation 822 'zext' 'zext_ln356' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 823 [1/1] (0.00ns)   --->   "%DATA_y_addr_35 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln356" [data/benchmarks/trans_fft/transposed_fft.c:356]   --->   Operation 823 'getelementptr' 'DATA_y_addr_35' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 824 [1/1] (0.00ns)   --->   "%or_ln357 = or i9 %shl_ln9, i9 5" [data/benchmarks/trans_fft/transposed_fft.c:357]   --->   Operation 824 'or' 'or_ln357' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i9 %or_ln357" [data/benchmarks/trans_fft/transposed_fft.c:357]   --->   Operation 825 'zext' 'zext_ln357' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 826 [1/1] (0.00ns)   --->   "%DATA_y_addr_36 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln357" [data/benchmarks/trans_fft/transposed_fft.c:357]   --->   Operation 826 'getelementptr' 'DATA_y_addr_36' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 827 [1/2] (1.20ns)   --->   "%smem_load_28 = load i10 %smem_addr_60" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 827 'load' 'smem_load_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_46 : Operation 828 [1/2] (1.20ns)   --->   "%smem_load_29 = load i10 %smem_addr_61" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 828 'load' 'smem_load_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_46 : Operation 829 [1/1] (0.71ns)   --->   "%add_ln110_1 = add i10 %zext_ln364, i10 48" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 829 'add' 'add_ln110_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i10 %add_ln110_1" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 830 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 831 [1/1] (0.00ns)   --->   "%smem_addr_62 = getelementptr i64 %smem, i64 0, i64 %zext_ln110_1" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 831 'getelementptr' 'smem_addr_62' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 832 [2/2] (1.20ns)   --->   "%smem_load_30 = load i10 %smem_addr_62" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 832 'load' 'smem_load_30' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_46 : Operation 833 [1/1] (0.71ns)   --->   "%add_ln111_1 = add i10 %zext_ln364, i10 56" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 833 'add' 'add_ln111_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i10 %add_ln111_1" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 834 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 835 [1/1] (0.00ns)   --->   "%smem_addr_63 = getelementptr i64 %smem, i64 0, i64 %zext_ln111_1" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 835 'getelementptr' 'smem_addr_63' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 836 [2/2] (1.20ns)   --->   "%smem_load_31 = load i10 %smem_addr_63" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 836 'load' 'smem_load_31' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_46 : Operation 837 [1/1] (1.20ns)   --->   "%store_ln370 = store i64 %smem_load_28, i9 %DATA_y_addr_35" [data/benchmarks/trans_fft/transposed_fft.c:370]   --->   Operation 837 'store' 'store_ln370' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_46 : Operation 838 [1/1] (1.20ns)   --->   "%store_ln371 = store i64 %smem_load_29, i9 %DATA_y_addr_36" [data/benchmarks/trans_fft/transposed_fft.c:371]   --->   Operation 838 'store' 'store_ln371' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_46 : Operation 839 [1/1] (0.00ns)   --->   "%store_ln108 = store i64 %smem_load_28, i64 %p_phi21" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 839 'store' 'store_ln108' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 840 [1/1] (0.00ns)   --->   "%store_ln109 = store i64 %smem_load_29, i64 %p_phi22" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 840 'store' 'store_ln109' <Predicate = true> <Delay = 0.00>

State 47 <SV = 18> <Delay = 2.40>
ST_47 : Operation 841 [1/1] (0.00ns)   --->   "%speclooptripcount_ln351 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/trans_fft/transposed_fft.c:351]   --->   Operation 841 'speclooptripcount' 'speclooptripcount_ln351' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 842 [1/1] (0.00ns)   --->   "%specloopname_ln374 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/trans_fft/transposed_fft.c:374]   --->   Operation 842 'specloopname' 'specloopname_ln374' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 843 [1/1] (0.00ns)   --->   "%or_ln358 = or i9 %shl_ln9, i9 6" [data/benchmarks/trans_fft/transposed_fft.c:358]   --->   Operation 843 'or' 'or_ln358' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln358 = zext i9 %or_ln358" [data/benchmarks/trans_fft/transposed_fft.c:358]   --->   Operation 844 'zext' 'zext_ln358' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 845 [1/1] (0.00ns)   --->   "%DATA_y_addr_37 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln358" [data/benchmarks/trans_fft/transposed_fft.c:358]   --->   Operation 845 'getelementptr' 'DATA_y_addr_37' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 846 [1/1] (0.00ns)   --->   "%or_ln359 = or i9 %shl_ln9, i9 7" [data/benchmarks/trans_fft/transposed_fft.c:359]   --->   Operation 846 'or' 'or_ln359' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln359 = zext i9 %or_ln359" [data/benchmarks/trans_fft/transposed_fft.c:359]   --->   Operation 847 'zext' 'zext_ln359' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 848 [1/1] (0.00ns)   --->   "%DATA_y_addr_38 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln359" [data/benchmarks/trans_fft/transposed_fft.c:359]   --->   Operation 848 'getelementptr' 'DATA_y_addr_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 849 [1/2] (1.20ns)   --->   "%smem_load_30 = load i10 %smem_addr_62" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 849 'load' 'smem_load_30' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_47 : Operation 850 [1/2] (1.20ns)   --->   "%smem_load_31 = load i10 %smem_addr_63" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 850 'load' 'smem_load_31' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_47 : Operation 851 [1/1] (1.20ns)   --->   "%store_ln372 = store i64 %smem_load_30, i9 %DATA_y_addr_37" [data/benchmarks/trans_fft/transposed_fft.c:372]   --->   Operation 851 'store' 'store_ln372' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_47 : Operation 852 [1/1] (1.20ns)   --->   "%store_ln373 = store i64 %smem_load_31, i9 %DATA_y_addr_38" [data/benchmarks/trans_fft/transposed_fft.c:373]   --->   Operation 852 'store' 'store_ln373' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_47 : Operation 853 [1/1] (0.00ns)   --->   "%store_ln110 = store i64 %smem_load_30, i64 %p_phi23" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 853 'store' 'store_ln110' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 854 [1/1] (0.00ns)   --->   "%store_ln111 = store i64 %smem_load_31, i64 %p_phi24" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 854 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 855 [1/1] (0.00ns)   --->   "%br_ln350 = br void %for.inc1470" [data/benchmarks/trans_fft/transposed_fft.c:350]   --->   Operation 855 'br' 'br_ln350' <Predicate = true> <Delay = 0.00>

State 48 <SV = 15> <Delay = 0.71>
ST_48 : Operation 856 [1/1] (0.00ns)   --->   "%p_phi20_load = load i64 %p_phi20" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 856 'load' 'p_phi20_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 857 [1/1] (0.00ns)   --->   "%p_phi19_load = load i64 %p_phi19" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 857 'load' 'p_phi19_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 858 [1/1] (0.71ns)   --->   "%store_ln106 = store i64 %p_phi19_load, i3 %data_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 858 'store' 'store_ln106' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_48 : Operation 859 [1/1] (0.71ns)   --->   "%store_ln107 = store i64 %p_phi20_load, i3 %data_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:107->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 859 'store' 'store_ln107' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 49 <SV = 16> <Delay = 0.71>
ST_49 : Operation 860 [1/1] (0.00ns)   --->   "%p_phi22_load = load i64 %p_phi22" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 860 'load' 'p_phi22_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 861 [1/1] (0.00ns)   --->   "%p_phi21_load = load i64 %p_phi21" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 861 'load' 'p_phi21_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 862 [1/1] (0.71ns)   --->   "%store_ln108 = store i64 %p_phi21_load, i3 %data_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 862 'store' 'store_ln108' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_49 : Operation 863 [1/1] (0.71ns)   --->   "%store_ln109 = store i64 %p_phi22_load, i3 %data_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:109->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 863 'store' 'store_ln109' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 50 <SV = 17> <Delay = 0.71>
ST_50 : Operation 864 [1/1] (0.00ns)   --->   "%p_phi24_load = load i64 %p_phi24" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 864 'load' 'p_phi24_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 865 [1/1] (0.00ns)   --->   "%p_phi23_load = load i64 %p_phi23" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 865 'load' 'p_phi23_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 866 [1/1] (0.71ns)   --->   "%store_ln110 = store i64 %p_phi23_load, i3 %data_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 866 'store' 'store_ln110' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_50 : Operation 867 [1/1] (0.71ns)   --->   "%store_ln111 = store i64 %p_phi24_load, i3 %data_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:111->data/benchmarks/trans_fft/transposed_fft.c:364]   --->   Operation 867 'store' 'store_ln111' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_50 : Operation 868 [1/1] (0.00ns)   --->   "%br_ln376 = br void %for.inc1935" [data/benchmarks/trans_fft/transposed_fft.c:376]   --->   Operation 868 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>

State 51 <SV = 18> <Delay = 1.20>
ST_51 : Operation 869 [1/1] (0.00ns)   --->   "%tid_17 = load i7 %tid_10" [data/benchmarks/trans_fft/transposed_fft.c:379]   --->   Operation 869 'load' 'tid_17' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 870 [1/1] (0.70ns)   --->   "%icmp_ln376 = icmp_eq  i7 %tid_17, i7 64" [data/benchmarks/trans_fft/transposed_fft.c:376]   --->   Operation 870 'icmp' 'icmp_ln376' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 871 [1/1] (0.70ns)   --->   "%add_ln376 = add i7 %tid_17, i7 1" [data/benchmarks/trans_fft/transposed_fft.c:376]   --->   Operation 871 'add' 'add_ln376' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 872 [1/1] (0.00ns)   --->   "%br_ln376 = br i1 %icmp_ln376, void %for.inc1935.split, void %for.end1937" [data/benchmarks/trans_fft/transposed_fft.c:376]   --->   Operation 872 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln379 = trunc i7 %tid_17" [data/benchmarks/trans_fft/transposed_fft.c:379]   --->   Operation 873 'trunc' 'trunc_ln379' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_51 : Operation 874 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln379, i3 0" [data/benchmarks/trans_fft/transposed_fft.c:379]   --->   Operation 874 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_51 : Operation 875 [1/1] (0.00ns)   --->   "%or_ln380 = or i9 %shl_ln, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:380]   --->   Operation 875 'or' 'or_ln380' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_51 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i9 %or_ln380" [data/benchmarks/trans_fft/transposed_fft.c:380]   --->   Operation 876 'zext' 'zext_ln380' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_51 : Operation 877 [1/1] (0.00ns)   --->   "%DATA_y_addr_40 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln380" [data/benchmarks/trans_fft/transposed_fft.c:380]   --->   Operation 877 'getelementptr' 'DATA_y_addr_40' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_51 : Operation 878 [2/2] (1.20ns)   --->   "%c0_y_17 = load i9 %DATA_y_addr_40" [data/benchmarks/trans_fft/transposed_fft.c:380]   --->   Operation 878 'load' 'c0_y_17' <Predicate = (!icmp_ln376)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_51 : Operation 879 [1/1] (0.00ns)   --->   "%or_ln382 = or i9 %shl_ln, i9 3" [data/benchmarks/trans_fft/transposed_fft.c:382]   --->   Operation 879 'or' 'or_ln382' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_51 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln382 = zext i9 %or_ln382" [data/benchmarks/trans_fft/transposed_fft.c:382]   --->   Operation 880 'zext' 'zext_ln382' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_51 : Operation 881 [1/1] (0.00ns)   --->   "%DATA_y_addr_42 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln382" [data/benchmarks/trans_fft/transposed_fft.c:382]   --->   Operation 881 'getelementptr' 'DATA_y_addr_42' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_51 : Operation 882 [2/2] (1.20ns)   --->   "%c0_y_19 = load i9 %DATA_y_addr_42" [data/benchmarks/trans_fft/transposed_fft.c:382]   --->   Operation 882 'load' 'c0_y_19' <Predicate = (!icmp_ln376)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_51 : Operation 883 [1/1] (0.00ns)   --->   "%DATA_x_addr_40 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln380" [data/benchmarks/trans_fft/transposed_fft.c:389]   --->   Operation 883 'getelementptr' 'DATA_x_addr_40' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_51 : Operation 884 [2/2] (1.20ns)   --->   "%c0_x_17 = load i9 %DATA_x_addr_40" [data/benchmarks/trans_fft/transposed_fft.c:389]   --->   Operation 884 'load' 'c0_x_17' <Predicate = (!icmp_ln376)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_51 : Operation 885 [1/1] (0.00ns)   --->   "%DATA_x_addr_42 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln382" [data/benchmarks/trans_fft/transposed_fft.c:391]   --->   Operation 885 'getelementptr' 'DATA_x_addr_42' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_51 : Operation 886 [2/2] (1.20ns)   --->   "%c0_x_19 = load i9 %DATA_x_addr_42" [data/benchmarks/trans_fft/transposed_fft.c:391]   --->   Operation 886 'load' 'c0_x_19' <Predicate = (!icmp_ln376)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_51 : Operation 887 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln376, i7 %tid_10" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 887 'store' 'store_ln115' <Predicate = (!icmp_ln376)> <Delay = 0.38>
ST_51 : Operation 888 [1/1] (0.00ns)   --->   "%ret_ln419 = ret" [data/benchmarks/trans_fft/transposed_fft.c:419]   --->   Operation 888 'ret' 'ret_ln419' <Predicate = (icmp_ln376)> <Delay = 0.00>

State 52 <SV = 19> <Delay = 1.20>
ST_52 : Operation 889 [1/2] (1.20ns)   --->   "%c0_y_17 = load i9 %DATA_y_addr_40" [data/benchmarks/trans_fft/transposed_fft.c:380]   --->   Operation 889 'load' 'c0_y_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_52 : Operation 890 [1/2] (1.20ns)   --->   "%c0_y_19 = load i9 %DATA_y_addr_42" [data/benchmarks/trans_fft/transposed_fft.c:382]   --->   Operation 890 'load' 'c0_y_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_52 : Operation 891 [1/1] (0.00ns)   --->   "%or_ln384 = or i9 %shl_ln, i9 5" [data/benchmarks/trans_fft/transposed_fft.c:384]   --->   Operation 891 'or' 'or_ln384' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln384 = zext i9 %or_ln384" [data/benchmarks/trans_fft/transposed_fft.c:384]   --->   Operation 892 'zext' 'zext_ln384' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 893 [1/1] (0.00ns)   --->   "%DATA_y_addr_44 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln384" [data/benchmarks/trans_fft/transposed_fft.c:384]   --->   Operation 893 'getelementptr' 'DATA_y_addr_44' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 894 [2/2] (1.20ns)   --->   "%DATA_y_load_21 = load i9 %DATA_y_addr_44" [data/benchmarks/trans_fft/transposed_fft.c:384]   --->   Operation 894 'load' 'DATA_y_load_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_52 : Operation 895 [1/1] (0.00ns)   --->   "%or_ln386 = or i9 %shl_ln, i9 7" [data/benchmarks/trans_fft/transposed_fft.c:386]   --->   Operation 895 'or' 'or_ln386' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i9 %or_ln386" [data/benchmarks/trans_fft/transposed_fft.c:386]   --->   Operation 896 'zext' 'zext_ln386' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 897 [1/1] (0.00ns)   --->   "%DATA_y_addr_46 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln386" [data/benchmarks/trans_fft/transposed_fft.c:386]   --->   Operation 897 'getelementptr' 'DATA_y_addr_46' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 898 [2/2] (1.20ns)   --->   "%DATA_y_load_23 = load i9 %DATA_y_addr_46" [data/benchmarks/trans_fft/transposed_fft.c:386]   --->   Operation 898 'load' 'DATA_y_load_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_52 : Operation 899 [1/2] (1.20ns)   --->   "%c0_x_17 = load i9 %DATA_x_addr_40" [data/benchmarks/trans_fft/transposed_fft.c:389]   --->   Operation 899 'load' 'c0_x_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_52 : Operation 900 [1/2] (1.20ns)   --->   "%c0_x_19 = load i9 %DATA_x_addr_42" [data/benchmarks/trans_fft/transposed_fft.c:391]   --->   Operation 900 'load' 'c0_x_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_52 : Operation 901 [1/1] (0.00ns)   --->   "%DATA_x_addr_44 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln384" [data/benchmarks/trans_fft/transposed_fft.c:393]   --->   Operation 901 'getelementptr' 'DATA_x_addr_44' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 902 [2/2] (1.20ns)   --->   "%DATA_x_load_21 = load i9 %DATA_x_addr_44" [data/benchmarks/trans_fft/transposed_fft.c:393]   --->   Operation 902 'load' 'DATA_x_load_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_52 : Operation 903 [1/1] (0.00ns)   --->   "%DATA_x_addr_46 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln386" [data/benchmarks/trans_fft/transposed_fft.c:395]   --->   Operation 903 'getelementptr' 'DATA_x_addr_46' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 904 [2/2] (1.20ns)   --->   "%DATA_x_load_23 = load i9 %DATA_x_addr_46" [data/benchmarks/trans_fft/transposed_fft.c:395]   --->   Operation 904 'load' 'DATA_x_load_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 53 <SV = 20> <Delay = 5.53>
ST_53 : Operation 905 [1/1] (0.00ns)   --->   "%or_ln381 = or i9 %shl_ln, i9 2" [data/benchmarks/trans_fft/transposed_fft.c:381]   --->   Operation 905 'or' 'or_ln381' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i9 %or_ln381" [data/benchmarks/trans_fft/transposed_fft.c:381]   --->   Operation 906 'zext' 'zext_ln381' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 907 [1/1] (0.00ns)   --->   "%DATA_y_addr_41 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln381" [data/benchmarks/trans_fft/transposed_fft.c:381]   --->   Operation 907 'getelementptr' 'DATA_y_addr_41' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 908 [2/2] (1.20ns)   --->   "%c0_y_18 = load i9 %DATA_y_addr_41" [data/benchmarks/trans_fft/transposed_fft.c:381]   --->   Operation 908 'load' 'c0_y_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_53 : Operation 909 [1/2] (1.20ns)   --->   "%DATA_y_load_21 = load i9 %DATA_y_addr_44" [data/benchmarks/trans_fft/transposed_fft.c:384]   --->   Operation 909 'load' 'DATA_y_load_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_53 : Operation 910 [1/1] (0.00ns)   --->   "%or_ln385 = or i9 %shl_ln, i9 6" [data/benchmarks/trans_fft/transposed_fft.c:385]   --->   Operation 910 'or' 'or_ln385' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln385 = zext i9 %or_ln385" [data/benchmarks/trans_fft/transposed_fft.c:385]   --->   Operation 911 'zext' 'zext_ln385' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 912 [1/1] (0.00ns)   --->   "%DATA_y_addr_45 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln385" [data/benchmarks/trans_fft/transposed_fft.c:385]   --->   Operation 912 'getelementptr' 'DATA_y_addr_45' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 913 [2/2] (1.20ns)   --->   "%DATA_y_load_22 = load i9 %DATA_y_addr_45" [data/benchmarks/trans_fft/transposed_fft.c:385]   --->   Operation 913 'load' 'DATA_y_load_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_53 : Operation 914 [1/2] (1.20ns)   --->   "%DATA_y_load_23 = load i9 %DATA_y_addr_46" [data/benchmarks/trans_fft/transposed_fft.c:386]   --->   Operation 914 'load' 'DATA_y_load_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_53 : Operation 915 [1/1] (0.00ns)   --->   "%DATA_x_addr_41 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln381" [data/benchmarks/trans_fft/transposed_fft.c:390]   --->   Operation 915 'getelementptr' 'DATA_x_addr_41' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 916 [2/2] (1.20ns)   --->   "%c0_x_18 = load i9 %DATA_x_addr_41" [data/benchmarks/trans_fft/transposed_fft.c:390]   --->   Operation 916 'load' 'c0_x_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_53 : Operation 917 [1/2] (1.20ns)   --->   "%DATA_x_load_21 = load i9 %DATA_x_addr_44" [data/benchmarks/trans_fft/transposed_fft.c:393]   --->   Operation 917 'load' 'DATA_x_load_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_53 : Operation 918 [1/1] (0.00ns)   --->   "%DATA_x_addr_45 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln385" [data/benchmarks/trans_fft/transposed_fft.c:394]   --->   Operation 918 'getelementptr' 'DATA_x_addr_45' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 919 [2/2] (1.20ns)   --->   "%DATA_x_load_22 = load i9 %DATA_x_addr_45" [data/benchmarks/trans_fft/transposed_fft.c:394]   --->   Operation 919 'load' 'DATA_x_load_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_53 : Operation 920 [1/2] (1.20ns)   --->   "%DATA_x_load_23 = load i9 %DATA_x_addr_46" [data/benchmarks/trans_fft/transposed_fft.c:395]   --->   Operation 920 'load' 'DATA_x_load_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_53 : Operation 921 [4/4] (4.33ns)   --->   "%c0_x_2 = dadd i64 %c0_x_17, i64 %DATA_x_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 921 'dadd' 'c0_x_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 922 [4/4] (4.33ns)   --->   "%c0_y_2 = dadd i64 %c0_y_17, i64 %DATA_y_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 922 'dadd' 'c0_y_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 923 [4/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_17, i64 %DATA_x_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 923 'dsub' 'tmp_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 924 [4/4] (4.33ns)   --->   "%sub = dsub i64 %c0_y_17, i64 %DATA_y_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 924 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 925 [4/4] (4.33ns)   --->   "%add20 = dadd i64 %c0_x_19, i64 %DATA_x_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 925 'dadd' 'add20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 926 [4/4] (4.33ns)   --->   "%add21 = dadd i64 %c0_y_19, i64 %DATA_y_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 926 'dadd' 'add21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 927 [4/4] (4.33ns)   --->   "%tmp_1_4 = dsub i64 %c0_x_19, i64 %DATA_x_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 927 'dsub' 'tmp_1_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 928 [4/4] (4.33ns)   --->   "%sub21 = dsub i64 %c0_y_19, i64 %DATA_y_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 928 'dsub' 'sub21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 21> <Delay = 5.53>
ST_54 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i9 %shl_ln" [data/benchmarks/trans_fft/transposed_fft.c:379]   --->   Operation 929 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 930 [1/1] (0.00ns)   --->   "%DATA_y_addr_39 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln379" [data/benchmarks/trans_fft/transposed_fft.c:379]   --->   Operation 930 'getelementptr' 'DATA_y_addr_39' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 931 [2/2] (1.20ns)   --->   "%c0_y = load i9 %DATA_y_addr_39" [data/benchmarks/trans_fft/transposed_fft.c:379]   --->   Operation 931 'load' 'c0_y' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_54 : Operation 932 [1/2] (1.20ns)   --->   "%c0_y_18 = load i9 %DATA_y_addr_41" [data/benchmarks/trans_fft/transposed_fft.c:381]   --->   Operation 932 'load' 'c0_y_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_54 : Operation 933 [1/1] (0.00ns)   --->   "%or_ln383 = or i9 %shl_ln, i9 4" [data/benchmarks/trans_fft/transposed_fft.c:383]   --->   Operation 933 'or' 'or_ln383' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln383 = zext i9 %or_ln383" [data/benchmarks/trans_fft/transposed_fft.c:383]   --->   Operation 934 'zext' 'zext_ln383' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 935 [1/1] (0.00ns)   --->   "%DATA_y_addr_43 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln383" [data/benchmarks/trans_fft/transposed_fft.c:383]   --->   Operation 935 'getelementptr' 'DATA_y_addr_43' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 936 [2/2] (1.20ns)   --->   "%DATA_y_load_20 = load i9 %DATA_y_addr_43" [data/benchmarks/trans_fft/transposed_fft.c:383]   --->   Operation 936 'load' 'DATA_y_load_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_54 : Operation 937 [1/2] (1.20ns)   --->   "%DATA_y_load_22 = load i9 %DATA_y_addr_45" [data/benchmarks/trans_fft/transposed_fft.c:385]   --->   Operation 937 'load' 'DATA_y_load_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_54 : Operation 938 [1/1] (0.00ns)   --->   "%DATA_x_addr_39 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln379" [data/benchmarks/trans_fft/transposed_fft.c:388]   --->   Operation 938 'getelementptr' 'DATA_x_addr_39' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 939 [2/2] (1.20ns)   --->   "%c0_x = load i9 %DATA_x_addr_39" [data/benchmarks/trans_fft/transposed_fft.c:388]   --->   Operation 939 'load' 'c0_x' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_54 : Operation 940 [1/2] (1.20ns)   --->   "%c0_x_18 = load i9 %DATA_x_addr_41" [data/benchmarks/trans_fft/transposed_fft.c:390]   --->   Operation 940 'load' 'c0_x_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_54 : Operation 941 [1/1] (0.00ns)   --->   "%DATA_x_addr_43 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln383" [data/benchmarks/trans_fft/transposed_fft.c:392]   --->   Operation 941 'getelementptr' 'DATA_x_addr_43' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 942 [2/2] (1.20ns)   --->   "%DATA_x_load_20 = load i9 %DATA_x_addr_43" [data/benchmarks/trans_fft/transposed_fft.c:392]   --->   Operation 942 'load' 'DATA_x_load_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_54 : Operation 943 [1/2] (1.20ns)   --->   "%DATA_x_load_22 = load i9 %DATA_x_addr_45" [data/benchmarks/trans_fft/transposed_fft.c:394]   --->   Operation 943 'load' 'DATA_x_load_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_54 : Operation 944 [3/4] (4.33ns)   --->   "%c0_x_2 = dadd i64 %c0_x_17, i64 %DATA_x_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 944 'dadd' 'c0_x_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 945 [3/4] (4.33ns)   --->   "%c0_y_2 = dadd i64 %c0_y_17, i64 %DATA_y_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 945 'dadd' 'c0_y_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 946 [3/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_17, i64 %DATA_x_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 946 'dsub' 'tmp_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 947 [3/4] (4.33ns)   --->   "%sub = dsub i64 %c0_y_17, i64 %DATA_y_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 947 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 948 [4/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_18, i64 %DATA_x_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 948 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 949 [4/4] (4.33ns)   --->   "%add19 = dadd i64 %c0_y_18, i64 %DATA_y_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 949 'dadd' 'add19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 950 [4/4] (4.33ns)   --->   "%tmp_1_3 = dsub i64 %c0_x_18, i64 %DATA_x_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 950 'dsub' 'tmp_1_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 951 [4/4] (4.33ns)   --->   "%sub20 = dsub i64 %c0_y_18, i64 %DATA_y_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 951 'dsub' 'sub20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 952 [3/4] (4.33ns)   --->   "%add20 = dadd i64 %c0_x_19, i64 %DATA_x_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 952 'dadd' 'add20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 953 [3/4] (4.33ns)   --->   "%add21 = dadd i64 %c0_y_19, i64 %DATA_y_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 953 'dadd' 'add21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 954 [3/4] (4.33ns)   --->   "%tmp_1_4 = dsub i64 %c0_x_19, i64 %DATA_x_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 954 'dsub' 'tmp_1_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 955 [3/4] (4.33ns)   --->   "%sub21 = dsub i64 %c0_y_19, i64 %DATA_y_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 955 'dsub' 'sub21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 22> <Delay = 5.53>
ST_55 : Operation 956 [1/2] (1.20ns)   --->   "%c0_y = load i9 %DATA_y_addr_39" [data/benchmarks/trans_fft/transposed_fft.c:379]   --->   Operation 956 'load' 'c0_y' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_55 : Operation 957 [1/2] (1.20ns)   --->   "%DATA_y_load_20 = load i9 %DATA_y_addr_43" [data/benchmarks/trans_fft/transposed_fft.c:383]   --->   Operation 957 'load' 'DATA_y_load_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_55 : Operation 958 [1/2] (1.20ns)   --->   "%c0_x = load i9 %DATA_x_addr_39" [data/benchmarks/trans_fft/transposed_fft.c:388]   --->   Operation 958 'load' 'c0_x' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_55 : Operation 959 [1/2] (1.20ns)   --->   "%DATA_x_load_20 = load i9 %DATA_x_addr_43" [data/benchmarks/trans_fft/transposed_fft.c:392]   --->   Operation 959 'load' 'DATA_x_load_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_55 : Operation 960 [4/4] (4.33ns)   --->   "%c0_x_20 = dadd i64 %c0_x, i64 %DATA_x_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 960 'dadd' 'c0_x_20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 961 [4/4] (4.33ns)   --->   "%c0_y_20 = dadd i64 %c0_y, i64 %DATA_y_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 961 'dadd' 'c0_y_20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 962 [4/4] (4.33ns)   --->   "%c0_x_1 = dsub i64 %c0_x, i64 %DATA_x_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 962 'dsub' 'c0_x_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 963 [4/4] (4.33ns)   --->   "%c0_y_1 = dsub i64 %c0_y, i64 %DATA_y_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 963 'dsub' 'c0_y_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 964 [2/4] (4.33ns)   --->   "%c0_x_2 = dadd i64 %c0_x_17, i64 %DATA_x_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 964 'dadd' 'c0_x_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 965 [2/4] (4.33ns)   --->   "%c0_y_2 = dadd i64 %c0_y_17, i64 %DATA_y_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 965 'dadd' 'c0_y_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 966 [2/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_17, i64 %DATA_x_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 966 'dsub' 'tmp_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 967 [2/4] (4.33ns)   --->   "%sub = dsub i64 %c0_y_17, i64 %DATA_y_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 967 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 968 [3/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_18, i64 %DATA_x_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 968 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 969 [3/4] (4.33ns)   --->   "%add19 = dadd i64 %c0_y_18, i64 %DATA_y_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 969 'dadd' 'add19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 970 [3/4] (4.33ns)   --->   "%tmp_1_3 = dsub i64 %c0_x_18, i64 %DATA_x_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 970 'dsub' 'tmp_1_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 971 [3/4] (4.33ns)   --->   "%sub20 = dsub i64 %c0_y_18, i64 %DATA_y_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 971 'dsub' 'sub20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 972 [2/4] (4.33ns)   --->   "%add20 = dadd i64 %c0_x_19, i64 %DATA_x_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 972 'dadd' 'add20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 973 [2/4] (4.33ns)   --->   "%add21 = dadd i64 %c0_y_19, i64 %DATA_y_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 973 'dadd' 'add21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 974 [2/4] (4.33ns)   --->   "%tmp_1_4 = dsub i64 %c0_x_19, i64 %DATA_x_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 974 'dsub' 'tmp_1_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 975 [2/4] (4.33ns)   --->   "%sub21 = dsub i64 %c0_y_19, i64 %DATA_y_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 975 'dsub' 'sub21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 23> <Delay = 4.33>
ST_56 : Operation 976 [3/4] (4.33ns)   --->   "%c0_x_20 = dadd i64 %c0_x, i64 %DATA_x_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 976 'dadd' 'c0_x_20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 977 [3/4] (4.33ns)   --->   "%c0_y_20 = dadd i64 %c0_y, i64 %DATA_y_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 977 'dadd' 'c0_y_20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 978 [3/4] (4.33ns)   --->   "%c0_x_1 = dsub i64 %c0_x, i64 %DATA_x_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 978 'dsub' 'c0_x_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 979 [3/4] (4.33ns)   --->   "%c0_y_1 = dsub i64 %c0_y, i64 %DATA_y_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 979 'dsub' 'c0_y_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 980 [1/4] (4.33ns)   --->   "%c0_x_2 = dadd i64 %c0_x_17, i64 %DATA_x_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 980 'dadd' 'c0_x_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 981 [1/4] (4.33ns)   --->   "%c0_y_2 = dadd i64 %c0_y_17, i64 %DATA_y_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 981 'dadd' 'c0_y_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 982 [1/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_17, i64 %DATA_x_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 982 'dsub' 'tmp_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 983 [1/4] (4.33ns)   --->   "%sub = dsub i64 %c0_y_17, i64 %DATA_y_load_21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 983 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 984 [2/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_18, i64 %DATA_x_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 984 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 985 [2/4] (4.33ns)   --->   "%add19 = dadd i64 %c0_y_18, i64 %DATA_y_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 985 'dadd' 'add19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 986 [2/4] (4.33ns)   --->   "%tmp_1_3 = dsub i64 %c0_x_18, i64 %DATA_x_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 986 'dsub' 'tmp_1_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 987 [2/4] (4.33ns)   --->   "%sub20 = dsub i64 %c0_y_18, i64 %DATA_y_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 987 'dsub' 'sub20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 988 [1/4] (4.33ns)   --->   "%add20 = dadd i64 %c0_x_19, i64 %DATA_x_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 988 'dadd' 'add20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 989 [1/4] (4.33ns)   --->   "%add21 = dadd i64 %c0_y_19, i64 %DATA_y_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 989 'dadd' 'add21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 990 [1/4] (4.33ns)   --->   "%tmp_1_4 = dsub i64 %c0_x_19, i64 %DATA_x_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 990 'dsub' 'tmp_1_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 991 [1/4] (4.33ns)   --->   "%sub21 = dsub i64 %c0_y_19, i64 %DATA_y_load_23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 991 'dsub' 'sub21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 24> <Delay = 4.62>
ST_57 : Operation 992 [2/4] (4.33ns)   --->   "%c0_x_20 = dadd i64 %c0_x, i64 %DATA_x_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 992 'dadd' 'c0_x_20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 993 [2/4] (4.33ns)   --->   "%c0_y_20 = dadd i64 %c0_y, i64 %DATA_y_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 993 'dadd' 'c0_y_20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 994 [2/4] (4.33ns)   --->   "%c0_x_1 = dsub i64 %c0_x, i64 %DATA_x_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 994 'dsub' 'c0_x_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 995 [2/4] (4.33ns)   --->   "%c0_y_1 = dsub i64 %c0_y, i64 %DATA_y_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 995 'dsub' 'c0_y_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 996 [1/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_18, i64 %DATA_x_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 996 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 997 [1/4] (4.33ns)   --->   "%add19 = dadd i64 %c0_y_18, i64 %DATA_y_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 997 'dadd' 'add19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 998 [1/4] (4.33ns)   --->   "%tmp_1_3 = dsub i64 %c0_x_18, i64 %DATA_x_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 998 'dsub' 'tmp_1_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 999 [1/4] (4.33ns)   --->   "%sub20 = dsub i64 %c0_y_18, i64 %DATA_y_load_22" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 999 'dsub' 'sub20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1000 [1/1] (0.00ns)   --->   "%bitcast_ln398 = bitcast i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1000 'bitcast' 'bitcast_ln398' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1001 [1/1] (0.28ns)   --->   "%xor_ln398 = xor i64 %bitcast_ln398, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1001 'xor' 'xor_ln398' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1002 [1/1] (0.00ns)   --->   "%bitcast_ln398_1 = bitcast i64 %xor_ln398" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1002 'bitcast' 'bitcast_ln398_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1003 [4/4] (4.33ns)   --->   "%sub22 = dsub i64 %tmp_1, i64 %bitcast_ln398_1" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1003 'dsub' 'sub22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1004 [1/1] (0.00ns)   --->   "%bitcast_ln398_2 = bitcast i64 %tmp_1" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1004 'bitcast' 'bitcast_ln398_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1005 [1/1] (0.28ns)   --->   "%xor_ln398_1 = xor i64 %bitcast_ln398_2, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1005 'xor' 'xor_ln398_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1006 [1/1] (0.00ns)   --->   "%bitcast_ln398_3 = bitcast i64 %xor_ln398_1" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1006 'bitcast' 'bitcast_ln398_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1007 [4/4] (4.33ns)   --->   "%add22 = dadd i64 %bitcast_ln398_3, i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1007 'dadd' 'add22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1008 [1/1] (0.00ns)   --->   "%bitcast_ln398_8 = bitcast i64 %tmp_1_4" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1008 'bitcast' 'bitcast_ln398_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1009 [1/1] (0.28ns)   --->   "%xor_ln398_4 = xor i64 %bitcast_ln398_8, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1009 'xor' 'xor_ln398_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1010 [1/1] (0.00ns)   --->   "%bitcast_ln398_9 = bitcast i64 %xor_ln398_4" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1010 'bitcast' 'bitcast_ln398_9' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1011 [1/1] (0.00ns)   --->   "%bitcast_ln398_10 = bitcast i64 %sub21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1011 'bitcast' 'bitcast_ln398_10' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1012 [1/1] (0.28ns)   --->   "%xor_ln398_5 = xor i64 %bitcast_ln398_10, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1012 'xor' 'xor_ln398_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1013 [1/1] (0.00ns)   --->   "%bitcast_ln398_11 = bitcast i64 %xor_ln398_5" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1013 'bitcast' 'bitcast_ln398_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1014 [4/4] (4.33ns)   --->   "%sub24 = dsub i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1014 'dsub' 'sub24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1015 [4/4] (4.33ns)   --->   "%add24 = dadd i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1015 'dadd' 'add24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1016 [4/4] (4.33ns)   --->   "%add25 = dadd i64 %c0_x_2, i64 %add20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1016 'dadd' 'add25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1017 [4/4] (4.33ns)   --->   "%add26 = dadd i64 %c0_y_2, i64 %add21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1017 'dadd' 'add26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1018 [4/4] (4.33ns)   --->   "%tmp_6 = dsub i64 %c0_x_2, i64 %add20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1018 'dsub' 'tmp_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1019 [4/4] (4.33ns)   --->   "%sub25 = dsub i64 %c0_y_2, i64 %add21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1019 'dsub' 'sub25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 25> <Delay = 4.50>
ST_58 : Operation 1020 [1/4] (4.33ns)   --->   "%c0_x_20 = dadd i64 %c0_x, i64 %DATA_x_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1020 'dadd' 'c0_x_20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1021 [1/4] (4.33ns)   --->   "%c0_y_20 = dadd i64 %c0_y, i64 %DATA_y_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1021 'dadd' 'c0_y_20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1022 [1/4] (4.33ns)   --->   "%c0_x_1 = dsub i64 %c0_x, i64 %DATA_x_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1022 'dsub' 'c0_x_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1023 [1/4] (4.33ns)   --->   "%c0_y_1 = dsub i64 %c0_y, i64 %DATA_y_load_20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1023 'dsub' 'c0_y_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1024 [3/4] (4.33ns)   --->   "%sub22 = dsub i64 %tmp_1, i64 %bitcast_ln398_1" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1024 'dsub' 'sub22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1025 [3/4] (4.33ns)   --->   "%add22 = dadd i64 %bitcast_ln398_3, i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1025 'dadd' 'add22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1026 [4/4] (4.50ns)   --->   "%mul = dmul i64 %tmp_1_3, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1026 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1027 [4/4] (4.50ns)   --->   "%mul6 = dmul i64 %sub20, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1027 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1028 [3/4] (4.33ns)   --->   "%sub24 = dsub i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1028 'dsub' 'sub24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1029 [3/4] (4.33ns)   --->   "%add24 = dadd i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1029 'dadd' 'add24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1030 [3/4] (4.33ns)   --->   "%add25 = dadd i64 %c0_x_2, i64 %add20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1030 'dadd' 'add25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1031 [3/4] (4.33ns)   --->   "%add26 = dadd i64 %c0_y_2, i64 %add21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1031 'dadd' 'add26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1032 [3/4] (4.33ns)   --->   "%tmp_6 = dsub i64 %c0_x_2, i64 %add20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1032 'dsub' 'tmp_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1033 [3/4] (4.33ns)   --->   "%sub25 = dsub i64 %c0_y_2, i64 %add21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1033 'dsub' 'sub25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 26> <Delay = 4.50>
ST_59 : Operation 1034 [2/4] (4.33ns)   --->   "%sub22 = dsub i64 %tmp_1, i64 %bitcast_ln398_1" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1034 'dsub' 'sub22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1035 [2/4] (4.33ns)   --->   "%add22 = dadd i64 %bitcast_ln398_3, i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1035 'dadd' 'add22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1036 [3/4] (4.50ns)   --->   "%mul = dmul i64 %tmp_1_3, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1036 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1037 [3/4] (4.50ns)   --->   "%mul6 = dmul i64 %sub20, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1037 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1038 [2/4] (4.33ns)   --->   "%sub24 = dsub i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1038 'dsub' 'sub24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1039 [2/4] (4.33ns)   --->   "%add24 = dadd i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1039 'dadd' 'add24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1040 [4/4] (4.33ns)   --->   "%c0_x_21 = dadd i64 %c0_x_20, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1040 'dadd' 'c0_x_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1041 [4/4] (4.33ns)   --->   "%c0_y_21 = dadd i64 %c0_y_20, i64 %add19" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1041 'dadd' 'c0_y_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1042 [4/4] (4.33ns)   --->   "%c0_x_4 = dsub i64 %c0_x_20, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1042 'dsub' 'c0_x_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1043 [4/4] (4.33ns)   --->   "%c0_y_4 = dsub i64 %c0_y_20, i64 %add19" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1043 'dsub' 'c0_y_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1044 [2/4] (4.33ns)   --->   "%add25 = dadd i64 %c0_x_2, i64 %add20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1044 'dadd' 'add25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1045 [2/4] (4.33ns)   --->   "%add26 = dadd i64 %c0_y_2, i64 %add21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1045 'dadd' 'add26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1046 [2/4] (4.33ns)   --->   "%tmp_6 = dsub i64 %c0_x_2, i64 %add20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1046 'dsub' 'tmp_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1047 [2/4] (4.33ns)   --->   "%sub25 = dsub i64 %c0_y_2, i64 %add21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1047 'dsub' 'sub25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 27> <Delay = 4.50>
ST_60 : Operation 1048 [1/4] (4.33ns)   --->   "%sub22 = dsub i64 %tmp_1, i64 %bitcast_ln398_1" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1048 'dsub' 'sub22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1049 [1/4] (4.33ns)   --->   "%add22 = dadd i64 %bitcast_ln398_3, i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1049 'dadd' 'add22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1050 [2/4] (4.50ns)   --->   "%mul = dmul i64 %tmp_1_3, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1050 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1051 [2/4] (4.50ns)   --->   "%mul6 = dmul i64 %sub20, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1051 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1052 [1/4] (4.33ns)   --->   "%sub24 = dsub i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1052 'dsub' 'sub24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1053 [1/4] (4.33ns)   --->   "%add24 = dadd i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1053 'dadd' 'add24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1054 [3/4] (4.33ns)   --->   "%c0_x_21 = dadd i64 %c0_x_20, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1054 'dadd' 'c0_x_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1055 [3/4] (4.33ns)   --->   "%c0_y_21 = dadd i64 %c0_y_20, i64 %add19" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1055 'dadd' 'c0_y_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1056 [3/4] (4.33ns)   --->   "%c0_x_4 = dsub i64 %c0_x_20, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1056 'dsub' 'c0_x_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1057 [3/4] (4.33ns)   --->   "%c0_y_4 = dsub i64 %c0_y_20, i64 %add19" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1057 'dsub' 'c0_y_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1058 [1/4] (4.33ns)   --->   "%add25 = dadd i64 %c0_x_2, i64 %add20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1058 'dadd' 'add25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1059 [1/4] (4.33ns)   --->   "%add26 = dadd i64 %c0_y_2, i64 %add21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1059 'dadd' 'add26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1060 [1/4] (4.33ns)   --->   "%tmp_6 = dsub i64 %c0_x_2, i64 %add20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1060 'dsub' 'tmp_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1061 [1/4] (4.33ns)   --->   "%sub25 = dsub i64 %c0_y_2, i64 %add21" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1061 'dsub' 'sub25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 28> <Delay = 4.50>
ST_61 : Operation 1062 [4/4] (4.50ns)   --->   "%c0_x_3 = dmul i64 %sub22, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1062 'dmul' 'c0_x_3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1063 [4/4] (4.50ns)   --->   "%c0_y_3 = dmul i64 %add22, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1063 'dmul' 'c0_y_3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1064 [1/4] (4.50ns)   --->   "%mul = dmul i64 %tmp_1_3, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1064 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1065 [1/4] (4.50ns)   --->   "%mul6 = dmul i64 %sub20, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1065 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1066 [4/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub24, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1066 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1067 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %add24, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1067 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1068 [2/4] (4.33ns)   --->   "%c0_x_21 = dadd i64 %c0_x_20, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1068 'dadd' 'c0_x_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1069 [2/4] (4.33ns)   --->   "%c0_y_21 = dadd i64 %c0_y_20, i64 %add19" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1069 'dadd' 'c0_y_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1070 [2/4] (4.33ns)   --->   "%c0_x_4 = dsub i64 %c0_x_20, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1070 'dsub' 'c0_x_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1071 [2/4] (4.33ns)   --->   "%c0_y_4 = dsub i64 %c0_y_20, i64 %add19" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1071 'dsub' 'c0_y_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1072 [4/4] (4.50ns)   --->   "%mul9 = dmul i64 %tmp_6, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1072 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1073 [4/4] (4.50ns)   --->   "%mul10 = dmul i64 %sub25, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1073 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 29> <Delay = 4.62>
ST_62 : Operation 1074 [3/4] (4.50ns)   --->   "%c0_x_3 = dmul i64 %sub22, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1074 'dmul' 'c0_x_3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1075 [3/4] (4.50ns)   --->   "%c0_y_3 = dmul i64 %add22, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1075 'dmul' 'c0_y_3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1076 [1/1] (0.00ns)   --->   "%bitcast_ln398_4 = bitcast i64 %sub20" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1076 'bitcast' 'bitcast_ln398_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1077 [1/1] (0.28ns)   --->   "%xor_ln398_2 = xor i64 %bitcast_ln398_4, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1077 'xor' 'xor_ln398_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1078 [1/1] (0.00ns)   --->   "%bitcast_ln398_5 = bitcast i64 %xor_ln398_2" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1078 'bitcast' 'bitcast_ln398_5' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1079 [4/4] (4.33ns)   --->   "%sub23 = dsub i64 %mul, i64 %bitcast_ln398_5" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1079 'dsub' 'sub23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1080 [1/1] (0.00ns)   --->   "%bitcast_ln398_6 = bitcast i64 %tmp_1_3" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1080 'bitcast' 'bitcast_ln398_6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1081 [1/1] (0.28ns)   --->   "%xor_ln398_3 = xor i64 %bitcast_ln398_6, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1081 'xor' 'xor_ln398_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1082 [1/1] (0.00ns)   --->   "%bitcast_ln398_7 = bitcast i64 %xor_ln398_3" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1082 'bitcast' 'bitcast_ln398_7' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1083 [4/4] (4.33ns)   --->   "%add23 = dadd i64 %bitcast_ln398_7, i64 %mul6" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1083 'dadd' 'add23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1084 [3/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub24, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1084 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1085 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %add24, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1085 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1086 [1/4] (4.33ns)   --->   "%c0_x_21 = dadd i64 %c0_x_20, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1086 'dadd' 'c0_x_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1087 [1/4] (4.33ns)   --->   "%c0_y_21 = dadd i64 %c0_y_20, i64 %add19" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1087 'dadd' 'c0_y_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1088 [1/4] (4.33ns)   --->   "%c0_x_4 = dsub i64 %c0_x_20, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1088 'dsub' 'c0_x_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1089 [1/4] (4.33ns)   --->   "%c0_y_4 = dsub i64 %c0_y_20, i64 %add19" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1089 'dsub' 'c0_y_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1090 [3/4] (4.50ns)   --->   "%mul9 = dmul i64 %tmp_6, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1090 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1091 [3/4] (4.50ns)   --->   "%mul10 = dmul i64 %sub25, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1091 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 30> <Delay = 4.50>
ST_63 : Operation 1092 [2/4] (4.50ns)   --->   "%c0_x_3 = dmul i64 %sub22, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1092 'dmul' 'c0_x_3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1093 [2/4] (4.50ns)   --->   "%c0_y_3 = dmul i64 %add22, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1093 'dmul' 'c0_y_3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1094 [3/4] (4.33ns)   --->   "%sub23 = dsub i64 %mul, i64 %bitcast_ln398_5" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1094 'dsub' 'sub23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1095 [3/4] (4.33ns)   --->   "%add23 = dadd i64 %bitcast_ln398_7, i64 %mul6" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1095 'dadd' 'add23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1096 [2/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub24, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1096 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1097 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %add24, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1097 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1098 [2/4] (4.50ns)   --->   "%mul9 = dmul i64 %tmp_6, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1098 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1099 [2/4] (4.50ns)   --->   "%mul10 = dmul i64 %sub25, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1099 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1100 [4/4] (4.33ns)   --->   "%add27 = dadd i64 %c0_x_21, i64 %add25" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1100 'dadd' 'add27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1101 [4/4] (4.33ns)   --->   "%add28 = dadd i64 %c0_y_21, i64 %add26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1101 'dadd' 'add28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1102 [4/4] (4.33ns)   --->   "%sub28 = dsub i64 %c0_x_21, i64 %add25" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1102 'dsub' 'sub28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1103 [4/4] (4.33ns)   --->   "%sub29 = dsub i64 %c0_y_21, i64 %add26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1103 'dsub' 'sub29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 31> <Delay = 4.50>
ST_64 : Operation 1104 [1/4] (4.50ns)   --->   "%c0_x_3 = dmul i64 %sub22, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1104 'dmul' 'c0_x_3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1105 [1/4] (4.50ns)   --->   "%c0_y_3 = dmul i64 %add22, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1105 'dmul' 'c0_y_3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1106 [2/4] (4.33ns)   --->   "%sub23 = dsub i64 %mul, i64 %bitcast_ln398_5" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1106 'dsub' 'sub23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1107 [2/4] (4.33ns)   --->   "%add23 = dadd i64 %bitcast_ln398_7, i64 %mul6" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1107 'dadd' 'add23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1108 [1/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub24, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1108 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1109 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %add24, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1109 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1110 [1/4] (4.50ns)   --->   "%mul9 = dmul i64 %tmp_6, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1110 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1111 [1/4] (4.50ns)   --->   "%mul10 = dmul i64 %sub25, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1111 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1112 [3/4] (4.33ns)   --->   "%add27 = dadd i64 %c0_x_21, i64 %add25" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1112 'dadd' 'add27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1113 [3/4] (4.33ns)   --->   "%add28 = dadd i64 %c0_y_21, i64 %add26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1113 'dadd' 'add28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1114 [3/4] (4.33ns)   --->   "%sub28 = dsub i64 %c0_x_21, i64 %add25" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1114 'dsub' 'sub28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1115 [3/4] (4.33ns)   --->   "%sub29 = dsub i64 %c0_y_21, i64 %add26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1115 'dsub' 'sub29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 32> <Delay = 4.62>
ST_65 : Operation 1116 [1/4] (4.33ns)   --->   "%sub23 = dsub i64 %mul, i64 %bitcast_ln398_5" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1116 'dsub' 'sub23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1117 [1/4] (4.33ns)   --->   "%add23 = dadd i64 %bitcast_ln398_7, i64 %mul6" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1117 'dadd' 'add23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1118 [1/1] (0.00ns)   --->   "%bitcast_ln398_12 = bitcast i64 %sub25" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1118 'bitcast' 'bitcast_ln398_12' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1119 [1/1] (0.28ns)   --->   "%xor_ln398_6 = xor i64 %bitcast_ln398_12, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1119 'xor' 'xor_ln398_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1120 [1/1] (0.00ns)   --->   "%bitcast_ln398_13 = bitcast i64 %xor_ln398_6" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1120 'bitcast' 'bitcast_ln398_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1121 [4/4] (4.33ns)   --->   "%sub26 = dsub i64 %mul9, i64 %bitcast_ln398_13" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1121 'dsub' 'sub26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1122 [1/1] (0.00ns)   --->   "%bitcast_ln398_14 = bitcast i64 %tmp_6" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1122 'bitcast' 'bitcast_ln398_14' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1123 [1/1] (0.28ns)   --->   "%xor_ln398_7 = xor i64 %bitcast_ln398_14, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1123 'xor' 'xor_ln398_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1124 [1/1] (0.00ns)   --->   "%bitcast_ln398_15 = bitcast i64 %xor_ln398_7" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1124 'bitcast' 'bitcast_ln398_15' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1125 [4/4] (4.33ns)   --->   "%sub27 = dsub i64 %bitcast_ln398_15, i64 %mul10" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1125 'dsub' 'sub27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1126 [2/4] (4.33ns)   --->   "%add27 = dadd i64 %c0_x_21, i64 %add25" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1126 'dadd' 'add27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1127 [2/4] (4.33ns)   --->   "%add28 = dadd i64 %c0_y_21, i64 %add26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1127 'dadd' 'add28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1128 [2/4] (4.33ns)   --->   "%sub28 = dsub i64 %c0_x_21, i64 %add25" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1128 'dsub' 'sub28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1129 [2/4] (4.33ns)   --->   "%sub29 = dsub i64 %c0_y_21, i64 %add26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1129 'dsub' 'sub29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1130 [4/4] (4.33ns)   --->   "%add31 = dadd i64 %c0_x_3, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1130 'dadd' 'add31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1131 [4/4] (4.33ns)   --->   "%add32 = dadd i64 %c0_y_3, i64 %mul8" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1131 'dadd' 'add32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1132 [4/4] (4.33ns)   --->   "%tmp_7 = dsub i64 %c0_x_3, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1132 'dsub' 'tmp_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1133 [4/4] (4.33ns)   --->   "%sub32 = dsub i64 %c0_y_3, i64 %mul8" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1133 'dsub' 'sub32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 33> <Delay = 5.53>
ST_66 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln376 = zext i7 %tid_17" [data/benchmarks/trans_fft/transposed_fft.c:376]   --->   Operation 1134 'zext' 'zext_ln376' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1135 [3/4] (4.33ns)   --->   "%sub26 = dsub i64 %mul9, i64 %bitcast_ln398_13" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1135 'dsub' 'sub26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1136 [3/4] (4.33ns)   --->   "%sub27 = dsub i64 %bitcast_ln398_15, i64 %mul10" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1136 'dsub' 'sub27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1137 [1/4] (4.33ns)   --->   "%add27 = dadd i64 %c0_x_21, i64 %add25" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1137 'dadd' 'add27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1138 [1/4] (4.33ns)   --->   "%add28 = dadd i64 %c0_y_21, i64 %add26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1138 'dadd' 'add28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1139 [1/4] (4.33ns)   --->   "%sub28 = dsub i64 %c0_x_21, i64 %add25" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1139 'dsub' 'sub28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1140 [1/4] (4.33ns)   --->   "%sub29 = dsub i64 %c0_y_21, i64 %add26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1140 'dsub' 'sub29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1141 [4/4] (4.33ns)   --->   "%c0_x_22 = dadd i64 %c0_x_1, i64 %sub23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1141 'dadd' 'c0_x_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1142 [4/4] (4.33ns)   --->   "%c0_y_22 = dadd i64 %c0_y_1, i64 %add23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1142 'dadd' 'c0_y_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1143 [4/4] (4.33ns)   --->   "%c0_x_5 = dsub i64 %c0_x_1, i64 %sub23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1143 'dsub' 'c0_x_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1144 [4/4] (4.33ns)   --->   "%c0_y_5 = dsub i64 %c0_y_1, i64 %add23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1144 'dsub' 'c0_y_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1145 [3/4] (4.33ns)   --->   "%add31 = dadd i64 %c0_x_3, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1145 'dadd' 'add31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1146 [3/4] (4.33ns)   --->   "%add32 = dadd i64 %c0_y_3, i64 %mul8" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1146 'dadd' 'add32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1147 [3/4] (4.33ns)   --->   "%tmp_7 = dsub i64 %c0_x_3, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1147 'dsub' 'tmp_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1148 [3/4] (4.33ns)   --->   "%sub32 = dsub i64 %c0_y_3, i64 %mul8" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1148 'dsub' 'sub32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1149 [1/1] (0.00ns)   --->   "%bitcast_ln401 = bitcast i64 %add27" [data/benchmarks/trans_fft/transposed_fft.c:401]   --->   Operation 1149 'bitcast' 'bitcast_ln401' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1150 [1/1] (0.00ns)   --->   "%work_x_addr = getelementptr i64 %work_x, i64 0, i64 %zext_ln376" [data/benchmarks/trans_fft/transposed_fft.c:401]   --->   Operation 1150 'getelementptr' 'work_x_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1151 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %bitcast_ln401, i9 %work_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:401]   --->   Operation 1151 'store' 'store_ln401' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_66 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln405_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %tid_17" [data/benchmarks/trans_fft/transposed_fft.c:405]   --->   Operation 1152 'bitconcatenate' 'zext_ln405_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln405 = zext i9 %zext_ln405_cast" [data/benchmarks/trans_fft/transposed_fft.c:405]   --->   Operation 1153 'zext' 'zext_ln405' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1154 [1/1] (0.00ns)   --->   "%bitcast_ln405 = bitcast i64 %sub28" [data/benchmarks/trans_fft/transposed_fft.c:405]   --->   Operation 1154 'bitcast' 'bitcast_ln405' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1155 [1/1] (0.00ns)   --->   "%work_x_addr_11 = getelementptr i64 %work_x, i64 0, i64 %zext_ln405" [data/benchmarks/trans_fft/transposed_fft.c:405]   --->   Operation 1155 'getelementptr' 'work_x_addr_11' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1156 [1/1] (1.20ns)   --->   "%store_ln405 = store i64 %bitcast_ln405, i9 %work_x_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:405]   --->   Operation 1156 'store' 'store_ln405' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_66 : Operation 1157 [1/1] (0.00ns)   --->   "%bitcast_ln410 = bitcast i64 %add28" [data/benchmarks/trans_fft/transposed_fft.c:410]   --->   Operation 1157 'bitcast' 'bitcast_ln410' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1158 [1/1] (0.00ns)   --->   "%work_y_addr = getelementptr i64 %work_y, i64 0, i64 %zext_ln376" [data/benchmarks/trans_fft/transposed_fft.c:410]   --->   Operation 1158 'getelementptr' 'work_y_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1159 [1/1] (1.20ns)   --->   "%store_ln410 = store i64 %bitcast_ln410, i9 %work_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:410]   --->   Operation 1159 'store' 'store_ln410' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_66 : Operation 1160 [1/1] (0.00ns)   --->   "%bitcast_ln414 = bitcast i64 %sub29" [data/benchmarks/trans_fft/transposed_fft.c:414]   --->   Operation 1160 'bitcast' 'bitcast_ln414' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1161 [1/1] (0.00ns)   --->   "%work_y_addr_11 = getelementptr i64 %work_y, i64 0, i64 %zext_ln405" [data/benchmarks/trans_fft/transposed_fft.c:414]   --->   Operation 1161 'getelementptr' 'work_y_addr_11' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1162 [1/1] (1.20ns)   --->   "%store_ln414 = store i64 %bitcast_ln414, i9 %work_y_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:414]   --->   Operation 1162 'store' 'store_ln414' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 67 <SV = 34> <Delay = 4.33>
ST_67 : Operation 1163 [2/4] (4.33ns)   --->   "%sub26 = dsub i64 %mul9, i64 %bitcast_ln398_13" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1163 'dsub' 'sub26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1164 [2/4] (4.33ns)   --->   "%sub27 = dsub i64 %bitcast_ln398_15, i64 %mul10" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1164 'dsub' 'sub27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1165 [3/4] (4.33ns)   --->   "%c0_x_22 = dadd i64 %c0_x_1, i64 %sub23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1165 'dadd' 'c0_x_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1166 [3/4] (4.33ns)   --->   "%c0_y_22 = dadd i64 %c0_y_1, i64 %add23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1166 'dadd' 'c0_y_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1167 [3/4] (4.33ns)   --->   "%c0_x_5 = dsub i64 %c0_x_1, i64 %sub23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1167 'dsub' 'c0_x_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1168 [3/4] (4.33ns)   --->   "%c0_y_5 = dsub i64 %c0_y_1, i64 %add23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1168 'dsub' 'c0_y_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1169 [2/4] (4.33ns)   --->   "%add31 = dadd i64 %c0_x_3, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1169 'dadd' 'add31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1170 [2/4] (4.33ns)   --->   "%add32 = dadd i64 %c0_y_3, i64 %mul8" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1170 'dadd' 'add32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1171 [2/4] (4.33ns)   --->   "%tmp_7 = dsub i64 %c0_x_3, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1171 'dsub' 'tmp_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1172 [2/4] (4.33ns)   --->   "%sub32 = dsub i64 %c0_y_3, i64 %mul8" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1172 'dsub' 'sub32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 35> <Delay = 4.33>
ST_68 : Operation 1173 [1/4] (4.33ns)   --->   "%sub26 = dsub i64 %mul9, i64 %bitcast_ln398_13" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1173 'dsub' 'sub26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1174 [1/4] (4.33ns)   --->   "%sub27 = dsub i64 %bitcast_ln398_15, i64 %mul10" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1174 'dsub' 'sub27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1175 [2/4] (4.33ns)   --->   "%c0_x_22 = dadd i64 %c0_x_1, i64 %sub23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1175 'dadd' 'c0_x_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1176 [2/4] (4.33ns)   --->   "%c0_y_22 = dadd i64 %c0_y_1, i64 %add23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1176 'dadd' 'c0_y_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1177 [2/4] (4.33ns)   --->   "%c0_x_5 = dsub i64 %c0_x_1, i64 %sub23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1177 'dsub' 'c0_x_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1178 [2/4] (4.33ns)   --->   "%c0_y_5 = dsub i64 %c0_y_1, i64 %add23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1178 'dsub' 'c0_y_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1179 [1/4] (4.33ns)   --->   "%add31 = dadd i64 %c0_x_3, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1179 'dadd' 'add31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1180 [1/4] (4.33ns)   --->   "%add32 = dadd i64 %c0_y_3, i64 %mul8" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1180 'dadd' 'add32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1181 [1/4] (4.33ns)   --->   "%tmp_7 = dsub i64 %c0_x_3, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1181 'dsub' 'tmp_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1182 [1/4] (4.33ns)   --->   "%sub32 = dsub i64 %c0_y_3, i64 %mul8" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1182 'dsub' 'sub32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 36> <Delay = 4.50>
ST_69 : Operation 1183 [4/4] (4.33ns)   --->   "%add29 = dadd i64 %c0_x_4, i64 %sub26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1183 'dadd' 'add29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1184 [4/4] (4.33ns)   --->   "%add30 = dadd i64 %c0_y_4, i64 %sub27" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1184 'dadd' 'add30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1185 [4/4] (4.33ns)   --->   "%sub30 = dsub i64 %c0_x_4, i64 %sub26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1185 'dsub' 'sub30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1186 [4/4] (4.33ns)   --->   "%sub31 = dsub i64 %c0_y_4, i64 %sub27" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1186 'dsub' 'sub31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1187 [1/4] (4.33ns)   --->   "%c0_x_22 = dadd i64 %c0_x_1, i64 %sub23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1187 'dadd' 'c0_x_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1188 [1/4] (4.33ns)   --->   "%c0_y_22 = dadd i64 %c0_y_1, i64 %add23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1188 'dadd' 'c0_y_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1189 [1/4] (4.33ns)   --->   "%c0_x_5 = dsub i64 %c0_x_1, i64 %sub23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1189 'dsub' 'c0_x_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1190 [1/4] (4.33ns)   --->   "%c0_y_5 = dsub i64 %c0_y_1, i64 %add23" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1190 'dsub' 'c0_y_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1191 [4/4] (4.50ns)   --->   "%mul11 = dmul i64 %tmp_7, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1191 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1192 [4/4] (4.50ns)   --->   "%mul12 = dmul i64 %sub32, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1192 'dmul' 'mul12' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 37> <Delay = 4.50>
ST_70 : Operation 1193 [3/4] (4.33ns)   --->   "%add29 = dadd i64 %c0_x_4, i64 %sub26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1193 'dadd' 'add29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1194 [3/4] (4.33ns)   --->   "%add30 = dadd i64 %c0_y_4, i64 %sub27" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1194 'dadd' 'add30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1195 [3/4] (4.33ns)   --->   "%sub30 = dsub i64 %c0_x_4, i64 %sub26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1195 'dsub' 'sub30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1196 [3/4] (4.33ns)   --->   "%sub31 = dsub i64 %c0_y_4, i64 %sub27" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1196 'dsub' 'sub31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1197 [3/4] (4.50ns)   --->   "%mul11 = dmul i64 %tmp_7, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1197 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1198 [3/4] (4.50ns)   --->   "%mul12 = dmul i64 %sub32, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1198 'dmul' 'mul12' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1199 [4/4] (4.33ns)   --->   "%add33 = dadd i64 %c0_x_22, i64 %add31" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1199 'dadd' 'add33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1200 [4/4] (4.33ns)   --->   "%add34 = dadd i64 %c0_y_22, i64 %add32" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1200 'dadd' 'add34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1201 [4/4] (4.33ns)   --->   "%sub35 = dsub i64 %c0_x_22, i64 %add31" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1201 'dsub' 'sub35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1202 [4/4] (4.33ns)   --->   "%sub36 = dsub i64 %c0_y_22, i64 %add32" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1202 'dsub' 'sub36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 38> <Delay = 4.50>
ST_71 : Operation 1203 [2/4] (4.33ns)   --->   "%add29 = dadd i64 %c0_x_4, i64 %sub26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1203 'dadd' 'add29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1204 [2/4] (4.33ns)   --->   "%add30 = dadd i64 %c0_y_4, i64 %sub27" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1204 'dadd' 'add30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1205 [2/4] (4.33ns)   --->   "%sub30 = dsub i64 %c0_x_4, i64 %sub26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1205 'dsub' 'sub30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1206 [2/4] (4.33ns)   --->   "%sub31 = dsub i64 %c0_y_4, i64 %sub27" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1206 'dsub' 'sub31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1207 [2/4] (4.50ns)   --->   "%mul11 = dmul i64 %tmp_7, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1207 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1208 [2/4] (4.50ns)   --->   "%mul12 = dmul i64 %sub32, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1208 'dmul' 'mul12' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1209 [3/4] (4.33ns)   --->   "%add33 = dadd i64 %c0_x_22, i64 %add31" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1209 'dadd' 'add33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1210 [3/4] (4.33ns)   --->   "%add34 = dadd i64 %c0_y_22, i64 %add32" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1210 'dadd' 'add34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1211 [3/4] (4.33ns)   --->   "%sub35 = dsub i64 %c0_x_22, i64 %add31" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1211 'dsub' 'sub35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1212 [3/4] (4.33ns)   --->   "%sub36 = dsub i64 %c0_y_22, i64 %add32" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1212 'dsub' 'sub36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 39> <Delay = 5.53>
ST_72 : Operation 1213 [1/4] (4.33ns)   --->   "%add29 = dadd i64 %c0_x_4, i64 %sub26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1213 'dadd' 'add29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1214 [1/4] (4.33ns)   --->   "%add30 = dadd i64 %c0_y_4, i64 %sub27" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1214 'dadd' 'add30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1215 [1/4] (4.33ns)   --->   "%sub30 = dsub i64 %c0_x_4, i64 %sub26" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1215 'dsub' 'sub30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1216 [1/4] (4.33ns)   --->   "%sub31 = dsub i64 %c0_y_4, i64 %sub27" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1216 'dsub' 'sub31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1217 [1/4] (4.50ns)   --->   "%mul11 = dmul i64 %tmp_7, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1217 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1218 [1/4] (4.50ns)   --->   "%mul12 = dmul i64 %sub32, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1218 'dmul' 'mul12' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1219 [2/4] (4.33ns)   --->   "%add33 = dadd i64 %c0_x_22, i64 %add31" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1219 'dadd' 'add33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1220 [2/4] (4.33ns)   --->   "%add34 = dadd i64 %c0_y_22, i64 %add32" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1220 'dadd' 'add34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1221 [2/4] (4.33ns)   --->   "%sub35 = dsub i64 %c0_x_22, i64 %add31" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1221 'dsub' 'sub35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1222 [2/4] (4.33ns)   --->   "%sub36 = dsub i64 %c0_y_22, i64 %add32" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1222 'dsub' 'sub36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln403_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %tid_17" [data/benchmarks/trans_fft/transposed_fft.c:403]   --->   Operation 1223 'bitconcatenate' 'zext_ln403_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln403 = zext i8 %zext_ln403_cast" [data/benchmarks/trans_fft/transposed_fft.c:403]   --->   Operation 1224 'zext' 'zext_ln403' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1225 [1/1] (0.00ns)   --->   "%bitcast_ln403 = bitcast i64 %add29" [data/benchmarks/trans_fft/transposed_fft.c:403]   --->   Operation 1225 'bitcast' 'bitcast_ln403' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1226 [1/1] (0.00ns)   --->   "%work_x_addr_9 = getelementptr i64 %work_x, i64 0, i64 %zext_ln403" [data/benchmarks/trans_fft/transposed_fft.c:403]   --->   Operation 1226 'getelementptr' 'work_x_addr_9' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1227 [1/1] (1.20ns)   --->   "%store_ln403 = store i64 %bitcast_ln403, i9 %work_x_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:403]   --->   Operation 1227 'store' 'store_ln403' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_72 : Operation 1228 [1/1] (0.00ns)   --->   "%bitcast_ln412 = bitcast i64 %add30" [data/benchmarks/trans_fft/transposed_fft.c:412]   --->   Operation 1228 'bitcast' 'bitcast_ln412' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1229 [1/1] (0.00ns)   --->   "%work_y_addr_9 = getelementptr i64 %work_y, i64 0, i64 %zext_ln403" [data/benchmarks/trans_fft/transposed_fft.c:412]   --->   Operation 1229 'getelementptr' 'work_y_addr_9' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1230 [1/1] (1.20ns)   --->   "%store_ln412 = store i64 %bitcast_ln412, i9 %work_y_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:412]   --->   Operation 1230 'store' 'store_ln412' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 73 <SV = 40> <Delay = 5.53>
ST_73 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln376_1 = zext i7 %tid_17" [data/benchmarks/trans_fft/transposed_fft.c:376]   --->   Operation 1231 'zext' 'zext_ln376_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1232 [1/1] (0.00ns)   --->   "%bitcast_ln398_16 = bitcast i64 %sub32" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1232 'bitcast' 'bitcast_ln398_16' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1233 [1/1] (0.28ns)   --->   "%xor_ln398_8 = xor i64 %bitcast_ln398_16, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1233 'xor' 'xor_ln398_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1234 [1/1] (0.00ns)   --->   "%bitcast_ln398_17 = bitcast i64 %xor_ln398_8" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1234 'bitcast' 'bitcast_ln398_17' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1235 [4/4] (4.33ns)   --->   "%sub33 = dsub i64 %mul11, i64 %bitcast_ln398_17" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1235 'dsub' 'sub33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1236 [1/1] (0.00ns)   --->   "%bitcast_ln398_18 = bitcast i64 %tmp_7" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1236 'bitcast' 'bitcast_ln398_18' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1237 [1/1] (0.28ns)   --->   "%xor_ln398_9 = xor i64 %bitcast_ln398_18, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1237 'xor' 'xor_ln398_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1238 [1/1] (0.00ns)   --->   "%bitcast_ln398_19 = bitcast i64 %xor_ln398_9" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1238 'bitcast' 'bitcast_ln398_19' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1239 [4/4] (4.33ns)   --->   "%sub34 = dsub i64 %bitcast_ln398_19, i64 %mul12" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1239 'dsub' 'sub34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1240 [1/4] (4.33ns)   --->   "%add33 = dadd i64 %c0_x_22, i64 %add31" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1240 'dadd' 'add33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1241 [1/4] (4.33ns)   --->   "%add34 = dadd i64 %c0_y_22, i64 %add32" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1241 'dadd' 'add34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1242 [1/4] (4.33ns)   --->   "%sub35 = dsub i64 %c0_x_22, i64 %add31" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1242 'dsub' 'sub35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1243 [1/4] (4.33ns)   --->   "%sub36 = dsub i64 %c0_y_22, i64 %add32" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1243 'dsub' 'sub36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1244 [1/1] (0.22ns)   --->   "%xor_ln402 = xor i7 %tid_17, i7 64" [data/benchmarks/trans_fft/transposed_fft.c:402]   --->   Operation 1244 'xor' 'xor_ln402' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i7 %xor_ln402" [data/benchmarks/trans_fft/transposed_fft.c:402]   --->   Operation 1245 'zext' 'zext_ln402' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1246 [1/1] (0.00ns)   --->   "%bitcast_ln402 = bitcast i64 %add33" [data/benchmarks/trans_fft/transposed_fft.c:402]   --->   Operation 1246 'bitcast' 'bitcast_ln402' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1247 [1/1] (0.00ns)   --->   "%work_x_addr_8 = getelementptr i64 %work_x, i64 0, i64 %zext_ln402" [data/benchmarks/trans_fft/transposed_fft.c:402]   --->   Operation 1247 'getelementptr' 'work_x_addr_8' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1248 [1/1] (1.20ns)   --->   "%store_ln402 = store i64 %bitcast_ln402, i9 %work_x_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:402]   --->   Operation 1248 'store' 'store_ln402' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_73 : Operation 1249 [1/1] (0.71ns)   --->   "%add_ln406 = add i9 %zext_ln376_1, i9 320" [data/benchmarks/trans_fft/transposed_fft.c:406]   --->   Operation 1249 'add' 'add_ln406' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i9 %add_ln406" [data/benchmarks/trans_fft/transposed_fft.c:406]   --->   Operation 1250 'zext' 'zext_ln406' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1251 [1/1] (0.00ns)   --->   "%bitcast_ln406 = bitcast i64 %sub35" [data/benchmarks/trans_fft/transposed_fft.c:406]   --->   Operation 1251 'bitcast' 'bitcast_ln406' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1252 [1/1] (0.00ns)   --->   "%work_x_addr_12 = getelementptr i64 %work_x, i64 0, i64 %zext_ln406" [data/benchmarks/trans_fft/transposed_fft.c:406]   --->   Operation 1252 'getelementptr' 'work_x_addr_12' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1253 [1/1] (1.20ns)   --->   "%store_ln406 = store i64 %bitcast_ln406, i9 %work_x_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:406]   --->   Operation 1253 'store' 'store_ln406' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_73 : Operation 1254 [1/1] (0.00ns)   --->   "%bitcast_ln411 = bitcast i64 %add34" [data/benchmarks/trans_fft/transposed_fft.c:411]   --->   Operation 1254 'bitcast' 'bitcast_ln411' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1255 [1/1] (0.00ns)   --->   "%work_y_addr_8 = getelementptr i64 %work_y, i64 0, i64 %zext_ln402" [data/benchmarks/trans_fft/transposed_fft.c:411]   --->   Operation 1255 'getelementptr' 'work_y_addr_8' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1256 [1/1] (1.20ns)   --->   "%store_ln411 = store i64 %bitcast_ln411, i9 %work_y_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:411]   --->   Operation 1256 'store' 'store_ln411' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_73 : Operation 1257 [1/1] (0.00ns)   --->   "%bitcast_ln415 = bitcast i64 %sub36" [data/benchmarks/trans_fft/transposed_fft.c:415]   --->   Operation 1257 'bitcast' 'bitcast_ln415' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1258 [1/1] (0.00ns)   --->   "%work_y_addr_12 = getelementptr i64 %work_y, i64 0, i64 %zext_ln406" [data/benchmarks/trans_fft/transposed_fft.c:415]   --->   Operation 1258 'getelementptr' 'work_y_addr_12' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1259 [1/1] (1.20ns)   --->   "%store_ln415 = store i64 %bitcast_ln415, i9 %work_y_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:415]   --->   Operation 1259 'store' 'store_ln415' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 74 <SV = 41> <Delay = 4.33>
ST_74 : Operation 1260 [3/4] (4.33ns)   --->   "%sub33 = dsub i64 %mul11, i64 %bitcast_ln398_17" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1260 'dsub' 'sub33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1261 [3/4] (4.33ns)   --->   "%sub34 = dsub i64 %bitcast_ln398_19, i64 %mul12" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1261 'dsub' 'sub34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln407 = sext i8 %zext_ln403_cast" [data/benchmarks/trans_fft/transposed_fft.c:407]   --->   Operation 1262 'sext' 'sext_ln407' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln407 = zext i9 %sext_ln407" [data/benchmarks/trans_fft/transposed_fft.c:407]   --->   Operation 1263 'zext' 'zext_ln407' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1264 [1/1] (0.00ns)   --->   "%bitcast_ln407 = bitcast i64 %sub30" [data/benchmarks/trans_fft/transposed_fft.c:407]   --->   Operation 1264 'bitcast' 'bitcast_ln407' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1265 [1/1] (0.00ns)   --->   "%work_x_addr_13 = getelementptr i64 %work_x, i64 0, i64 %zext_ln407" [data/benchmarks/trans_fft/transposed_fft.c:407]   --->   Operation 1265 'getelementptr' 'work_x_addr_13' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1266 [1/1] (1.20ns)   --->   "%store_ln407 = store i64 %bitcast_ln407, i9 %work_x_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:407]   --->   Operation 1266 'store' 'store_ln407' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_74 : Operation 1267 [1/1] (0.00ns)   --->   "%bitcast_ln416 = bitcast i64 %sub31" [data/benchmarks/trans_fft/transposed_fft.c:416]   --->   Operation 1267 'bitcast' 'bitcast_ln416' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1268 [1/1] (0.00ns)   --->   "%work_y_addr_13 = getelementptr i64 %work_y, i64 0, i64 %zext_ln407" [data/benchmarks/trans_fft/transposed_fft.c:416]   --->   Operation 1268 'getelementptr' 'work_y_addr_13' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1269 [1/1] (1.20ns)   --->   "%store_ln416 = store i64 %bitcast_ln416, i9 %work_y_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:416]   --->   Operation 1269 'store' 'store_ln416' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 75 <SV = 42> <Delay = 4.33>
ST_75 : Operation 1270 [2/4] (4.33ns)   --->   "%sub33 = dsub i64 %mul11, i64 %bitcast_ln398_17" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1270 'dsub' 'sub33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1271 [2/4] (4.33ns)   --->   "%sub34 = dsub i64 %bitcast_ln398_19, i64 %mul12" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1271 'dsub' 'sub34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 43> <Delay = 4.33>
ST_76 : Operation 1272 [1/4] (4.33ns)   --->   "%sub33 = dsub i64 %mul11, i64 %bitcast_ln398_17" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1272 'dsub' 'sub33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1273 [1/4] (4.33ns)   --->   "%sub34 = dsub i64 %bitcast_ln398_19, i64 %mul12" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1273 'dsub' 'sub34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 44> <Delay = 4.33>
ST_77 : Operation 1274 [4/4] (4.33ns)   --->   "%add35 = dadd i64 %c0_x_5, i64 %sub33" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1274 'dadd' 'add35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1275 [4/4] (4.33ns)   --->   "%add36 = dadd i64 %c0_y_5, i64 %sub34" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1275 'dadd' 'add36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1276 [4/4] (4.33ns)   --->   "%sub37 = dsub i64 %c0_x_5, i64 %sub33" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1276 'dsub' 'sub37' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1277 [4/4] (4.33ns)   --->   "%sub38 = dsub i64 %c0_y_5, i64 %sub34" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1277 'dsub' 'sub38' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 45> <Delay = 4.33>
ST_78 : Operation 1278 [3/4] (4.33ns)   --->   "%add35 = dadd i64 %c0_x_5, i64 %sub33" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1278 'dadd' 'add35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1279 [3/4] (4.33ns)   --->   "%add36 = dadd i64 %c0_y_5, i64 %sub34" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1279 'dadd' 'add36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1280 [3/4] (4.33ns)   --->   "%sub37 = dsub i64 %c0_x_5, i64 %sub33" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1280 'dsub' 'sub37' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1281 [3/4] (4.33ns)   --->   "%sub38 = dsub i64 %c0_y_5, i64 %sub34" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1281 'dsub' 'sub38' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 46> <Delay = 4.33>
ST_79 : Operation 1282 [2/4] (4.33ns)   --->   "%add35 = dadd i64 %c0_x_5, i64 %sub33" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1282 'dadd' 'add35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1283 [2/4] (4.33ns)   --->   "%add36 = dadd i64 %c0_y_5, i64 %sub34" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1283 'dadd' 'add36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1284 [2/4] (4.33ns)   --->   "%sub37 = dsub i64 %c0_x_5, i64 %sub33" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1284 'dsub' 'sub37' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1285 [2/4] (4.33ns)   --->   "%sub38 = dsub i64 %c0_y_5, i64 %sub34" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1285 'dsub' 'sub38' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 47> <Delay = 5.53>
ST_80 : Operation 1286 [1/4] (4.33ns)   --->   "%add35 = dadd i64 %c0_x_5, i64 %sub33" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1286 'dadd' 'add35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1287 [1/4] (4.33ns)   --->   "%add36 = dadd i64 %c0_y_5, i64 %sub34" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1287 'dadd' 'add36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1288 [1/4] (4.33ns)   --->   "%sub37 = dsub i64 %c0_x_5, i64 %sub33" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1288 'dsub' 'sub37' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1289 [1/4] (4.33ns)   --->   "%sub38 = dsub i64 %c0_y_5, i64 %sub34" [data/benchmarks/trans_fft/transposed_fft.c:398]   --->   Operation 1289 'dsub' 'sub38' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln404 = sext i7 %xor_ln402" [data/benchmarks/trans_fft/transposed_fft.c:404]   --->   Operation 1290 'sext' 'sext_ln404' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln404 = zext i8 %sext_ln404" [data/benchmarks/trans_fft/transposed_fft.c:404]   --->   Operation 1291 'zext' 'zext_ln404' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1292 [1/1] (0.00ns)   --->   "%bitcast_ln404 = bitcast i64 %add35" [data/benchmarks/trans_fft/transposed_fft.c:404]   --->   Operation 1292 'bitcast' 'bitcast_ln404' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1293 [1/1] (0.00ns)   --->   "%work_x_addr_10 = getelementptr i64 %work_x, i64 0, i64 %zext_ln404" [data/benchmarks/trans_fft/transposed_fft.c:404]   --->   Operation 1293 'getelementptr' 'work_x_addr_10' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1294 [1/1] (1.20ns)   --->   "%store_ln404 = store i64 %bitcast_ln404, i9 %work_x_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:404]   --->   Operation 1294 'store' 'store_ln404' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_80 : Operation 1295 [1/1] (0.00ns)   --->   "%bitcast_ln413 = bitcast i64 %add36" [data/benchmarks/trans_fft/transposed_fft.c:413]   --->   Operation 1295 'bitcast' 'bitcast_ln413' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1296 [1/1] (0.00ns)   --->   "%work_y_addr_10 = getelementptr i64 %work_y, i64 0, i64 %zext_ln404" [data/benchmarks/trans_fft/transposed_fft.c:413]   --->   Operation 1296 'getelementptr' 'work_y_addr_10' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1297 [1/1] (1.20ns)   --->   "%store_ln413 = store i64 %bitcast_ln413, i9 %work_y_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:413]   --->   Operation 1297 'store' 'store_ln413' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 81 <SV = 48> <Delay = 1.20>
ST_81 : Operation 1298 [1/1] (0.00ns)   --->   "%speclooptripcount_ln377 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/trans_fft/transposed_fft.c:377]   --->   Operation 1298 'speclooptripcount' 'speclooptripcount_ln377' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1299 [1/1] (0.00ns)   --->   "%specloopname_ln418 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/trans_fft/transposed_fft.c:418]   --->   Operation 1299 'specloopname' 'specloopname_ln418' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln408 = sext i7 %xor_ln402" [data/benchmarks/trans_fft/transposed_fft.c:408]   --->   Operation 1300 'sext' 'sext_ln408' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln408 = zext i9 %sext_ln408" [data/benchmarks/trans_fft/transposed_fft.c:408]   --->   Operation 1301 'zext' 'zext_ln408' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1302 [1/1] (0.00ns)   --->   "%bitcast_ln408 = bitcast i64 %sub37" [data/benchmarks/trans_fft/transposed_fft.c:408]   --->   Operation 1302 'bitcast' 'bitcast_ln408' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1303 [1/1] (0.00ns)   --->   "%work_x_addr_14 = getelementptr i64 %work_x, i64 0, i64 %zext_ln408" [data/benchmarks/trans_fft/transposed_fft.c:408]   --->   Operation 1303 'getelementptr' 'work_x_addr_14' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1304 [1/1] (1.20ns)   --->   "%store_ln408 = store i64 %bitcast_ln408, i9 %work_x_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:408]   --->   Operation 1304 'store' 'store_ln408' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_81 : Operation 1305 [1/1] (0.00ns)   --->   "%bitcast_ln417 = bitcast i64 %sub38" [data/benchmarks/trans_fft/transposed_fft.c:417]   --->   Operation 1305 'bitcast' 'bitcast_ln417' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1306 [1/1] (0.00ns)   --->   "%work_y_addr_14 = getelementptr i64 %work_y, i64 0, i64 %zext_ln408" [data/benchmarks/trans_fft/transposed_fft.c:417]   --->   Operation 1306 'getelementptr' 'work_y_addr_14' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1307 [1/1] (1.20ns)   --->   "%store_ln417 = store i64 %bitcast_ln417, i9 %work_y_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:417]   --->   Operation 1307 'store' 'store_ln417' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_81 : Operation 1308 [1/1] (0.00ns)   --->   "%br_ln376 = br void %for.inc1935" [data/benchmarks/trans_fft/transposed_fft.c:376]   --->   Operation 1308 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 7 bit ('tid', data/benchmarks/trans_fft/transposed_fft.c:115) [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln115', data/benchmarks/trans_fft/transposed_fft.c:115) of constant 0 on local variable 'tid', data/benchmarks/trans_fft/transposed_fft.c:115 [30]  (0.387 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 1.200ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/trans_fft/transposed_fft.c:178) on local variable 'tid', data/benchmarks/trans_fft/transposed_fft.c:115 [33]  (0.000 ns)
	'getelementptr' operation 9 bit ('DATA_x_addr', data/benchmarks/trans_fft/transposed_fft.c:181) [46]  (0.000 ns)
	'load' operation 64 bit ('DATA_x_load', data/benchmarks/trans_fft/transposed_fft.c:181) on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [47]  (1.200 ns)

 <State 4>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load', data/benchmarks/trans_fft/transposed_fft.c:181) on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [47]  (1.200 ns)
	'store' operation 0 bit ('store_ln181', data/benchmarks/trans_fft/transposed_fft.c:181) of variable 'DATA_x_load', data/benchmarks/trans_fft/transposed_fft.c:181 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [50]  (1.200 ns)

 <State 5>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_2', data/benchmarks/trans_fft/transposed_fft.c:183) on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [62]  (1.200 ns)
	'store' operation 0 bit ('store_ln183', data/benchmarks/trans_fft/transposed_fft.c:183) of variable 'DATA_x_load_2', data/benchmarks/trans_fft/transposed_fft.c:183 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [66]  (1.200 ns)

 <State 6>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_4', data/benchmarks/trans_fft/transposed_fft.c:185) on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [78]  (1.200 ns)
	'store' operation 0 bit ('store_ln185', data/benchmarks/trans_fft/transposed_fft.c:185) of variable 'DATA_x_load_4', data/benchmarks/trans_fft/transposed_fft.c:185 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [82]  (1.200 ns)

 <State 7>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_6', data/benchmarks/trans_fft/transposed_fft.c:187) on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [95]  (1.200 ns)
	'store' operation 0 bit ('store_ln187', data/benchmarks/trans_fft/transposed_fft.c:187) of variable 'DATA_x_load_6', data/benchmarks/trans_fft/transposed_fft.c:187 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [99]  (1.200 ns)

 <State 8>: 2.640ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/trans_fft/transposed_fft.c:197) on local variable 'tid', data/benchmarks/trans_fft/transposed_fft.c:115 [115]  (0.000 ns)
	'add' operation 10 bit ('offset', data/benchmarks/trans_fft/transposed_fft.c:195) [127]  (0.715 ns)
	'add' operation 10 bit ('add_ln198', data/benchmarks/trans_fft/transposed_fft.c:198) [136]  (0.725 ns)
	'getelementptr' operation 10 bit ('smem_addr_9', data/benchmarks/trans_fft/transposed_fft.c:198) [138]  (0.000 ns)
	'load' operation 64 bit ('smem_load_1', data/benchmarks/trans_fft/transposed_fft.c:198) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [139]  (1.200 ns)

 <State 9>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load', data/benchmarks/trans_fft/transposed_fft.c:197) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [130]  (1.200 ns)
	'store' operation 0 bit ('store_ln197', data/benchmarks/trans_fft/transposed_fft.c:197) of variable 'smem_load', data/benchmarks/trans_fft/transposed_fft.c:197 on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [135]  (1.200 ns)

 <State 10>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_2', data/benchmarks/trans_fft/transposed_fft.c:199) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [147]  (1.200 ns)
	'store' operation 0 bit ('store_ln199', data/benchmarks/trans_fft/transposed_fft.c:199) of variable 'smem_load_2', data/benchmarks/trans_fft/transposed_fft.c:199 on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [151]  (1.200 ns)

 <State 11>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_4', data/benchmarks/trans_fft/transposed_fft.c:201) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [163]  (1.200 ns)
	'store' operation 0 bit ('store_ln201', data/benchmarks/trans_fft/transposed_fft.c:201) of variable 'smem_load_4', data/benchmarks/trans_fft/transposed_fft.c:201 on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [167]  (1.200 ns)

 <State 12>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_6', data/benchmarks/trans_fft/transposed_fft.c:203) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [179]  (1.200 ns)
	'store' operation 0 bit ('store_ln203', data/benchmarks/trans_fft/transposed_fft.c:203) of variable 'smem_load_6', data/benchmarks/trans_fft/transposed_fft.c:203 on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [183]  (1.200 ns)

 <State 13>: 1.200ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/trans_fft/transposed_fft.c:210) on local variable 'tid', data/benchmarks/trans_fft/transposed_fft.c:115 [199]  (0.000 ns)
	'getelementptr' operation 9 bit ('DATA_y_addr', data/benchmarks/trans_fft/transposed_fft.c:214) [212]  (0.000 ns)
	'load' operation 64 bit ('DATA_y_load', data/benchmarks/trans_fft/transposed_fft.c:214) on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [213]  (1.200 ns)

 <State 14>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load', data/benchmarks/trans_fft/transposed_fft.c:214) on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [213]  (1.200 ns)
	'store' operation 0 bit ('store_ln214', data/benchmarks/trans_fft/transposed_fft.c:214) of variable 'DATA_y_load', data/benchmarks/trans_fft/transposed_fft.c:214 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [216]  (1.200 ns)

 <State 15>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load_2', data/benchmarks/trans_fft/transposed_fft.c:216) on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [228]  (1.200 ns)
	'store' operation 0 bit ('store_ln216', data/benchmarks/trans_fft/transposed_fft.c:216) of variable 'DATA_y_load_2', data/benchmarks/trans_fft/transposed_fft.c:216 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [232]  (1.200 ns)

 <State 16>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load_4', data/benchmarks/trans_fft/transposed_fft.c:218) on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [244]  (1.200 ns)
	'store' operation 0 bit ('store_ln218', data/benchmarks/trans_fft/transposed_fft.c:218) of variable 'DATA_y_load_4', data/benchmarks/trans_fft/transposed_fft.c:218 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [248]  (1.200 ns)

 <State 17>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load_6', data/benchmarks/trans_fft/transposed_fft.c:220) on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [261]  (1.200 ns)
	'store' operation 0 bit ('store_ln220', data/benchmarks/trans_fft/transposed_fft.c:220) of variable 'DATA_y_load_6', data/benchmarks/trans_fft/transposed_fft.c:220 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [265]  (1.200 ns)

 <State 18>: 2.640ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/trans_fft/transposed_fft.c:235) on local variable 'tid', data/benchmarks/trans_fft/transposed_fft.c:115 [289]  (0.000 ns)
	'add' operation 10 bit ('offset', data/benchmarks/trans_fft/transposed_fft.c:238) [326]  (0.715 ns)
	'add' operation 10 bit ('add_ln105', data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:238) [330]  (0.725 ns)
	'getelementptr' operation 10 bit ('smem_addr_25', data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:238) [332]  (0.000 ns)
	'load' operation 64 bit ('smem_load_9', data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:238) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [333]  (1.200 ns)

 <State 19>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_8', data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:238) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [329]  (1.200 ns)
	'store' operation 0 bit ('store_ln240', data/benchmarks/trans_fft/transposed_fft.c:240) of variable 'smem_load_8', data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:238 on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [358]  (1.200 ns)

 <State 20>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_10', data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:238) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [337]  (1.200 ns)
	'store' operation 0 bit ('store_ln242', data/benchmarks/trans_fft/transposed_fft.c:242) of variable 'smem_load_10', data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:238 on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [360]  (1.200 ns)

 <State 21>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_12', data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:238) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [345]  (1.200 ns)
	'store' operation 0 bit ('store_ln244', data/benchmarks/trans_fft/transposed_fft.c:244) of variable 'smem_load_12', data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:238 on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [362]  (1.200 ns)

 <State 22>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_14', data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:238) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [353]  (1.200 ns)
	'store' operation 0 bit ('store_ln246', data/benchmarks/trans_fft/transposed_fft.c:246) of variable 'smem_load_14', data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:238 on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [364]  (1.200 ns)

 <State 23>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_phi33_load', data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:238) on local variable 'p_phi33' [383]  (0.000 ns)
	'store' operation 0 bit ('store_ln106', data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:238) of variable 'p_phi33_load', data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:238 on array 'data_y', data/benchmarks/trans_fft/transposed_fft.c:121 [388]  (0.714 ns)

 <State 24>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_phi35_load', data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:238) on local variable 'p_phi35' [381]  (0.000 ns)
	'store' operation 0 bit ('store_ln108', data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:238) of variable 'p_phi35_load', data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:238 on array 'data_y', data/benchmarks/trans_fft/transposed_fft.c:121 [390]  (0.714 ns)

 <State 25>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_phi37_load', data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:238) on local variable 'p_phi37' [379]  (0.000 ns)
	'store' operation 0 bit ('store_ln110', data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:238) of variable 'p_phi37_load', data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:238 on array 'data_y', data/benchmarks/trans_fft/transposed_fft.c:121 [392]  (0.714 ns)

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 1.200ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/trans_fft/transposed_fft.c:303) on local variable 'tid', data/benchmarks/trans_fft/transposed_fft.c:115 [398]  (0.000 ns)
	'getelementptr' operation 9 bit ('DATA_x_addr_23', data/benchmarks/trans_fft/transposed_fft.c:306) [411]  (0.000 ns)
	'load' operation 64 bit ('DATA_x_load_8', data/benchmarks/trans_fft/transposed_fft.c:306) on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [412]  (1.200 ns)

 <State 29>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_8', data/benchmarks/trans_fft/transposed_fft.c:306) on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [412]  (1.200 ns)
	'store' operation 0 bit ('store_ln306', data/benchmarks/trans_fft/transposed_fft.c:306) of variable 'DATA_x_load_8', data/benchmarks/trans_fft/transposed_fft.c:306 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [415]  (1.200 ns)

 <State 30>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_10', data/benchmarks/trans_fft/transposed_fft.c:308) on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [427]  (1.200 ns)
	'store' operation 0 bit ('store_ln308', data/benchmarks/trans_fft/transposed_fft.c:308) of variable 'DATA_x_load_10', data/benchmarks/trans_fft/transposed_fft.c:308 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [431]  (1.200 ns)

 <State 31>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_12', data/benchmarks/trans_fft/transposed_fft.c:310) on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [443]  (1.200 ns)
	'store' operation 0 bit ('store_ln310', data/benchmarks/trans_fft/transposed_fft.c:310) of variable 'DATA_x_load_12', data/benchmarks/trans_fft/transposed_fft.c:310 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [447]  (1.200 ns)

 <State 32>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_14', data/benchmarks/trans_fft/transposed_fft.c:312) on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [460]  (1.200 ns)
	'store' operation 0 bit ('store_ln312', data/benchmarks/trans_fft/transposed_fft.c:312) of variable 'DATA_x_load_14', data/benchmarks/trans_fft/transposed_fft.c:312 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [464]  (1.200 ns)

 <State 33>: 1.915ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/trans_fft/transposed_fft.c:321) on local variable 'tid', data/benchmarks/trans_fft/transposed_fft.c:115 [480]  (0.000 ns)
	'add' operation 10 bit ('add_ln324', data/benchmarks/trans_fft/transposed_fft.c:324) [498]  (0.715 ns)
	'getelementptr' operation 10 bit ('smem_addr_41', data/benchmarks/trans_fft/transposed_fft.c:324) [500]  (0.000 ns)
	'load' operation 64 bit ('smem_load_17', data/benchmarks/trans_fft/transposed_fft.c:324) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [501]  (1.200 ns)

 <State 34>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_16', data/benchmarks/trans_fft/transposed_fft.c:323) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [493]  (1.200 ns)
	'store' operation 0 bit ('store_ln323', data/benchmarks/trans_fft/transposed_fft.c:323) of variable 'smem_load_16', data/benchmarks/trans_fft/transposed_fft.c:323 on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [497]  (1.200 ns)

 <State 35>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_18', data/benchmarks/trans_fft/transposed_fft.c:325) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [509]  (1.200 ns)
	'store' operation 0 bit ('store_ln325', data/benchmarks/trans_fft/transposed_fft.c:325) of variable 'smem_load_18', data/benchmarks/trans_fft/transposed_fft.c:325 on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [513]  (1.200 ns)

 <State 36>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_20', data/benchmarks/trans_fft/transposed_fft.c:327) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [525]  (1.200 ns)
	'store' operation 0 bit ('store_ln327', data/benchmarks/trans_fft/transposed_fft.c:327) of variable 'smem_load_20', data/benchmarks/trans_fft/transposed_fft.c:327 on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [529]  (1.200 ns)

 <State 37>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_22', data/benchmarks/trans_fft/transposed_fft.c:329) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [541]  (1.200 ns)
	'store' operation 0 bit ('store_ln329', data/benchmarks/trans_fft/transposed_fft.c:329) of variable 'smem_load_22', data/benchmarks/trans_fft/transposed_fft.c:329 on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [545]  (1.200 ns)

 <State 38>: 1.200ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/trans_fft/transposed_fft.c:336) on local variable 'tid', data/benchmarks/trans_fft/transposed_fft.c:115 [561]  (0.000 ns)
	'getelementptr' operation 9 bit ('DATA_y_addr_23', data/benchmarks/trans_fft/transposed_fft.c:340) [574]  (0.000 ns)
	'load' operation 64 bit ('DATA_y_load_8', data/benchmarks/trans_fft/transposed_fft.c:340) on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [575]  (1.200 ns)

 <State 39>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load_8', data/benchmarks/trans_fft/transposed_fft.c:340) on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [575]  (1.200 ns)
	'store' operation 0 bit ('store_ln340', data/benchmarks/trans_fft/transposed_fft.c:340) of variable 'DATA_y_load_8', data/benchmarks/trans_fft/transposed_fft.c:340 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [578]  (1.200 ns)

 <State 40>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load_10', data/benchmarks/trans_fft/transposed_fft.c:342) on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [590]  (1.200 ns)
	'store' operation 0 bit ('store_ln342', data/benchmarks/trans_fft/transposed_fft.c:342) of variable 'DATA_y_load_10', data/benchmarks/trans_fft/transposed_fft.c:342 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [594]  (1.200 ns)

 <State 41>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load_12', data/benchmarks/trans_fft/transposed_fft.c:344) on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [606]  (1.200 ns)
	'store' operation 0 bit ('store_ln344', data/benchmarks/trans_fft/transposed_fft.c:344) of variable 'DATA_y_load_12', data/benchmarks/trans_fft/transposed_fft.c:344 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [610]  (1.200 ns)

 <State 42>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load_14', data/benchmarks/trans_fft/transposed_fft.c:346) on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [623]  (1.200 ns)
	'store' operation 0 bit ('store_ln346', data/benchmarks/trans_fft/transposed_fft.c:346) of variable 'DATA_y_load_14', data/benchmarks/trans_fft/transposed_fft.c:346 on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [627]  (1.200 ns)

 <State 43>: 1.915ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/trans_fft/transposed_fft.c:352) on local variable 'tid', data/benchmarks/trans_fft/transposed_fft.c:115 [651]  (0.000 ns)
	'add' operation 10 bit ('add_ln105_1', data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:364) [689]  (0.715 ns)
	'getelementptr' operation 10 bit ('smem_addr_57', data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:364) [691]  (0.000 ns)
	'load' operation 64 bit ('smem_load_25', data/benchmarks/trans_fft/transposed_fft.c:105->data/benchmarks/trans_fft/transposed_fft.c:364) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [692]  (1.200 ns)

 <State 44>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_24', data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:364) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [688]  (1.200 ns)
	'store' operation 0 bit ('store_ln366', data/benchmarks/trans_fft/transposed_fft.c:366) of variable 'smem_load_24', data/benchmarks/trans_fft/transposed_fft.c:104->data/benchmarks/trans_fft/transposed_fft.c:364 on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [717]  (1.200 ns)

 <State 45>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_26', data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:364) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [696]  (1.200 ns)
	'store' operation 0 bit ('store_ln368', data/benchmarks/trans_fft/transposed_fft.c:368) of variable 'smem_load_26', data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:364 on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [719]  (1.200 ns)

 <State 46>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_28', data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:364) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [704]  (1.200 ns)
	'store' operation 0 bit ('store_ln370', data/benchmarks/trans_fft/transposed_fft.c:370) of variable 'smem_load_28', data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:364 on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [721]  (1.200 ns)

 <State 47>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_30', data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:364) on array 'smem', data/benchmarks/trans_fft/transposed_fft.c:123 [712]  (1.200 ns)
	'store' operation 0 bit ('store_ln372', data/benchmarks/trans_fft/transposed_fft.c:372) of variable 'smem_load_30', data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:364 on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [723]  (1.200 ns)

 <State 48>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_phi19_load', data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:364) on local variable 'p_phi19' [742]  (0.000 ns)
	'store' operation 0 bit ('store_ln106', data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:364) of variable 'p_phi19_load', data/benchmarks/trans_fft/transposed_fft.c:106->data/benchmarks/trans_fft/transposed_fft.c:364 on array 'data_y', data/benchmarks/trans_fft/transposed_fft.c:121 [747]  (0.714 ns)

 <State 49>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_phi21_load', data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:364) on local variable 'p_phi21' [740]  (0.000 ns)
	'store' operation 0 bit ('store_ln108', data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:364) of variable 'p_phi21_load', data/benchmarks/trans_fft/transposed_fft.c:108->data/benchmarks/trans_fft/transposed_fft.c:364 on array 'data_y', data/benchmarks/trans_fft/transposed_fft.c:121 [749]  (0.714 ns)

 <State 50>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_phi23_load', data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:364) on local variable 'p_phi23' [738]  (0.000 ns)
	'store' operation 0 bit ('store_ln110', data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:364) of variable 'p_phi23_load', data/benchmarks/trans_fft/transposed_fft.c:110->data/benchmarks/trans_fft/transposed_fft.c:364 on array 'data_y', data/benchmarks/trans_fft/transposed_fft.c:121 [751]  (0.714 ns)

 <State 51>: 1.200ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/trans_fft/transposed_fft.c:379) on local variable 'tid', data/benchmarks/trans_fft/transposed_fft.c:115 [756]  (0.000 ns)
	'or' operation 9 bit ('or_ln380', data/benchmarks/trans_fft/transposed_fft.c:380) [770]  (0.000 ns)
	'getelementptr' operation 9 bit ('DATA_y_addr_40', data/benchmarks/trans_fft/transposed_fft.c:380) [772]  (0.000 ns)
	'load' operation 64 bit ('c0_y', data/benchmarks/trans_fft/transposed_fft.c:380) on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [773]  (1.200 ns)

 <State 52>: 1.200ns
The critical path consists of the following:
	'load' operation 64 bit ('c0_y', data/benchmarks/trans_fft/transposed_fft.c:380) on array 'DATA_y', data/benchmarks/trans_fft/transposed_fft.c:118 [773]  (1.200 ns)

 <State 53>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_21', data/benchmarks/trans_fft/transposed_fft.c:393) on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [809]  (1.200 ns)
	'dadd' operation 64 bit ('c0_x', data/benchmarks/trans_fft/transposed_fft.c:398) [818]  (4.334 ns)

 <State 54>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('c0_x', data/benchmarks/trans_fft/transposed_fft.c:390) on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [803]  (1.200 ns)
	'dadd' operation 64 bit ('add', data/benchmarks/trans_fft/transposed_fft.c:398) [822]  (4.334 ns)

 <State 55>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('c0_x', data/benchmarks/trans_fft/transposed_fft.c:388) on array 'DATA_x', data/benchmarks/trans_fft/transposed_fft.c:117 [799]  (1.200 ns)
	'dadd' operation 64 bit ('c0_x', data/benchmarks/trans_fft/transposed_fft.c:398) [814]  (4.334 ns)

 <State 56>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('c0_x', data/benchmarks/trans_fft/transposed_fft.c:398) [814]  (4.334 ns)

 <State 57>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln398', data/benchmarks/trans_fft/transposed_fft.c:398) [831]  (0.289 ns)
	'dsub' operation 64 bit ('sub22', data/benchmarks/trans_fft/transposed_fft.c:398) [833]  (4.334 ns)

 <State 58>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/trans_fft/transposed_fft.c:398) [840]  (4.503 ns)

 <State 59>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/trans_fft/transposed_fft.c:398) [840]  (4.503 ns)

 <State 60>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/trans_fft/transposed_fft.c:398) [840]  (4.503 ns)

 <State 61>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('c0_x', data/benchmarks/trans_fft/transposed_fft.c:398) [834]  (4.503 ns)

 <State 62>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln398_2', data/benchmarks/trans_fft/transposed_fft.c:398) [842]  (0.289 ns)
	'dsub' operation 64 bit ('sub23', data/benchmarks/trans_fft/transposed_fft.c:398) [844]  (4.334 ns)

 <State 63>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('c0_x', data/benchmarks/trans_fft/transposed_fft.c:398) [834]  (4.503 ns)

 <State 64>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('c0_x', data/benchmarks/trans_fft/transposed_fft.c:398) [834]  (4.503 ns)

 <State 65>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln398_6', data/benchmarks/trans_fft/transposed_fft.c:398) [870]  (0.289 ns)
	'dsub' operation 64 bit ('sub26', data/benchmarks/trans_fft/transposed_fft.c:398) [872]  (4.334 ns)

 <State 66>: 5.534ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add27', data/benchmarks/trans_fft/transposed_fft.c:398) [878]  (4.334 ns)
	'store' operation 0 bit ('store_ln401', data/benchmarks/trans_fft/transposed_fft.c:401) of variable 'bitcast_ln401', data/benchmarks/trans_fft/transposed_fft.c:401 on array 'work_x' [914]  (1.200 ns)

 <State 67>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub26', data/benchmarks/trans_fft/transposed_fft.c:398) [872]  (4.334 ns)

 <State 68>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub26', data/benchmarks/trans_fft/transposed_fft.c:398) [872]  (4.334 ns)

 <State 69>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul11', data/benchmarks/trans_fft/transposed_fft.c:398) [894]  (4.503 ns)

 <State 70>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul11', data/benchmarks/trans_fft/transposed_fft.c:398) [894]  (4.503 ns)

 <State 71>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul11', data/benchmarks/trans_fft/transposed_fft.c:398) [894]  (4.503 ns)

 <State 72>: 5.534ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add29', data/benchmarks/trans_fft/transposed_fft.c:398) [882]  (4.334 ns)
	'store' operation 0 bit ('store_ln403', data/benchmarks/trans_fft/transposed_fft.c:403) of variable 'bitcast_ln403', data/benchmarks/trans_fft/transposed_fft.c:403 on array 'work_x' [924]  (1.200 ns)

 <State 73>: 5.534ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add33', data/benchmarks/trans_fft/transposed_fft.c:398) [904]  (4.334 ns)
	'store' operation 0 bit ('store_ln402', data/benchmarks/trans_fft/transposed_fft.c:402) of variable 'bitcast_ln402', data/benchmarks/trans_fft/transposed_fft.c:402 on array 'work_x' [919]  (1.200 ns)

 <State 74>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub33', data/benchmarks/trans_fft/transposed_fft.c:398) [898]  (4.334 ns)

 <State 75>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub33', data/benchmarks/trans_fft/transposed_fft.c:398) [898]  (4.334 ns)

 <State 76>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub33', data/benchmarks/trans_fft/transposed_fft.c:398) [898]  (4.334 ns)

 <State 77>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add35', data/benchmarks/trans_fft/transposed_fft.c:398) [908]  (4.334 ns)

 <State 78>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add35', data/benchmarks/trans_fft/transposed_fft.c:398) [908]  (4.334 ns)

 <State 79>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add35', data/benchmarks/trans_fft/transposed_fft.c:398) [908]  (4.334 ns)

 <State 80>: 5.534ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add35', data/benchmarks/trans_fft/transposed_fft.c:398) [908]  (4.334 ns)
	'store' operation 0 bit ('store_ln404', data/benchmarks/trans_fft/transposed_fft.c:404) of variable 'bitcast_ln404', data/benchmarks/trans_fft/transposed_fft.c:404 on array 'work_x' [929]  (1.200 ns)

 <State 81>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('work_x_addr_14', data/benchmarks/trans_fft/transposed_fft.c:408) [948]  (0.000 ns)
	'store' operation 0 bit ('store_ln408', data/benchmarks/trans_fft/transposed_fft.c:408) of variable 'bitcast_ln408', data/benchmarks/trans_fft/transposed_fft.c:408 on array 'work_x' [949]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
