// Seed: 1490863105
module module_0;
  assign id_1 = id_1;
  always @(*) begin
    assign id_1 = 1 == 1'b0;
  end
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  assign {1, 1, 1'b0, 1} = id_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_4;
  assign id_1 = 1 ? 1 : 1 ? 1'd0 : 1 ? id_2 : id_1;
  module_0(); id_5(
      .id_0(""), .id_1(1), .id_2(1 != 1), .id_3(id_2)
  );
  assign id_4 = 1'b0;
endmodule
