// Seed: 3037950383
module module_0 (
    output wand id_0,
    input  wire id_1,
    input  wand id_2,
    input  tri  id_3
);
  assign module_1.id_3 = 0;
  wire id_5;
  wire id_6;
  module_2 modCall_1 (
      id_5,
      id_6
  );
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0
  );
  assign id_1 = id_0 && "";
  wor id_3 = 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_3 = id_1;
  end
  assign module_0.id_2 = 0;
  assign id_4 = 1;
endmodule
