#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jan  5 00:43:57 2024
# Process ID: 81257
# Current directory: /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/impl_1
# Command line: vivado -log Arty100THarness.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Arty100THarness.tcl -notrace
# Log file: /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/impl_1/Arty100THarness.vdi
# Journal file: /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/impl_1/vivado.jou
# Running On: binhkieudo-ASUS, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
source Arty100THarness.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.273 ; gain = 0.023 ; free physical = 6107 ; free virtual = 50294
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/binhkieudo/Software/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top Arty100THarness -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.4 . Memory (MB): peak = 1709.414 ; gain = 0.000 ; free physical = 5669 ; free virtual = 49858
INFO: [Netlist 29-17] Analyzing 2120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/harnessSysPLLNode/harnessSysPLLNode_board.xdc] for cell 'harnessSysPLLNode/inst'
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/harnessSysPLLNode/harnessSysPLLNode_board.xdc] for cell 'harnessSysPLLNode/inst'
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/harnessSysPLLNode/harnessSysPLLNode.xdc] for cell 'harnessSysPLLNode/inst'
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/harnessSysPLLNode/harnessSysPLLNode.xdc] for cell 'harnessSysPLLNode/inst'
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/constraints/arty100tmig.xdc] for cell 'mig/island/blackbox'
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/constraints/arty100tmig.xdc] for cell 'mig/island/blackbox'
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-config.xdc]
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-config.xdc]
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'jd_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports jd_2]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_3'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_g'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_r'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_b'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_g'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_r'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_b'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_g'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_r'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_3'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_3'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_3'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_4'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_5'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_6'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_7'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_3'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_4'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_5'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_6'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_7'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_4'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_5'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_6'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd_out'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd_in'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_3'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_4'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_5'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_6'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_7'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_8'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_9'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_10'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_11'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_12'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_13'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_14'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_15'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_16'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_17'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_18'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_19'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_miso'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_mosi'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_sck'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_ss'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_rst'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qspi_sck'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qspi_sck'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:215]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports qspi_sck]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:215]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'qspi_cs'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qspi_dq_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qspi_dq_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qspi_dq_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qspi_dq_3'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -include_generated_clocks -of_objects [get_ports jd_2]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2506.910 ; gain = 572.672 ; free physical = 5071 ; free virtual = 49333
WARNING: [Vivado 12-508] No pins matched 'ip_mmcm/inst/mmcm_adv_inst/CLKOUT0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins ip_mmcm/inst/mmcm_adv_inst/CLKOUT0]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
WARNING: [Vivado 12-508] No pins matched 'ip_mmcm/inst/mmcm_adv_inst/CLKOUT1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins ip_mmcm/inst/mmcm_adv_inst/CLKOUT1]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
WARNING: [Vivado 12-508] No pins matched 'ip_mmcm/inst/mmcm_adv_inst/CLKOUT2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins ip_mmcm/inst/mmcm_adv_inst/CLKOUT2]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks -of_objects [get_ports jd_2]]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_pins ip_mmcm/inst/mmcm_adv_inst/CLKOUT0]]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [list [get_clocks -of_objects [get_pins ip_mmcm/inst/mmcm_adv_inst/CLKOUT1]] [get_clocks -of_objects [get_pins ip_mmcm/inst/mmcm_adv_inst/CLKOUT2]]]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc]
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.sdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.sdc:7]
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.sdc]
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports uart_rxd]]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports sdcard_spi_dat_0]]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports sdcard_spi_dat_1]]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports sdcard_spi_dat_2]]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc]
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/harnessSysPLLNode/harnessSysPLLNode_late.xdc] for cell 'harnessSysPLLNode/inst'
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/harnessSysPLLNode/harnessSysPLLNode_late.xdc] for cell 'harnessSysPLLNode/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[10] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[11] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[12] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[13] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[14] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[15] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[2] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[3] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[4] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[5] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[6] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[7] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[8] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[9] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[2] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[3] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[4] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[5] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[6] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[7] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[8] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[9] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[10] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[11] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[12] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[13] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[14] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[15] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2512.848 ; gain = 0.000 ; free physical = 5088 ; free virtual = 49356
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 728 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 24 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 630 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 37 instances

16 Infos, 124 Warnings, 95 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2512.848 ; gain = 1183.566 ; free physical = 5088 ; free virtual = 49356
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 9 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2576.879 ; gain = 64.031 ; free physical = 5085 ; free virtual = 49353

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1de8c5cfb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2576.879 ; gain = 0.000 ; free physical = 5028 ; free virtual = 49300

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_cbus/out_xbar/state_0_i_1__6 into driver instance chiptop0/system/subsystem_cbus/out_xbar/state_0_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_cbus/out_xbar/state_1_i_1__4 into driver instance chiptop0/system/subsystem_cbus/out_xbar/state_1_i_2__1, which resulted in an inversion of 74 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_cbus/out_xbar/state_2_i_1__0 into driver instance chiptop0/system/subsystem_cbus/out_xbar/state_2_i_2__0, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_cbus/out_xbar/state_3_i_1__0 into driver instance chiptop0/system/subsystem_cbus/out_xbar/state_3_i_2__0, which resulted in an inversion of 72 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_cbus/out_xbar/state_4_i_1 into driver instance chiptop0/system/subsystem_cbus/out_xbar/state_4_i_2, which resulted in an inversion of 72 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_cbus/out_xbar/state_5_i_1 into driver instance chiptop0/system/subsystem_cbus/out_xbar/state_5_i_2, which resulted in an inversion of 72 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_cbus/out_xbar/state_6_i_1 into driver instance chiptop0/system/subsystem_cbus/out_xbar/state_6_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/state_1_3_i_1 into driver instance chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/state_1_3_i_2, which resulted in an inversion of 118 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/state_1_4_i_1 into driver instance chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/state_1_4_i_2, which resulted in an inversion of 118 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_l2_wrapper/broadcast_1/state_1_i_1__6 into driver instance chiptop0/system/subsystem_l2_wrapper/broadcast_1/Memory_reg_0_1_0_5_i_12__5, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_pbus/atomics/state_1_i_1__2 into driver instance chiptop0/system/subsystem_pbus/atomics/state_1_i_2__0, which resulted in an inversion of 104 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5_i_1__4 into driver instance chiptop0/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_ext/beatsLeft[2]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_pbus/out_xbar/state_0_i_1__3 into driver instance chiptop0/system/subsystem_pbus/out_xbar/state_0_i_2__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_pbus/out_xbar/state_1_i_1__1 into driver instance chiptop0/system/subsystem_pbus/out_xbar/state_1_i_2, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_pbus/out_xbar/state_2_i_1 into driver instance chiptop0/system/subsystem_pbus/out_xbar/state_2_i_2, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_pbus/out_xbar/state_3_i_1 into driver instance chiptop0/system/subsystem_pbus/out_xbar/state_3_i_2, which resulted in an inversion of 46 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_sbus/system_bus_xbar/state_0_i_1__2 into driver instance chiptop0/system/subsystem_sbus/system_bus_xbar/Memory_reg_0_1_0_5_i_10__2, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/subsystem_sbus/system_bus_xbar/state_1_i_1__0 into driver instance chiptop0/system/subsystem_sbus/system_bus_xbar/Memory_reg_0_1_0_5_i_11__2, which resulted in an inversion of 77 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/counter[8]_i_1 into driver instance chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/s2_req_cmd[3]_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/state_0_i_1__1 into driver instance chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/state_0_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/Memory_reg_r1_0_31_0_5_i_1 into driver instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/Memory_reg_r1_0_31_0_5_i_18, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/mem_br_taken_i_5 into driver instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/mem_br_taken_i_14, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_address[5]_i_1 into driver instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_address[31]_i_3, which resulted in an inversion of 29 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r1_0_31_0_5_i_11 into driver instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r1_0_31_0_5_i_42, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r1_0_31_0_5_i_12 into driver instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r1_0_31_0_5_i_43, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r1_0_31_0_5_i_8 into driver instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r1_0_31_0_5_i_39, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r1_0_31_0_5_i_9 into driver instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r1_0_31_0_5_i_40, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r2_0_31_0_5_i_1 into driver instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r2_0_31_0_5_i_6, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r2_0_31_0_5_i_2 into driver instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r2_0_31_0_5_i_7, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r2_0_31_0_5_i_3 into driver instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r2_0_31_0_5_i_8, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r2_0_31_0_5_i_4 into driver instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/Memory_reg_r2_0_31_0_5_i_9, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/ex_ctrl_div_i_2 into driver instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/ex_ctrl_div_i_5, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mig/axi4asource/bundleIn_0_b_sink/ridx_gray[1]_i_1 into driver instance mig/axi4asource/bundleIn_0_b_sink/io_deq_bits_deq_bits_reg/ridx_gray[1]_i_2, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/ridx_gray[0]_i_1__0 into driver instance mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/ridx_gray[0]_i_2, which resulted in an inversion of 140 pins
INFO: [Opt 31-1287] Pulled Inverter mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/ridx_gray[1]_i_1__0 into driver instance mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/ridx_gray[1]_i_2__0, which resulted in an inversion of 140 pins
INFO: [Opt 31-1287] Pulled Inverter mig/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5_i_1__0 into driver instance mig/buffer/bundleIn_0_d_q/Memory_reg_0_1_0_5_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_7, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_1 into driver instance mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/i___58_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__6 into driver instance mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/i___93_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__5 into driver instance mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/i___91_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__4 into driver instance mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/i___170_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_i_1__3 into driver instance mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/i___88_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/i___86_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/i___84_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/i___82_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_rdy_r1_i_1 into driver instance mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/i___57_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mig/toaxi4/queue_arw_deq/ram_ext/counter[2]_i_1 into driver instance mig/toaxi4/queue_arw_deq/ram_ext/counter[2]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1daf42f94

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2785.816 ; gain = 0.000 ; free physical = 4821 ; free virtual = 49101
INFO: [Opt 31-389] Phase Retarget created 29 cells and removed 113 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 113caf969

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2785.816 ; gain = 0.000 ; free physical = 4817 ; free virtual = 49099
INFO: [Opt 31-389] Phase Constant propagation created 48 cells and removed 110 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11c6f6c78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2785.816 ; gain = 0.000 ; free physical = 4813 ; free virtual = 49096
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 65 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 196bc4d7f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2785.816 ; gain = 0.000 ; free physical = 4812 ; free virtual = 49097
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 196bc4d7f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2785.816 ; gain = 0.000 ; free physical = 4812 ; free virtual = 49097
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11c6f6c78

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2785.816 ; gain = 0.000 ; free physical = 4811 ; free virtual = 49097
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              29  |             113  |                                             20  |
|  Constant propagation         |              48  |             110  |                                              0  |
|  Sweep                        |               1  |              65  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2785.816 ; gain = 0.000 ; free physical = 4811 ; free virtual = 49099
Ending Logic Optimization Task | Checksum: 1edb93eb9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2785.816 ; gain = 0.000 ; free physical = 4811 ; free virtual = 49099

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 48
Ending PowerOpt Patch Enables Task | Checksum: 254a667c7

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3208.152 ; gain = 0.000 ; free physical = 4737 ; free virtual = 49046
Ending Power Optimization Task | Checksum: 254a667c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3208.152 ; gain = 422.336 ; free physical = 4768 ; free virtual = 49077

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 254a667c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3208.152 ; gain = 0.000 ; free physical = 4768 ; free virtual = 49077

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3208.152 ; gain = 0.000 ; free physical = 4768 ; free virtual = 49077
Ending Netlist Obfuscation Task | Checksum: 2a38f27d6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3208.152 ; gain = 0.000 ; free physical = 4768 ; free virtual = 49077
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 124 Warnings, 95 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3208.152 ; gain = 695.305 ; free physical = 4768 ; free virtual = 49077
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3208.152 ; gain = 0.000 ; free physical = 4713 ; free virtual = 49030
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/impl_1/Arty100THarness_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Arty100THarness_drc_opted.rpt -pb Arty100THarness_drc_opted.pb -rpx Arty100THarness_drc_opted.rpx
Command: report_drc -file Arty100THarness_drc_opted.rpt -pb Arty100THarness_drc_opted.pb -rpx Arty100THarness_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/impl_1/Arty100THarness_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4687 ; free virtual = 49012
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b50f9f2c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4687 ; free virtual = 49012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4687 ; free virtual = 49012

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[10]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[11]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[12]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[13]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[14]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[15]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[4]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[5]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[6]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[7]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[8]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[9]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[10]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[11]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[12]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[13]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[14]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[15]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[4]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[5]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[6]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[7]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[8]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[9]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e56461d4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4666 ; free virtual = 48998

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1374ad04c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4604 ; free virtual = 48965

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1374ad04c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4604 ; free virtual = 48965
Phase 1 Placer Initialization | Checksum: 1374ad04c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4604 ; free virtual = 48965

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 159e6fd70

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4537 ; free virtual = 48901

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 201f0614f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4533 ; free virtual = 48902

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 201f0614f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4533 ; free virtual = 48902

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16aa11533

Time (s): cpu = 00:01:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4451 ; free virtual = 48878

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1418 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 570 nets or LUTs. Breaked 0 LUT, combined 570 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4448 ; free virtual = 48875

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            570  |                   570  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            570  |                   570  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 87239ea4

Time (s): cpu = 00:01:24 ; elapsed = 00:00:29 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4457 ; free virtual = 48863
Phase 2.4 Global Placement Core | Checksum: 11978915f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4437 ; free virtual = 48850
Phase 2 Global Placement | Checksum: 11978915f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4451 ; free virtual = 48864

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 162d362fd

Time (s): cpu = 00:01:33 ; elapsed = 00:00:31 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4448 ; free virtual = 48870

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 104cc86f3

Time (s): cpu = 00:01:46 ; elapsed = 00:00:35 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4384 ; free virtual = 48831

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 142a34ff3

Time (s): cpu = 00:01:46 ; elapsed = 00:00:35 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4396 ; free virtual = 48844

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a59854f0

Time (s): cpu = 00:01:46 ; elapsed = 00:00:35 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4395 ; free virtual = 48844

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 3d955067

Time (s): cpu = 00:01:57 ; elapsed = 00:00:45 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4332 ; free virtual = 48839

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d5ba5fdd

Time (s): cpu = 00:01:59 ; elapsed = 00:00:47 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4329 ; free virtual = 48840

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13ab7269b

Time (s): cpu = 00:01:59 ; elapsed = 00:00:47 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4328 ; free virtual = 48841
Phase 3 Detail Placement | Checksum: 13ab7269b

Time (s): cpu = 00:01:59 ; elapsed = 00:00:47 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4325 ; free virtual = 48845

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f4e36fd3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.235 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 23060acc7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4283 ; free virtual = 48829
INFO: [Place 46-33] Processed net chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 232bdaa18

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4280 ; free virtual = 48828
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f4e36fd3

Time (s): cpu = 00:02:20 ; elapsed = 00:00:54 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4279 ; free virtual = 48828

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.235. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1cf5b7174

Time (s): cpu = 00:02:20 ; elapsed = 00:00:54 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4279 ; free virtual = 48828

Time (s): cpu = 00:02:20 ; elapsed = 00:00:54 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4279 ; free virtual = 48828
Phase 4.1 Post Commit Optimization | Checksum: 1cf5b7174

Time (s): cpu = 00:02:21 ; elapsed = 00:00:54 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4279 ; free virtual = 48829

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cf5b7174

Time (s): cpu = 00:02:21 ; elapsed = 00:00:54 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4277 ; free virtual = 48829

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cf5b7174

Time (s): cpu = 00:02:21 ; elapsed = 00:00:55 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4277 ; free virtual = 48830
Phase 4.3 Placer Reporting | Checksum: 1cf5b7174

Time (s): cpu = 00:02:22 ; elapsed = 00:00:55 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4269 ; free virtual = 48825

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4269 ; free virtual = 48825

Time (s): cpu = 00:02:22 ; elapsed = 00:00:55 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4269 ; free virtual = 48825
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 171e4f419

Time (s): cpu = 00:02:22 ; elapsed = 00:00:55 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4268 ; free virtual = 48825
Ending Placer Task | Checksum: e6c7a413

Time (s): cpu = 00:02:22 ; elapsed = 00:00:55 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4267 ; free virtual = 48825
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 124 Warnings, 127 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:25 ; elapsed = 00:00:56 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4318 ; free virtual = 48877
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4247 ; free virtual = 48875
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/impl_1/Arty100THarness_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4267 ; free virtual = 48874
INFO: [runtcl-4] Executing : report_io -file Arty100THarness_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4254 ; free virtual = 48862
INFO: [runtcl-4] Executing : report_utilization -file Arty100THarness_utilization_placed.rpt -pb Arty100THarness_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Arty100THarness_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4250 ; free virtual = 48862
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4196 ; free virtual = 48835
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 124 Warnings, 127 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 4120 ; free virtual = 48810
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/impl_1/Arty100THarness_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 32 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b3024bb6 ConstDB: 0 ShapeSum: 33c5585d RouteDB: 0
Post Restoration Checksum: NetGraph: 695e3818 NumContArr: 6f46f47b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: d8a52c93

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 3720 ; free virtual = 48646

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d8a52c93

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 3669 ; free virtual = 48615

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d8a52c93

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3223.211 ; gain = 0.000 ; free physical = 3660 ; free virtual = 48616
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 155a9ba9d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 3245.641 ; gain = 22.430 ; free physical = 3406 ; free virtual = 48587
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.234  | TNS=0.000  | WHS=-1.604 | THS=-3012.141|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00426513 %
  Global Horizontal Routing Utilization  = 0.00234442 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 35672
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 35671
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 103deff03

Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 3255.641 ; gain = 32.430 ; free physical = 3385 ; free virtual = 48569

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 103deff03

Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 3255.641 ; gain = 32.430 ; free physical = 3385 ; free virtual = 48569
Phase 3 Initial Routing | Checksum: 27954a685

Time (s): cpu = 00:15:31 ; elapsed = 00:02:55 . Memory (MB): peak = 3508.641 ; gain = 285.430 ; free physical = 2275 ; free virtual = 48325

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5494
 Number of Nodes with overlaps = 503
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.774  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13bc56356

Time (s): cpu = 00:26:19 ; elapsed = 00:05:53 . Memory (MB): peak = 3645.641 ; gain = 422.430 ; free physical = 756 ; free virtual = 48245

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.774  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13781564b

Time (s): cpu = 00:26:50 ; elapsed = 00:06:16 . Memory (MB): peak = 3645.641 ; gain = 422.430 ; free physical = 563 ; free virtual = 48274
Phase 4 Rip-up And Reroute | Checksum: 13781564b

Time (s): cpu = 00:26:50 ; elapsed = 00:06:16 . Memory (MB): peak = 3645.641 ; gain = 422.430 ; free physical = 560 ; free virtual = 48273

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13781564b

Time (s): cpu = 00:26:50 ; elapsed = 00:06:17 . Memory (MB): peak = 3645.641 ; gain = 422.430 ; free physical = 559 ; free virtual = 48271

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13781564b

Time (s): cpu = 00:26:51 ; elapsed = 00:06:17 . Memory (MB): peak = 3645.641 ; gain = 422.430 ; free physical = 558 ; free virtual = 48268
Phase 5 Delay and Skew Optimization | Checksum: 13781564b

Time (s): cpu = 00:26:51 ; elapsed = 00:06:17 . Memory (MB): peak = 3645.641 ; gain = 422.430 ; free physical = 558 ; free virtual = 48268

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 184e2cb03

Time (s): cpu = 00:26:57 ; elapsed = 00:06:19 . Memory (MB): peak = 3645.641 ; gain = 422.430 ; free physical = 581 ; free virtual = 48278
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.774  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e9305e7a

Time (s): cpu = 00:26:57 ; elapsed = 00:06:19 . Memory (MB): peak = 3645.641 ; gain = 422.430 ; free physical = 581 ; free virtual = 48280
Phase 6 Post Hold Fix | Checksum: 1e9305e7a

Time (s): cpu = 00:26:57 ; elapsed = 00:06:19 . Memory (MB): peak = 3645.641 ; gain = 422.430 ; free physical = 580 ; free virtual = 48281

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.10615 %
  Global Horizontal Routing Utilization  = 10.8419 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11e56d158

Time (s): cpu = 00:26:58 ; elapsed = 00:06:19 . Memory (MB): peak = 3645.641 ; gain = 422.430 ; free physical = 577 ; free virtual = 48281

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11e56d158

Time (s): cpu = 00:26:58 ; elapsed = 00:06:20 . Memory (MB): peak = 3645.641 ; gain = 422.430 ; free physical = 572 ; free virtual = 48279

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12c455dfc

Time (s): cpu = 00:27:01 ; elapsed = 00:06:22 . Memory (MB): peak = 3661.648 ; gain = 438.438 ; free physical = 527 ; free virtual = 48273

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.774  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12c455dfc

Time (s): cpu = 00:27:07 ; elapsed = 00:06:23 . Memory (MB): peak = 3661.648 ; gain = 438.438 ; free physical = 501 ; free virtual = 48256
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:27:07 ; elapsed = 00:06:23 . Memory (MB): peak = 3661.648 ; gain = 438.438 ; free physical = 597 ; free virtual = 48351

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 124 Warnings, 127 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:27:11 ; elapsed = 00:06:25 . Memory (MB): peak = 3661.648 ; gain = 438.438 ; free physical = 597 ; free virtual = 48351
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3661.648 ; gain = 0.000 ; free physical = 544 ; free virtual = 48356
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/impl_1/Arty100THarness_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3669.652 ; gain = 8.004 ; free physical = 518 ; free virtual = 48326
INFO: [runtcl-4] Executing : report_drc -file Arty100THarness_drc_routed.rpt -pb Arty100THarness_drc_routed.pb -rpx Arty100THarness_drc_routed.rpx
Command: report_drc -file Arty100THarness_drc_routed.rpt -pb Arty100THarness_drc_routed.pb -rpx Arty100THarness_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/impl_1/Arty100THarness_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Arty100THarness_methodology_drc_routed.rpt -pb Arty100THarness_methodology_drc_routed.pb -rpx Arty100THarness_methodology_drc_routed.rpx
Command: report_methodology -file Arty100THarness_methodology_drc_routed.rpt -pb Arty100THarness_methodology_drc_routed.pb -rpx Arty100THarness_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/impl_1/Arty100THarness_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 3677.656 ; gain = 0.000 ; free physical = 383 ; free virtual = 48299
INFO: [runtcl-4] Executing : report_power -file Arty100THarness_power_routed.rpt -pb Arty100THarness_power_summary_routed.pb -rpx Arty100THarness_power_routed.rpx
Command: report_power -file Arty100THarness_power_routed.rpt -pb Arty100THarness_power_summary_routed.pb -rpx Arty100THarness_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
160 Infos, 125 Warnings, 127 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3701.668 ; gain = 24.012 ; free physical = 286 ; free virtual = 48253
INFO: [runtcl-4] Executing : report_route_status -file Arty100THarness_route_status.rpt -pb Arty100THarness_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Arty100THarness_timing_summary_routed.rpt -pb Arty100THarness_timing_summary_routed.pb -rpx Arty100THarness_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Arty100THarness_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Arty100THarness_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Arty100THarness_bus_skew_routed.rpt -pb Arty100THarness_bus_skew_routed.pb -rpx Arty100THarness_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jan  5 00:52:48 2024...
