by Adam Drawc 2019 April

This code was made as a 8th assignment to do in the IUP class.


This project is intended for studying only.
Made to comply with a SPARTAN 3 FPGA by Xilinx.