Info, Log file moved to new working directory
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Tristate.vhd into library work
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Loading entity Tristate into library work
-- Loading architecture TriStateArch of Tristate into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/Constants.vhd into library work
-- Loading package constants into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Mux2.vhd into library work
-- Loading entity Mux2 into library work
-- Loading architecture Mux2Arch of Mux2 into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Reg.vhd into library work
-- Loading entity Reg into library work
-- Loading architecture RegArch of Reg into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/FullAdder.vhd into library work
-- Loading entity FullAdder into library work
-- Loading architecture FullAdderArch of FullAdder into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/NBitAdder.vhd into library work
-- Loading entity NBitAdder into library work
-- Loading architecture NBitAdderArch of NBitAdder into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Counter2.vhd into library work
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading entity Counter2 into library work
-- Loading architecture Counter2Arch of Counter2 into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/FullSubtractor.vhd into library work
-- Searching for SYNOPSYS package STD_LOGIC_ARITH..
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/syn_arit.vhd for unit STD_LOGIC_ARITH
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package STD_LOGIC_UNSIGNED..
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/syn_unsi.vhd for unit STD_LOGIC_UNSIGNED
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Loading entity FullSubtractor into library work
-- Loading architecture Behavioral of FullSubtractor into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/NBitSubtractor.vhd into library work
-- Loading entity NBitSubtractor into library work
-- Loading architecture NBitSubtractorArch of NBitSubtractor into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/DownCounter.vhd into library work
-- Loading entity DownCounter into library work
-- Loading architecture DownCounterArch of DownCounter into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/MultiStepCounter.vhd into library work
-- Loading entity MultiStepCounter into library work
-- Loading architecture MultiStepCounterArch of MultiStepCounter into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/DMA.vhd into library work
-- Loading entity DMA into library work
-- Loading architecture DMAArch of DMA into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/WriteDMA.vhd into library work
-- Loading entity WriteDMA into library work
-- Loading architecture WriteDMAArch of WriteDMA into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/ReadLogic.vhd into library work
-- Loading entity ReadLogic into library work
"/media/sf_CNN_Accelerator/CNN/ReadLogic.vhd",line 52: Info, Enumerated type FSM with 4 elements encoded as binary.
Encodings for FSM values
        value    FSM[1-0]
=========================
      idleState  00
    switchState  01
  incFetchState  10
     fetchState  11

-- Loading architecture ReadLogicArch of ReadLogic into library work
"/media/sf_CNN_Accelerator/CNN/ReadLogic.vhd",line 92: Warning, signal zeros is never used.
"/media/sf_CNN_Accelerator/CNN/ReadLogic.vhd",line 35: Warning, input isFilter is never used.
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/WriteLogic.vhd into library work
-- Loading entity WriteLogic into library work
"/media/sf_CNN_Accelerator/CNN/WriteLogic.vhd",line 62: Info, Enumerated type FSM with 5 elements encoded as onehot.
Encodings for FSM values
        value    FSM[4-0]
=========================
      idleState  ----1
    switchState  ---1-
      initState  --1--
       incState  -1---
     writeState  1----

-- Loading architecture WriteLogicArch of WriteLogic into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/DmaController.vhd into library work
-- Loading entity DMAController into library work
-- Loading architecture DMAControllerArch of DMAController into library work
"/media/sf_CNN_Accelerator/CNN/DmaController.vhd",line 91: Warning, signal readLogicRamAddress is never used.
"/media/sf_CNN_Accelerator/CNN/DmaController.vhd",line 91: Warning, signal readLogicRamAddress is never assigned a value.
"/media/sf_CNN_Accelerator/CNN/DmaController.vhd",line 91: Warning, signal writeLogicRamAddress is never used.
"/media/sf_CNN_Accelerator/CNN/DmaController.vhd",line 91: Warning, signal writeLogicRamAddress is never assigned a value.
-- Compiling root entity DMAController(DMAControllerArch)
-- Compiling entity Mux2_13(Mux2Arch)
-- Compiling entity Tristate_80(TriStateArch)
-- Compiling entity Tristate_16(TriStateArch)
-- Compiling entity ReadLogic_13_80_false(ReadLogicArch)
-- Compiling entity DMA_13_80(DMAArch)
-- Compiling entity MultiStepCounter_13(MultiStepCounterArch)
-- Compiling entity Reg_13(RegArch)
-- Compiling entity NBitAdder_13(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
-- Compiling entity DownCounter_3(DownCounterArch)
-- Compiling entity Reg_3(RegArch)
-- Compiling entity NBitSubtractor_3(NBitSubtractorArch)
-- Compiling entity FullSubtractor(Behavioral)
-- Compiling entity Mux2_3(Mux2Arch)
"/media/sf_CNN_Accelerator/CNN/DMA.vhd",line 47: Warning, internalFinishedReading is not always assigned. Storage may be needed..
-- Compiling entity Counter2_13(Counter2Arch)
-- Compiling entity Counter2_3(Counter2Arch)
-- Compiling entity NBitAdder_3(NBitAdderArch)
"/media/sf_CNN_Accelerator/CNN/ReadLogic.vhd",line 310: Info, others clause is never selected for synthesis.
-- Compiling entity ReadLogic_12_40_true(ReadLogicArch)
-- Compiling entity Mux2_12(Mux2Arch)
-- Compiling entity DMA_12_40(DMAArch)
-- Compiling entity MultiStepCounter_12(MultiStepCounterArch)
-- Compiling entity Reg_12(RegArch)
-- Compiling entity NBitAdder_12(NBitAdderArch)
-- Compiling entity Tristate_40(TriStateArch)
"/media/sf_CNN_Accelerator/CNN/DMA.vhd",line 47: Warning, internalFinishedReading is not always assigned. Storage may be needed..
"/media/sf_CNN_Accelerator/CNN/ReadLogic.vhd",line 310: Info, others clause is never selected for synthesis.
-- Compiling entity WriteLogic_13_16(WriteLogicArch)
-- Compiling entity WriteDMA_13_16(WriteDMAArch)
-- Compiling entity DownCounter_5(DownCounterArch)
-- Compiling entity Reg_5(RegArch)
-- Compiling entity NBitSubtractor_5(NBitSubtractorArch)
-- Compiling entity Mux2_5(Mux2Arch)
"/media/sf_CNN_Accelerator/CNN/WriteDMA.vhd",line 44: Warning, internalWriteComplete is not always assigned. Storage may be needed..
"/media/sf_CNN_Accelerator/CNN/WriteLogic.vhd",line 243: Info, others clause is never selected for synthesis.
-- Compiling root entity DMAController(DMAControllerArch)
-- Compiling entity Mux2_13(Mux2Arch)
-- Info, replacing Mux2_13(Mux2Arch)
-- Compiling entity Tristate_80(TriStateArch)
-- Info, replacing Tristate_80(TriStateArch)
-- Compiling entity Tristate_16(TriStateArch)
-- Info, replacing Tristate_16(TriStateArch)
-- Compiling entity ReadLogic_13_80_false(ReadLogicArch)
-- Compiling entity DMA_13_80(DMAArch)
-- Compiling entity MultiStepCounter_13(MultiStepCounterArch)
-- Compiling entity Reg_13(RegArch)
-- Info, replacing Reg_13(RegArch)
-- Compiling entity NBitAdder_13(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
-- Info, replacing FullAdder(FullAdderArch)
-- Info, replacing NBitAdder_13(NBitAdderArch)
-- Info, replacing MultiStepCounter_13(MultiStepCounterArch)
-- Compiling entity DownCounter_3(DownCounterArch)
-- Compiling entity Reg_3(RegArch)
-- Info, replacing Reg_3(RegArch)
-- Compiling entity NBitSubtractor_3(NBitSubtractorArch)
-- Compiling entity FullSubtractor(Behavioral)
-- Info, replacing FullSubtractor(Behavioral)
-- Info, replacing NBitSubtractor_3(NBitSubtractorArch)
-- Compiling entity Mux2_3(Mux2Arch)
-- Info, replacing Mux2_3(Mux2Arch)
-- Info, replacing DownCounter_3(DownCounterArch)
"/media/sf_CNN_Accelerator/CNN/DMA.vhd",line 47: Warning, internalFinishedReading is not always assigned. Storage may be needed..
-- Info, replacing DMA_13_80(DMAArch)
-- Compiling entity Counter2_13(Counter2Arch)
-- Info, replacing Counter2_13(Counter2Arch)
-- Compiling entity Counter2_3(Counter2Arch)
-- Compiling entity NBitAdder_3(NBitAdderArch)
-- Info, replacing NBitAdder_3(NBitAdderArch)
-- Info, replacing Counter2_3(Counter2Arch)
"/media/sf_CNN_Accelerator/CNN/ReadLogic.vhd",line 310: Info, others clause is never selected for synthesis.
-- Info, replacing ReadLogic_13_80_false(ReadLogicArch)
-- Compiling entity ReadLogic_12_40_true(ReadLogicArch)
-- Compiling entity Mux2_12(Mux2Arch)
-- Info, replacing Mux2_12(Mux2Arch)
-- Compiling entity DMA_12_40(DMAArch)
-- Compiling entity MultiStepCounter_12(MultiStepCounterArch)
-- Compiling entity Reg_12(RegArch)
-- Info, replacing Reg_12(RegArch)
-- Compiling entity NBitAdder_12(NBitAdderArch)
-- Info, replacing NBitAdder_12(NBitAdderArch)
-- Info, replacing MultiStepCounter_12(MultiStepCounterArch)
-- Compiling entity Tristate_40(TriStateArch)
-- Info, replacing Tristate_40(TriStateArch)
"/media/sf_CNN_Accelerator/CNN/DMA.vhd",line 47: Warning, internalFinishedReading is not always assigned. Storage may be needed..
-- Info, replacing DMA_12_40(DMAArch)
"/media/sf_CNN_Accelerator/CNN/ReadLogic.vhd",line 310: Info, others clause is never selected for synthesis.
-- Info, replacing ReadLogic_12_40_true(ReadLogicArch)
-- Compiling entity WriteLogic_13_16(WriteLogicArch)
-- Compiling entity WriteDMA_13_16(WriteDMAArch)
-- Compiling entity DownCounter_5(DownCounterArch)
-- Compiling entity Reg_5(RegArch)
-- Info, replacing Reg_5(RegArch)
-- Compiling entity NBitSubtractor_5(NBitSubtractorArch)
-- Info, replacing NBitSubtractor_5(NBitSubtractorArch)
-- Compiling entity Mux2_5(Mux2Arch)
-- Info, replacing Mux2_5(Mux2Arch)
-- Info, replacing DownCounter_5(DownCounterArch)
"/media/sf_CNN_Accelerator/CNN/WriteDMA.vhd",line 44: Warning, internalWriteComplete is not always assigned. Storage may be needed..
-- Info, replacing WriteDMA_13_16(WriteDMAArch)
"/media/sf_CNN_Accelerator/CNN/WriteLogic.vhd",line 243: Info, others clause is never selected for synthesis.
-- Info, replacing WriteLogic_13_16(WriteLogicArch)
-- Info, replacing DMAController(DMAControllerArch)
Info: setting sdf_type to combined
combined
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Tristate.vhd into library work
-- Loading entity Tristate into library work
"/media/sf_CNN_Accelerator/Utils/Tristate.vhd",line 6: Warning, replacing Tristate in HDL library work.
-- Loading architecture TriStateArch of Tristate into library work
"/media/sf_CNN_Accelerator/Utils/Tristate.vhd",line 19: Warning, replacing TriStateArch of entity Tristate.
"/media/sf_CNN_Accelerator/CNN/DmaController.vhd",line 278: Error, recompile work.DMAController(DMAControllerArch) because work.Tristate has changed.
"/media/sf_CNN_Accelerator/CNN/DmaController.vhd",line 278: Error, recompile DMAControllerArch because DMAController has changed.
"/media/sf_CNN_Accelerator/CNN/DmaController.vhd",line 86: Error, root entity 'DMAController' has no architecture.
{Package .std.standard} {Package .work.constants} {Entity .work.Mux2} {Entity .work.Reg} {Entity .work.FullAdder} {Entity .work.NBitAdder} {Entity .work.Counter2} {Entity .work.FullSubtractor} {Entity .work.NBitSubtractor} {Entity .work.DownCounter} {Entity .work.MultiStepCounter} {Entity .work.DMA} {Entity .work.WriteDMA} {Entity .work.ReadLogic} {Entity .work.WriteLogic} {Entity .work.DMAController} {Entity .work.Tristate} {Package .IEEE.std_logic_1164} {Package .IEEE.NUMERIC_STD} {Package .IEEE.std_logic_arith} {Package .IEEE.STD_LOGIC_UNSIGNED}
{Architecture .work.Mux2.Mux2Arch} {Architecture .work.Reg.RegArch} {Architecture .work.FullAdder.FullAdderArch} {Architecture .work.NBitAdder.NBitAdderArch} {Architecture .work.Counter2.Counter2Arch} {Architecture .work.FullSubtractor.Behavioral} {Architecture .work.NBitSubtractor.NBitSubtractorArch} {Architecture .work.DownCounter.DownCounterArch} {Architecture .work.MultiStepCounter.MultiStepCounterArch} {Architecture .work.DMA.DMAArch} {Architecture .work.WriteDMA.WriteDMAArch} {Architecture .work.ReadLogic.ReadLogicArch} {Architecture .work.WriteLogic.WriteLogicArch} {Architecture .work.DMAController.DMAControllerArch} {Architecture .work.Tristate.TriStateArch}
{Package .std.standard} {Package .work.constants} {Entity .work.Mux2} {Entity .work.Reg} {Entity .work.FullAdder} {Entity .work.NBitAdder} {Entity .work.Counter2} {Entity .work.FullSubtractor} {Entity .work.NBitSubtractor} {Entity .work.DownCounter} {Entity .work.MultiStepCounter} {Entity .work.DMA} {Entity .work.WriteDMA} {Entity .work.ReadLogic} {Entity .work.WriteLogic} {Entity .work.DMAController} {Entity .work.Tristate} {Package .IEEE.std_logic_1164} {Package .IEEE.NUMERIC_STD} {Package .IEEE.std_logic_arith} {Package .IEEE.STD_LOGIC_UNSIGNED}
