<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MyLATCHS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CSR_LATCH.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="CSR_LATCH.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CSR_LATCH.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CSR_LATCH.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CSR_LATCH.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CSR_LATCH.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CSR_LATCH.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CSR_LATCH.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="CSR_LATCH.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CSR_LATCH.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CSR_LATCH_CSR_LATCH_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CSR_LATCH_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CSR_LATCH_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="D_FLIPFLOP.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_FLIPFLOP_D_FLIPFLOP_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_LATCH.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_LATCH.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D_LATCH.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_LATCH_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MS_FLIPFLOP_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MS_FLIPFLOP_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MS_FLIPFLOP_TEST_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SR_LATCH.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="SR_LATCH.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SR_LATCH.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SR_LATCH.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SR_LATCH.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SR_LATCH.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SR_LATCH.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SR_LATCH.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SR_LATCH.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SR_LATCH.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SR_LATCH.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SR_LATCH_SR_LATCH_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SR_LATCH_SR_LATCH_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SR_LATCH_SR_LATCH_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SR_LATCH_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SR_LATCH_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SR_LATCH_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/SR_LATCH_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/SR_LATCH_synthesis.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1543298455" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1543298455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543302579" xil_pn:in_ck="9138474874204733453" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1543302579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CSR_LATCH_TEST.v"/>
      <outfile xil_pn:name="D_FLIPFLOP_TEST.v"/>
      <outfile xil_pn:name="D_LATCH.v"/>
      <outfile xil_pn:name="D_LATCH_TEST.v"/>
      <outfile xil_pn:name="MS_FLIPFLOP.v"/>
      <outfile xil_pn:name="MS_FLIPFLOP_TEST.v"/>
      <outfile xil_pn:name="SR_LATCH_TEST.v"/>
    </transform>
    <transform xil_pn:end_ts="1544864706" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3495705909908755855" xil_pn:start_ts="1544864706">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544864708" xil_pn:in_ck="7754618743105461702" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6188313805013293553" xil_pn:start_ts="1544864706">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CSR_LATCH.vf"/>
      <outfile xil_pn:name="D_FLIPFLOP.vf"/>
      <outfile xil_pn:name="SR_LATCH.vf"/>
    </transform>
    <transform xil_pn:end_ts="1543302052" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3384259300879749348" xil_pn:start_ts="1543302052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543302579" xil_pn:in_ck="-511606572358517523" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1543302579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CSR_LATCH.vf"/>
      <outfile xil_pn:name="CSR_LATCH_TEST.v"/>
      <outfile xil_pn:name="D_FLIPFLOP.vf"/>
      <outfile xil_pn:name="D_FLIPFLOP_TEST.v"/>
      <outfile xil_pn:name="D_LATCH.v"/>
      <outfile xil_pn:name="D_LATCH_TEST.v"/>
      <outfile xil_pn:name="MS_FLIPFLOP.v"/>
      <outfile xil_pn:name="MS_FLIPFLOP_TEST.v"/>
      <outfile xil_pn:name="SR_LATCH.vf"/>
      <outfile xil_pn:name="SR_LATCH_TEST.v"/>
    </transform>
    <transform xil_pn:end_ts="1544864710" xil_pn:in_ck="-511606572358517523" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1587504935928901745" xil_pn:start_ts="1544864708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MS_FLIPFLOP_TEST_beh.prj"/>
      <outfile xil_pn:name="MS_FLIPFLOP_TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1544864710" xil_pn:in_ck="4581951119207441162" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1748018938749180492" xil_pn:start_ts="1544864710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MS_FLIPFLOP_TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1542699303" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1542699303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543298809" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892787811860786" xil_pn:start_ts="1543298809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
