Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date              : Thu Jun 26 08:10:24 2025
| Host              : LPV-CASA running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file codesign_vivado_bd_wrapper_timing_summary_routed.rpt -pb codesign_vivado_bd_wrapper_timing_summary_routed.pb -rpx codesign_vivado_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : codesign_vivado_bd_wrapper
| Device            : xczu3eg-sfvc784
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.114        0.000                      0                 1748        0.018        0.000                      0                 1748        3.738        0.000                       0                   771  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.238}      10.476          95.456          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            7.114        0.000                      0                 1748        0.018        0.000                      0                 1748        3.738        0.000                       0                   771  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 1.050ns (33.630%)  route 2.072ns (66.370%))
  Logic Levels:           8  (CARRY8=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 12.008 - 10.476 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.769ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.692ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.588     1.787    <hidden>
    SLICE_X1Y31          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.865 f  <hidden>
                         net (fo=32, routed)          0.622     2.487    <hidden>
    SLICE_X0Y34          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.585 r  <hidden>
                         net (fo=2, routed)           0.257     2.842    <hidden>
    SLICE_X3Y32          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.990 r  <hidden>
                         net (fo=3, routed)           0.208     3.198    <hidden>
    SLICE_X2Y32          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.320 r  <hidden>
                         net (fo=1, routed)           0.009     3.329    <hidden>
    SLICE_X2Y32          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     3.473 r  <hidden>
                         net (fo=1, routed)           0.296     3.769    <hidden>
    SLICE_X3Y32          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     3.857 f  <hidden>
                         net (fo=1, routed)           0.110     3.967    <hidden>
    SLICE_X3Y34          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.117 f  <hidden>
                         net (fo=1, routed)           0.129     4.246    <hidden>
    SLICE_X2Y34          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.343 r  <hidden>
                         net (fo=12, routed)          0.383     4.726    <hidden>
    SLICE_X4Y32          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     4.851 r  <hidden>
                         net (fo=1, routed)           0.058     4.909    <hidden>
    SLICE_X4Y32          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.372    12.008    <hidden>
    SLICE_X4Y32          FDRE                                         r  <hidden>
                         clock pessimism              0.152    12.159    
                         clock uncertainty           -0.161    11.998    
    SLICE_X4Y32          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    12.023    <hidden>
  -------------------------------------------------------------------
                         required time                         12.023    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  7.114    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 1.050ns (34.244%)  route 2.016ns (65.756%))
  Logic Levels:           8  (CARRY8=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 12.009 - 10.476 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.769ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.692ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.588     1.787    <hidden>
    SLICE_X1Y31          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.865 f  <hidden>
                         net (fo=32, routed)          0.622     2.487    <hidden>
    SLICE_X0Y34          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.585 r  <hidden>
                         net (fo=2, routed)           0.257     2.842    <hidden>
    SLICE_X3Y32          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.990 r  <hidden>
                         net (fo=3, routed)           0.208     3.198    <hidden>
    SLICE_X2Y32          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.320 r  <hidden>
                         net (fo=1, routed)           0.009     3.329    <hidden>
    SLICE_X2Y32          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     3.473 r  <hidden>
                         net (fo=1, routed)           0.296     3.769    <hidden>
    SLICE_X3Y32          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     3.857 f  <hidden>
                         net (fo=1, routed)           0.110     3.967    <hidden>
    SLICE_X3Y34          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.117 f  <hidden>
                         net (fo=1, routed)           0.129     4.246    <hidden>
    SLICE_X2Y34          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.343 r  <hidden>
                         net (fo=12, routed)          0.332     4.675    <hidden>
    SLICE_X4Y32          LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125     4.800 r  <hidden>
                         net (fo=1, routed)           0.053     4.853    <hidden>
    SLICE_X4Y32          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.373    12.009    <hidden>
    SLICE_X4Y32          FDRE                                         r  <hidden>
                         clock pessimism              0.152    12.160    
                         clock uncertainty           -0.161    11.999    
    SLICE_X4Y32          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    12.024    <hidden>
  -------------------------------------------------------------------
                         required time                         12.024    
                         arrival time                          -4.853    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 1.013ns (33.374%)  route 2.022ns (66.626%))
  Logic Levels:           8  (CARRY8=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 12.009 - 10.476 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.769ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.692ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.588     1.787    <hidden>
    SLICE_X1Y31          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.865 f  <hidden>
                         net (fo=32, routed)          0.622     2.487    <hidden>
    SLICE_X0Y34          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.585 r  <hidden>
                         net (fo=2, routed)           0.257     2.842    <hidden>
    SLICE_X3Y32          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.990 r  <hidden>
                         net (fo=3, routed)           0.208     3.198    <hidden>
    SLICE_X2Y32          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.320 r  <hidden>
                         net (fo=1, routed)           0.009     3.329    <hidden>
    SLICE_X2Y32          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     3.473 r  <hidden>
                         net (fo=1, routed)           0.296     3.769    <hidden>
    SLICE_X3Y32          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     3.857 f  <hidden>
                         net (fo=1, routed)           0.110     3.967    <hidden>
    SLICE_X3Y34          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.117 f  <hidden>
                         net (fo=1, routed)           0.129     4.246    <hidden>
    SLICE_X2Y34          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.343 r  <hidden>
                         net (fo=12, routed)          0.319     4.662    <hidden>
    SLICE_X4Y32          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     4.750 r  <hidden>
                         net (fo=1, routed)           0.072     4.822    <hidden>
    SLICE_X4Y32          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.373    12.009    <hidden>
    SLICE_X4Y32          FDRE                                         r  <hidden>
                         clock pessimism              0.152    12.160    
                         clock uncertainty           -0.161    11.999    
    SLICE_X4Y32          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.024    <hidden>
  -------------------------------------------------------------------
                         required time                         12.024    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 1.071ns (35.755%)  route 1.924ns (64.245%))
  Logic Levels:           8  (CARRY8=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 12.004 - 10.476 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.769ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.692ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.588     1.787    <hidden>
    SLICE_X1Y31          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.865 f  <hidden>
                         net (fo=32, routed)          0.622     2.487    <hidden>
    SLICE_X0Y34          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.585 r  <hidden>
                         net (fo=2, routed)           0.257     2.842    <hidden>
    SLICE_X3Y32          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.990 r  <hidden>
                         net (fo=3, routed)           0.208     3.198    <hidden>
    SLICE_X2Y32          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.320 r  <hidden>
                         net (fo=1, routed)           0.009     3.329    <hidden>
    SLICE_X2Y32          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     3.473 r  <hidden>
                         net (fo=1, routed)           0.296     3.769    <hidden>
    SLICE_X3Y32          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     3.857 f  <hidden>
                         net (fo=1, routed)           0.110     3.967    <hidden>
    SLICE_X3Y34          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.117 f  <hidden>
                         net (fo=1, routed)           0.129     4.246    <hidden>
    SLICE_X2Y34          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.343 r  <hidden>
                         net (fo=12, routed)          0.245     4.587    <hidden>
    SLICE_X3Y33          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     4.733 r  <hidden>
                         net (fo=1, routed)           0.049     4.782    <hidden>
    SLICE_X3Y33          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.368    12.004    <hidden>
    SLICE_X3Y33          FDRE                                         r  <hidden>
                         clock pessimism              0.152    12.155    
                         clock uncertainty           -0.161    11.994    
    SLICE_X3Y33          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.019    <hidden>
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.249ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 1.022ns (34.294%)  route 1.958ns (65.706%))
  Logic Levels:           8  (CARRY8=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 12.000 - 10.476 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.769ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.692ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.588     1.787    <hidden>
    SLICE_X1Y31          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.865 f  <hidden>
                         net (fo=32, routed)          0.622     2.487    <hidden>
    SLICE_X0Y34          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.585 r  <hidden>
                         net (fo=2, routed)           0.257     2.842    <hidden>
    SLICE_X3Y32          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.990 r  <hidden>
                         net (fo=3, routed)           0.208     3.198    <hidden>
    SLICE_X2Y32          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.320 r  <hidden>
                         net (fo=1, routed)           0.009     3.329    <hidden>
    SLICE_X2Y32          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     3.473 r  <hidden>
                         net (fo=1, routed)           0.296     3.769    <hidden>
    SLICE_X3Y32          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     3.857 f  <hidden>
                         net (fo=1, routed)           0.110     3.967    <hidden>
    SLICE_X3Y34          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.117 f  <hidden>
                         net (fo=1, routed)           0.129     4.246    <hidden>
    SLICE_X2Y34          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.343 r  <hidden>
                         net (fo=12, routed)          0.276     4.619    <hidden>
    SLICE_X3Y32          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     4.716 r  <hidden>
                         net (fo=1, routed)           0.051     4.767    <hidden>
    SLICE_X3Y32          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.364    12.000    <hidden>
    SLICE_X3Y32          FDRE                                         r  <hidden>
                         clock pessimism              0.152    12.152    
                         clock uncertainty           -0.161    11.991    
    SLICE_X3Y32          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    12.016    <hidden>
  -------------------------------------------------------------------
                         required time                         12.016    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  7.249    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.962ns (33.474%)  route 1.912ns (66.526%))
  Logic Levels:           8  (CARRY8=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 12.023 - 10.476 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.769ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.692ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.588     1.787    <hidden>
    SLICE_X1Y31          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.865 f  <hidden>
                         net (fo=32, routed)          0.622     2.487    <hidden>
    SLICE_X0Y34          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.585 r  <hidden>
                         net (fo=2, routed)           0.257     2.842    <hidden>
    SLICE_X3Y32          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.990 r  <hidden>
                         net (fo=3, routed)           0.208     3.198    <hidden>
    SLICE_X2Y32          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.320 r  <hidden>
                         net (fo=1, routed)           0.009     3.329    <hidden>
    SLICE_X2Y32          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     3.473 r  <hidden>
                         net (fo=1, routed)           0.296     3.769    <hidden>
    SLICE_X3Y32          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     3.857 f  <hidden>
                         net (fo=1, routed)           0.110     3.967    <hidden>
    SLICE_X3Y34          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.117 f  <hidden>
                         net (fo=1, routed)           0.129     4.246    <hidden>
    SLICE_X2Y34          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.343 r  <hidden>
                         net (fo=12, routed)          0.209     4.552    <hidden>
    SLICE_X1Y36          LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     4.589 r  <hidden>
                         net (fo=1, routed)           0.072     4.661    <hidden>
    SLICE_X1Y36          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.387    12.023    <hidden>
    SLICE_X1Y36          FDRE                                         r  <hidden>
                         clock pessimism              0.199    12.221    
                         clock uncertainty           -0.161    12.061    
    SLICE_X1Y36          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.086    <hidden>
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.024ns (35.653%)  route 1.848ns (64.347%))
  Logic Levels:           8  (CARRY8=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 12.022 - 10.476 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.769ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.692ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.588     1.787    <hidden>
    SLICE_X1Y31          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.865 f  <hidden>
                         net (fo=32, routed)          0.622     2.487    <hidden>
    SLICE_X0Y34          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.585 r  <hidden>
                         net (fo=2, routed)           0.257     2.842    <hidden>
    SLICE_X3Y32          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.990 r  <hidden>
                         net (fo=3, routed)           0.208     3.198    <hidden>
    SLICE_X2Y32          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.320 r  <hidden>
                         net (fo=1, routed)           0.009     3.329    <hidden>
    SLICE_X2Y32          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     3.473 r  <hidden>
                         net (fo=1, routed)           0.296     3.769    <hidden>
    SLICE_X3Y32          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     3.857 f  <hidden>
                         net (fo=1, routed)           0.110     3.967    <hidden>
    SLICE_X3Y34          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.117 f  <hidden>
                         net (fo=1, routed)           0.129     4.246    <hidden>
    SLICE_X2Y34          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.343 r  <hidden>
                         net (fo=12, routed)          0.145     4.488    <hidden>
    SLICE_X1Y35          LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.587 r  <hidden>
                         net (fo=1, routed)           0.072     4.659    <hidden>
    SLICE_X1Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.386    12.022    <hidden>
    SLICE_X1Y35          FDRE                                         r  <hidden>
                         clock pessimism              0.199    12.220    
                         clock uncertainty           -0.161    12.060    
    SLICE_X1Y35          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.085    <hidden>
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                          -4.659    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.962ns (33.544%)  route 1.906ns (66.456%))
  Logic Levels:           8  (CARRY8=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 12.023 - 10.476 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.769ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.692ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.588     1.787    <hidden>
    SLICE_X1Y31          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.865 f  <hidden>
                         net (fo=32, routed)          0.622     2.487    <hidden>
    SLICE_X0Y34          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.585 r  <hidden>
                         net (fo=2, routed)           0.257     2.842    <hidden>
    SLICE_X3Y32          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.990 r  <hidden>
                         net (fo=3, routed)           0.208     3.198    <hidden>
    SLICE_X2Y32          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.320 r  <hidden>
                         net (fo=1, routed)           0.009     3.329    <hidden>
    SLICE_X2Y32          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     3.473 r  <hidden>
                         net (fo=1, routed)           0.296     3.769    <hidden>
    SLICE_X3Y32          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     3.857 f  <hidden>
                         net (fo=1, routed)           0.110     3.967    <hidden>
    SLICE_X3Y34          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.117 f  <hidden>
                         net (fo=1, routed)           0.129     4.246    <hidden>
    SLICE_X2Y34          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.343 r  <hidden>
                         net (fo=12, routed)          0.209     4.552    <hidden>
    SLICE_X1Y36          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     4.589 r  <hidden>
                         net (fo=1, routed)           0.066     4.655    <hidden>
    SLICE_X1Y36          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.387    12.023    <hidden>
    SLICE_X1Y36          FDRE                                         r  <hidden>
                         clock pessimism              0.199    12.221    
                         clock uncertainty           -0.161    12.061    
    SLICE_X1Y36          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.086    <hidden>
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -4.655    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.484ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.975ns (34.695%)  route 1.835ns (65.305%))
  Logic Levels:           8  (CARRY8=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 12.018 - 10.476 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.769ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.692ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.588     1.787    <hidden>
    SLICE_X1Y31          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.865 f  <hidden>
                         net (fo=32, routed)          0.622     2.487    <hidden>
    SLICE_X0Y34          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.585 r  <hidden>
                         net (fo=2, routed)           0.257     2.842    <hidden>
    SLICE_X3Y32          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.990 r  <hidden>
                         net (fo=3, routed)           0.208     3.198    <hidden>
    SLICE_X2Y32          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.320 r  <hidden>
                         net (fo=1, routed)           0.009     3.329    <hidden>
    SLICE_X2Y32          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     3.473 r  <hidden>
                         net (fo=1, routed)           0.296     3.769    <hidden>
    SLICE_X3Y32          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     3.857 f  <hidden>
                         net (fo=1, routed)           0.110     3.967    <hidden>
    SLICE_X3Y34          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.117 f  <hidden>
                         net (fo=1, routed)           0.129     4.246    <hidden>
    SLICE_X2Y34          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.343 r  <hidden>
                         net (fo=12, routed)          0.155     4.498    <hidden>
    SLICE_X2Y35          LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.548 r  <hidden>
                         net (fo=1, routed)           0.049     4.597    <hidden>
    SLICE_X2Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.382    12.018    <hidden>
    SLICE_X2Y35          FDRE                                         r  <hidden>
                         clock pessimism              0.199    12.216    
                         clock uncertainty           -0.161    12.056    
    SLICE_X2Y35          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.081    <hidden>
  -------------------------------------------------------------------
                         required time                         12.081    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                  7.484    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.964ns (34.355%)  route 1.842ns (65.645%))
  Logic Levels:           8  (CARRY8=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 12.021 - 10.476 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.769ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.692ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.588     1.787    <hidden>
    SLICE_X1Y31          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.865 f  <hidden>
                         net (fo=32, routed)          0.622     2.487    <hidden>
    SLICE_X0Y34          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.585 r  <hidden>
                         net (fo=2, routed)           0.257     2.842    <hidden>
    SLICE_X3Y32          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.990 r  <hidden>
                         net (fo=3, routed)           0.208     3.198    <hidden>
    SLICE_X2Y32          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.320 r  <hidden>
                         net (fo=1, routed)           0.009     3.329    <hidden>
    SLICE_X2Y32          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     3.473 r  <hidden>
                         net (fo=1, routed)           0.296     3.769    <hidden>
    SLICE_X3Y32          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     3.857 f  <hidden>
                         net (fo=1, routed)           0.110     3.967    <hidden>
    SLICE_X3Y34          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.117 f  <hidden>
                         net (fo=1, routed)           0.129     4.246    <hidden>
    SLICE_X2Y34          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.343 r  <hidden>
                         net (fo=12, routed)          0.153     4.496    <hidden>
    SLICE_X1Y35          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.535 r  <hidden>
                         net (fo=1, routed)           0.058     4.593    <hidden>
    SLICE_X1Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.385    12.021    <hidden>
    SLICE_X1Y35          FDRE                                         r  <hidden>
                         clock pessimism              0.199    12.219    
                         clock uncertainty           -0.161    12.059    
    SLICE_X1Y35          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    12.084    <hidden>
  -------------------------------------------------------------------
                         required time                         12.084    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                  7.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.058ns (31.522%)  route 0.126ns (68.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.376ns (routing 0.692ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.769ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.376     1.536    <hidden>
    SLICE_X4Y34          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.594 r  <hidden>
                         net (fo=2, routed)           0.126     1.720    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_wdata[24]
    SLICE_X5Y34          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.594     1.793    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y34          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[24]/C
                         clock pessimism             -0.152     1.642    
    SLICE_X5Y34          FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.702    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/axi_araddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.879ns (routing 0.423ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.477ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.879     0.990    <hidden>
    SLICE_X7Y36          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.029 r  <hidden>
                         net (fo=1, routed)           0.033     1.062    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_araddr[0]
    SLICE_X7Y36          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/axi_araddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.005     1.143    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X7Y36          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/axi_araddr_reg[2]/C
                         clock pessimism             -0.147     0.996    
    SLICE_X7Y36          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.043    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.058ns (36.610%)  route 0.100ns (63.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.377ns (routing 0.692ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.769ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.377     1.537    <hidden>
    SLICE_X2Y31          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.595 r  <hidden>
                         net (fo=2, routed)           0.100     1.695    <hidden>
    SLICE_X2Y29          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.562     1.761    <hidden>
    SLICE_X2Y29          FDRE                                         r  <hidden>
                         clock pessimism             -0.152     1.610    
    SLICE_X2Y29          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.670    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.867ns (routing 0.423ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.477ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.867     0.978    <hidden>
    SLICE_X0Y37          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.017 r  <hidden>
                         net (fo=2, routed)           0.058     1.075    <hidden>
    SLICE_X0Y36          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.993     1.131    <hidden>
    SLICE_X0Y36          FDRE                                         r  <hidden>
                         clock pessimism             -0.133     0.998    
    SLICE_X0Y36          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.045    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.866ns (routing 0.423ns, distribution 0.443ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.477ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.866     0.977    <hidden>
    SLICE_X0Y31          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.016 r  <hidden>
                         net (fo=1, routed)           0.023     1.039    <hidden>
    SLICE_X0Y31          LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     1.059 r  <hidden>
                         net (fo=1, routed)           0.006     1.065    <hidden>
    SLICE_X0Y31          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.985     1.123    <hidden>
    SLICE_X0Y31          FDRE                                         r  <hidden>
                         clock pessimism             -0.138     0.985    
    SLICE_X0Y31          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.060ns (44.118%)  route 0.076ns (55.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.381ns (routing 0.692ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.769ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.381     1.541    <hidden>
    SLICE_X7Y42          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.601 r  <hidden>
                         net (fo=1, routed)           0.076     1.677    <hidden>
    SLICE_X7Y43          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.585     1.784    <hidden>
    SLICE_X7Y43          FDRE                                         r  <hidden>
                         clock pessimism             -0.200     1.584    
    SLICE_X7Y43          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.644    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.200%)  route 0.058ns (59.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.867ns (routing 0.423ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.477ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.867     0.978    <hidden>
    SLICE_X0Y37          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.017 r  <hidden>
                         net (fo=2, routed)           0.058     1.075    <hidden>
    SLICE_X0Y36          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.989     1.127    <hidden>
    SLICE_X0Y36          FDRE                                         r  <hidden>
                         clock pessimism             -0.133     0.994    
    SLICE_X0Y36          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.041    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.818%)  route 0.044ns (45.182%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.872ns (routing 0.423ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.477ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.872     0.983    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y31          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.022 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[6]/Q
                         net (fo=2, routed)           0.029     1.050    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[6]
    SLICE_X6Y31          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.064 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_rdata[6]_INST_0/O
                         net (fo=1, routed)           0.015     1.079    <hidden>
    SLICE_X6Y31          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.000     1.138    <hidden>
    SLICE_X6Y31          FDRE                                         r  <hidden>
                         clock pessimism             -0.138     1.000    
    SLICE_X6Y31          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.046    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.875ns (routing 0.423ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.477ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.875     0.986    <hidden>
    SLICE_X5Y32          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.025 r  <hidden>
                         net (fo=1, routed)           0.025     1.050    <hidden>
    SLICE_X5Y32          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     1.074 r  <hidden>
                         net (fo=1, routed)           0.009     1.083    <hidden>
    SLICE_X5Y32          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.002     1.140    <hidden>
    SLICE_X5Y32          FDRE                                         r  <hidden>
                         clock pessimism             -0.138     1.002    
    SLICE_X5Y32          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.049    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.061ns (45.862%)  route 0.072ns (54.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.375ns (routing 0.692ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.769ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.375     1.535    <hidden>
    SLICE_X0Y37          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.596 r  <hidden>
                         net (fo=2, routed)           0.072     1.668    <hidden>
    SLICE_X0Y36          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.572     1.771    <hidden>
    SLICE_X0Y36          FDRE                                         r  <hidden>
                         clock pessimism             -0.200     1.571    
    SLICE_X0Y36          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.633    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.238 }
Period(ns):         10.476
Sources:            { codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.476      7.476      PS8_X0Y0     codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.476      9.412      SLICE_X9Y32  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.476      9.412      SLICE_X9Y48  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C           n/a            0.550         10.476      9.926      SLICE_X8Y36  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.476      9.926      SLICE_X8Y36  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[1]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.476      9.926      SLICE_X6Y42  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_write_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.476      9.926      SLICE_X6Y42  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_write_reg[1]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.476      9.926      SLICE_X6Y29  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.476      9.926      SLICE_X5Y31  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[10]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.476      9.926      SLICE_X5Y30  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[11]/C
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.238       3.738      PS8_X0Y0     codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.238       3.738      PS8_X0Y0     codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X9Y32  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X9Y32  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X9Y48  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X9Y48  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X8Y36  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[0]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X8Y36  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[0]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X8Y36  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[1]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X8Y36  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[1]/C
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.238       3.738      PS8_X0Y0     codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.238       3.738      PS8_X0Y0     codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X9Y32  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X9Y32  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X9Y48  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X9Y48  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X8Y36  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[0]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X8Y36  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[0]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X8Y36  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[1]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X8Y36  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.871ns  (logic 0.150ns (8.017%)  route 1.721ns (91.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.397ns (routing 0.692ns, distribution 0.705ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.424     1.424    codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ext_reset_in
    SLICE_X9Y48          LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.574 r  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.297     1.871    codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X9Y48          FDRE                                         r  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.397     1.557    codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X9Y48          FDRE                                         r  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.060ns (6.501%)  route 0.863ns (93.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.005ns (routing 0.477ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.740     0.740    codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ext_reset_in
    SLICE_X9Y48          LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.060     0.800 r  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.123     0.923    codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X9Y48          FDRE                                         r  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.005     1.143    codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X9Y48          FDRE                                         r  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.079ns (9.338%)  route 0.767ns (90.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.769ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.692ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.565     1.764    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.843 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.767     2.610    <hidden>
    SLICE_X1Y43          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.394     1.554    <hidden>
    SLICE_X1Y43          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.079ns (9.338%)  route 0.767ns (90.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.769ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.692ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.565     1.764    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.843 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.767     2.610    <hidden>
    SLICE_X1Y43          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.394     1.554    <hidden>
    SLICE_X1Y43          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.079ns (9.338%)  route 0.767ns (90.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.769ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.692ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.565     1.764    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.843 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.767     2.610    <hidden>
    SLICE_X1Y43          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.394     1.554    <hidden>
    SLICE_X1Y43          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.802ns  (logic 0.079ns (9.854%)  route 0.723ns (90.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.769ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.692ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.565     1.764    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.843 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.723     2.566    <hidden>
    SLICE_X5Y47          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.395     1.555    <hidden>
    SLICE_X5Y47          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.802ns  (logic 0.079ns (9.854%)  route 0.723ns (90.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.769ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.692ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.565     1.764    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.843 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.723     2.566    <hidden>
    SLICE_X5Y47          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.395     1.555    <hidden>
    SLICE_X5Y47          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.802ns  (logic 0.079ns (9.854%)  route 0.723ns (90.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.769ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.692ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.565     1.764    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.843 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.723     2.566    <hidden>
    SLICE_X5Y47          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.395     1.555    <hidden>
    SLICE_X5Y47          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.787ns  (logic 0.079ns (10.042%)  route 0.708ns (89.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.769ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.692ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.565     1.764    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.843 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.708     2.551    <hidden>
    SLICE_X6Y47          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.391     1.551    <hidden>
    SLICE_X6Y47          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.787ns  (logic 0.079ns (10.042%)  route 0.708ns (89.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.769ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.692ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.565     1.764    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.843 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.708     2.551    <hidden>
    SLICE_X6Y47          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.391     1.551    <hidden>
    SLICE_X6Y47          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.787ns  (logic 0.079ns (10.042%)  route 0.708ns (89.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.769ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.692ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.565     1.764    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.843 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.708     2.551    <hidden>
    SLICE_X6Y47          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.391     1.551    <hidden>
    SLICE_X6Y47          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.786ns  (logic 0.079ns (10.055%)  route 0.707ns (89.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.769ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.692ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.565     1.764    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.843 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.707     2.550    <hidden>
    SLICE_X6Y47          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.393     1.553    <hidden>
    SLICE_X6Y47          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.039ns (19.791%)  route 0.158ns (80.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.867ns (routing 0.423ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.477ns, distribution 0.526ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.867     0.978    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.017 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.158     1.175    <hidden>
    SLICE_X8Y39          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.003     1.141    <hidden>
    SLICE_X8Y39          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.039ns (19.791%)  route 0.158ns (80.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.867ns (routing 0.423ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.477ns, distribution 0.526ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.867     0.978    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.017 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.158     1.175    <hidden>
    SLICE_X8Y39          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.003     1.141    <hidden>
    SLICE_X8Y39          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.039ns (19.791%)  route 0.158ns (80.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.867ns (routing 0.423ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.477ns, distribution 0.526ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.867     0.978    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.017 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.158     1.175    <hidden>
    SLICE_X8Y39          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.003     1.141    <hidden>
    SLICE_X8Y39          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.039ns (16.508%)  route 0.197ns (83.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.867ns (routing 0.423ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.477ns, distribution 0.519ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.867     0.978    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.017 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.197     1.214    <hidden>
    SLICE_X7Y43          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.996     1.134    <hidden>
    SLICE_X7Y43          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.039ns (16.508%)  route 0.197ns (83.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.867ns (routing 0.423ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.477ns, distribution 0.519ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.867     0.978    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.017 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.197     1.214    <hidden>
    SLICE_X7Y43          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.996     1.134    <hidden>
    SLICE_X7Y43          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.039ns (16.508%)  route 0.197ns (83.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.867ns (routing 0.423ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.477ns, distribution 0.519ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.867     0.978    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.017 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.197     1.214    <hidden>
    SLICE_X7Y43          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.996     1.134    <hidden>
    SLICE_X7Y43          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.039ns (13.895%)  route 0.242ns (86.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.867ns (routing 0.423ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.477ns, distribution 0.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.867     0.978    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.017 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.242     1.259    <hidden>
    SLICE_X7Y42          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.992     1.130    <hidden>
    SLICE_X7Y42          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.039ns (13.895%)  route 0.242ns (86.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.867ns (routing 0.423ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.477ns, distribution 0.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.867     0.978    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.017 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.242     1.259    <hidden>
    SLICE_X7Y42          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.992     1.130    <hidden>
    SLICE_X7Y42          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.039ns (13.895%)  route 0.242ns (86.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.867ns (routing 0.423ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.477ns, distribution 0.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.867     0.978    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.017 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.242     1.259    <hidden>
    SLICE_X7Y42          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.992     1.130    <hidden>
    SLICE_X7Y42          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.039ns (13.612%)  route 0.248ns (86.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.867ns (routing 0.423ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.477ns, distribution 0.521ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.867     0.978    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y33          FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.017 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.248     1.265    <hidden>
    SLICE_X7Y46          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.998     1.136    <hidden>
    SLICE_X7Y46          FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.029ns  (logic 1.389ns (34.469%)  route 2.640ns (65.531%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.769ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.566     1.765    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y29          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.844 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/Q
                         net (fo=2, routed)           0.470     2.314    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[4]
    SLICE_X7Y31          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.437 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_4/O
                         net (fo=1, routed)           0.007     2.444    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[4]
    SLICE_X7Y31          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.597 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/CO[7]
                         net (fo=1, routed)           0.026     2.623    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry_n_0
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.638 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.664    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0_n_0
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.679 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.705    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1_n_0
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.821 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[5]
                         net (fo=2, routed)           2.085     4.906    sum_leds_OBUF[29]
    AF6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     5.794 r  sum_leds_OBUF[29]_inst/O
                         net (fo=0)                   0.000     5.794    sum_leds[29]
    AF6                                                               r  sum_leds[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.990ns  (logic 1.376ns (34.489%)  route 2.614ns (65.511%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.769ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.566     1.765    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y29          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.844 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/Q
                         net (fo=2, routed)           0.470     2.314    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[4]
    SLICE_X7Y31          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.437 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_4/O
                         net (fo=1, routed)           0.007     2.444    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[4]
    SLICE_X7Y31          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.597 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/CO[7]
                         net (fo=1, routed)           0.026     2.623    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry_n_0
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.638 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.664    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0_n_0
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.679 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.705    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1_n_0
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.808 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[6]
                         net (fo=2, routed)           2.059     4.867    sum_leds_OBUF[30]
    AG6                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.888     5.755 r  sum_leds_OBUF[30]_inst/O
                         net (fo=0)                   0.000     5.755    sum_leds[30]
    AG6                                                               r  sum_leds[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.982ns  (logic 1.383ns (34.726%)  route 2.599ns (65.274%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.769ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.566     1.765    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y29          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.844 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/Q
                         net (fo=2, routed)           0.470     2.314    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[4]
    SLICE_X7Y31          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.437 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_4/O
                         net (fo=1, routed)           0.007     2.444    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[4]
    SLICE_X7Y31          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.597 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/CO[7]
                         net (fo=1, routed)           0.026     2.623    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry_n_0
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.739 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/O[7]
                         net (fo=2, routed)           2.096     4.835    sum_leds_OBUF[15]
    AH4                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.912     5.747 r  sum_leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.747    sum_leds[15]
    AH4                                                               r  sum_leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.980ns  (logic 1.390ns (34.917%)  route 2.590ns (65.083%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.769ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.566     1.765    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y29          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.844 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/Q
                         net (fo=2, routed)           0.470     2.314    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[4]
    SLICE_X7Y31          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.437 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_4/O
                         net (fo=1, routed)           0.007     2.444    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[4]
    SLICE_X7Y31          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.597 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/CO[7]
                         net (fo=1, routed)           0.026     2.623    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry_n_0
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.638 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.664    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0_n_0
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.679 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.705    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1_n_0
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.821 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[7]
                         net (fo=2, routed)           2.035     4.856    sum_leds_OBUF[31]
    AG5                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.889     5.745 r  sum_leds_OBUF[31]_inst/O
                         net (fo=0)                   0.000     5.745    sum_leds[31]
    AG5                                                               r  sum_leds[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.896ns  (logic 1.341ns (34.426%)  route 2.555ns (65.574%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.769ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.566     1.765    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y29          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.844 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/Q
                         net (fo=2, routed)           0.470     2.314    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[4]
    SLICE_X7Y31          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.437 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_4/O
                         net (fo=1, routed)           0.007     2.444    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[4]
    SLICE_X7Y31          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.597 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/CO[7]
                         net (fo=1, routed)           0.026     2.623    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry_n_0
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.705 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/O[3]
                         net (fo=2, routed)           2.052     4.757    sum_leds_OBUF[11]
    AF3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.904     5.662 r  sum_leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.662    sum_leds[11]
    AF3                                                               r  sum_leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.883ns  (logic 1.329ns (34.232%)  route 2.554ns (65.768%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.769ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.566     1.765    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y29          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.844 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/Q
                         net (fo=2, routed)           0.470     2.314    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[4]
    SLICE_X7Y31          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.437 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_4/O
                         net (fo=1, routed)           0.007     2.444    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[4]
    SLICE_X7Y31          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.597 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/CO[7]
                         net (fo=1, routed)           0.026     2.623    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry_n_0
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.699 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/O[1]
                         net (fo=2, routed)           2.051     4.750    sum_leds_OBUF[9]
    AE2                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.898     5.649 r  sum_leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.649    sum_leds[9]
    AE2                                                               r  sum_leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.874ns  (logic 1.344ns (34.694%)  route 2.530ns (65.306%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.769ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.566     1.765    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y29          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.844 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/Q
                         net (fo=2, routed)           0.470     2.314    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[4]
    SLICE_X7Y31          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.437 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_4/O
                         net (fo=1, routed)           0.007     2.444    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[4]
    SLICE_X7Y31          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.597 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/CO[7]
                         net (fo=1, routed)           0.026     2.623    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry_n_0
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.709 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/O[4]
                         net (fo=2, routed)           2.027     4.736    sum_leds_OBUF[12]
    AG3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.903     5.639 r  sum_leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.639    sum_leds[12]
    AG3                                                               r  sum_leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.864ns  (logic 1.369ns (35.424%)  route 2.495ns (64.576%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.769ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.566     1.765    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y29          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.844 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/Q
                         net (fo=2, routed)           0.470     2.314    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[4]
    SLICE_X7Y31          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.437 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_4/O
                         net (fo=1, routed)           0.007     2.444    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[4]
    SLICE_X7Y31          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.597 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/CO[7]
                         net (fo=1, routed)           0.026     2.623    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry_n_0
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.726 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/O[6]
                         net (fo=2, routed)           1.992     4.718    sum_leds_OBUF[14]
    AG4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.911     5.629 r  sum_leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.629    sum_leds[14]
    AG4                                                               r  sum_leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.862ns  (logic 1.359ns (35.181%)  route 2.504ns (64.819%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.769ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.566     1.765    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y29          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.844 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/Q
                         net (fo=2, routed)           0.470     2.314    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[4]
    SLICE_X7Y31          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.437 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_4/O
                         net (fo=1, routed)           0.007     2.444    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[4]
    SLICE_X7Y31          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.597 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/CO[7]
                         net (fo=1, routed)           0.026     2.623    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry_n_0
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.638 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.664    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0_n_0
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.679 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.705    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1_n_0
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.791 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[4]
                         net (fo=2, routed)           1.949     4.740    sum_leds_OBUF[28]
    AF7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.888     5.628 r  sum_leds_OBUF[28]_inst/O
                         net (fo=0)                   0.000     5.628    sum_leds[28]
    AF7                                                               r  sum_leds[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.862ns  (logic 1.374ns (35.571%)  route 2.488ns (64.429%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.769ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         1.566     1.765    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y29          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.844 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[4]/Q
                         net (fo=2, routed)           0.470     2.314    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[4]
    SLICE_X7Y31          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.437 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_4/O
                         net (fo=1, routed)           0.007     2.444    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[4]
    SLICE_X7Y31          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.597 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/CO[7]
                         net (fo=1, routed)           0.026     2.623    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry_n_0
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.739 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/O[5]
                         net (fo=2, routed)           1.985     4.724    sum_leds_OBUF[13]
    AH3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.903     5.627 r  sum_leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.627    sum_leds[13]
    AH3                                                               r  sum_leds[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.345ns  (logic 0.439ns (32.608%)  route 0.906ns (67.392%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.423ns, distribution 0.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.876     0.987    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y34          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.026 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[25]/Q
                         net (fo=3, routed)           0.058     1.083    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/Q[25]
    SLICE_X7Y34          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.106 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry__2_i_7/O
                         net (fo=1, routed)           0.007     1.113    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/gen_single_rank.data_reg[50][1]
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.130 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[1]
                         net (fo=2, routed)           0.842     1.972    sum_leds_OBUF[25]
    AC3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.360     2.332 r  sum_leds_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.332    sum_leds[25]
    AC3                                                               r  sum_leds[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.355ns  (logic 0.440ns (32.457%)  route 0.915ns (67.543%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.869ns (routing 0.423ns, distribution 0.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.869     0.980    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X7Y35          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.021 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[26]/Q
                         net (fo=3, routed)           0.065     1.085    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/Q[26]
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.034     1.119 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[3]
                         net (fo=2, routed)           0.851     1.970    sum_leds_OBUF[27]
    AD4                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.365     2.335 r  sum_leds_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.335    sum_leds[27]
    AD4                                                               r  sum_leds[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.376ns  (logic 0.442ns (32.161%)  route 0.933ns (67.839%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.423ns, distribution 0.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.876     0.987    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y33          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.025 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[20]/Q
                         net (fo=3, routed)           0.064     1.089    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/Q[20]
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[6])
                                                      0.042     1.131 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/O[6]
                         net (fo=2, routed)           0.869     2.000    sum_leds_OBUF[22]
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.362     2.362 r  sum_leds_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.362    sum_leds[22]
    AB4                                                               r  sum_leds[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 0.437ns (31.270%)  route 0.961ns (68.730%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.869ns (routing 0.423ns, distribution 0.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.869     0.980    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X7Y35          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.021 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[26]/Q
                         net (fo=3, routed)           0.057     1.077    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/Q[26]
    SLICE_X7Y34          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     1.091 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry__2_i_6/O
                         net (fo=1, routed)           0.008     1.099    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/gen_single_rank.data_reg[50][2]
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.116 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[2]
                         net (fo=2, routed)           0.897     2.013    sum_leds_OBUF[26]
    AD5                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.365     2.378 r  sum_leds_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.378    sum_leds[26]
    AD5                                                               r  sum_leds[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.439ns (31.553%)  route 0.953ns (68.447%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.423ns, distribution 0.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.876     0.987    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y33          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.025 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[17]/Q
                         net (fo=3, routed)           0.068     1.093    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/Q[17]
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.030     1.123 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/O[2]
                         net (fo=2, routed)           0.885     2.007    sum_leds_OBUF[18]
    AB2                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.371     2.378 r  sum_leds_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.378    sum_leds[18]
    AB2                                                               r  sum_leds[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.465ns (33.386%)  route 0.927ns (66.614%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.423ns, distribution 0.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.876     0.987    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y33          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.026 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[20]/Q
                         net (fo=2, routed)           0.058     1.083    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[20]
    SLICE_X7Y33          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.118 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry__1_i_4/O
                         net (fo=1, routed)           0.007     1.125    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/gen_single_rank.data_reg[42][4]
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     1.142 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/O[4]
                         net (fo=2, routed)           0.863     2.005    sum_leds_OBUF[20]
    AD2                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.374     2.379 r  sum_leds_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.379    sum_leds[20]
    AD2                                                               r  sum_leds[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.408ns  (logic 0.434ns (30.830%)  route 0.974ns (69.170%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.423ns, distribution 0.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.871     0.982    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X8Y34          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.021 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[22]/Q
                         net (fo=3, routed)           0.083     1.103    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/Q[22]
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.034     1.137 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/O[7]
                         net (fo=2, routed)           0.892     2.029    sum_leds_OBUF[23]
    AB3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.361     2.390 r  sum_leds_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.390    sum_leds[23]
    AB3                                                               r  sum_leds[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.404ns  (logic 0.439ns (31.287%)  route 0.965ns (68.713%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.423ns, distribution 0.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.876     0.987    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y34          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.026 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[24]/Q
                         net (fo=3, routed)           0.073     1.099    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/Q[24]
    SLICE_X7Y34          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     1.121 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry__2_i_8/O
                         net (fo=1, routed)           0.008     1.129    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/gen_single_rank.data_reg[50][0]
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     1.147 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[0]
                         net (fo=2, routed)           0.884     2.030    sum_leds_OBUF[24]
    AC4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.360     2.391 r  sum_leds_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.391    sum_leds[24]
    AC4                                                               r  sum_leds[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.448ns (31.591%)  route 0.970ns (68.409%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.423ns, distribution 0.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.872     0.983    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y31          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.022 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[2]/Q
                         net (fo=2, routed)           0.051     1.073    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[2]
    SLICE_X7Y31          LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.087 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_6/O
                         net (fo=1, routed)           0.008     1.095    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[2]
    SLICE_X7Y31          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.026     1.121 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/O[3]
                         net (fo=2, routed)           0.910     2.031    sum_leds_OBUF[3]
    AE5                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.369     2.400 r  sum_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.400    sum_leds[3]
    AE5                                                               r  sum_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.444ns (31.309%)  route 0.973ns (68.691%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.423ns, distribution 0.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=771, routed)         0.876     0.987    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y33          FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.025 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[20]/Q
                         net (fo=3, routed)           0.064     1.089    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/Q[20]
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.031     1.120 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/O[5]
                         net (fo=2, routed)           0.909     2.029    sum_leds_OBUF[21]
    AD1                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.375     2.403 r  sum_leds_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.403    sum_leds[21]
    AD1                                                               r  sum_leds[21] (OUT)
  -------------------------------------------------------------------    -------------------





