|register_file
a1[0] => mux_16_wide_8x1:mux1.s[0]
a1[1] => mux_16_wide_8x1:mux1.s[1]
a1[2] => mux_16_wide_8x1:mux1.s[2]
a2[0] => mux_16_wide_8x1:mux2.s[0]
a2[1] => mux_16_wide_8x1:mux2.s[1]
a2[2] => mux_16_wide_8x1:mux2.s[2]
a3[0] => decoder_3x8:decoder.i[0]
a3[1] => decoder_3x8:decoder.i[1]
a3[2] => decoder_3x8:decoder.i[2]
d3[0] => register_16bit:reg0.p_in[0]
d3[0] => register_16bit:reg1.p_in[0]
d3[0] => register_16bit:reg2.p_in[0]
d3[0] => register_16bit:reg3.p_in[0]
d3[0] => register_16bit:reg4.p_in[0]
d3[0] => register_16bit:reg5.p_in[0]
d3[0] => register_16bit:reg6.p_in[0]
d3[0] => register_16bit:reg7.p_in[0]
d3[1] => register_16bit:reg0.p_in[1]
d3[1] => register_16bit:reg1.p_in[1]
d3[1] => register_16bit:reg2.p_in[1]
d3[1] => register_16bit:reg3.p_in[1]
d3[1] => register_16bit:reg4.p_in[1]
d3[1] => register_16bit:reg5.p_in[1]
d3[1] => register_16bit:reg6.p_in[1]
d3[1] => register_16bit:reg7.p_in[1]
d3[2] => register_16bit:reg0.p_in[2]
d3[2] => register_16bit:reg1.p_in[2]
d3[2] => register_16bit:reg2.p_in[2]
d3[2] => register_16bit:reg3.p_in[2]
d3[2] => register_16bit:reg4.p_in[2]
d3[2] => register_16bit:reg5.p_in[2]
d3[2] => register_16bit:reg6.p_in[2]
d3[2] => register_16bit:reg7.p_in[2]
d3[3] => register_16bit:reg0.p_in[3]
d3[3] => register_16bit:reg1.p_in[3]
d3[3] => register_16bit:reg2.p_in[3]
d3[3] => register_16bit:reg3.p_in[3]
d3[3] => register_16bit:reg4.p_in[3]
d3[3] => register_16bit:reg5.p_in[3]
d3[3] => register_16bit:reg6.p_in[3]
d3[3] => register_16bit:reg7.p_in[3]
d3[4] => register_16bit:reg0.p_in[4]
d3[4] => register_16bit:reg1.p_in[4]
d3[4] => register_16bit:reg2.p_in[4]
d3[4] => register_16bit:reg3.p_in[4]
d3[4] => register_16bit:reg4.p_in[4]
d3[4] => register_16bit:reg5.p_in[4]
d3[4] => register_16bit:reg6.p_in[4]
d3[4] => register_16bit:reg7.p_in[4]
d3[5] => register_16bit:reg0.p_in[5]
d3[5] => register_16bit:reg1.p_in[5]
d3[5] => register_16bit:reg2.p_in[5]
d3[5] => register_16bit:reg3.p_in[5]
d3[5] => register_16bit:reg4.p_in[5]
d3[5] => register_16bit:reg5.p_in[5]
d3[5] => register_16bit:reg6.p_in[5]
d3[5] => register_16bit:reg7.p_in[5]
d3[6] => register_16bit:reg0.p_in[6]
d3[6] => register_16bit:reg1.p_in[6]
d3[6] => register_16bit:reg2.p_in[6]
d3[6] => register_16bit:reg3.p_in[6]
d3[6] => register_16bit:reg4.p_in[6]
d3[6] => register_16bit:reg5.p_in[6]
d3[6] => register_16bit:reg6.p_in[6]
d3[6] => register_16bit:reg7.p_in[6]
d3[7] => register_16bit:reg0.p_in[7]
d3[7] => register_16bit:reg1.p_in[7]
d3[7] => register_16bit:reg2.p_in[7]
d3[7] => register_16bit:reg3.p_in[7]
d3[7] => register_16bit:reg4.p_in[7]
d3[7] => register_16bit:reg5.p_in[7]
d3[7] => register_16bit:reg6.p_in[7]
d3[7] => register_16bit:reg7.p_in[7]
d3[8] => register_16bit:reg0.p_in[8]
d3[8] => register_16bit:reg1.p_in[8]
d3[8] => register_16bit:reg2.p_in[8]
d3[8] => register_16bit:reg3.p_in[8]
d3[8] => register_16bit:reg4.p_in[8]
d3[8] => register_16bit:reg5.p_in[8]
d3[8] => register_16bit:reg6.p_in[8]
d3[8] => register_16bit:reg7.p_in[8]
d3[9] => register_16bit:reg0.p_in[9]
d3[9] => register_16bit:reg1.p_in[9]
d3[9] => register_16bit:reg2.p_in[9]
d3[9] => register_16bit:reg3.p_in[9]
d3[9] => register_16bit:reg4.p_in[9]
d3[9] => register_16bit:reg5.p_in[9]
d3[9] => register_16bit:reg6.p_in[9]
d3[9] => register_16bit:reg7.p_in[9]
d3[10] => register_16bit:reg0.p_in[10]
d3[10] => register_16bit:reg1.p_in[10]
d3[10] => register_16bit:reg2.p_in[10]
d3[10] => register_16bit:reg3.p_in[10]
d3[10] => register_16bit:reg4.p_in[10]
d3[10] => register_16bit:reg5.p_in[10]
d3[10] => register_16bit:reg6.p_in[10]
d3[10] => register_16bit:reg7.p_in[10]
d3[11] => register_16bit:reg0.p_in[11]
d3[11] => register_16bit:reg1.p_in[11]
d3[11] => register_16bit:reg2.p_in[11]
d3[11] => register_16bit:reg3.p_in[11]
d3[11] => register_16bit:reg4.p_in[11]
d3[11] => register_16bit:reg5.p_in[11]
d3[11] => register_16bit:reg6.p_in[11]
d3[11] => register_16bit:reg7.p_in[11]
d3[12] => register_16bit:reg0.p_in[12]
d3[12] => register_16bit:reg1.p_in[12]
d3[12] => register_16bit:reg2.p_in[12]
d3[12] => register_16bit:reg3.p_in[12]
d3[12] => register_16bit:reg4.p_in[12]
d3[12] => register_16bit:reg5.p_in[12]
d3[12] => register_16bit:reg6.p_in[12]
d3[12] => register_16bit:reg7.p_in[12]
d3[13] => register_16bit:reg0.p_in[13]
d3[13] => register_16bit:reg1.p_in[13]
d3[13] => register_16bit:reg2.p_in[13]
d3[13] => register_16bit:reg3.p_in[13]
d3[13] => register_16bit:reg4.p_in[13]
d3[13] => register_16bit:reg5.p_in[13]
d3[13] => register_16bit:reg6.p_in[13]
d3[13] => register_16bit:reg7.p_in[13]
d3[14] => register_16bit:reg0.p_in[14]
d3[14] => register_16bit:reg1.p_in[14]
d3[14] => register_16bit:reg2.p_in[14]
d3[14] => register_16bit:reg3.p_in[14]
d3[14] => register_16bit:reg4.p_in[14]
d3[14] => register_16bit:reg5.p_in[14]
d3[14] => register_16bit:reg6.p_in[14]
d3[14] => register_16bit:reg7.p_in[14]
d3[15] => register_16bit:reg0.p_in[15]
d3[15] => register_16bit:reg1.p_in[15]
d3[15] => register_16bit:reg2.p_in[15]
d3[15] => register_16bit:reg3.p_in[15]
d3[15] => register_16bit:reg4.p_in[15]
d3[15] => register_16bit:reg5.p_in[15]
d3[15] => register_16bit:reg6.p_in[15]
d3[15] => register_16bit:reg7.p_in[15]
d1[0] <= mux_16_wide_8x1:mux1.y[0]
d1[1] <= mux_16_wide_8x1:mux1.y[1]
d1[2] <= mux_16_wide_8x1:mux1.y[2]
d1[3] <= mux_16_wide_8x1:mux1.y[3]
d1[4] <= mux_16_wide_8x1:mux1.y[4]
d1[5] <= mux_16_wide_8x1:mux1.y[5]
d1[6] <= mux_16_wide_8x1:mux1.y[6]
d1[7] <= mux_16_wide_8x1:mux1.y[7]
d1[8] <= mux_16_wide_8x1:mux1.y[8]
d1[9] <= mux_16_wide_8x1:mux1.y[9]
d1[10] <= mux_16_wide_8x1:mux1.y[10]
d1[11] <= mux_16_wide_8x1:mux1.y[11]
d1[12] <= mux_16_wide_8x1:mux1.y[12]
d1[13] <= mux_16_wide_8x1:mux1.y[13]
d1[14] <= mux_16_wide_8x1:mux1.y[14]
d1[15] <= mux_16_wide_8x1:mux1.y[15]
d2[0] <= mux_16_wide_8x1:mux2.y[0]
d2[1] <= mux_16_wide_8x1:mux2.y[1]
d2[2] <= mux_16_wide_8x1:mux2.y[2]
d2[3] <= mux_16_wide_8x1:mux2.y[3]
d2[4] <= mux_16_wide_8x1:mux2.y[4]
d2[5] <= mux_16_wide_8x1:mux2.y[5]
d2[6] <= mux_16_wide_8x1:mux2.y[6]
d2[7] <= mux_16_wide_8x1:mux2.y[7]
d2[8] <= mux_16_wide_8x1:mux2.y[8]
d2[9] <= mux_16_wide_8x1:mux2.y[9]
d2[10] <= mux_16_wide_8x1:mux2.y[10]
d2[11] <= mux_16_wide_8x1:mux2.y[11]
d2[12] <= mux_16_wide_8x1:mux2.y[12]
d2[13] <= mux_16_wide_8x1:mux2.y[13]
d2[14] <= mux_16_wide_8x1:mux2.y[14]
d2[15] <= mux_16_wide_8x1:mux2.y[15]
en => reg_ctrl[0].IN1
en => reg_ctrl[1].IN1
en => reg_ctrl[2].IN1
en => reg_ctrl[3].IN1
en => reg_ctrl[4].IN1
en => reg_ctrl[5].IN1
en => reg_ctrl[6].IN1
en => reg_ctrl[7].IN1
clk => register_16bit:reg0.clk
clk => register_16bit:reg1.clk
clk => register_16bit:reg2.clk
clk => register_16bit:reg3.clk
clk => register_16bit:reg4.clk
clk => register_16bit:reg5.clk
clk => register_16bit:reg6.clk
clk => register_16bit:reg7.clk


|register_file|decoder_3x8:decoder
i[0] => y.IN1
i[0] => y.IN1
i[0] => y.IN1
i[0] => y.IN1
i[0] => y.IN1
i[0] => y.IN1
i[0] => y.IN1
i[0] => y.IN1
i[1] => y.IN0
i[1] => y.IN0
i[1] => y.IN0
i[1] => y.IN0
i[2] => y.IN1
i[2] => y.IN1
i[2] => y.IN1
i[2] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0
p_in[0] => dflip:dflip0.d
p_in[1] => dflip:dflip1.d
p_in[2] => dflip:dflip2.d
p_in[3] => dflip:dflip3.d
p_in[4] => dflip:dflip4.d
p_in[5] => dflip:dflip5.d
p_in[6] => dflip:dflip6.d
p_in[7] => dflip:dflip7.d
p_in[8] => dflip:dflip8.d
p_in[9] => dflip:dflip9.d
p_in[10] => dflip:dflip10.d
p_in[11] => dflip:dflip11.d
p_in[12] => dflip:dflip12.d
p_in[13] => dflip:dflip13.d
p_in[14] => dflip:dflip14.d
p_in[15] => dflip:dflip15.d
p_out[0] <= dflip:dflip0.q
p_out[1] <= dflip:dflip1.q
p_out[2] <= dflip:dflip2.q
p_out[3] <= dflip:dflip3.q
p_out[4] <= dflip:dflip4.q
p_out[5] <= dflip:dflip5.q
p_out[6] <= dflip:dflip6.q
p_out[7] <= dflip:dflip7.q
p_out[8] <= dflip:dflip8.q
p_out[9] <= dflip:dflip9.q
p_out[10] <= dflip:dflip10.q
p_out[11] <= dflip:dflip11.q
p_out[12] <= dflip:dflip12.q
p_out[13] <= dflip:dflip13.q
p_out[14] <= dflip:dflip14.q
p_out[15] <= dflip:dflip15.q
clk => clk1.IN0
en => clk1.IN1


|register_file|register_16bit:reg0|dflip:dflip0
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip1
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip2
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip3
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip4
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip5
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip6
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip7
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip8
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip9
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip10
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip11
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip12
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip13
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip14
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg0|dflip:dflip15
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1
p_in[0] => dflip:dflip0.d
p_in[1] => dflip:dflip1.d
p_in[2] => dflip:dflip2.d
p_in[3] => dflip:dflip3.d
p_in[4] => dflip:dflip4.d
p_in[5] => dflip:dflip5.d
p_in[6] => dflip:dflip6.d
p_in[7] => dflip:dflip7.d
p_in[8] => dflip:dflip8.d
p_in[9] => dflip:dflip9.d
p_in[10] => dflip:dflip10.d
p_in[11] => dflip:dflip11.d
p_in[12] => dflip:dflip12.d
p_in[13] => dflip:dflip13.d
p_in[14] => dflip:dflip14.d
p_in[15] => dflip:dflip15.d
p_out[0] <= dflip:dflip0.q
p_out[1] <= dflip:dflip1.q
p_out[2] <= dflip:dflip2.q
p_out[3] <= dflip:dflip3.q
p_out[4] <= dflip:dflip4.q
p_out[5] <= dflip:dflip5.q
p_out[6] <= dflip:dflip6.q
p_out[7] <= dflip:dflip7.q
p_out[8] <= dflip:dflip8.q
p_out[9] <= dflip:dflip9.q
p_out[10] <= dflip:dflip10.q
p_out[11] <= dflip:dflip11.q
p_out[12] <= dflip:dflip12.q
p_out[13] <= dflip:dflip13.q
p_out[14] <= dflip:dflip14.q
p_out[15] <= dflip:dflip15.q
clk => clk1.IN0
en => clk1.IN1


|register_file|register_16bit:reg1|dflip:dflip0
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip1
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip2
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip3
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip4
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip5
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip6
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip7
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip8
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip9
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip10
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip11
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip12
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip13
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip14
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg1|dflip:dflip15
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2
p_in[0] => dflip:dflip0.d
p_in[1] => dflip:dflip1.d
p_in[2] => dflip:dflip2.d
p_in[3] => dflip:dflip3.d
p_in[4] => dflip:dflip4.d
p_in[5] => dflip:dflip5.d
p_in[6] => dflip:dflip6.d
p_in[7] => dflip:dflip7.d
p_in[8] => dflip:dflip8.d
p_in[9] => dflip:dflip9.d
p_in[10] => dflip:dflip10.d
p_in[11] => dflip:dflip11.d
p_in[12] => dflip:dflip12.d
p_in[13] => dflip:dflip13.d
p_in[14] => dflip:dflip14.d
p_in[15] => dflip:dflip15.d
p_out[0] <= dflip:dflip0.q
p_out[1] <= dflip:dflip1.q
p_out[2] <= dflip:dflip2.q
p_out[3] <= dflip:dflip3.q
p_out[4] <= dflip:dflip4.q
p_out[5] <= dflip:dflip5.q
p_out[6] <= dflip:dflip6.q
p_out[7] <= dflip:dflip7.q
p_out[8] <= dflip:dflip8.q
p_out[9] <= dflip:dflip9.q
p_out[10] <= dflip:dflip10.q
p_out[11] <= dflip:dflip11.q
p_out[12] <= dflip:dflip12.q
p_out[13] <= dflip:dflip13.q
p_out[14] <= dflip:dflip14.q
p_out[15] <= dflip:dflip15.q
clk => clk1.IN0
en => clk1.IN1


|register_file|register_16bit:reg2|dflip:dflip0
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip1
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip2
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip3
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip4
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip5
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip6
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip7
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip8
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip9
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip10
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip11
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip12
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip13
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip14
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg2|dflip:dflip15
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3
p_in[0] => dflip:dflip0.d
p_in[1] => dflip:dflip1.d
p_in[2] => dflip:dflip2.d
p_in[3] => dflip:dflip3.d
p_in[4] => dflip:dflip4.d
p_in[5] => dflip:dflip5.d
p_in[6] => dflip:dflip6.d
p_in[7] => dflip:dflip7.d
p_in[8] => dflip:dflip8.d
p_in[9] => dflip:dflip9.d
p_in[10] => dflip:dflip10.d
p_in[11] => dflip:dflip11.d
p_in[12] => dflip:dflip12.d
p_in[13] => dflip:dflip13.d
p_in[14] => dflip:dflip14.d
p_in[15] => dflip:dflip15.d
p_out[0] <= dflip:dflip0.q
p_out[1] <= dflip:dflip1.q
p_out[2] <= dflip:dflip2.q
p_out[3] <= dflip:dflip3.q
p_out[4] <= dflip:dflip4.q
p_out[5] <= dflip:dflip5.q
p_out[6] <= dflip:dflip6.q
p_out[7] <= dflip:dflip7.q
p_out[8] <= dflip:dflip8.q
p_out[9] <= dflip:dflip9.q
p_out[10] <= dflip:dflip10.q
p_out[11] <= dflip:dflip11.q
p_out[12] <= dflip:dflip12.q
p_out[13] <= dflip:dflip13.q
p_out[14] <= dflip:dflip14.q
p_out[15] <= dflip:dflip15.q
clk => clk1.IN0
en => clk1.IN1


|register_file|register_16bit:reg3|dflip:dflip0
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip1
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip2
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip3
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip4
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip5
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip6
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip7
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip8
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip9
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip10
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip11
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip12
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip13
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip14
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg3|dflip:dflip15
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4
p_in[0] => dflip:dflip0.d
p_in[1] => dflip:dflip1.d
p_in[2] => dflip:dflip2.d
p_in[3] => dflip:dflip3.d
p_in[4] => dflip:dflip4.d
p_in[5] => dflip:dflip5.d
p_in[6] => dflip:dflip6.d
p_in[7] => dflip:dflip7.d
p_in[8] => dflip:dflip8.d
p_in[9] => dflip:dflip9.d
p_in[10] => dflip:dflip10.d
p_in[11] => dflip:dflip11.d
p_in[12] => dflip:dflip12.d
p_in[13] => dflip:dflip13.d
p_in[14] => dflip:dflip14.d
p_in[15] => dflip:dflip15.d
p_out[0] <= dflip:dflip0.q
p_out[1] <= dflip:dflip1.q
p_out[2] <= dflip:dflip2.q
p_out[3] <= dflip:dflip3.q
p_out[4] <= dflip:dflip4.q
p_out[5] <= dflip:dflip5.q
p_out[6] <= dflip:dflip6.q
p_out[7] <= dflip:dflip7.q
p_out[8] <= dflip:dflip8.q
p_out[9] <= dflip:dflip9.q
p_out[10] <= dflip:dflip10.q
p_out[11] <= dflip:dflip11.q
p_out[12] <= dflip:dflip12.q
p_out[13] <= dflip:dflip13.q
p_out[14] <= dflip:dflip14.q
p_out[15] <= dflip:dflip15.q
clk => clk1.IN0
en => clk1.IN1


|register_file|register_16bit:reg4|dflip:dflip0
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip1
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip2
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip3
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip4
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip5
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip6
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip7
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip8
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip9
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip10
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip11
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip12
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip13
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip14
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg4|dflip:dflip15
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5
p_in[0] => dflip:dflip0.d
p_in[1] => dflip:dflip1.d
p_in[2] => dflip:dflip2.d
p_in[3] => dflip:dflip3.d
p_in[4] => dflip:dflip4.d
p_in[5] => dflip:dflip5.d
p_in[6] => dflip:dflip6.d
p_in[7] => dflip:dflip7.d
p_in[8] => dflip:dflip8.d
p_in[9] => dflip:dflip9.d
p_in[10] => dflip:dflip10.d
p_in[11] => dflip:dflip11.d
p_in[12] => dflip:dflip12.d
p_in[13] => dflip:dflip13.d
p_in[14] => dflip:dflip14.d
p_in[15] => dflip:dflip15.d
p_out[0] <= dflip:dflip0.q
p_out[1] <= dflip:dflip1.q
p_out[2] <= dflip:dflip2.q
p_out[3] <= dflip:dflip3.q
p_out[4] <= dflip:dflip4.q
p_out[5] <= dflip:dflip5.q
p_out[6] <= dflip:dflip6.q
p_out[7] <= dflip:dflip7.q
p_out[8] <= dflip:dflip8.q
p_out[9] <= dflip:dflip9.q
p_out[10] <= dflip:dflip10.q
p_out[11] <= dflip:dflip11.q
p_out[12] <= dflip:dflip12.q
p_out[13] <= dflip:dflip13.q
p_out[14] <= dflip:dflip14.q
p_out[15] <= dflip:dflip15.q
clk => clk1.IN0
en => clk1.IN1


|register_file|register_16bit:reg5|dflip:dflip0
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip1
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip2
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip3
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip4
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip5
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip6
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip7
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip8
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip9
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip10
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip11
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip12
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip13
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip14
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg5|dflip:dflip15
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6
p_in[0] => dflip:dflip0.d
p_in[1] => dflip:dflip1.d
p_in[2] => dflip:dflip2.d
p_in[3] => dflip:dflip3.d
p_in[4] => dflip:dflip4.d
p_in[5] => dflip:dflip5.d
p_in[6] => dflip:dflip6.d
p_in[7] => dflip:dflip7.d
p_in[8] => dflip:dflip8.d
p_in[9] => dflip:dflip9.d
p_in[10] => dflip:dflip10.d
p_in[11] => dflip:dflip11.d
p_in[12] => dflip:dflip12.d
p_in[13] => dflip:dflip13.d
p_in[14] => dflip:dflip14.d
p_in[15] => dflip:dflip15.d
p_out[0] <= dflip:dflip0.q
p_out[1] <= dflip:dflip1.q
p_out[2] <= dflip:dflip2.q
p_out[3] <= dflip:dflip3.q
p_out[4] <= dflip:dflip4.q
p_out[5] <= dflip:dflip5.q
p_out[6] <= dflip:dflip6.q
p_out[7] <= dflip:dflip7.q
p_out[8] <= dflip:dflip8.q
p_out[9] <= dflip:dflip9.q
p_out[10] <= dflip:dflip10.q
p_out[11] <= dflip:dflip11.q
p_out[12] <= dflip:dflip12.q
p_out[13] <= dflip:dflip13.q
p_out[14] <= dflip:dflip14.q
p_out[15] <= dflip:dflip15.q
clk => clk1.IN0
en => clk1.IN1


|register_file|register_16bit:reg6|dflip:dflip0
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip1
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip2
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip3
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip4
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip5
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip6
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip7
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip8
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip9
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip10
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip11
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip12
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip13
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip14
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg6|dflip:dflip15
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7
p_in[0] => dflip:dflip0.d
p_in[1] => dflip:dflip1.d
p_in[2] => dflip:dflip2.d
p_in[3] => dflip:dflip3.d
p_in[4] => dflip:dflip4.d
p_in[5] => dflip:dflip5.d
p_in[6] => dflip:dflip6.d
p_in[7] => dflip:dflip7.d
p_in[8] => dflip:dflip8.d
p_in[9] => dflip:dflip9.d
p_in[10] => dflip:dflip10.d
p_in[11] => dflip:dflip11.d
p_in[12] => dflip:dflip12.d
p_in[13] => dflip:dflip13.d
p_in[14] => dflip:dflip14.d
p_in[15] => dflip:dflip15.d
p_out[0] <= dflip:dflip0.q
p_out[1] <= dflip:dflip1.q
p_out[2] <= dflip:dflip2.q
p_out[3] <= dflip:dflip3.q
p_out[4] <= dflip:dflip4.q
p_out[5] <= dflip:dflip5.q
p_out[6] <= dflip:dflip6.q
p_out[7] <= dflip:dflip7.q
p_out[8] <= dflip:dflip8.q
p_out[9] <= dflip:dflip9.q
p_out[10] <= dflip:dflip10.q
p_out[11] <= dflip:dflip11.q
p_out[12] <= dflip:dflip12.q
p_out[13] <= dflip:dflip13.q
p_out[14] <= dflip:dflip14.q
p_out[15] <= dflip:dflip15.q
clk => clk1.IN0
en => clk1.IN1


|register_file|register_16bit:reg7|dflip:dflip0
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip1
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip2
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip3
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip4
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip5
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip6
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip7
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip8
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip9
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip10
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip11
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip12
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip13
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip14
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|register_16bit:reg7|dflip:dflip15
d => q_int.DATAIN
clock => q_int.CLK
set => q_int.IN0
reset => q_int.ACLR
reset => q_int.IN1
q <= q_int.DB_MAX_OUTPUT_PORT_TYPE


|register_file|mux_16_wide_8x1:mux1
i0[0] => y.IN1
i0[1] => y.IN1
i0[2] => y.IN1
i0[3] => y.IN1
i0[4] => y.IN1
i0[5] => y.IN1
i0[6] => y.IN1
i0[7] => y.IN1
i0[8] => y.IN1
i0[9] => y.IN1
i0[10] => y.IN1
i0[11] => y.IN1
i0[12] => y.IN1
i0[13] => y.IN1
i0[14] => y.IN1
i0[15] => y.IN1
i1[0] => y.IN1
i1[1] => y.IN1
i1[2] => y.IN1
i1[3] => y.IN1
i1[4] => y.IN1
i1[5] => y.IN1
i1[6] => y.IN1
i1[7] => y.IN1
i1[8] => y.IN1
i1[9] => y.IN1
i1[10] => y.IN1
i1[11] => y.IN1
i1[12] => y.IN1
i1[13] => y.IN1
i1[14] => y.IN1
i1[15] => y.IN1
i2[0] => y.IN1
i2[1] => y.IN1
i2[2] => y.IN1
i2[3] => y.IN1
i2[4] => y.IN1
i2[5] => y.IN1
i2[6] => y.IN1
i2[7] => y.IN1
i2[8] => y.IN1
i2[9] => y.IN1
i2[10] => y.IN1
i2[11] => y.IN1
i2[12] => y.IN1
i2[13] => y.IN1
i2[14] => y.IN1
i2[15] => y.IN1
i3[0] => y.IN1
i3[1] => y.IN1
i3[2] => y.IN1
i3[3] => y.IN1
i3[4] => y.IN1
i3[5] => y.IN1
i3[6] => y.IN1
i3[7] => y.IN1
i3[8] => y.IN1
i3[9] => y.IN1
i3[10] => y.IN1
i3[11] => y.IN1
i3[12] => y.IN1
i3[13] => y.IN1
i3[14] => y.IN1
i3[15] => y.IN1
i4[0] => y.IN1
i4[1] => y.IN1
i4[2] => y.IN1
i4[3] => y.IN1
i4[4] => y.IN1
i4[5] => y.IN1
i4[6] => y.IN1
i4[7] => y.IN1
i4[8] => y.IN1
i4[9] => y.IN1
i4[10] => y.IN1
i4[11] => y.IN1
i4[12] => y.IN1
i4[13] => y.IN1
i4[14] => y.IN1
i4[15] => y.IN1
i5[0] => y.IN1
i5[1] => y.IN1
i5[2] => y.IN1
i5[3] => y.IN1
i5[4] => y.IN1
i5[5] => y.IN1
i5[6] => y.IN1
i5[7] => y.IN1
i5[8] => y.IN1
i5[9] => y.IN1
i5[10] => y.IN1
i5[11] => y.IN1
i5[12] => y.IN1
i5[13] => y.IN1
i5[14] => y.IN1
i5[15] => y.IN1
i6[0] => y.IN1
i6[1] => y.IN1
i6[2] => y.IN1
i6[3] => y.IN1
i6[4] => y.IN1
i6[5] => y.IN1
i6[6] => y.IN1
i6[7] => y.IN1
i6[8] => y.IN1
i6[9] => y.IN1
i6[10] => y.IN1
i6[11] => y.IN1
i6[12] => y.IN1
i6[13] => y.IN1
i6[14] => y.IN1
i6[15] => y.IN1
i7[0] => y.IN1
i7[1] => y.IN1
i7[2] => y.IN1
i7[3] => y.IN1
i7[4] => y.IN1
i7[5] => y.IN1
i7[6] => y.IN1
i7[7] => y.IN1
i7[8] => y.IN1
i7[9] => y.IN1
i7[10] => y.IN1
i7[11] => y.IN1
i7[12] => y.IN1
i7[13] => y.IN1
i7[14] => y.IN1
i7[15] => y.IN1
s[0] => t[1].IN1
s[0] => t[3].IN1
s[0] => t[5].IN1
s[0] => t[7].IN1
s[0] => t[0].IN1
s[0] => t[2].IN1
s[0] => t[4].IN1
s[0] => t[6].IN1
s[1] => t.IN0
s[1] => t.IN0
s[1] => t.IN0
s[1] => t.IN0
s[2] => t.IN1
s[2] => t.IN1
s[2] => t.IN1
s[2] => t.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


|register_file|mux_16_wide_8x1:mux2
i0[0] => y.IN1
i0[1] => y.IN1
i0[2] => y.IN1
i0[3] => y.IN1
i0[4] => y.IN1
i0[5] => y.IN1
i0[6] => y.IN1
i0[7] => y.IN1
i0[8] => y.IN1
i0[9] => y.IN1
i0[10] => y.IN1
i0[11] => y.IN1
i0[12] => y.IN1
i0[13] => y.IN1
i0[14] => y.IN1
i0[15] => y.IN1
i1[0] => y.IN1
i1[1] => y.IN1
i1[2] => y.IN1
i1[3] => y.IN1
i1[4] => y.IN1
i1[5] => y.IN1
i1[6] => y.IN1
i1[7] => y.IN1
i1[8] => y.IN1
i1[9] => y.IN1
i1[10] => y.IN1
i1[11] => y.IN1
i1[12] => y.IN1
i1[13] => y.IN1
i1[14] => y.IN1
i1[15] => y.IN1
i2[0] => y.IN1
i2[1] => y.IN1
i2[2] => y.IN1
i2[3] => y.IN1
i2[4] => y.IN1
i2[5] => y.IN1
i2[6] => y.IN1
i2[7] => y.IN1
i2[8] => y.IN1
i2[9] => y.IN1
i2[10] => y.IN1
i2[11] => y.IN1
i2[12] => y.IN1
i2[13] => y.IN1
i2[14] => y.IN1
i2[15] => y.IN1
i3[0] => y.IN1
i3[1] => y.IN1
i3[2] => y.IN1
i3[3] => y.IN1
i3[4] => y.IN1
i3[5] => y.IN1
i3[6] => y.IN1
i3[7] => y.IN1
i3[8] => y.IN1
i3[9] => y.IN1
i3[10] => y.IN1
i3[11] => y.IN1
i3[12] => y.IN1
i3[13] => y.IN1
i3[14] => y.IN1
i3[15] => y.IN1
i4[0] => y.IN1
i4[1] => y.IN1
i4[2] => y.IN1
i4[3] => y.IN1
i4[4] => y.IN1
i4[5] => y.IN1
i4[6] => y.IN1
i4[7] => y.IN1
i4[8] => y.IN1
i4[9] => y.IN1
i4[10] => y.IN1
i4[11] => y.IN1
i4[12] => y.IN1
i4[13] => y.IN1
i4[14] => y.IN1
i4[15] => y.IN1
i5[0] => y.IN1
i5[1] => y.IN1
i5[2] => y.IN1
i5[3] => y.IN1
i5[4] => y.IN1
i5[5] => y.IN1
i5[6] => y.IN1
i5[7] => y.IN1
i5[8] => y.IN1
i5[9] => y.IN1
i5[10] => y.IN1
i5[11] => y.IN1
i5[12] => y.IN1
i5[13] => y.IN1
i5[14] => y.IN1
i5[15] => y.IN1
i6[0] => y.IN1
i6[1] => y.IN1
i6[2] => y.IN1
i6[3] => y.IN1
i6[4] => y.IN1
i6[5] => y.IN1
i6[6] => y.IN1
i6[7] => y.IN1
i6[8] => y.IN1
i6[9] => y.IN1
i6[10] => y.IN1
i6[11] => y.IN1
i6[12] => y.IN1
i6[13] => y.IN1
i6[14] => y.IN1
i6[15] => y.IN1
i7[0] => y.IN1
i7[1] => y.IN1
i7[2] => y.IN1
i7[3] => y.IN1
i7[4] => y.IN1
i7[5] => y.IN1
i7[6] => y.IN1
i7[7] => y.IN1
i7[8] => y.IN1
i7[9] => y.IN1
i7[10] => y.IN1
i7[11] => y.IN1
i7[12] => y.IN1
i7[13] => y.IN1
i7[14] => y.IN1
i7[15] => y.IN1
s[0] => t[1].IN1
s[0] => t[3].IN1
s[0] => t[5].IN1
s[0] => t[7].IN1
s[0] => t[0].IN1
s[0] => t[2].IN1
s[0] => t[4].IN1
s[0] => t[6].IN1
s[1] => t.IN0
s[1] => t.IN0
s[1] => t.IN0
s[1] => t.IN0
s[2] => t.IN1
s[2] => t.IN1
s[2] => t.IN1
s[2] => t.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


