// Seed: 3296477590
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri   id_1,
    input  wor   id_2,
    output logic id_3
);
  assign id_3 = 1 + -1;
  wire id_5;
  module_0 modCall_1 (id_5);
  parameter id_6 = "";
  always begin : LABEL_0
    id_3 = id_6 & 1;
  end
  logic id_7;
endmodule
module module_2 (
    input wand id_0,
    input uwire id_1,
    output logic id_2,
    input wand id_3,
    input wire id_4,
    input supply0 id_5,
    input tri0 id_6
);
  parameter id_8 = -1;
  logic id_9;
  always begin : LABEL_0
    id_2 <= -1;
  end
  always begin : LABEL_1
    id_2 = "";
  end
  module_0 modCall_1 (id_8);
endmodule
