
20-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004198  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404198  00404198  0000c198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20000000  004041a0  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000e8  2000086c  00404a0c  0001086c  2**2
                  ALLOC
  4 .stack        00003004  20000954  00404af4  0001086c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0001086c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010896  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000a687  00000000  00000000  000108f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001bee  00000000  00000000  0001af78  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000430a  00000000  00000000  0001cb66  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000960  00000000  00000000  00020e70  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000898  00000000  00000000  000217d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000548a  00000000  00000000  00022068  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a05f  00000000  00000000  000274f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00052a0f  00000000  00000000  00031551  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000020e8  00000000  00000000  00083f60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003958 	.word	0x20003958
  400004:	00400835 	.word	0x00400835
  400008:	00400831 	.word	0x00400831
  40000c:	00400831 	.word	0x00400831
  400010:	00400831 	.word	0x00400831
  400014:	00400831 	.word	0x00400831
  400018:	00400831 	.word	0x00400831
	...
  40002c:	00400831 	.word	0x00400831
  400030:	00400831 	.word	0x00400831
  400034:	00000000 	.word	0x00000000
  400038:	00400831 	.word	0x00400831
  40003c:	00400831 	.word	0x00400831
  400040:	00400831 	.word	0x00400831
  400044:	00400831 	.word	0x00400831
  400048:	00400831 	.word	0x00400831
  40004c:	00400831 	.word	0x00400831
  400050:	00400831 	.word	0x00400831
  400054:	00400831 	.word	0x00400831
  400058:	00400831 	.word	0x00400831
  40005c:	00400831 	.word	0x00400831
  400060:	00400831 	.word	0x00400831
  400064:	00400831 	.word	0x00400831
  400068:	00000000 	.word	0x00000000
  40006c:	004005f1 	.word	0x004005f1
  400070:	00400605 	.word	0x00400605
  400074:	00400619 	.word	0x00400619
  400078:	00400831 	.word	0x00400831
  40007c:	00400831 	.word	0x00400831
	...
  400088:	00400831 	.word	0x00400831
  40008c:	00400831 	.word	0x00400831
  400090:	00400831 	.word	0x00400831
  400094:	00400831 	.word	0x00400831
  400098:	00400831 	.word	0x00400831
  40009c:	00400c79 	.word	0x00400c79
  4000a0:	00400831 	.word	0x00400831
  4000a4:	00400831 	.word	0x00400831
  4000a8:	00400831 	.word	0x00400831
  4000ac:	00400831 	.word	0x00400831
  4000b0:	00400831 	.word	0x00400831
  4000b4:	00400831 	.word	0x00400831
  4000b8:	00400831 	.word	0x00400831
  4000bc:	00400831 	.word	0x00400831
  4000c0:	00400831 	.word	0x00400831
  4000c4:	00400831 	.word	0x00400831
  4000c8:	00400831 	.word	0x00400831

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000086c 	.word	0x2000086c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004041a0 	.word	0x004041a0

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	004041a0 	.word	0x004041a0
  40011c:	20000870 	.word	0x20000870
  400120:	004041a0 	.word	0x004041a0
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	004009f9 	.word	0x004009f9
  40016c:	00400695 	.word	0x00400695
  400170:	004006e9 	.word	0x004006e9
  400174:	004006f9 	.word	0x004006f9
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	00400709 	.word	0x00400709
  400184:	0040062d 	.word	0x0040062d
  400188:	004008e5 	.word	0x004008e5

0040018c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40018c:	b9a8      	cbnz	r0, 4001ba <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40018e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400192:	460c      	mov	r4, r1
  400194:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400196:	2a00      	cmp	r2, #0
  400198:	dd0a      	ble.n	4001b0 <_read+0x24>
  40019a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40019c:	4e08      	ldr	r6, [pc, #32]	; (4001c0 <_read+0x34>)
  40019e:	4d09      	ldr	r5, [pc, #36]	; (4001c4 <_read+0x38>)
  4001a0:	6830      	ldr	r0, [r6, #0]
  4001a2:	4621      	mov	r1, r4
  4001a4:	682b      	ldr	r3, [r5, #0]
  4001a6:	4798      	blx	r3
		ptr++;
  4001a8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001aa:	42bc      	cmp	r4, r7
  4001ac:	d1f8      	bne.n	4001a0 <_read+0x14>
  4001ae:	e001      	b.n	4001b4 <_read+0x28>
  4001b0:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4001b4:	4640      	mov	r0, r8
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4001ba:	f04f 30ff 	mov.w	r0, #4294967295
  4001be:	4770      	bx	lr
  4001c0:	20000948 	.word	0x20000948
  4001c4:	20000940 	.word	0x20000940

004001c8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001c8:	3801      	subs	r0, #1
  4001ca:	2802      	cmp	r0, #2
  4001cc:	d818      	bhi.n	400200 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001d2:	460e      	mov	r6, r1
  4001d4:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001d6:	b182      	cbz	r2, 4001fa <_write+0x32>
  4001d8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001da:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400214 <_write+0x4c>
  4001de:	4f0c      	ldr	r7, [pc, #48]	; (400210 <_write+0x48>)
  4001e0:	f8d8 0000 	ldr.w	r0, [r8]
  4001e4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001e8:	683b      	ldr	r3, [r7, #0]
  4001ea:	4798      	blx	r3
  4001ec:	2800      	cmp	r0, #0
  4001ee:	db0a      	blt.n	400206 <_write+0x3e>
  4001f0:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001f2:	3c01      	subs	r4, #1
  4001f4:	d1f4      	bne.n	4001e0 <_write+0x18>
  4001f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001fa:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4001fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400200:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400204:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400206:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40020a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40020e:	bf00      	nop
  400210:	20000944 	.word	0x20000944
  400214:	20000948 	.word	0x20000948

00400218 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400218:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40021a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40021e:	4b10      	ldr	r3, [pc, #64]	; (400260 <board_init+0x48>)
  400220:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400222:	200b      	movs	r0, #11
  400224:	4c0f      	ldr	r4, [pc, #60]	; (400264 <board_init+0x4c>)
  400226:	47a0      	blx	r4
  400228:	200c      	movs	r0, #12
  40022a:	47a0      	blx	r4
  40022c:	200d      	movs	r0, #13
  40022e:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400230:	2013      	movs	r0, #19
  400232:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400236:	4c0c      	ldr	r4, [pc, #48]	; (400268 <board_init+0x50>)
  400238:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40023a:	2014      	movs	r0, #20
  40023c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400240:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400242:	2023      	movs	r0, #35	; 0x23
  400244:	4909      	ldr	r1, [pc, #36]	; (40026c <board_init+0x54>)
  400246:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400248:	204c      	movs	r0, #76	; 0x4c
  40024a:	4909      	ldr	r1, [pc, #36]	; (400270 <board_init+0x58>)
  40024c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40024e:	4809      	ldr	r0, [pc, #36]	; (400274 <board_init+0x5c>)
  400250:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400254:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400258:	4b07      	ldr	r3, [pc, #28]	; (400278 <board_init+0x60>)
  40025a:	4798      	blx	r3
  40025c:	bd10      	pop	{r4, pc}
  40025e:	bf00      	nop
  400260:	400e1450 	.word	0x400e1450
  400264:	00400719 	.word	0x00400719
  400268:	00400389 	.word	0x00400389
  40026c:	28000079 	.word	0x28000079
  400270:	28000059 	.word	0x28000059
  400274:	400e0e00 	.word	0x400e0e00
  400278:	004004ad 	.word	0x004004ad

0040027c <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40027c:	6301      	str	r1, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr

00400280 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400280:	6341      	str	r1, [r0, #52]	; 0x34
  400282:	4770      	bx	lr

00400284 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400284:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400286:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40028a:	d02f      	beq.n	4002ec <pio_set_peripheral+0x68>
  40028c:	d807      	bhi.n	40029e <pio_set_peripheral+0x1a>
  40028e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400292:	d014      	beq.n	4002be <pio_set_peripheral+0x3a>
  400294:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400298:	d01e      	beq.n	4002d8 <pio_set_peripheral+0x54>
  40029a:	b939      	cbnz	r1, 4002ac <pio_set_peripheral+0x28>
  40029c:	4770      	bx	lr
  40029e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4002a2:	d037      	beq.n	400314 <pio_set_peripheral+0x90>
  4002a4:	d804      	bhi.n	4002b0 <pio_set_peripheral+0x2c>
  4002a6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4002aa:	d029      	beq.n	400300 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4002ac:	6042      	str	r2, [r0, #4]
  4002ae:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4002b0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4002b4:	d02e      	beq.n	400314 <pio_set_peripheral+0x90>
  4002b6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4002ba:	d02b      	beq.n	400314 <pio_set_peripheral+0x90>
  4002bc:	e7f6      	b.n	4002ac <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4002be:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002c0:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002c2:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4002c4:	43d3      	mvns	r3, r2
  4002c6:	4021      	ands	r1, r4
  4002c8:	4019      	ands	r1, r3
  4002ca:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002cc:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002ce:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4002d0:	4021      	ands	r1, r4
  4002d2:	400b      	ands	r3, r1
  4002d4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002d6:	e01a      	b.n	40030e <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002d8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4002da:	4313      	orrs	r3, r2
  4002dc:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002de:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002e0:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4002e2:	400b      	ands	r3, r1
  4002e4:	ea23 0302 	bic.w	r3, r3, r2
  4002e8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002ea:	e7df      	b.n	4002ac <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002ec:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002ee:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4002f0:	400b      	ands	r3, r1
  4002f2:	ea23 0302 	bic.w	r3, r3, r2
  4002f6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002f8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4002fa:	4313      	orrs	r3, r2
  4002fc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002fe:	e7d5      	b.n	4002ac <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400300:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400302:	4313      	orrs	r3, r2
  400304:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400306:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400308:	4313      	orrs	r3, r2
  40030a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40030c:	e7ce      	b.n	4002ac <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40030e:	6042      	str	r2, [r0, #4]
}
  400310:	f85d 4b04 	ldr.w	r4, [sp], #4
  400314:	4770      	bx	lr
  400316:	bf00      	nop

00400318 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400318:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40031a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40031e:	bf14      	ite	ne
  400320:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400322:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400324:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400328:	bf14      	ite	ne
  40032a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40032c:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40032e:	f012 0f02 	tst.w	r2, #2
  400332:	d002      	beq.n	40033a <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400334:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400338:	e004      	b.n	400344 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40033a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40033e:	bf18      	it	ne
  400340:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400344:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400346:	6001      	str	r1, [r0, #0]
  400348:	4770      	bx	lr
  40034a:	bf00      	nop

0040034c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40034c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40034e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400350:	9c01      	ldr	r4, [sp, #4]
  400352:	b10c      	cbz	r4, 400358 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400354:	6641      	str	r1, [r0, #100]	; 0x64
  400356:	e000      	b.n	40035a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400358:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40035a:	b10b      	cbz	r3, 400360 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  40035c:	6501      	str	r1, [r0, #80]	; 0x50
  40035e:	e000      	b.n	400362 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400360:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400362:	b10a      	cbz	r2, 400368 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400364:	6301      	str	r1, [r0, #48]	; 0x30
  400366:	e000      	b.n	40036a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400368:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40036a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40036c:	6001      	str	r1, [r0, #0]
}
  40036e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400372:	4770      	bx	lr

00400374 <pio_get_output_data_status>:
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400374:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400376:	4219      	tst	r1, r3
		return 0;
	} else {
		return 1;
	}
}
  400378:	bf14      	ite	ne
  40037a:	2001      	movne	r0, #1
  40037c:	2000      	moveq	r0, #0
  40037e:	4770      	bx	lr

00400380 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400380:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400382:	4770      	bx	lr

00400384 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400384:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400386:	4770      	bx	lr

00400388 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400388:	b570      	push	{r4, r5, r6, lr}
  40038a:	b082      	sub	sp, #8
  40038c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40038e:	0943      	lsrs	r3, r0, #5
  400390:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400394:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400398:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40039a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  40039e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4003a2:	d047      	beq.n	400434 <pio_configure_pin+0xac>
  4003a4:	d809      	bhi.n	4003ba <pio_configure_pin+0x32>
  4003a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4003aa:	d021      	beq.n	4003f0 <pio_configure_pin+0x68>
  4003ac:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4003b0:	d02f      	beq.n	400412 <pio_configure_pin+0x8a>
  4003b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4003b6:	d16f      	bne.n	400498 <pio_configure_pin+0x110>
  4003b8:	e009      	b.n	4003ce <pio_configure_pin+0x46>
  4003ba:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4003be:	d055      	beq.n	40046c <pio_configure_pin+0xe4>
  4003c0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4003c4:	d052      	beq.n	40046c <pio_configure_pin+0xe4>
  4003c6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4003ca:	d044      	beq.n	400456 <pio_configure_pin+0xce>
  4003cc:	e064      	b.n	400498 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4003ce:	f000 001f 	and.w	r0, r0, #31
  4003d2:	2601      	movs	r6, #1
  4003d4:	4086      	lsls	r6, r0
  4003d6:	4620      	mov	r0, r4
  4003d8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003dc:	4632      	mov	r2, r6
  4003de:	4b30      	ldr	r3, [pc, #192]	; (4004a0 <pio_configure_pin+0x118>)
  4003e0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4003e2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4003e6:	bf14      	ite	ne
  4003e8:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4003ea:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4003ec:	2001      	movs	r0, #1
  4003ee:	e054      	b.n	40049a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4003f0:	f000 001f 	and.w	r0, r0, #31
  4003f4:	2601      	movs	r6, #1
  4003f6:	4086      	lsls	r6, r0
  4003f8:	4620      	mov	r0, r4
  4003fa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4003fe:	4632      	mov	r2, r6
  400400:	4b27      	ldr	r3, [pc, #156]	; (4004a0 <pio_configure_pin+0x118>)
  400402:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400404:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400408:	bf14      	ite	ne
  40040a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40040c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40040e:	2001      	movs	r0, #1
  400410:	e043      	b.n	40049a <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400412:	f000 001f 	and.w	r0, r0, #31
  400416:	2601      	movs	r6, #1
  400418:	4086      	lsls	r6, r0
  40041a:	4620      	mov	r0, r4
  40041c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400420:	4632      	mov	r2, r6
  400422:	4b1f      	ldr	r3, [pc, #124]	; (4004a0 <pio_configure_pin+0x118>)
  400424:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400426:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40042a:	bf14      	ite	ne
  40042c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40042e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400430:	2001      	movs	r0, #1
  400432:	e032      	b.n	40049a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400434:	f000 001f 	and.w	r0, r0, #31
  400438:	2601      	movs	r6, #1
  40043a:	4086      	lsls	r6, r0
  40043c:	4620      	mov	r0, r4
  40043e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400442:	4632      	mov	r2, r6
  400444:	4b16      	ldr	r3, [pc, #88]	; (4004a0 <pio_configure_pin+0x118>)
  400446:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400448:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40044c:	bf14      	ite	ne
  40044e:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400450:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400452:	2001      	movs	r0, #1
  400454:	e021      	b.n	40049a <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400456:	f000 031f 	and.w	r3, r0, #31
  40045a:	2601      	movs	r6, #1
  40045c:	4620      	mov	r0, r4
  40045e:	fa06 f103 	lsl.w	r1, r6, r3
  400462:	462a      	mov	r2, r5
  400464:	4b0f      	ldr	r3, [pc, #60]	; (4004a4 <pio_configure_pin+0x11c>)
  400466:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400468:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  40046a:	e016      	b.n	40049a <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40046c:	f000 031f 	and.w	r3, r0, #31
  400470:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400472:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400476:	ea05 0106 	and.w	r1, r5, r6
  40047a:	9100      	str	r1, [sp, #0]
  40047c:	4620      	mov	r0, r4
  40047e:	fa06 f103 	lsl.w	r1, r6, r3
  400482:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400486:	bf14      	ite	ne
  400488:	2200      	movne	r2, #0
  40048a:	2201      	moveq	r2, #1
  40048c:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400490:	4c05      	ldr	r4, [pc, #20]	; (4004a8 <pio_configure_pin+0x120>)
  400492:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400494:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400496:	e000      	b.n	40049a <pio_configure_pin+0x112>

	default:
		return 0;
  400498:	2000      	movs	r0, #0
	}

	return 1;
}
  40049a:	b002      	add	sp, #8
  40049c:	bd70      	pop	{r4, r5, r6, pc}
  40049e:	bf00      	nop
  4004a0:	00400285 	.word	0x00400285
  4004a4:	00400319 	.word	0x00400319
  4004a8:	0040034d 	.word	0x0040034d

004004ac <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4004ac:	b570      	push	{r4, r5, r6, lr}
  4004ae:	b082      	sub	sp, #8
  4004b0:	4606      	mov	r6, r0
  4004b2:	460d      	mov	r5, r1
  4004b4:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4004b6:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4004ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4004be:	d038      	beq.n	400532 <pio_configure_pin_group+0x86>
  4004c0:	d809      	bhi.n	4004d6 <pio_configure_pin_group+0x2a>
  4004c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4004c6:	d01c      	beq.n	400502 <pio_configure_pin_group+0x56>
  4004c8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4004cc:	d025      	beq.n	40051a <pio_configure_pin_group+0x6e>
  4004ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4004d2:	d150      	bne.n	400576 <pio_configure_pin_group+0xca>
  4004d4:	e009      	b.n	4004ea <pio_configure_pin_group+0x3e>
  4004d6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4004da:	d03a      	beq.n	400552 <pio_configure_pin_group+0xa6>
  4004dc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4004e0:	d037      	beq.n	400552 <pio_configure_pin_group+0xa6>
  4004e2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4004e6:	d030      	beq.n	40054a <pio_configure_pin_group+0x9e>
  4004e8:	e045      	b.n	400576 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4004ea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004ee:	462a      	mov	r2, r5
  4004f0:	4b22      	ldr	r3, [pc, #136]	; (40057c <pio_configure_pin_group+0xd0>)
  4004f2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4004f4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4004f8:	bf14      	ite	ne
  4004fa:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4004fc:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4004fe:	2001      	movs	r0, #1
  400500:	e03a      	b.n	400578 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400502:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400506:	462a      	mov	r2, r5
  400508:	4b1c      	ldr	r3, [pc, #112]	; (40057c <pio_configure_pin_group+0xd0>)
  40050a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40050c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400510:	bf14      	ite	ne
  400512:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400514:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400516:	2001      	movs	r0, #1
  400518:	e02e      	b.n	400578 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40051a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40051e:	462a      	mov	r2, r5
  400520:	4b16      	ldr	r3, [pc, #88]	; (40057c <pio_configure_pin_group+0xd0>)
  400522:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400524:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400528:	bf14      	ite	ne
  40052a:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40052c:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40052e:	2001      	movs	r0, #1
  400530:	e022      	b.n	400578 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400532:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400536:	462a      	mov	r2, r5
  400538:	4b10      	ldr	r3, [pc, #64]	; (40057c <pio_configure_pin_group+0xd0>)
  40053a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40053c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400540:	bf14      	ite	ne
  400542:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400544:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400546:	2001      	movs	r0, #1
  400548:	e016      	b.n	400578 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  40054a:	4b0d      	ldr	r3, [pc, #52]	; (400580 <pio_configure_pin_group+0xd4>)
  40054c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40054e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400550:	e012      	b.n	400578 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400552:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400556:	f004 0301 	and.w	r3, r4, #1
  40055a:	9300      	str	r3, [sp, #0]
  40055c:	4630      	mov	r0, r6
  40055e:	4629      	mov	r1, r5
  400560:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400564:	bf14      	ite	ne
  400566:	2200      	movne	r2, #0
  400568:	2201      	moveq	r2, #1
  40056a:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40056e:	4c05      	ldr	r4, [pc, #20]	; (400584 <pio_configure_pin_group+0xd8>)
  400570:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400572:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400574:	e000      	b.n	400578 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400576:	2000      	movs	r0, #0
	}

	return 1;
}
  400578:	b002      	add	sp, #8
  40057a:	bd70      	pop	{r4, r5, r6, pc}
  40057c:	00400285 	.word	0x00400285
  400580:	00400319 	.word	0x00400319
  400584:	0040034d 	.word	0x0040034d

00400588 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40058c:	4681      	mov	r9, r0
  40058e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400590:	4b12      	ldr	r3, [pc, #72]	; (4005dc <pio_handler_process+0x54>)
  400592:	4798      	blx	r3
  400594:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400596:	4648      	mov	r0, r9
  400598:	4b11      	ldr	r3, [pc, #68]	; (4005e0 <pio_handler_process+0x58>)
  40059a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40059c:	4005      	ands	r5, r0
  40059e:	d013      	beq.n	4005c8 <pio_handler_process+0x40>
  4005a0:	4c10      	ldr	r4, [pc, #64]	; (4005e4 <pio_handler_process+0x5c>)
  4005a2:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4005a6:	6823      	ldr	r3, [r4, #0]
  4005a8:	4543      	cmp	r3, r8
  4005aa:	d108      	bne.n	4005be <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4005ac:	6861      	ldr	r1, [r4, #4]
  4005ae:	4229      	tst	r1, r5
  4005b0:	d005      	beq.n	4005be <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4005b2:	68e3      	ldr	r3, [r4, #12]
  4005b4:	4640      	mov	r0, r8
  4005b6:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4005b8:	6863      	ldr	r3, [r4, #4]
  4005ba:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4005be:	42b4      	cmp	r4, r6
  4005c0:	d002      	beq.n	4005c8 <pio_handler_process+0x40>
  4005c2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4005c4:	2d00      	cmp	r5, #0
  4005c6:	d1ee      	bne.n	4005a6 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4005c8:	4b07      	ldr	r3, [pc, #28]	; (4005e8 <pio_handler_process+0x60>)
  4005ca:	681b      	ldr	r3, [r3, #0]
  4005cc:	b123      	cbz	r3, 4005d8 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4005ce:	4b07      	ldr	r3, [pc, #28]	; (4005ec <pio_handler_process+0x64>)
  4005d0:	681b      	ldr	r3, [r3, #0]
  4005d2:	b10b      	cbz	r3, 4005d8 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4005d4:	4648      	mov	r0, r9
  4005d6:	4798      	blx	r3
  4005d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4005dc:	00400381 	.word	0x00400381
  4005e0:	00400385 	.word	0x00400385
  4005e4:	2000088c 	.word	0x2000088c
  4005e8:	2000094c 	.word	0x2000094c
  4005ec:	20000888 	.word	0x20000888

004005f0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4005f0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4005f2:	4802      	ldr	r0, [pc, #8]	; (4005fc <PIOA_Handler+0xc>)
  4005f4:	210b      	movs	r1, #11
  4005f6:	4b02      	ldr	r3, [pc, #8]	; (400600 <PIOA_Handler+0x10>)
  4005f8:	4798      	blx	r3
  4005fa:	bd08      	pop	{r3, pc}
  4005fc:	400e0e00 	.word	0x400e0e00
  400600:	00400589 	.word	0x00400589

00400604 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400604:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400606:	4802      	ldr	r0, [pc, #8]	; (400610 <PIOB_Handler+0xc>)
  400608:	210c      	movs	r1, #12
  40060a:	4b02      	ldr	r3, [pc, #8]	; (400614 <PIOB_Handler+0x10>)
  40060c:	4798      	blx	r3
  40060e:	bd08      	pop	{r3, pc}
  400610:	400e1000 	.word	0x400e1000
  400614:	00400589 	.word	0x00400589

00400618 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400618:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40061a:	4802      	ldr	r0, [pc, #8]	; (400624 <PIOC_Handler+0xc>)
  40061c:	210d      	movs	r1, #13
  40061e:	4b02      	ldr	r3, [pc, #8]	; (400628 <PIOC_Handler+0x10>)
  400620:	4798      	blx	r3
  400622:	bd08      	pop	{r3, pc}
  400624:	400e1200 	.word	0x400e1200
  400628:	00400589 	.word	0x00400589

0040062c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40062c:	4a18      	ldr	r2, [pc, #96]	; (400690 <pmc_switch_mck_to_pllack+0x64>)
  40062e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400630:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400634:	4318      	orrs	r0, r3
  400636:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400638:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40063a:	f013 0f08 	tst.w	r3, #8
  40063e:	d003      	beq.n	400648 <pmc_switch_mck_to_pllack+0x1c>
  400640:	e009      	b.n	400656 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400642:	3b01      	subs	r3, #1
  400644:	d103      	bne.n	40064e <pmc_switch_mck_to_pllack+0x22>
  400646:	e01e      	b.n	400686 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400648:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40064c:	4910      	ldr	r1, [pc, #64]	; (400690 <pmc_switch_mck_to_pllack+0x64>)
  40064e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400650:	f012 0f08 	tst.w	r2, #8
  400654:	d0f5      	beq.n	400642 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400656:	4a0e      	ldr	r2, [pc, #56]	; (400690 <pmc_switch_mck_to_pllack+0x64>)
  400658:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40065a:	f023 0303 	bic.w	r3, r3, #3
  40065e:	f043 0302 	orr.w	r3, r3, #2
  400662:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400664:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400666:	f010 0008 	ands.w	r0, r0, #8
  40066a:	d004      	beq.n	400676 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  40066c:	2000      	movs	r0, #0
  40066e:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400670:	3b01      	subs	r3, #1
  400672:	d103      	bne.n	40067c <pmc_switch_mck_to_pllack+0x50>
  400674:	e009      	b.n	40068a <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400676:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40067a:	4905      	ldr	r1, [pc, #20]	; (400690 <pmc_switch_mck_to_pllack+0x64>)
  40067c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40067e:	f012 0f08 	tst.w	r2, #8
  400682:	d0f5      	beq.n	400670 <pmc_switch_mck_to_pllack+0x44>
  400684:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400686:	2001      	movs	r0, #1
  400688:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40068a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40068c:	4770      	bx	lr
  40068e:	bf00      	nop
  400690:	400e0400 	.word	0x400e0400

00400694 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400694:	b138      	cbz	r0, 4006a6 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400696:	4911      	ldr	r1, [pc, #68]	; (4006dc <pmc_switch_mainck_to_xtal+0x48>)
  400698:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40069a:	4a11      	ldr	r2, [pc, #68]	; (4006e0 <pmc_switch_mainck_to_xtal+0x4c>)
  40069c:	401a      	ands	r2, r3
  40069e:	4b11      	ldr	r3, [pc, #68]	; (4006e4 <pmc_switch_mainck_to_xtal+0x50>)
  4006a0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4006a2:	620b      	str	r3, [r1, #32]
  4006a4:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006a6:	4a0d      	ldr	r2, [pc, #52]	; (4006dc <pmc_switch_mainck_to_xtal+0x48>)
  4006a8:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4006aa:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4006ae:	f023 0303 	bic.w	r3, r3, #3
  4006b2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4006b6:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4006ba:	0209      	lsls	r1, r1, #8
  4006bc:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4006be:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006c0:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4006c2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006c4:	f013 0f01 	tst.w	r3, #1
  4006c8:	d0fb      	beq.n	4006c2 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4006ca:	4a04      	ldr	r2, [pc, #16]	; (4006dc <pmc_switch_mainck_to_xtal+0x48>)
  4006cc:	6a13      	ldr	r3, [r2, #32]
  4006ce:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4006d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4006d6:	6213      	str	r3, [r2, #32]
  4006d8:	4770      	bx	lr
  4006da:	bf00      	nop
  4006dc:	400e0400 	.word	0x400e0400
  4006e0:	fec8fffc 	.word	0xfec8fffc
  4006e4:	01370002 	.word	0x01370002

004006e8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4006e8:	4b02      	ldr	r3, [pc, #8]	; (4006f4 <pmc_osc_is_ready_mainck+0xc>)
  4006ea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006ec:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4006f0:	4770      	bx	lr
  4006f2:	bf00      	nop
  4006f4:	400e0400 	.word	0x400e0400

004006f8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4006f8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4006fc:	4b01      	ldr	r3, [pc, #4]	; (400704 <pmc_disable_pllack+0xc>)
  4006fe:	629a      	str	r2, [r3, #40]	; 0x28
  400700:	4770      	bx	lr
  400702:	bf00      	nop
  400704:	400e0400 	.word	0x400e0400

00400708 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400708:	4b02      	ldr	r3, [pc, #8]	; (400714 <pmc_is_locked_pllack+0xc>)
  40070a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40070c:	f000 0002 	and.w	r0, r0, #2
  400710:	4770      	bx	lr
  400712:	bf00      	nop
  400714:	400e0400 	.word	0x400e0400

00400718 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400718:	2822      	cmp	r0, #34	; 0x22
  40071a:	d81e      	bhi.n	40075a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40071c:	281f      	cmp	r0, #31
  40071e:	d80c      	bhi.n	40073a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400720:	4b11      	ldr	r3, [pc, #68]	; (400768 <pmc_enable_periph_clk+0x50>)
  400722:	699a      	ldr	r2, [r3, #24]
  400724:	2301      	movs	r3, #1
  400726:	4083      	lsls	r3, r0
  400728:	401a      	ands	r2, r3
  40072a:	4293      	cmp	r3, r2
  40072c:	d017      	beq.n	40075e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40072e:	2301      	movs	r3, #1
  400730:	4083      	lsls	r3, r0
  400732:	4a0d      	ldr	r2, [pc, #52]	; (400768 <pmc_enable_periph_clk+0x50>)
  400734:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400736:	2000      	movs	r0, #0
  400738:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40073a:	4b0b      	ldr	r3, [pc, #44]	; (400768 <pmc_enable_periph_clk+0x50>)
  40073c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400740:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400742:	2301      	movs	r3, #1
  400744:	4083      	lsls	r3, r0
  400746:	401a      	ands	r2, r3
  400748:	4293      	cmp	r3, r2
  40074a:	d00a      	beq.n	400762 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40074c:	2301      	movs	r3, #1
  40074e:	4083      	lsls	r3, r0
  400750:	4a05      	ldr	r2, [pc, #20]	; (400768 <pmc_enable_periph_clk+0x50>)
  400752:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400756:	2000      	movs	r0, #0
  400758:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40075a:	2001      	movs	r0, #1
  40075c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40075e:	2000      	movs	r0, #0
  400760:	4770      	bx	lr
  400762:	2000      	movs	r0, #0
}
  400764:	4770      	bx	lr
  400766:	bf00      	nop
  400768:	400e0400 	.word	0x400e0400

0040076c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40076c:	b410      	push	{r4}
  40076e:	0189      	lsls	r1, r1, #6
  400770:	1843      	adds	r3, r0, r1
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400772:	2402      	movs	r4, #2
  400774:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400776:	f04f 31ff 	mov.w	r1, #4294967295
  40077a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40077c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40077e:	605a      	str	r2, [r3, #4]
}
  400780:	f85d 4b04 	ldr.w	r4, [sp], #4
  400784:	4770      	bx	lr
  400786:	bf00      	nop

00400788 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400788:	0189      	lsls	r1, r1, #6
  40078a:	2305      	movs	r3, #5
  40078c:	5043      	str	r3, [r0, r1]
  40078e:	4770      	bx	lr

00400790 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400790:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400794:	61ca      	str	r2, [r1, #28]
  400796:	4770      	bx	lr

00400798 <tc_enable_interrupt>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	tc_channel->TC_IER = ul_sources;
  400798:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40079c:	624a      	str	r2, [r1, #36]	; 0x24
  40079e:	4770      	bx	lr

004007a0 <tc_get_status>:
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	return tc_channel->TC_SR;
  4007a0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4007a4:	6a08      	ldr	r0, [r1, #32]
}
  4007a6:	4770      	bx	lr

004007a8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4007a8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4007aa:	23ac      	movs	r3, #172	; 0xac
  4007ac:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4007ae:	680b      	ldr	r3, [r1, #0]
  4007b0:	684a      	ldr	r2, [r1, #4]
  4007b2:	fbb3 f3f2 	udiv	r3, r3, r2
  4007b6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4007b8:	1e5c      	subs	r4, r3, #1
  4007ba:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4007be:	4294      	cmp	r4, r2
  4007c0:	d80a      	bhi.n	4007d8 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  4007c2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4007c4:	688b      	ldr	r3, [r1, #8]
  4007c6:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4007c8:	f240 2302 	movw	r3, #514	; 0x202
  4007cc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4007d0:	2350      	movs	r3, #80	; 0x50
  4007d2:	6003      	str	r3, [r0, #0]

	return 0;
  4007d4:	2000      	movs	r0, #0
  4007d6:	e000      	b.n	4007da <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  4007d8:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  4007da:	f85d 4b04 	ldr.w	r4, [sp], #4
  4007de:	4770      	bx	lr

004007e0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4007e0:	6943      	ldr	r3, [r0, #20]
  4007e2:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4007e6:	bf1a      	itte	ne
  4007e8:	61c1      	strne	r1, [r0, #28]
	return 0;
  4007ea:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4007ec:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4007ee:	4770      	bx	lr

004007f0 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4007f0:	6943      	ldr	r3, [r0, #20]
  4007f2:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4007f6:	bf1d      	ittte	ne
  4007f8:	6983      	ldrne	r3, [r0, #24]
  4007fa:	700b      	strbne	r3, [r1, #0]
	return 0;
  4007fc:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4007fe:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400800:	4770      	bx	lr
  400802:	bf00      	nop

00400804 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400804:	6943      	ldr	r3, [r0, #20]
  400806:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40080a:	bf1d      	ittte	ne
  40080c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400810:	61c1      	strne	r1, [r0, #28]
	return 0;
  400812:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400814:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400816:	4770      	bx	lr

00400818 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400818:	6943      	ldr	r3, [r0, #20]
  40081a:	f013 0f01 	tst.w	r3, #1
  40081e:	d005      	beq.n	40082c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400820:	6983      	ldr	r3, [r0, #24]
  400822:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400826:	600b      	str	r3, [r1, #0]

	return 0;
  400828:	2000      	movs	r0, #0
  40082a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  40082c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40082e:	4770      	bx	lr

00400830 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  400830:	e7fe      	b.n	400830 <Dummy_Handler>
  400832:	bf00      	nop

00400834 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400834:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  400836:	4b20      	ldr	r3, [pc, #128]	; (4008b8 <Reset_Handler+0x84>)
  400838:	4a20      	ldr	r2, [pc, #128]	; (4008bc <Reset_Handler+0x88>)
  40083a:	429a      	cmp	r2, r3
  40083c:	d913      	bls.n	400866 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  40083e:	4b20      	ldr	r3, [pc, #128]	; (4008c0 <Reset_Handler+0x8c>)
  400840:	4a1d      	ldr	r2, [pc, #116]	; (4008b8 <Reset_Handler+0x84>)
  400842:	429a      	cmp	r2, r3
  400844:	d21f      	bcs.n	400886 <Reset_Handler+0x52>
  400846:	4611      	mov	r1, r2
  400848:	3204      	adds	r2, #4
  40084a:	3303      	adds	r3, #3
  40084c:	1a9b      	subs	r3, r3, r2
  40084e:	f023 0303 	bic.w	r3, r3, #3
  400852:	3304      	adds	r3, #4
  400854:	4a19      	ldr	r2, [pc, #100]	; (4008bc <Reset_Handler+0x88>)
  400856:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  400858:	f852 0b04 	ldr.w	r0, [r2], #4
  40085c:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400860:	429a      	cmp	r2, r3
  400862:	d1f9      	bne.n	400858 <Reset_Handler+0x24>
  400864:	e00f      	b.n	400886 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400866:	4b14      	ldr	r3, [pc, #80]	; (4008b8 <Reset_Handler+0x84>)
  400868:	4a14      	ldr	r2, [pc, #80]	; (4008bc <Reset_Handler+0x88>)
  40086a:	429a      	cmp	r2, r3
  40086c:	d20b      	bcs.n	400886 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40086e:	4b14      	ldr	r3, [pc, #80]	; (4008c0 <Reset_Handler+0x8c>)
  400870:	4a11      	ldr	r2, [pc, #68]	; (4008b8 <Reset_Handler+0x84>)
  400872:	1a9a      	subs	r2, r3, r2
  400874:	4813      	ldr	r0, [pc, #76]	; (4008c4 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400876:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400878:	b12a      	cbz	r2, 400886 <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  40087a:	f851 2904 	ldr.w	r2, [r1], #-4
  40087e:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400882:	4281      	cmp	r1, r0
  400884:	d1f9      	bne.n	40087a <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400886:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400888:	4b0f      	ldr	r3, [pc, #60]	; (4008c8 <Reset_Handler+0x94>)
  40088a:	4a10      	ldr	r2, [pc, #64]	; (4008cc <Reset_Handler+0x98>)
  40088c:	429a      	cmp	r2, r3
  40088e:	d20b      	bcs.n	4008a8 <Reset_Handler+0x74>
  400890:	1d13      	adds	r3, r2, #4
  400892:	4a0f      	ldr	r2, [pc, #60]	; (4008d0 <Reset_Handler+0x9c>)
  400894:	1ad2      	subs	r2, r2, r3
  400896:	f022 0203 	bic.w	r2, r2, #3
  40089a:	441a      	add	r2, r3
  40089c:	3b04      	subs	r3, #4
		*pDest++ = 0;
  40089e:	2100      	movs	r1, #0
  4008a0:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4008a4:	4293      	cmp	r3, r2
  4008a6:	d1fb      	bne.n	4008a0 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  4008a8:	4b0a      	ldr	r3, [pc, #40]	; (4008d4 <Reset_Handler+0xa0>)
  4008aa:	4a0b      	ldr	r2, [pc, #44]	; (4008d8 <Reset_Handler+0xa4>)
  4008ac:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  4008ae:	4b0b      	ldr	r3, [pc, #44]	; (4008dc <Reset_Handler+0xa8>)
  4008b0:	4798      	blx	r3

	/* Branch to main function */
	main();
  4008b2:	4b0b      	ldr	r3, [pc, #44]	; (4008e0 <Reset_Handler+0xac>)
  4008b4:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4008b6:	e7fe      	b.n	4008b6 <Reset_Handler+0x82>
  4008b8:	20000000 	.word	0x20000000
  4008bc:	004041a0 	.word	0x004041a0
  4008c0:	2000086c 	.word	0x2000086c
  4008c4:	0040419c 	.word	0x0040419c
  4008c8:	20000954 	.word	0x20000954
  4008cc:	2000086c 	.word	0x2000086c
  4008d0:	20000957 	.word	0x20000957
  4008d4:	e000ed00 	.word	0xe000ed00
  4008d8:	00400000 	.word	0x00400000
  4008dc:	00400fd5 	.word	0x00400fd5
  4008e0:	00400e95 	.word	0x00400e95

004008e4 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4008e4:	4b3d      	ldr	r3, [pc, #244]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  4008e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008e8:	f003 0303 	and.w	r3, r3, #3
  4008ec:	2b03      	cmp	r3, #3
  4008ee:	d85d      	bhi.n	4009ac <SystemCoreClockUpdate+0xc8>
  4008f0:	e8df f003 	tbb	[pc, r3]
  4008f4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4008f8:	4b39      	ldr	r3, [pc, #228]	; (4009e0 <SystemCoreClockUpdate+0xfc>)
  4008fa:	695b      	ldr	r3, [r3, #20]
  4008fc:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400900:	bf14      	ite	ne
  400902:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400906:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40090a:	4b36      	ldr	r3, [pc, #216]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  40090c:	601a      	str	r2, [r3, #0]
  40090e:	e04d      	b.n	4009ac <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400910:	4b32      	ldr	r3, [pc, #200]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  400912:	6a1b      	ldr	r3, [r3, #32]
  400914:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400918:	d003      	beq.n	400922 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40091a:	4a33      	ldr	r2, [pc, #204]	; (4009e8 <SystemCoreClockUpdate+0x104>)
  40091c:	4b31      	ldr	r3, [pc, #196]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  40091e:	601a      	str	r2, [r3, #0]
  400920:	e044      	b.n	4009ac <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400922:	4a32      	ldr	r2, [pc, #200]	; (4009ec <SystemCoreClockUpdate+0x108>)
  400924:	4b2f      	ldr	r3, [pc, #188]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  400926:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400928:	4b2c      	ldr	r3, [pc, #176]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  40092a:	6a1b      	ldr	r3, [r3, #32]
  40092c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400930:	2b10      	cmp	r3, #16
  400932:	d002      	beq.n	40093a <SystemCoreClockUpdate+0x56>
  400934:	2b20      	cmp	r3, #32
  400936:	d004      	beq.n	400942 <SystemCoreClockUpdate+0x5e>
  400938:	e038      	b.n	4009ac <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40093a:	4a2d      	ldr	r2, [pc, #180]	; (4009f0 <SystemCoreClockUpdate+0x10c>)
  40093c:	4b29      	ldr	r3, [pc, #164]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  40093e:	601a      	str	r2, [r3, #0]
			break;
  400940:	e034      	b.n	4009ac <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400942:	4a29      	ldr	r2, [pc, #164]	; (4009e8 <SystemCoreClockUpdate+0x104>)
  400944:	4b27      	ldr	r3, [pc, #156]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  400946:	601a      	str	r2, [r3, #0]
			break;
  400948:	e030      	b.n	4009ac <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40094a:	4b24      	ldr	r3, [pc, #144]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  40094c:	6a1b      	ldr	r3, [r3, #32]
  40094e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400952:	d003      	beq.n	40095c <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400954:	4a24      	ldr	r2, [pc, #144]	; (4009e8 <SystemCoreClockUpdate+0x104>)
  400956:	4b23      	ldr	r3, [pc, #140]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  400958:	601a      	str	r2, [r3, #0]
  40095a:	e012      	b.n	400982 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40095c:	4a23      	ldr	r2, [pc, #140]	; (4009ec <SystemCoreClockUpdate+0x108>)
  40095e:	4b21      	ldr	r3, [pc, #132]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  400960:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400962:	4b1e      	ldr	r3, [pc, #120]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  400964:	6a1b      	ldr	r3, [r3, #32]
  400966:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40096a:	2b10      	cmp	r3, #16
  40096c:	d002      	beq.n	400974 <SystemCoreClockUpdate+0x90>
  40096e:	2b20      	cmp	r3, #32
  400970:	d004      	beq.n	40097c <SystemCoreClockUpdate+0x98>
  400972:	e006      	b.n	400982 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400974:	4a1e      	ldr	r2, [pc, #120]	; (4009f0 <SystemCoreClockUpdate+0x10c>)
  400976:	4b1b      	ldr	r3, [pc, #108]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  400978:	601a      	str	r2, [r3, #0]
					break;
  40097a:	e002      	b.n	400982 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40097c:	4a1a      	ldr	r2, [pc, #104]	; (4009e8 <SystemCoreClockUpdate+0x104>)
  40097e:	4b19      	ldr	r3, [pc, #100]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  400980:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400982:	4b16      	ldr	r3, [pc, #88]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  400984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400986:	f003 0303 	and.w	r3, r3, #3
  40098a:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40098c:	4a13      	ldr	r2, [pc, #76]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  40098e:	bf07      	ittee	eq
  400990:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400992:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400994:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400996:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400998:	4812      	ldr	r0, [pc, #72]	; (4009e4 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40099a:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40099e:	6803      	ldr	r3, [r0, #0]
  4009a0:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  4009a4:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4009a6:	fbb3 f3f2 	udiv	r3, r3, r2
  4009aa:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4009ac:	4b0b      	ldr	r3, [pc, #44]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  4009ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4009b4:	2b70      	cmp	r3, #112	; 0x70
  4009b6:	d107      	bne.n	4009c8 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  4009b8:	4a0a      	ldr	r2, [pc, #40]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  4009ba:	6813      	ldr	r3, [r2, #0]
  4009bc:	490d      	ldr	r1, [pc, #52]	; (4009f4 <SystemCoreClockUpdate+0x110>)
  4009be:	fba1 1303 	umull	r1, r3, r1, r3
  4009c2:	085b      	lsrs	r3, r3, #1
  4009c4:	6013      	str	r3, [r2, #0]
  4009c6:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4009c8:	4b04      	ldr	r3, [pc, #16]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  4009ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4009cc:	4905      	ldr	r1, [pc, #20]	; (4009e4 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4009ce:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4009d2:	680b      	ldr	r3, [r1, #0]
  4009d4:	40d3      	lsrs	r3, r2
  4009d6:	600b      	str	r3, [r1, #0]
  4009d8:	4770      	bx	lr
  4009da:	bf00      	nop
  4009dc:	400e0400 	.word	0x400e0400
  4009e0:	400e1410 	.word	0x400e1410
  4009e4:	20000000 	.word	0x20000000
  4009e8:	00b71b00 	.word	0x00b71b00
  4009ec:	003d0900 	.word	0x003d0900
  4009f0:	007a1200 	.word	0x007a1200
  4009f4:	aaaaaaab 	.word	0xaaaaaaab

004009f8 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4009f8:	4b1a      	ldr	r3, [pc, #104]	; (400a64 <system_init_flash+0x6c>)
  4009fa:	4298      	cmp	r0, r3
  4009fc:	d807      	bhi.n	400a0e <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4009fe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400a02:	4a19      	ldr	r2, [pc, #100]	; (400a68 <system_init_flash+0x70>)
  400a04:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400a06:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a0a:	6013      	str	r3, [r2, #0]
  400a0c:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400a0e:	4b17      	ldr	r3, [pc, #92]	; (400a6c <system_init_flash+0x74>)
  400a10:	4298      	cmp	r0, r3
  400a12:	d806      	bhi.n	400a22 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400a14:	4b16      	ldr	r3, [pc, #88]	; (400a70 <system_init_flash+0x78>)
  400a16:	4a14      	ldr	r2, [pc, #80]	; (400a68 <system_init_flash+0x70>)
  400a18:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400a1a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a1e:	6013      	str	r3, [r2, #0]
  400a20:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400a22:	4b14      	ldr	r3, [pc, #80]	; (400a74 <system_init_flash+0x7c>)
  400a24:	4298      	cmp	r0, r3
  400a26:	d806      	bhi.n	400a36 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400a28:	4b13      	ldr	r3, [pc, #76]	; (400a78 <system_init_flash+0x80>)
  400a2a:	4a0f      	ldr	r2, [pc, #60]	; (400a68 <system_init_flash+0x70>)
  400a2c:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400a2e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a32:	6013      	str	r3, [r2, #0]
  400a34:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400a36:	4b11      	ldr	r3, [pc, #68]	; (400a7c <system_init_flash+0x84>)
  400a38:	4298      	cmp	r0, r3
  400a3a:	d806      	bhi.n	400a4a <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400a3c:	4b10      	ldr	r3, [pc, #64]	; (400a80 <system_init_flash+0x88>)
  400a3e:	4a0a      	ldr	r2, [pc, #40]	; (400a68 <system_init_flash+0x70>)
  400a40:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400a42:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a46:	6013      	str	r3, [r2, #0]
  400a48:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400a4a:	4b0e      	ldr	r3, [pc, #56]	; (400a84 <system_init_flash+0x8c>)
  400a4c:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400a4e:	bf94      	ite	ls
  400a50:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a54:	4b0c      	ldrhi	r3, [pc, #48]	; (400a88 <system_init_flash+0x90>)
  400a56:	4a04      	ldr	r2, [pc, #16]	; (400a68 <system_init_flash+0x70>)
  400a58:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a5a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a5e:	6013      	str	r3, [r2, #0]
  400a60:	4770      	bx	lr
  400a62:	bf00      	nop
  400a64:	01312cff 	.word	0x01312cff
  400a68:	400e0a00 	.word	0x400e0a00
  400a6c:	026259ff 	.word	0x026259ff
  400a70:	04000100 	.word	0x04000100
  400a74:	039386ff 	.word	0x039386ff
  400a78:	04000200 	.word	0x04000200
  400a7c:	04c4b3ff 	.word	0x04c4b3ff
  400a80:	04000300 	.word	0x04000300
  400a84:	05f5e0ff 	.word	0x05f5e0ff
  400a88:	04000500 	.word	0x04000500

00400a8c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400a8c:	4b09      	ldr	r3, [pc, #36]	; (400ab4 <_sbrk+0x28>)
  400a8e:	681b      	ldr	r3, [r3, #0]
  400a90:	b913      	cbnz	r3, 400a98 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400a92:	4a09      	ldr	r2, [pc, #36]	; (400ab8 <_sbrk+0x2c>)
  400a94:	4b07      	ldr	r3, [pc, #28]	; (400ab4 <_sbrk+0x28>)
  400a96:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400a98:	4b06      	ldr	r3, [pc, #24]	; (400ab4 <_sbrk+0x28>)
  400a9a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400a9c:	181a      	adds	r2, r3, r0
  400a9e:	4907      	ldr	r1, [pc, #28]	; (400abc <_sbrk+0x30>)
  400aa0:	4291      	cmp	r1, r2
  400aa2:	db04      	blt.n	400aae <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400aa4:	4610      	mov	r0, r2
  400aa6:	4a03      	ldr	r2, [pc, #12]	; (400ab4 <_sbrk+0x28>)
  400aa8:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400aaa:	4618      	mov	r0, r3
  400aac:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400aae:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400ab2:	4770      	bx	lr
  400ab4:	200008fc 	.word	0x200008fc
  400ab8:	20003958 	.word	0x20003958
  400abc:	20027ffc 	.word	0x20027ffc

00400ac0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400ac0:	f04f 30ff 	mov.w	r0, #4294967295
  400ac4:	4770      	bx	lr
  400ac6:	bf00      	nop

00400ac8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400ac8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400acc:	604b      	str	r3, [r1, #4]

	return 0;
}
  400ace:	2000      	movs	r0, #0
  400ad0:	4770      	bx	lr
  400ad2:	bf00      	nop

00400ad4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400ad4:	2001      	movs	r0, #1
  400ad6:	4770      	bx	lr

00400ad8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400ad8:	2000      	movs	r0, #0
  400ada:	4770      	bx	lr

00400adc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400adc:	b5f0      	push	{r4, r5, r6, r7, lr}
  400ade:	b083      	sub	sp, #12
  400ae0:	4605      	mov	r5, r0
  400ae2:	460c      	mov	r4, r1
	uint32_t val = 0;
  400ae4:	2300      	movs	r3, #0
  400ae6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400ae8:	4b18      	ldr	r3, [pc, #96]	; (400b4c <usart_serial_getchar+0x70>)
  400aea:	4298      	cmp	r0, r3
  400aec:	d107      	bne.n	400afe <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400aee:	461f      	mov	r7, r3
  400af0:	4e17      	ldr	r6, [pc, #92]	; (400b50 <usart_serial_getchar+0x74>)
  400af2:	4638      	mov	r0, r7
  400af4:	4621      	mov	r1, r4
  400af6:	47b0      	blx	r6
  400af8:	2800      	cmp	r0, #0
  400afa:	d1fa      	bne.n	400af2 <usart_serial_getchar+0x16>
  400afc:	e017      	b.n	400b2e <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400afe:	4b15      	ldr	r3, [pc, #84]	; (400b54 <usart_serial_getchar+0x78>)
  400b00:	4298      	cmp	r0, r3
  400b02:	d107      	bne.n	400b14 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400b04:	461e      	mov	r6, r3
  400b06:	4d12      	ldr	r5, [pc, #72]	; (400b50 <usart_serial_getchar+0x74>)
  400b08:	4630      	mov	r0, r6
  400b0a:	4621      	mov	r1, r4
  400b0c:	47a8      	blx	r5
  400b0e:	2800      	cmp	r0, #0
  400b10:	d1fa      	bne.n	400b08 <usart_serial_getchar+0x2c>
  400b12:	e018      	b.n	400b46 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400b14:	4b10      	ldr	r3, [pc, #64]	; (400b58 <usart_serial_getchar+0x7c>)
  400b16:	4298      	cmp	r0, r3
  400b18:	d109      	bne.n	400b2e <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400b1a:	461e      	mov	r6, r3
  400b1c:	4d0f      	ldr	r5, [pc, #60]	; (400b5c <usart_serial_getchar+0x80>)
  400b1e:	4630      	mov	r0, r6
  400b20:	a901      	add	r1, sp, #4
  400b22:	47a8      	blx	r5
  400b24:	2800      	cmp	r0, #0
  400b26:	d1fa      	bne.n	400b1e <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400b28:	9b01      	ldr	r3, [sp, #4]
  400b2a:	7023      	strb	r3, [r4, #0]
  400b2c:	e00b      	b.n	400b46 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400b2e:	4b0c      	ldr	r3, [pc, #48]	; (400b60 <usart_serial_getchar+0x84>)
  400b30:	429d      	cmp	r5, r3
  400b32:	d108      	bne.n	400b46 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400b34:	461e      	mov	r6, r3
  400b36:	4d09      	ldr	r5, [pc, #36]	; (400b5c <usart_serial_getchar+0x80>)
  400b38:	4630      	mov	r0, r6
  400b3a:	a901      	add	r1, sp, #4
  400b3c:	47a8      	blx	r5
  400b3e:	2800      	cmp	r0, #0
  400b40:	d1fa      	bne.n	400b38 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400b42:	9b01      	ldr	r3, [sp, #4]
  400b44:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400b46:	b003      	add	sp, #12
  400b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400b4a:	bf00      	nop
  400b4c:	400e0600 	.word	0x400e0600
  400b50:	004007f1 	.word	0x004007f1
  400b54:	400e0800 	.word	0x400e0800
  400b58:	40024000 	.word	0x40024000
  400b5c:	00400819 	.word	0x00400819
  400b60:	40028000 	.word	0x40028000

00400b64 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400b64:	b570      	push	{r4, r5, r6, lr}
  400b66:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400b68:	4b18      	ldr	r3, [pc, #96]	; (400bcc <usart_serial_putchar+0x68>)
  400b6a:	4298      	cmp	r0, r3
  400b6c:	d108      	bne.n	400b80 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400b6e:	461e      	mov	r6, r3
  400b70:	4d17      	ldr	r5, [pc, #92]	; (400bd0 <usart_serial_putchar+0x6c>)
  400b72:	4630      	mov	r0, r6
  400b74:	4621      	mov	r1, r4
  400b76:	47a8      	blx	r5
  400b78:	2800      	cmp	r0, #0
  400b7a:	d1fa      	bne.n	400b72 <usart_serial_putchar+0xe>
		return 1;
  400b7c:	2001      	movs	r0, #1
  400b7e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400b80:	4b14      	ldr	r3, [pc, #80]	; (400bd4 <usart_serial_putchar+0x70>)
  400b82:	4298      	cmp	r0, r3
  400b84:	d108      	bne.n	400b98 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  400b86:	461e      	mov	r6, r3
  400b88:	4d11      	ldr	r5, [pc, #68]	; (400bd0 <usart_serial_putchar+0x6c>)
  400b8a:	4630      	mov	r0, r6
  400b8c:	4621      	mov	r1, r4
  400b8e:	47a8      	blx	r5
  400b90:	2800      	cmp	r0, #0
  400b92:	d1fa      	bne.n	400b8a <usart_serial_putchar+0x26>
		return 1;
  400b94:	2001      	movs	r0, #1
  400b96:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400b98:	4b0f      	ldr	r3, [pc, #60]	; (400bd8 <usart_serial_putchar+0x74>)
  400b9a:	4298      	cmp	r0, r3
  400b9c:	d108      	bne.n	400bb0 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  400b9e:	461e      	mov	r6, r3
  400ba0:	4d0e      	ldr	r5, [pc, #56]	; (400bdc <usart_serial_putchar+0x78>)
  400ba2:	4630      	mov	r0, r6
  400ba4:	4621      	mov	r1, r4
  400ba6:	47a8      	blx	r5
  400ba8:	2800      	cmp	r0, #0
  400baa:	d1fa      	bne.n	400ba2 <usart_serial_putchar+0x3e>
		return 1;
  400bac:	2001      	movs	r0, #1
  400bae:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400bb0:	4b0b      	ldr	r3, [pc, #44]	; (400be0 <usart_serial_putchar+0x7c>)
  400bb2:	4298      	cmp	r0, r3
  400bb4:	d108      	bne.n	400bc8 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  400bb6:	461e      	mov	r6, r3
  400bb8:	4d08      	ldr	r5, [pc, #32]	; (400bdc <usart_serial_putchar+0x78>)
  400bba:	4630      	mov	r0, r6
  400bbc:	4621      	mov	r1, r4
  400bbe:	47a8      	blx	r5
  400bc0:	2800      	cmp	r0, #0
  400bc2:	d1fa      	bne.n	400bba <usart_serial_putchar+0x56>
		return 1;
  400bc4:	2001      	movs	r0, #1
  400bc6:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400bc8:	2000      	movs	r0, #0
}
  400bca:	bd70      	pop	{r4, r5, r6, pc}
  400bcc:	400e0600 	.word	0x400e0600
  400bd0:	004007e1 	.word	0x004007e1
  400bd4:	400e0800 	.word	0x400e0800
  400bd8:	40024000 	.word	0x40024000
  400bdc:	00400805 	.word	0x00400805
  400be0:	40028000 	.word	0x40028000

00400be4 <config_uart>:
int G = 0;

/************************************************************************/
/* Configura UART                                                       */
/************************************************************************/
void config_uart(void){
  400be4:	b530      	push	{r4, r5, lr}
  400be6:	b085      	sub	sp, #20
	
	/* configura pinos */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400be8:	4816      	ldr	r0, [pc, #88]	; (400c44 <config_uart+0x60>)
  400bea:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400bee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400bf2:	4b15      	ldr	r3, [pc, #84]	; (400c48 <config_uart+0x64>)
  400bf4:	4798      	blx	r3
  400bf6:	2008      	movs	r0, #8
  400bf8:	4d14      	ldr	r5, [pc, #80]	; (400c4c <config_uart+0x68>)
  400bfa:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400bfc:	4c14      	ldr	r4, [pc, #80]	; (400c50 <config_uart+0x6c>)
  400bfe:	4b15      	ldr	r3, [pc, #84]	; (400c54 <config_uart+0x70>)
  400c00:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400c02:	4a15      	ldr	r2, [pc, #84]	; (400c58 <config_uart+0x74>)
  400c04:	4b15      	ldr	r3, [pc, #84]	; (400c5c <config_uart+0x78>)
  400c06:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400c08:	4a15      	ldr	r2, [pc, #84]	; (400c60 <config_uart+0x7c>)
  400c0a:	4b16      	ldr	r3, [pc, #88]	; (400c64 <config_uart+0x80>)
  400c0c:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400c0e:	4b16      	ldr	r3, [pc, #88]	; (400c68 <config_uart+0x84>)
  400c10:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400c12:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400c16:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400c18:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c1c:	9303      	str	r3, [sp, #12]
  400c1e:	2008      	movs	r0, #8
  400c20:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400c22:	4620      	mov	r0, r4
  400c24:	a901      	add	r1, sp, #4
  400c26:	4b11      	ldr	r3, [pc, #68]	; (400c6c <config_uart+0x88>)
  400c28:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400c2a:	4d11      	ldr	r5, [pc, #68]	; (400c70 <config_uart+0x8c>)
  400c2c:	682b      	ldr	r3, [r5, #0]
  400c2e:	6898      	ldr	r0, [r3, #8]
  400c30:	2100      	movs	r1, #0
  400c32:	4c10      	ldr	r4, [pc, #64]	; (400c74 <config_uart+0x90>)
  400c34:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400c36:	682b      	ldr	r3, [r5, #0]
  400c38:	6858      	ldr	r0, [r3, #4]
  400c3a:	2100      	movs	r1, #0
  400c3c:	47a0      	blx	r4
		.paritytype = UART_MR_PAR_NO,
		.stopbits   = 0
	};
	
	stdio_serial_init((Usart *)CONF_UART, &uart_serial_options);
}
  400c3e:	b005      	add	sp, #20
  400c40:	bd30      	pop	{r4, r5, pc}
  400c42:	bf00      	nop
  400c44:	400e0e00 	.word	0x400e0e00
  400c48:	004004ad 	.word	0x004004ad
  400c4c:	00400719 	.word	0x00400719
  400c50:	400e0600 	.word	0x400e0600
  400c54:	20000948 	.word	0x20000948
  400c58:	00400b65 	.word	0x00400b65
  400c5c:	20000944 	.word	0x20000944
  400c60:	00400add 	.word	0x00400add
  400c64:	20000940 	.word	0x20000940
  400c68:	07270e00 	.word	0x07270e00
  400c6c:	004007a9 	.word	0x004007a9
  400c70:	20000430 	.word	0x20000430
  400c74:	00401155 	.word	0x00401155

00400c78 <TC0_Handler>:
	
	tc_start(TC0, 0);
}

void TC0_Handler(void)
{
  400c78:	b500      	push	{lr}
  400c7a:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0,0);
  400c7c:	4825      	ldr	r0, [pc, #148]	; (400d14 <TC0_Handler+0x9c>)
  400c7e:	2100      	movs	r1, #0
  400c80:	4b25      	ldr	r3, [pc, #148]	; (400d18 <TC0_Handler+0xa0>)
  400c82:	4798      	blx	r3
  400c84:	9001      	str	r0, [sp, #4]
	
	if (Freq != 0){
  400c86:	4b25      	ldr	r3, [pc, #148]	; (400d1c <TC0_Handler+0xa4>)
  400c88:	681b      	ldr	r3, [r3, #0]
  400c8a:	2b00      	cmp	r3, #0
  400c8c:	d03e      	beq.n	400d0c <TC0_Handler+0x94>
		if (R == 1){
  400c8e:	4b24      	ldr	r3, [pc, #144]	; (400d20 <TC0_Handler+0xa8>)
  400c90:	681b      	ldr	r3, [r3, #0]
  400c92:	2b01      	cmp	r3, #1
  400c94:	d110      	bne.n	400cb8 <TC0_Handler+0x40>
			if (pio_get_output_data_status(PORT_LED_RED,MASK_LED_RED))
  400c96:	4823      	ldr	r0, [pc, #140]	; (400d24 <TC0_Handler+0xac>)
  400c98:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400c9c:	4b22      	ldr	r3, [pc, #136]	; (400d28 <TC0_Handler+0xb0>)
  400c9e:	4798      	blx	r3
  400ca0:	b128      	cbz	r0, 400cae <TC0_Handler+0x36>
				pio_clear(PORT_LED_RED, MASK_LED_RED);
  400ca2:	4820      	ldr	r0, [pc, #128]	; (400d24 <TC0_Handler+0xac>)
  400ca4:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400ca8:	4b20      	ldr	r3, [pc, #128]	; (400d2c <TC0_Handler+0xb4>)
  400caa:	4798      	blx	r3
  400cac:	e004      	b.n	400cb8 <TC0_Handler+0x40>
			else
				pio_set(PORT_LED_RED, MASK_LED_RED);
  400cae:	481d      	ldr	r0, [pc, #116]	; (400d24 <TC0_Handler+0xac>)
  400cb0:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400cb4:	4b1e      	ldr	r3, [pc, #120]	; (400d30 <TC0_Handler+0xb8>)
  400cb6:	4798      	blx	r3
		}
		if (G == 1){
  400cb8:	4b1e      	ldr	r3, [pc, #120]	; (400d34 <TC0_Handler+0xbc>)
  400cba:	681b      	ldr	r3, [r3, #0]
  400cbc:	2b01      	cmp	r3, #1
  400cbe:	d110      	bne.n	400ce2 <TC0_Handler+0x6a>
			if (pio_get_output_data_status(PORT_LED_GREEN,MASK_LED_GREEN))
  400cc0:	481d      	ldr	r0, [pc, #116]	; (400d38 <TC0_Handler+0xc0>)
  400cc2:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400cc6:	4b18      	ldr	r3, [pc, #96]	; (400d28 <TC0_Handler+0xb0>)
  400cc8:	4798      	blx	r3
  400cca:	b128      	cbz	r0, 400cd8 <TC0_Handler+0x60>
			pio_clear(PORT_LED_GREEN, MASK_LED_GREEN);
  400ccc:	481a      	ldr	r0, [pc, #104]	; (400d38 <TC0_Handler+0xc0>)
  400cce:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400cd2:	4b16      	ldr	r3, [pc, #88]	; (400d2c <TC0_Handler+0xb4>)
  400cd4:	4798      	blx	r3
  400cd6:	e004      	b.n	400ce2 <TC0_Handler+0x6a>
			else
			pio_set(PORT_LED_GREEN, MASK_LED_GREEN);
  400cd8:	4817      	ldr	r0, [pc, #92]	; (400d38 <TC0_Handler+0xc0>)
  400cda:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400cde:	4b14      	ldr	r3, [pc, #80]	; (400d30 <TC0_Handler+0xb8>)
  400ce0:	4798      	blx	r3
			
		}
		if (B == 1){
  400ce2:	4b16      	ldr	r3, [pc, #88]	; (400d3c <TC0_Handler+0xc4>)
  400ce4:	681b      	ldr	r3, [r3, #0]
  400ce6:	2b01      	cmp	r3, #1
  400ce8:	d110      	bne.n	400d0c <TC0_Handler+0x94>
			if (pio_get_output_data_status(PORT_LED_BLUE,MASK_LED_BLUE))
  400cea:	4813      	ldr	r0, [pc, #76]	; (400d38 <TC0_Handler+0xc0>)
  400cec:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400cf0:	4b0d      	ldr	r3, [pc, #52]	; (400d28 <TC0_Handler+0xb0>)
  400cf2:	4798      	blx	r3
  400cf4:	b128      	cbz	r0, 400d02 <TC0_Handler+0x8a>
			pio_clear(PORT_LED_BLUE, MASK_LED_BLUE);
  400cf6:	4810      	ldr	r0, [pc, #64]	; (400d38 <TC0_Handler+0xc0>)
  400cf8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400cfc:	4b0b      	ldr	r3, [pc, #44]	; (400d2c <TC0_Handler+0xb4>)
  400cfe:	4798      	blx	r3
  400d00:	e004      	b.n	400d0c <TC0_Handler+0x94>
			else
			pio_set(PORT_LED_BLUE, MASK_LED_BLUE);			
  400d02:	480d      	ldr	r0, [pc, #52]	; (400d38 <TC0_Handler+0xc0>)
  400d04:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400d08:	4b09      	ldr	r3, [pc, #36]	; (400d30 <TC0_Handler+0xb8>)
  400d0a:	4798      	blx	r3
		}
	}
}
  400d0c:	b003      	add	sp, #12
  400d0e:	f85d fb04 	ldr.w	pc, [sp], #4
  400d12:	bf00      	nop
  400d14:	40010000 	.word	0x40010000
  400d18:	004007a1 	.word	0x004007a1
  400d1c:	20000004 	.word	0x20000004
  400d20:	20000900 	.word	0x20000900
  400d24:	400e1200 	.word	0x400e1200
  400d28:	00400375 	.word	0x00400375
  400d2c:	00400281 	.word	0x00400281
  400d30:	0040027d 	.word	0x0040027d
  400d34:	20000908 	.word	0x20000908
  400d38:	400e0e00 	.word	0x400e0e00
  400d3c:	20000904 	.word	0x20000904

00400d40 <interpretarCodigo>:
		 " 6 : Ativa o LED VERMELHO \n\r"
		 " 7 : Desliga o LED VERMELHO \n\r ");
}


void interpretarCodigo(char s[],int i){
  400d40:	b508      	push	{r3, lr}
	if (s[0] != 'R' && s[0] != 'G' && s[0] != 'B'){
  400d42:	7803      	ldrb	r3, [r0, #0]
  400d44:	2b52      	cmp	r3, #82	; 0x52
  400d46:	d072      	beq.n	400e2e <interpretarCodigo+0xee>
  400d48:	2b47      	cmp	r3, #71	; 0x47
  400d4a:	d069      	beq.n	400e20 <interpretarCodigo+0xe0>
  400d4c:	2b42      	cmp	r3, #66	; 0x42
  400d4e:	d075      	beq.n	400e3c <interpretarCodigo+0xfc>
		puts("Led no definido \n\r");
  400d50:	483e      	ldr	r0, [pc, #248]	; (400e4c <interpretarCodigo+0x10c>)
  400d52:	4b3f      	ldr	r3, [pc, #252]	; (400e50 <interpretarCodigo+0x110>)
  400d54:	4798      	blx	r3
		return;
  400d56:	bd08      	pop	{r3, pc}
	}
	if (s[1] != '0' && s[1] != '1'){
		puts("Acender ou Apagar no definido \n\r");
  400d58:	483e      	ldr	r0, [pc, #248]	; (400e54 <interpretarCodigo+0x114>)
  400d5a:	4b3d      	ldr	r3, [pc, #244]	; (400e50 <interpretarCodigo+0x110>)
  400d5c:	4798      	blx	r3
		return;
  400d5e:	bd08      	pop	{r3, pc}
	}
	switch (s[0]){
		case 'R':
		if (s[1] == '0'){
  400d60:	2930      	cmp	r1, #48	; 0x30
  400d62:	d10b      	bne.n	400d7c <interpretarCodigo+0x3c>
			pio_clear(PORT_LED_RED, MASK_LED_RED);
  400d64:	483c      	ldr	r0, [pc, #240]	; (400e58 <interpretarCodigo+0x118>)
  400d66:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400d6a:	4b3c      	ldr	r3, [pc, #240]	; (400e5c <interpretarCodigo+0x11c>)
  400d6c:	4798      	blx	r3
			puts("Led VERMELHO OFF \n\r");
  400d6e:	483c      	ldr	r0, [pc, #240]	; (400e60 <interpretarCodigo+0x120>)
  400d70:	4b37      	ldr	r3, [pc, #220]	; (400e50 <interpretarCodigo+0x110>)
  400d72:	4798      	blx	r3
			R = 0;
  400d74:	2200      	movs	r2, #0
  400d76:	4b3b      	ldr	r3, [pc, #236]	; (400e64 <interpretarCodigo+0x124>)
  400d78:	601a      	str	r2, [r3, #0]
  400d7a:	bd08      	pop	{r3, pc}
		}else
		if (s[1] == '1'){
  400d7c:	2931      	cmp	r1, #49	; 0x31
  400d7e:	d10b      	bne.n	400d98 <interpretarCodigo+0x58>
			pio_set(PORT_LED_RED, MASK_LED_RED);
  400d80:	4835      	ldr	r0, [pc, #212]	; (400e58 <interpretarCodigo+0x118>)
  400d82:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400d86:	4b38      	ldr	r3, [pc, #224]	; (400e68 <interpretarCodigo+0x128>)
  400d88:	4798      	blx	r3
			puts("Led VERMELHO ON \n\r");
  400d8a:	4838      	ldr	r0, [pc, #224]	; (400e6c <interpretarCodigo+0x12c>)
  400d8c:	4b30      	ldr	r3, [pc, #192]	; (400e50 <interpretarCodigo+0x110>)
  400d8e:	4798      	blx	r3
			R = 1;
  400d90:	2201      	movs	r2, #1
  400d92:	4b34      	ldr	r3, [pc, #208]	; (400e64 <interpretarCodigo+0x124>)
  400d94:	601a      	str	r2, [r3, #0]
  400d96:	bd08      	pop	{r3, pc}
		}else
		printf("Opcao nao definida: %s \n\r", s[1]);
  400d98:	4835      	ldr	r0, [pc, #212]	; (400e70 <interpretarCodigo+0x130>)
  400d9a:	4b36      	ldr	r3, [pc, #216]	; (400e74 <interpretarCodigo+0x134>)
  400d9c:	4798      	blx	r3
  400d9e:	bd08      	pop	{r3, pc}
		
		break;
		case 'G':
		if (s[1] == '0'){
  400da0:	2930      	cmp	r1, #48	; 0x30
  400da2:	d10b      	bne.n	400dbc <interpretarCodigo+0x7c>
			pio_set(PORT_LED_GREEN, MASK_LED_GREEN);
  400da4:	4834      	ldr	r0, [pc, #208]	; (400e78 <interpretarCodigo+0x138>)
  400da6:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400daa:	4b2f      	ldr	r3, [pc, #188]	; (400e68 <interpretarCodigo+0x128>)
  400dac:	4798      	blx	r3
			puts("Led VERDE OFF \n\r");
  400dae:	4833      	ldr	r0, [pc, #204]	; (400e7c <interpretarCodigo+0x13c>)
  400db0:	4b27      	ldr	r3, [pc, #156]	; (400e50 <interpretarCodigo+0x110>)
  400db2:	4798      	blx	r3
			G = 0;
  400db4:	2200      	movs	r2, #0
  400db6:	4b32      	ldr	r3, [pc, #200]	; (400e80 <interpretarCodigo+0x140>)
  400db8:	601a      	str	r2, [r3, #0]
  400dba:	bd08      	pop	{r3, pc}
		}else
		if (s[1] == '1'){
  400dbc:	2931      	cmp	r1, #49	; 0x31
  400dbe:	d10b      	bne.n	400dd8 <interpretarCodigo+0x98>
			pio_clear(PORT_LED_GREEN, MASK_LED_GREEN);
  400dc0:	482d      	ldr	r0, [pc, #180]	; (400e78 <interpretarCodigo+0x138>)
  400dc2:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400dc6:	4b25      	ldr	r3, [pc, #148]	; (400e5c <interpretarCodigo+0x11c>)
  400dc8:	4798      	blx	r3
			puts("Led VERDE ON \n\r");
  400dca:	482e      	ldr	r0, [pc, #184]	; (400e84 <interpretarCodigo+0x144>)
  400dcc:	4b20      	ldr	r3, [pc, #128]	; (400e50 <interpretarCodigo+0x110>)
  400dce:	4798      	blx	r3
			G = 1;
  400dd0:	2201      	movs	r2, #1
  400dd2:	4b2b      	ldr	r3, [pc, #172]	; (400e80 <interpretarCodigo+0x140>)
  400dd4:	601a      	str	r2, [r3, #0]
  400dd6:	bd08      	pop	{r3, pc}
		}else
		printf("Opcao nao definida: %s \n\r", s[1]);
  400dd8:	4825      	ldr	r0, [pc, #148]	; (400e70 <interpretarCodigo+0x130>)
  400dda:	4b26      	ldr	r3, [pc, #152]	; (400e74 <interpretarCodigo+0x134>)
  400ddc:	4798      	blx	r3
  400dde:	bd08      	pop	{r3, pc}
		break;
		case 'B':
		if (s[1] == '0'){
  400de0:	2930      	cmp	r1, #48	; 0x30
  400de2:	d10b      	bne.n	400dfc <interpretarCodigo+0xbc>
			pio_set(PORT_LED_BLUE, MASK_LED_BLUE);
  400de4:	4824      	ldr	r0, [pc, #144]	; (400e78 <interpretarCodigo+0x138>)
  400de6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400dea:	4b1f      	ldr	r3, [pc, #124]	; (400e68 <interpretarCodigo+0x128>)
  400dec:	4798      	blx	r3
			puts("Led AZUL OFF \n\r");
  400dee:	4826      	ldr	r0, [pc, #152]	; (400e88 <interpretarCodigo+0x148>)
  400df0:	4b17      	ldr	r3, [pc, #92]	; (400e50 <interpretarCodigo+0x110>)
  400df2:	4798      	blx	r3
			B = 0;
  400df4:	2200      	movs	r2, #0
  400df6:	4b25      	ldr	r3, [pc, #148]	; (400e8c <interpretarCodigo+0x14c>)
  400df8:	601a      	str	r2, [r3, #0]
  400dfa:	bd08      	pop	{r3, pc}
		}else
		if (s[1] == '1'){
  400dfc:	2931      	cmp	r1, #49	; 0x31
  400dfe:	d10b      	bne.n	400e18 <interpretarCodigo+0xd8>
			pio_clear(PORT_LED_BLUE, MASK_LED_BLUE);
  400e00:	481d      	ldr	r0, [pc, #116]	; (400e78 <interpretarCodigo+0x138>)
  400e02:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400e06:	4b15      	ldr	r3, [pc, #84]	; (400e5c <interpretarCodigo+0x11c>)
  400e08:	4798      	blx	r3
			puts("Led AZUL ON \n\r");
  400e0a:	4821      	ldr	r0, [pc, #132]	; (400e90 <interpretarCodigo+0x150>)
  400e0c:	4b10      	ldr	r3, [pc, #64]	; (400e50 <interpretarCodigo+0x110>)
  400e0e:	4798      	blx	r3
			B = 1;
  400e10:	2201      	movs	r2, #1
  400e12:	4b1e      	ldr	r3, [pc, #120]	; (400e8c <interpretarCodigo+0x14c>)
  400e14:	601a      	str	r2, [r3, #0]
  400e16:	bd08      	pop	{r3, pc}
		}else
		printf("Opcao nao definida: %s \n\r", s[1]);
  400e18:	4815      	ldr	r0, [pc, #84]	; (400e70 <interpretarCodigo+0x130>)
  400e1a:	4b16      	ldr	r3, [pc, #88]	; (400e74 <interpretarCodigo+0x134>)
  400e1c:	4798      	blx	r3
  400e1e:	bd08      	pop	{r3, pc}
void interpretarCodigo(char s[],int i){
	if (s[0] != 'R' && s[0] != 'G' && s[0] != 'B'){
		puts("Led no definido \n\r");
		return;
	}
	if (s[1] != '0' && s[1] != '1'){
  400e20:	7841      	ldrb	r1, [r0, #1]
  400e22:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
  400e26:	b2db      	uxtb	r3, r3
  400e28:	2b01      	cmp	r3, #1
  400e2a:	d9b9      	bls.n	400da0 <interpretarCodigo+0x60>
  400e2c:	e794      	b.n	400d58 <interpretarCodigo+0x18>
  400e2e:	7841      	ldrb	r1, [r0, #1]
  400e30:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
  400e34:	b2db      	uxtb	r3, r3
  400e36:	2b01      	cmp	r3, #1
  400e38:	d992      	bls.n	400d60 <interpretarCodigo+0x20>
  400e3a:	e78d      	b.n	400d58 <interpretarCodigo+0x18>
  400e3c:	7841      	ldrb	r1, [r0, #1]
  400e3e:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
  400e42:	b2db      	uxtb	r3, r3
  400e44:	2b01      	cmp	r3, #1
  400e46:	d9cb      	bls.n	400de0 <interpretarCodigo+0xa0>
  400e48:	e786      	b.n	400d58 <interpretarCodigo+0x18>
  400e4a:	bf00      	nop
  400e4c:	00403ffc 	.word	0x00403ffc
  400e50:	00401145 	.word	0x00401145
  400e54:	00404010 	.word	0x00404010
  400e58:	400e1200 	.word	0x400e1200
  400e5c:	00400281 	.word	0x00400281
  400e60:	00404034 	.word	0x00404034
  400e64:	20000900 	.word	0x20000900
  400e68:	0040027d 	.word	0x0040027d
  400e6c:	00404048 	.word	0x00404048
  400e70:	0040405c 	.word	0x0040405c
  400e74:	00401025 	.word	0x00401025
  400e78:	400e0e00 	.word	0x400e0e00
  400e7c:	00404078 	.word	0x00404078
  400e80:	20000908 	.word	0x20000908
  400e84:	0040408c 	.word	0x0040408c
  400e88:	0040409c 	.word	0x0040409c
  400e8c:	20000904 	.word	0x20000904
  400e90:	004040ac 	.word	0x004040ac

00400e94 <main>:

/************************************************************************/
/* Main                                                                 */
/************************************************************************/
int main(void)
{
  400e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e98:	b086      	sub	sp, #24
	uint8_t uc_key = '0';
  400e9a:	2330      	movs	r3, #48	; 0x30
  400e9c:	f88d 3017 	strb.w	r3, [sp, #23]

	/* Initialize the system */
	sysclk_init();
  400ea0:	4b38      	ldr	r3, [pc, #224]	; (400f84 <main+0xf0>)
  400ea2:	4798      	blx	r3
	board_init();
  400ea4:	4b38      	ldr	r3, [pc, #224]	; (400f88 <main+0xf4>)
  400ea6:	4798      	blx	r3
	
	/*
	*	Ativa o clock do perifrico TC 0
	* 
	*/
	pmc_enable_periph_clk(ID_TC0);
  400ea8:	2017      	movs	r0, #23
  400eaa:	4d38      	ldr	r5, [pc, #224]	; (400f8c <main+0xf8>)
  400eac:	47a8      	blx	r5
	*	SLCK	= 32_768		(rtc)
	*
	* Uma opo para achar o valor do divisor  utilizar a funcao
	* tc_find_mck_divisor()
	*/
	tc_init(TC0, 0, TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  400eae:	4c38      	ldr	r4, [pc, #224]	; (400f90 <main+0xfc>)
  400eb0:	4620      	mov	r0, r4
  400eb2:	2100      	movs	r1, #0
  400eb4:	f244 0204 	movw	r2, #16388	; 0x4004
  400eb8:	4b36      	ldr	r3, [pc, #216]	; (400f94 <main+0x100>)
  400eba:	4798      	blx	r3
	*	| /
	*	|-----------------> t
	*
	*
	*/
	tc_write_rc(TC0,0, 32768/Freq);
  400ebc:	f44f 4800 	mov.w	r8, #32768	; 0x8000
  400ec0:	4b35      	ldr	r3, [pc, #212]	; (400f98 <main+0x104>)
  400ec2:	681a      	ldr	r2, [r3, #0]
  400ec4:	4620      	mov	r0, r4
  400ec6:	2100      	movs	r1, #0
  400ec8:	fb98 f2f2 	sdiv	r2, r8, r2
  400ecc:	4b33      	ldr	r3, [pc, #204]	; (400f9c <main+0x108>)
  400ece:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400ed0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400ed4:	4b32      	ldr	r3, [pc, #200]	; (400fa0 <main+0x10c>)
  400ed6:	601a      	str	r2, [r3, #0]
	*	1
	*	#define TC_IER_LDRAS (0x1u << 5)	RA Loading 
	*	#define TC_IER_LDRBS (0x1u << 6)	RB Loading 
	*	#define TC_IER_ETRGS (0x1u << 7)	External Trigger 
	*/
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  400ed8:	4620      	mov	r0, r4
  400eda:	2100      	movs	r1, #0
  400edc:	2210      	movs	r2, #16
  400ede:	4b31      	ldr	r3, [pc, #196]	; (400fa4 <main+0x110>)
  400ee0:	4798      	blx	r3
	
	tc_start(TC0, 0);
  400ee2:	4620      	mov	r0, r4
  400ee4:	2100      	movs	r1, #0
  400ee6:	4b30      	ldr	r3, [pc, #192]	; (400fa8 <main+0x114>)
  400ee8:	4798      	blx	r3
	
	/** Configura o timer */
	configure_tc();

	/* Configure LED 1 */
	pmc_enable_periph_clk(ID_LED_BLUE);
  400eea:	200b      	movs	r0, #11
  400eec:	47a8      	blx	r5
	pio_set_output(PORT_LED_BLUE  , MASK_LED_BLUE	,1,0,0);
  400eee:	4f2f      	ldr	r7, [pc, #188]	; (400fac <main+0x118>)
  400ef0:	2400      	movs	r4, #0
  400ef2:	9400      	str	r4, [sp, #0]
  400ef4:	4638      	mov	r0, r7
  400ef6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400efa:	2201      	movs	r2, #1
  400efc:	4623      	mov	r3, r4
  400efe:	4e2c      	ldr	r6, [pc, #176]	; (400fb0 <main+0x11c>)
  400f00:	47b0      	blx	r6
	
	pmc_enable_periph_clk(ID_LED_GREEN);
  400f02:	200b      	movs	r0, #11
  400f04:	47a8      	blx	r5
	pio_set_output(PORT_LED_GREEN , MASK_LED_GREEN  ,1,0,0);
  400f06:	9400      	str	r4, [sp, #0]
  400f08:	4638      	mov	r0, r7
  400f0a:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400f0e:	2201      	movs	r2, #1
  400f10:	4623      	mov	r3, r4
  400f12:	47b0      	blx	r6
	
	pmc_enable_periph_clk(ID_LED_RED);
  400f14:	200d      	movs	r0, #13
  400f16:	47a8      	blx	r5
	pio_set_output(PORT_LED_RED	  , MASK_LED_RED	,1,0,0);
  400f18:	f507 6780 	add.w	r7, r7, #1024	; 0x400
  400f1c:	9400      	str	r4, [sp, #0]
  400f1e:	4638      	mov	r0, r7
  400f20:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400f24:	2201      	movs	r2, #1
  400f26:	4623      	mov	r3, r4
  400f28:	47b0      	blx	r6

	/* Initialize debug console */
	config_uart();
  400f2a:	4b22      	ldr	r3, [pc, #136]	; (400fb4 <main+0x120>)
  400f2c:	4798      	blx	r3
	
	/* frase de boas vindas */
	puts(" ---------------------------- \n\r"
  400f2e:	4822      	ldr	r0, [pc, #136]	; (400fb8 <main+0x124>)
  400f30:	4b22      	ldr	r3, [pc, #136]	; (400fbc <main+0x128>)
  400f32:	4798      	blx	r3
		 
	/* display main menu */
	//display_menu();
	
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  400f34:	200a      	movs	r0, #10
  400f36:	47a8      	blx	r5
	
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400f38:	4b21      	ldr	r3, [pc, #132]	; (400fc0 <main+0x12c>)
  400f3a:	f8c3 8004 	str.w	r8, [r3, #4]
	
	/* desativa LED VERMELHO */
	pio_clear(PORT_LED_RED, MASK_LED_RED);
  400f3e:	4638      	mov	r0, r7
  400f40:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400f44:	4b1f      	ldr	r3, [pc, #124]	; (400fc4 <main+0x130>)
  400f46:	4798      	blx	r3
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
  400f48:	4d1f      	ldr	r5, [pc, #124]	; (400fc8 <main+0x134>)
  400f4a:	4c20      	ldr	r4, [pc, #128]	; (400fcc <main+0x138>)
		uc_key = '0';
		while (uc_key != ';'){
		usart_serial_getchar((Usart *)CONSOLE_UART, &uc_key);
			s[i++] = uc_key;
		}	
			interpretarCodigo(s,i);
  400f4c:	f8df 8080 	ldr.w	r8, [pc, #128]	; 400fd0 <main+0x13c>
	
	int i = 0;
	char s[8];

	while (1) {
		uc_key = '0';
  400f50:	2330      	movs	r3, #48	; 0x30
  400f52:	f88d 3017 	strb.w	r3, [sp, #23]
  400f56:	f10d 070b 	add.w	r7, sp, #11
  400f5a:	2600      	movs	r6, #0
  400f5c:	4620      	mov	r0, r4
  400f5e:	f10d 0117 	add.w	r1, sp, #23
  400f62:	47a8      	blx	r5
  400f64:	2800      	cmp	r0, #0
  400f66:	d1f9      	bne.n	400f5c <main+0xc8>
		while (uc_key != ';'){
		usart_serial_getchar((Usart *)CONSOLE_UART, &uc_key);
			s[i++] = uc_key;
  400f68:	3601      	adds	r6, #1
  400f6a:	f89d 3017 	ldrb.w	r3, [sp, #23]
  400f6e:	f807 3f01 	strb.w	r3, [r7, #1]!
	int i = 0;
	char s[8];

	while (1) {
		uc_key = '0';
		while (uc_key != ';'){
  400f72:	2b3b      	cmp	r3, #59	; 0x3b
  400f74:	d1f2      	bne.n	400f5c <main+0xc8>
		usart_serial_getchar((Usart *)CONSOLE_UART, &uc_key);
			s[i++] = uc_key;
		}	
			interpretarCodigo(s,i);
  400f76:	a803      	add	r0, sp, #12
  400f78:	4631      	mov	r1, r6
  400f7a:	47c0      	blx	r8
				puts("Led VERMELHO OFF \n\r");
				break;
			default:
				printf("Opcao nao definida: %d \n\r", uc_key);
		}	*/
		sprintf(s,"");
  400f7c:	2300      	movs	r3, #0
  400f7e:	f88d 300c 	strb.w	r3, [sp, #12]
		i=0;
	}
  400f82:	e7e5      	b.n	400f50 <main+0xbc>
  400f84:	00400129 	.word	0x00400129
  400f88:	00400219 	.word	0x00400219
  400f8c:	00400719 	.word	0x00400719
  400f90:	40010000 	.word	0x40010000
  400f94:	0040076d 	.word	0x0040076d
  400f98:	20000004 	.word	0x20000004
  400f9c:	00400791 	.word	0x00400791
  400fa0:	e000e100 	.word	0xe000e100
  400fa4:	00400799 	.word	0x00400799
  400fa8:	00400789 	.word	0x00400789
  400fac:	400e0e00 	.word	0x400e0e00
  400fb0:	0040034d 	.word	0x0040034d
  400fb4:	00400be5 	.word	0x00400be5
  400fb8:	004040bc 	.word	0x004040bc
  400fbc:	00401145 	.word	0x00401145
  400fc0:	400e1450 	.word	0x400e1450
  400fc4:	00400281 	.word	0x00400281
  400fc8:	004007f1 	.word	0x004007f1
  400fcc:	400e0600 	.word	0x400e0600
  400fd0:	00400d41 	.word	0x00400d41

00400fd4 <__libc_init_array>:
  400fd4:	b570      	push	{r4, r5, r6, lr}
  400fd6:	4e0f      	ldr	r6, [pc, #60]	; (401014 <__libc_init_array+0x40>)
  400fd8:	4d0f      	ldr	r5, [pc, #60]	; (401018 <__libc_init_array+0x44>)
  400fda:	1b76      	subs	r6, r6, r5
  400fdc:	10b6      	asrs	r6, r6, #2
  400fde:	bf18      	it	ne
  400fe0:	2400      	movne	r4, #0
  400fe2:	d005      	beq.n	400ff0 <__libc_init_array+0x1c>
  400fe4:	3401      	adds	r4, #1
  400fe6:	f855 3b04 	ldr.w	r3, [r5], #4
  400fea:	4798      	blx	r3
  400fec:	42a6      	cmp	r6, r4
  400fee:	d1f9      	bne.n	400fe4 <__libc_init_array+0x10>
  400ff0:	4e0a      	ldr	r6, [pc, #40]	; (40101c <__libc_init_array+0x48>)
  400ff2:	4d0b      	ldr	r5, [pc, #44]	; (401020 <__libc_init_array+0x4c>)
  400ff4:	1b76      	subs	r6, r6, r5
  400ff6:	f003 f8bd 	bl	404174 <_init>
  400ffa:	10b6      	asrs	r6, r6, #2
  400ffc:	bf18      	it	ne
  400ffe:	2400      	movne	r4, #0
  401000:	d006      	beq.n	401010 <__libc_init_array+0x3c>
  401002:	3401      	adds	r4, #1
  401004:	f855 3b04 	ldr.w	r3, [r5], #4
  401008:	4798      	blx	r3
  40100a:	42a6      	cmp	r6, r4
  40100c:	d1f9      	bne.n	401002 <__libc_init_array+0x2e>
  40100e:	bd70      	pop	{r4, r5, r6, pc}
  401010:	bd70      	pop	{r4, r5, r6, pc}
  401012:	bf00      	nop
  401014:	00404180 	.word	0x00404180
  401018:	00404180 	.word	0x00404180
  40101c:	00404188 	.word	0x00404188
  401020:	00404180 	.word	0x00404180

00401024 <iprintf>:
  401024:	b40f      	push	{r0, r1, r2, r3}
  401026:	b500      	push	{lr}
  401028:	4907      	ldr	r1, [pc, #28]	; (401048 <iprintf+0x24>)
  40102a:	b083      	sub	sp, #12
  40102c:	ab04      	add	r3, sp, #16
  40102e:	6808      	ldr	r0, [r1, #0]
  401030:	f853 2b04 	ldr.w	r2, [r3], #4
  401034:	6881      	ldr	r1, [r0, #8]
  401036:	9301      	str	r3, [sp, #4]
  401038:	f000 f97a 	bl	401330 <_vfiprintf_r>
  40103c:	b003      	add	sp, #12
  40103e:	f85d eb04 	ldr.w	lr, [sp], #4
  401042:	b004      	add	sp, #16
  401044:	4770      	bx	lr
  401046:	bf00      	nop
  401048:	20000430 	.word	0x20000430

0040104c <memset>:
  40104c:	b470      	push	{r4, r5, r6}
  40104e:	0784      	lsls	r4, r0, #30
  401050:	d046      	beq.n	4010e0 <memset+0x94>
  401052:	1e54      	subs	r4, r2, #1
  401054:	2a00      	cmp	r2, #0
  401056:	d041      	beq.n	4010dc <memset+0x90>
  401058:	b2cd      	uxtb	r5, r1
  40105a:	4603      	mov	r3, r0
  40105c:	e002      	b.n	401064 <memset+0x18>
  40105e:	1e62      	subs	r2, r4, #1
  401060:	b3e4      	cbz	r4, 4010dc <memset+0x90>
  401062:	4614      	mov	r4, r2
  401064:	f803 5b01 	strb.w	r5, [r3], #1
  401068:	079a      	lsls	r2, r3, #30
  40106a:	d1f8      	bne.n	40105e <memset+0x12>
  40106c:	2c03      	cmp	r4, #3
  40106e:	d92e      	bls.n	4010ce <memset+0x82>
  401070:	b2cd      	uxtb	r5, r1
  401072:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401076:	2c0f      	cmp	r4, #15
  401078:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40107c:	d919      	bls.n	4010b2 <memset+0x66>
  40107e:	f103 0210 	add.w	r2, r3, #16
  401082:	4626      	mov	r6, r4
  401084:	3e10      	subs	r6, #16
  401086:	2e0f      	cmp	r6, #15
  401088:	f842 5c10 	str.w	r5, [r2, #-16]
  40108c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401090:	f842 5c08 	str.w	r5, [r2, #-8]
  401094:	f842 5c04 	str.w	r5, [r2, #-4]
  401098:	f102 0210 	add.w	r2, r2, #16
  40109c:	d8f2      	bhi.n	401084 <memset+0x38>
  40109e:	f1a4 0210 	sub.w	r2, r4, #16
  4010a2:	f022 020f 	bic.w	r2, r2, #15
  4010a6:	f004 040f 	and.w	r4, r4, #15
  4010aa:	3210      	adds	r2, #16
  4010ac:	2c03      	cmp	r4, #3
  4010ae:	4413      	add	r3, r2
  4010b0:	d90d      	bls.n	4010ce <memset+0x82>
  4010b2:	461e      	mov	r6, r3
  4010b4:	4622      	mov	r2, r4
  4010b6:	3a04      	subs	r2, #4
  4010b8:	2a03      	cmp	r2, #3
  4010ba:	f846 5b04 	str.w	r5, [r6], #4
  4010be:	d8fa      	bhi.n	4010b6 <memset+0x6a>
  4010c0:	1f22      	subs	r2, r4, #4
  4010c2:	f022 0203 	bic.w	r2, r2, #3
  4010c6:	3204      	adds	r2, #4
  4010c8:	4413      	add	r3, r2
  4010ca:	f004 0403 	and.w	r4, r4, #3
  4010ce:	b12c      	cbz	r4, 4010dc <memset+0x90>
  4010d0:	b2c9      	uxtb	r1, r1
  4010d2:	441c      	add	r4, r3
  4010d4:	f803 1b01 	strb.w	r1, [r3], #1
  4010d8:	42a3      	cmp	r3, r4
  4010da:	d1fb      	bne.n	4010d4 <memset+0x88>
  4010dc:	bc70      	pop	{r4, r5, r6}
  4010de:	4770      	bx	lr
  4010e0:	4614      	mov	r4, r2
  4010e2:	4603      	mov	r3, r0
  4010e4:	e7c2      	b.n	40106c <memset+0x20>
  4010e6:	bf00      	nop

004010e8 <_puts_r>:
  4010e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4010ea:	4604      	mov	r4, r0
  4010ec:	b089      	sub	sp, #36	; 0x24
  4010ee:	4608      	mov	r0, r1
  4010f0:	460d      	mov	r5, r1
  4010f2:	f000 f8b3 	bl	40125c <strlen>
  4010f6:	68a3      	ldr	r3, [r4, #8]
  4010f8:	4f11      	ldr	r7, [pc, #68]	; (401140 <_puts_r+0x58>)
  4010fa:	899a      	ldrh	r2, [r3, #12]
  4010fc:	9504      	str	r5, [sp, #16]
  4010fe:	2102      	movs	r1, #2
  401100:	f100 0e01 	add.w	lr, r0, #1
  401104:	2601      	movs	r6, #1
  401106:	ad04      	add	r5, sp, #16
  401108:	9102      	str	r1, [sp, #8]
  40110a:	0491      	lsls	r1, r2, #18
  40110c:	9005      	str	r0, [sp, #20]
  40110e:	f8cd e00c 	str.w	lr, [sp, #12]
  401112:	9706      	str	r7, [sp, #24]
  401114:	9607      	str	r6, [sp, #28]
  401116:	9501      	str	r5, [sp, #4]
  401118:	d406      	bmi.n	401128 <_puts_r+0x40>
  40111a:	6e59      	ldr	r1, [r3, #100]	; 0x64
  40111c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  401120:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  401124:	819a      	strh	r2, [r3, #12]
  401126:	6659      	str	r1, [r3, #100]	; 0x64
  401128:	4620      	mov	r0, r4
  40112a:	4619      	mov	r1, r3
  40112c:	aa01      	add	r2, sp, #4
  40112e:	f001 faa3 	bl	402678 <__sfvwrite_r>
  401132:	2800      	cmp	r0, #0
  401134:	bf14      	ite	ne
  401136:	f04f 30ff 	movne.w	r0, #4294967295
  40113a:	200a      	moveq	r0, #10
  40113c:	b009      	add	sp, #36	; 0x24
  40113e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401140:	00404120 	.word	0x00404120

00401144 <puts>:
  401144:	4b02      	ldr	r3, [pc, #8]	; (401150 <puts+0xc>)
  401146:	4601      	mov	r1, r0
  401148:	6818      	ldr	r0, [r3, #0]
  40114a:	f7ff bfcd 	b.w	4010e8 <_puts_r>
  40114e:	bf00      	nop
  401150:	20000430 	.word	0x20000430

00401154 <setbuf>:
  401154:	2900      	cmp	r1, #0
  401156:	bf0c      	ite	eq
  401158:	2202      	moveq	r2, #2
  40115a:	2200      	movne	r2, #0
  40115c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401160:	f000 b800 	b.w	401164 <setvbuf>

00401164 <setvbuf>:
  401164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401168:	4c3a      	ldr	r4, [pc, #232]	; (401254 <setvbuf+0xf0>)
  40116a:	6826      	ldr	r6, [r4, #0]
  40116c:	460d      	mov	r5, r1
  40116e:	4604      	mov	r4, r0
  401170:	4690      	mov	r8, r2
  401172:	461f      	mov	r7, r3
  401174:	b116      	cbz	r6, 40117c <setvbuf+0x18>
  401176:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  401178:	2b00      	cmp	r3, #0
  40117a:	d03c      	beq.n	4011f6 <setvbuf+0x92>
  40117c:	f1b8 0f02 	cmp.w	r8, #2
  401180:	d82f      	bhi.n	4011e2 <setvbuf+0x7e>
  401182:	2f00      	cmp	r7, #0
  401184:	db2d      	blt.n	4011e2 <setvbuf+0x7e>
  401186:	4621      	mov	r1, r4
  401188:	4630      	mov	r0, r6
  40118a:	f001 f831 	bl	4021f0 <_fflush_r>
  40118e:	89a1      	ldrh	r1, [r4, #12]
  401190:	2300      	movs	r3, #0
  401192:	6063      	str	r3, [r4, #4]
  401194:	61a3      	str	r3, [r4, #24]
  401196:	060b      	lsls	r3, r1, #24
  401198:	d427      	bmi.n	4011ea <setvbuf+0x86>
  40119a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  40119e:	b289      	uxth	r1, r1
  4011a0:	f1b8 0f02 	cmp.w	r8, #2
  4011a4:	81a1      	strh	r1, [r4, #12]
  4011a6:	d02a      	beq.n	4011fe <setvbuf+0x9a>
  4011a8:	2d00      	cmp	r5, #0
  4011aa:	d036      	beq.n	40121a <setvbuf+0xb6>
  4011ac:	f1b8 0f01 	cmp.w	r8, #1
  4011b0:	d011      	beq.n	4011d6 <setvbuf+0x72>
  4011b2:	b289      	uxth	r1, r1
  4011b4:	f001 0008 	and.w	r0, r1, #8
  4011b8:	4b27      	ldr	r3, [pc, #156]	; (401258 <setvbuf+0xf4>)
  4011ba:	63f3      	str	r3, [r6, #60]	; 0x3c
  4011bc:	b280      	uxth	r0, r0
  4011be:	6025      	str	r5, [r4, #0]
  4011c0:	6125      	str	r5, [r4, #16]
  4011c2:	6167      	str	r7, [r4, #20]
  4011c4:	b178      	cbz	r0, 4011e6 <setvbuf+0x82>
  4011c6:	f011 0f03 	tst.w	r1, #3
  4011ca:	bf18      	it	ne
  4011cc:	2700      	movne	r7, #0
  4011ce:	60a7      	str	r7, [r4, #8]
  4011d0:	2000      	movs	r0, #0
  4011d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4011d6:	f041 0101 	orr.w	r1, r1, #1
  4011da:	427b      	negs	r3, r7
  4011dc:	81a1      	strh	r1, [r4, #12]
  4011de:	61a3      	str	r3, [r4, #24]
  4011e0:	e7e7      	b.n	4011b2 <setvbuf+0x4e>
  4011e2:	f04f 30ff 	mov.w	r0, #4294967295
  4011e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4011ea:	6921      	ldr	r1, [r4, #16]
  4011ec:	4630      	mov	r0, r6
  4011ee:	f001 f96b 	bl	4024c8 <_free_r>
  4011f2:	89a1      	ldrh	r1, [r4, #12]
  4011f4:	e7d1      	b.n	40119a <setvbuf+0x36>
  4011f6:	4630      	mov	r0, r6
  4011f8:	f001 f88e 	bl	402318 <__sinit>
  4011fc:	e7be      	b.n	40117c <setvbuf+0x18>
  4011fe:	2000      	movs	r0, #0
  401200:	f104 0343 	add.w	r3, r4, #67	; 0x43
  401204:	f041 0102 	orr.w	r1, r1, #2
  401208:	2500      	movs	r5, #0
  40120a:	2201      	movs	r2, #1
  40120c:	81a1      	strh	r1, [r4, #12]
  40120e:	60a5      	str	r5, [r4, #8]
  401210:	6023      	str	r3, [r4, #0]
  401212:	6123      	str	r3, [r4, #16]
  401214:	6162      	str	r2, [r4, #20]
  401216:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40121a:	2f00      	cmp	r7, #0
  40121c:	bf08      	it	eq
  40121e:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  401222:	4638      	mov	r0, r7
  401224:	f001 fc58 	bl	402ad8 <malloc>
  401228:	4605      	mov	r5, r0
  40122a:	b128      	cbz	r0, 401238 <setvbuf+0xd4>
  40122c:	89a1      	ldrh	r1, [r4, #12]
  40122e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401232:	b289      	uxth	r1, r1
  401234:	81a1      	strh	r1, [r4, #12]
  401236:	e7b9      	b.n	4011ac <setvbuf+0x48>
  401238:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40123c:	f001 fc4c 	bl	402ad8 <malloc>
  401240:	4605      	mov	r5, r0
  401242:	b918      	cbnz	r0, 40124c <setvbuf+0xe8>
  401244:	89a1      	ldrh	r1, [r4, #12]
  401246:	f04f 30ff 	mov.w	r0, #4294967295
  40124a:	e7d9      	b.n	401200 <setvbuf+0x9c>
  40124c:	f44f 6780 	mov.w	r7, #1024	; 0x400
  401250:	e7ec      	b.n	40122c <setvbuf+0xc8>
  401252:	bf00      	nop
  401254:	20000430 	.word	0x20000430
  401258:	0040221d 	.word	0x0040221d

0040125c <strlen>:
  40125c:	f020 0103 	bic.w	r1, r0, #3
  401260:	f010 0003 	ands.w	r0, r0, #3
  401264:	f1c0 0000 	rsb	r0, r0, #0
  401268:	f851 3b04 	ldr.w	r3, [r1], #4
  40126c:	f100 0c04 	add.w	ip, r0, #4
  401270:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  401274:	f06f 0200 	mvn.w	r2, #0
  401278:	bf1c      	itt	ne
  40127a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40127e:	4313      	orrne	r3, r2
  401280:	f04f 0c01 	mov.w	ip, #1
  401284:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  401288:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40128c:	eba3 020c 	sub.w	r2, r3, ip
  401290:	ea22 0203 	bic.w	r2, r2, r3
  401294:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  401298:	bf04      	itt	eq
  40129a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40129e:	3004      	addeq	r0, #4
  4012a0:	d0f4      	beq.n	40128c <strlen+0x30>
  4012a2:	f1c2 0100 	rsb	r1, r2, #0
  4012a6:	ea02 0201 	and.w	r2, r2, r1
  4012aa:	fab2 f282 	clz	r2, r2
  4012ae:	f1c2 021f 	rsb	r2, r2, #31
  4012b2:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4012b6:	4770      	bx	lr

004012b8 <__sprint_r.part.0>:
  4012b8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4012ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4012be:	049c      	lsls	r4, r3, #18
  4012c0:	460f      	mov	r7, r1
  4012c2:	4692      	mov	sl, r2
  4012c4:	d52b      	bpl.n	40131e <__sprint_r.part.0+0x66>
  4012c6:	6893      	ldr	r3, [r2, #8]
  4012c8:	6812      	ldr	r2, [r2, #0]
  4012ca:	b333      	cbz	r3, 40131a <__sprint_r.part.0+0x62>
  4012cc:	4680      	mov	r8, r0
  4012ce:	f102 0908 	add.w	r9, r2, #8
  4012d2:	e919 0060 	ldmdb	r9, {r5, r6}
  4012d6:	08b6      	lsrs	r6, r6, #2
  4012d8:	d017      	beq.n	40130a <__sprint_r.part.0+0x52>
  4012da:	3d04      	subs	r5, #4
  4012dc:	2400      	movs	r4, #0
  4012de:	e001      	b.n	4012e4 <__sprint_r.part.0+0x2c>
  4012e0:	42a6      	cmp	r6, r4
  4012e2:	d010      	beq.n	401306 <__sprint_r.part.0+0x4e>
  4012e4:	4640      	mov	r0, r8
  4012e6:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4012ea:	463a      	mov	r2, r7
  4012ec:	f001 f88c 	bl	402408 <_fputwc_r>
  4012f0:	1c43      	adds	r3, r0, #1
  4012f2:	f104 0401 	add.w	r4, r4, #1
  4012f6:	d1f3      	bne.n	4012e0 <__sprint_r.part.0+0x28>
  4012f8:	2300      	movs	r3, #0
  4012fa:	f8ca 3008 	str.w	r3, [sl, #8]
  4012fe:	f8ca 3004 	str.w	r3, [sl, #4]
  401302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401306:	f8da 3008 	ldr.w	r3, [sl, #8]
  40130a:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40130e:	f8ca 3008 	str.w	r3, [sl, #8]
  401312:	f109 0908 	add.w	r9, r9, #8
  401316:	2b00      	cmp	r3, #0
  401318:	d1db      	bne.n	4012d2 <__sprint_r.part.0+0x1a>
  40131a:	2000      	movs	r0, #0
  40131c:	e7ec      	b.n	4012f8 <__sprint_r.part.0+0x40>
  40131e:	f001 f9ab 	bl	402678 <__sfvwrite_r>
  401322:	2300      	movs	r3, #0
  401324:	f8ca 3008 	str.w	r3, [sl, #8]
  401328:	f8ca 3004 	str.w	r3, [sl, #4]
  40132c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00401330 <_vfiprintf_r>:
  401330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401334:	b0ab      	sub	sp, #172	; 0xac
  401336:	461c      	mov	r4, r3
  401338:	9100      	str	r1, [sp, #0]
  40133a:	4693      	mov	fp, r2
  40133c:	9304      	str	r3, [sp, #16]
  40133e:	9001      	str	r0, [sp, #4]
  401340:	b118      	cbz	r0, 40134a <_vfiprintf_r+0x1a>
  401342:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401344:	2b00      	cmp	r3, #0
  401346:	f000 80e3 	beq.w	401510 <_vfiprintf_r+0x1e0>
  40134a:	9b00      	ldr	r3, [sp, #0]
  40134c:	8999      	ldrh	r1, [r3, #12]
  40134e:	b28a      	uxth	r2, r1
  401350:	0490      	lsls	r0, r2, #18
  401352:	d408      	bmi.n	401366 <_vfiprintf_r+0x36>
  401354:	4618      	mov	r0, r3
  401356:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  401358:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  40135c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401360:	8182      	strh	r2, [r0, #12]
  401362:	6643      	str	r3, [r0, #100]	; 0x64
  401364:	b292      	uxth	r2, r2
  401366:	0711      	lsls	r1, r2, #28
  401368:	f140 80b2 	bpl.w	4014d0 <_vfiprintf_r+0x1a0>
  40136c:	9b00      	ldr	r3, [sp, #0]
  40136e:	691b      	ldr	r3, [r3, #16]
  401370:	2b00      	cmp	r3, #0
  401372:	f000 80ad 	beq.w	4014d0 <_vfiprintf_r+0x1a0>
  401376:	f002 021a 	and.w	r2, r2, #26
  40137a:	2a0a      	cmp	r2, #10
  40137c:	f000 80b4 	beq.w	4014e8 <_vfiprintf_r+0x1b8>
  401380:	2300      	movs	r3, #0
  401382:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  401386:	9309      	str	r3, [sp, #36]	; 0x24
  401388:	930f      	str	r3, [sp, #60]	; 0x3c
  40138a:	930e      	str	r3, [sp, #56]	; 0x38
  40138c:	9302      	str	r3, [sp, #8]
  40138e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  401392:	4654      	mov	r4, sl
  401394:	f89b 3000 	ldrb.w	r3, [fp]
  401398:	2b00      	cmp	r3, #0
  40139a:	f000 84a3 	beq.w	401ce4 <_vfiprintf_r+0x9b4>
  40139e:	2b25      	cmp	r3, #37	; 0x25
  4013a0:	f000 84a0 	beq.w	401ce4 <_vfiprintf_r+0x9b4>
  4013a4:	465a      	mov	r2, fp
  4013a6:	e001      	b.n	4013ac <_vfiprintf_r+0x7c>
  4013a8:	2b25      	cmp	r3, #37	; 0x25
  4013aa:	d003      	beq.n	4013b4 <_vfiprintf_r+0x84>
  4013ac:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4013b0:	2b00      	cmp	r3, #0
  4013b2:	d1f9      	bne.n	4013a8 <_vfiprintf_r+0x78>
  4013b4:	ebcb 0602 	rsb	r6, fp, r2
  4013b8:	4615      	mov	r5, r2
  4013ba:	b196      	cbz	r6, 4013e2 <_vfiprintf_r+0xb2>
  4013bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4013be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4013c0:	f8c4 b000 	str.w	fp, [r4]
  4013c4:	3301      	adds	r3, #1
  4013c6:	4432      	add	r2, r6
  4013c8:	2b07      	cmp	r3, #7
  4013ca:	6066      	str	r6, [r4, #4]
  4013cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4013ce:	930e      	str	r3, [sp, #56]	; 0x38
  4013d0:	dd79      	ble.n	4014c6 <_vfiprintf_r+0x196>
  4013d2:	2a00      	cmp	r2, #0
  4013d4:	f040 84af 	bne.w	401d36 <_vfiprintf_r+0xa06>
  4013d8:	9b02      	ldr	r3, [sp, #8]
  4013da:	920e      	str	r2, [sp, #56]	; 0x38
  4013dc:	4433      	add	r3, r6
  4013de:	4654      	mov	r4, sl
  4013e0:	9302      	str	r3, [sp, #8]
  4013e2:	782b      	ldrb	r3, [r5, #0]
  4013e4:	2b00      	cmp	r3, #0
  4013e6:	f000 8360 	beq.w	401aaa <_vfiprintf_r+0x77a>
  4013ea:	2100      	movs	r1, #0
  4013ec:	f04f 0300 	mov.w	r3, #0
  4013f0:	f04f 3cff 	mov.w	ip, #4294967295
  4013f4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4013f8:	1c68      	adds	r0, r5, #1
  4013fa:	786b      	ldrb	r3, [r5, #1]
  4013fc:	4688      	mov	r8, r1
  4013fe:	460d      	mov	r5, r1
  401400:	4666      	mov	r6, ip
  401402:	f100 0b01 	add.w	fp, r0, #1
  401406:	f1a3 0220 	sub.w	r2, r3, #32
  40140a:	2a58      	cmp	r2, #88	; 0x58
  40140c:	f200 82ab 	bhi.w	401966 <_vfiprintf_r+0x636>
  401410:	e8df f012 	tbh	[pc, r2, lsl #1]
  401414:	02a9029b 	.word	0x02a9029b
  401418:	02a302a9 	.word	0x02a302a9
  40141c:	02a902a9 	.word	0x02a902a9
  401420:	02a902a9 	.word	0x02a902a9
  401424:	02a902a9 	.word	0x02a902a9
  401428:	02620255 	.word	0x02620255
  40142c:	010d02a9 	.word	0x010d02a9
  401430:	02a9026e 	.word	0x02a9026e
  401434:	012f0129 	.word	0x012f0129
  401438:	012f012f 	.word	0x012f012f
  40143c:	012f012f 	.word	0x012f012f
  401440:	012f012f 	.word	0x012f012f
  401444:	012f012f 	.word	0x012f012f
  401448:	02a902a9 	.word	0x02a902a9
  40144c:	02a902a9 	.word	0x02a902a9
  401450:	02a902a9 	.word	0x02a902a9
  401454:	02a902a9 	.word	0x02a902a9
  401458:	02a902a9 	.word	0x02a902a9
  40145c:	02a9013d 	.word	0x02a9013d
  401460:	02a902a9 	.word	0x02a902a9
  401464:	02a902a9 	.word	0x02a902a9
  401468:	02a902a9 	.word	0x02a902a9
  40146c:	02a902a9 	.word	0x02a902a9
  401470:	017402a9 	.word	0x017402a9
  401474:	02a902a9 	.word	0x02a902a9
  401478:	02a902a9 	.word	0x02a902a9
  40147c:	018b02a9 	.word	0x018b02a9
  401480:	02a902a9 	.word	0x02a902a9
  401484:	02a901a3 	.word	0x02a901a3
  401488:	02a902a9 	.word	0x02a902a9
  40148c:	02a902a9 	.word	0x02a902a9
  401490:	02a902a9 	.word	0x02a902a9
  401494:	02a902a9 	.word	0x02a902a9
  401498:	01c702a9 	.word	0x01c702a9
  40149c:	02a901da 	.word	0x02a901da
  4014a0:	02a902a9 	.word	0x02a902a9
  4014a4:	01da0123 	.word	0x01da0123
  4014a8:	02a902a9 	.word	0x02a902a9
  4014ac:	02a9024c 	.word	0x02a9024c
  4014b0:	0113028a 	.word	0x0113028a
  4014b4:	020701f3 	.word	0x020701f3
  4014b8:	020d02a9 	.word	0x020d02a9
  4014bc:	008102a9 	.word	0x008102a9
  4014c0:	02a902a9 	.word	0x02a902a9
  4014c4:	0233      	.short	0x0233
  4014c6:	3408      	adds	r4, #8
  4014c8:	9b02      	ldr	r3, [sp, #8]
  4014ca:	4433      	add	r3, r6
  4014cc:	9302      	str	r3, [sp, #8]
  4014ce:	e788      	b.n	4013e2 <_vfiprintf_r+0xb2>
  4014d0:	9801      	ldr	r0, [sp, #4]
  4014d2:	9900      	ldr	r1, [sp, #0]
  4014d4:	f000 fd70 	bl	401fb8 <__swsetup_r>
  4014d8:	b9a8      	cbnz	r0, 401506 <_vfiprintf_r+0x1d6>
  4014da:	9b00      	ldr	r3, [sp, #0]
  4014dc:	899a      	ldrh	r2, [r3, #12]
  4014de:	f002 021a 	and.w	r2, r2, #26
  4014e2:	2a0a      	cmp	r2, #10
  4014e4:	f47f af4c 	bne.w	401380 <_vfiprintf_r+0x50>
  4014e8:	9b00      	ldr	r3, [sp, #0]
  4014ea:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  4014ee:	2b00      	cmp	r3, #0
  4014f0:	f6ff af46 	blt.w	401380 <_vfiprintf_r+0x50>
  4014f4:	9801      	ldr	r0, [sp, #4]
  4014f6:	9900      	ldr	r1, [sp, #0]
  4014f8:	465a      	mov	r2, fp
  4014fa:	4623      	mov	r3, r4
  4014fc:	f000 fd20 	bl	401f40 <__sbprintf>
  401500:	b02b      	add	sp, #172	; 0xac
  401502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401506:	f04f 30ff 	mov.w	r0, #4294967295
  40150a:	b02b      	add	sp, #172	; 0xac
  40150c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401510:	f000 ff02 	bl	402318 <__sinit>
  401514:	e719      	b.n	40134a <_vfiprintf_r+0x1a>
  401516:	f018 0f20 	tst.w	r8, #32
  40151a:	9503      	str	r5, [sp, #12]
  40151c:	46b4      	mov	ip, r6
  40151e:	f000 810c 	beq.w	40173a <_vfiprintf_r+0x40a>
  401522:	9b04      	ldr	r3, [sp, #16]
  401524:	3307      	adds	r3, #7
  401526:	f023 0307 	bic.w	r3, r3, #7
  40152a:	f103 0208 	add.w	r2, r3, #8
  40152e:	e9d3 6700 	ldrd	r6, r7, [r3]
  401532:	9204      	str	r2, [sp, #16]
  401534:	2301      	movs	r3, #1
  401536:	f04f 0200 	mov.w	r2, #0
  40153a:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40153e:	46e1      	mov	r9, ip
  401540:	2500      	movs	r5, #0
  401542:	f1bc 0f00 	cmp.w	ip, #0
  401546:	bfa8      	it	ge
  401548:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  40154c:	ea56 0207 	orrs.w	r2, r6, r7
  401550:	f040 80c4 	bne.w	4016dc <_vfiprintf_r+0x3ac>
  401554:	f1bc 0f00 	cmp.w	ip, #0
  401558:	f000 8381 	beq.w	401c5e <_vfiprintf_r+0x92e>
  40155c:	2b01      	cmp	r3, #1
  40155e:	f000 80c5 	beq.w	4016ec <_vfiprintf_r+0x3bc>
  401562:	2b02      	cmp	r3, #2
  401564:	f000 8387 	beq.w	401c76 <_vfiprintf_r+0x946>
  401568:	4651      	mov	r1, sl
  40156a:	08f2      	lsrs	r2, r6, #3
  40156c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  401570:	08f8      	lsrs	r0, r7, #3
  401572:	f006 0307 	and.w	r3, r6, #7
  401576:	4607      	mov	r7, r0
  401578:	4616      	mov	r6, r2
  40157a:	3330      	adds	r3, #48	; 0x30
  40157c:	ea56 0207 	orrs.w	r2, r6, r7
  401580:	f801 3d01 	strb.w	r3, [r1, #-1]!
  401584:	d1f1      	bne.n	40156a <_vfiprintf_r+0x23a>
  401586:	f018 0f01 	tst.w	r8, #1
  40158a:	9107      	str	r1, [sp, #28]
  40158c:	f040 83fc 	bne.w	401d88 <_vfiprintf_r+0xa58>
  401590:	ebc1 090a 	rsb	r9, r1, sl
  401594:	45e1      	cmp	r9, ip
  401596:	464e      	mov	r6, r9
  401598:	bfb8      	it	lt
  40159a:	4666      	movlt	r6, ip
  40159c:	b105      	cbz	r5, 4015a0 <_vfiprintf_r+0x270>
  40159e:	3601      	adds	r6, #1
  4015a0:	f018 0302 	ands.w	r3, r8, #2
  4015a4:	9305      	str	r3, [sp, #20]
  4015a6:	bf18      	it	ne
  4015a8:	3602      	addne	r6, #2
  4015aa:	f018 0384 	ands.w	r3, r8, #132	; 0x84
  4015ae:	9306      	str	r3, [sp, #24]
  4015b0:	f040 81fa 	bne.w	4019a8 <_vfiprintf_r+0x678>
  4015b4:	9b03      	ldr	r3, [sp, #12]
  4015b6:	1b9d      	subs	r5, r3, r6
  4015b8:	2d00      	cmp	r5, #0
  4015ba:	f340 81f5 	ble.w	4019a8 <_vfiprintf_r+0x678>
  4015be:	2d10      	cmp	r5, #16
  4015c0:	f340 848c 	ble.w	401edc <_vfiprintf_r+0xbac>
  4015c4:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4015c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4015ca:	4fc6      	ldr	r7, [pc, #792]	; (4018e4 <_vfiprintf_r+0x5b4>)
  4015cc:	4620      	mov	r0, r4
  4015ce:	2310      	movs	r3, #16
  4015d0:	4664      	mov	r4, ip
  4015d2:	4671      	mov	r1, lr
  4015d4:	4684      	mov	ip, r0
  4015d6:	e007      	b.n	4015e8 <_vfiprintf_r+0x2b8>
  4015d8:	f101 0e02 	add.w	lr, r1, #2
  4015dc:	f10c 0c08 	add.w	ip, ip, #8
  4015e0:	4601      	mov	r1, r0
  4015e2:	3d10      	subs	r5, #16
  4015e4:	2d10      	cmp	r5, #16
  4015e6:	dd13      	ble.n	401610 <_vfiprintf_r+0x2e0>
  4015e8:	1c48      	adds	r0, r1, #1
  4015ea:	3210      	adds	r2, #16
  4015ec:	2807      	cmp	r0, #7
  4015ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4015f0:	f8cc 7000 	str.w	r7, [ip]
  4015f4:	f8cc 3004 	str.w	r3, [ip, #4]
  4015f8:	900e      	str	r0, [sp, #56]	; 0x38
  4015fa:	dded      	ble.n	4015d8 <_vfiprintf_r+0x2a8>
  4015fc:	2a00      	cmp	r2, #0
  4015fe:	f040 81c3 	bne.w	401988 <_vfiprintf_r+0x658>
  401602:	3d10      	subs	r5, #16
  401604:	2d10      	cmp	r5, #16
  401606:	4611      	mov	r1, r2
  401608:	f04f 0e01 	mov.w	lr, #1
  40160c:	46d4      	mov	ip, sl
  40160e:	dceb      	bgt.n	4015e8 <_vfiprintf_r+0x2b8>
  401610:	4663      	mov	r3, ip
  401612:	4671      	mov	r1, lr
  401614:	46a4      	mov	ip, r4
  401616:	461c      	mov	r4, r3
  401618:	442a      	add	r2, r5
  40161a:	2907      	cmp	r1, #7
  40161c:	920f      	str	r2, [sp, #60]	; 0x3c
  40161e:	6027      	str	r7, [r4, #0]
  401620:	6065      	str	r5, [r4, #4]
  401622:	910e      	str	r1, [sp, #56]	; 0x38
  401624:	f300 8346 	bgt.w	401cb4 <_vfiprintf_r+0x984>
  401628:	3408      	adds	r4, #8
  40162a:	1c48      	adds	r0, r1, #1
  40162c:	e1bf      	b.n	4019ae <_vfiprintf_r+0x67e>
  40162e:	4658      	mov	r0, fp
  401630:	f048 0804 	orr.w	r8, r8, #4
  401634:	f89b 3000 	ldrb.w	r3, [fp]
  401638:	e6e3      	b.n	401402 <_vfiprintf_r+0xd2>
  40163a:	f018 0320 	ands.w	r3, r8, #32
  40163e:	9503      	str	r5, [sp, #12]
  401640:	46b4      	mov	ip, r6
  401642:	d062      	beq.n	40170a <_vfiprintf_r+0x3da>
  401644:	9b04      	ldr	r3, [sp, #16]
  401646:	3307      	adds	r3, #7
  401648:	f023 0307 	bic.w	r3, r3, #7
  40164c:	f103 0208 	add.w	r2, r3, #8
  401650:	e9d3 6700 	ldrd	r6, r7, [r3]
  401654:	9204      	str	r2, [sp, #16]
  401656:	2300      	movs	r3, #0
  401658:	e76d      	b.n	401536 <_vfiprintf_r+0x206>
  40165a:	f048 0840 	orr.w	r8, r8, #64	; 0x40
  40165e:	f89b 3000 	ldrb.w	r3, [fp]
  401662:	4658      	mov	r0, fp
  401664:	e6cd      	b.n	401402 <_vfiprintf_r+0xd2>
  401666:	f048 0880 	orr.w	r8, r8, #128	; 0x80
  40166a:	f89b 3000 	ldrb.w	r3, [fp]
  40166e:	4658      	mov	r0, fp
  401670:	e6c7      	b.n	401402 <_vfiprintf_r+0xd2>
  401672:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401676:	2500      	movs	r5, #0
  401678:	f81b 3b01 	ldrb.w	r3, [fp], #1
  40167c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401680:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  401684:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401688:	2a09      	cmp	r2, #9
  40168a:	d9f5      	bls.n	401678 <_vfiprintf_r+0x348>
  40168c:	e6bb      	b.n	401406 <_vfiprintf_r+0xd6>
  40168e:	f048 0810 	orr.w	r8, r8, #16
  401692:	f018 0f20 	tst.w	r8, #32
  401696:	9503      	str	r5, [sp, #12]
  401698:	46b4      	mov	ip, r6
  40169a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40169e:	f000 809b 	beq.w	4017d8 <_vfiprintf_r+0x4a8>
  4016a2:	9904      	ldr	r1, [sp, #16]
  4016a4:	3107      	adds	r1, #7
  4016a6:	f021 0107 	bic.w	r1, r1, #7
  4016aa:	e9d1 2300 	ldrd	r2, r3, [r1]
  4016ae:	3108      	adds	r1, #8
  4016b0:	9104      	str	r1, [sp, #16]
  4016b2:	4616      	mov	r6, r2
  4016b4:	461f      	mov	r7, r3
  4016b6:	2a00      	cmp	r2, #0
  4016b8:	f173 0300 	sbcs.w	r3, r3, #0
  4016bc:	f2c0 83a6 	blt.w	401e0c <_vfiprintf_r+0xadc>
  4016c0:	f1bc 0f00 	cmp.w	ip, #0
  4016c4:	bfa8      	it	ge
  4016c6:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  4016ca:	ea56 0207 	orrs.w	r2, r6, r7
  4016ce:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  4016d2:	46e1      	mov	r9, ip
  4016d4:	f04f 0301 	mov.w	r3, #1
  4016d8:	f43f af3c 	beq.w	401554 <_vfiprintf_r+0x224>
  4016dc:	2b01      	cmp	r3, #1
  4016de:	f47f af40 	bne.w	401562 <_vfiprintf_r+0x232>
  4016e2:	2f00      	cmp	r7, #0
  4016e4:	bf08      	it	eq
  4016e6:	2e0a      	cmpeq	r6, #10
  4016e8:	f080 8334 	bcs.w	401d54 <_vfiprintf_r+0xa24>
  4016ec:	ab2a      	add	r3, sp, #168	; 0xa8
  4016ee:	3630      	adds	r6, #48	; 0x30
  4016f0:	f803 6d41 	strb.w	r6, [r3, #-65]!
  4016f4:	ebc3 090a 	rsb	r9, r3, sl
  4016f8:	9307      	str	r3, [sp, #28]
  4016fa:	e74b      	b.n	401594 <_vfiprintf_r+0x264>
  4016fc:	f048 0810 	orr.w	r8, r8, #16
  401700:	f018 0320 	ands.w	r3, r8, #32
  401704:	9503      	str	r5, [sp, #12]
  401706:	46b4      	mov	ip, r6
  401708:	d19c      	bne.n	401644 <_vfiprintf_r+0x314>
  40170a:	f018 0210 	ands.w	r2, r8, #16
  40170e:	f040 82f7 	bne.w	401d00 <_vfiprintf_r+0x9d0>
  401712:	f018 0340 	ands.w	r3, r8, #64	; 0x40
  401716:	f000 82f3 	beq.w	401d00 <_vfiprintf_r+0x9d0>
  40171a:	9904      	ldr	r1, [sp, #16]
  40171c:	4613      	mov	r3, r2
  40171e:	460a      	mov	r2, r1
  401720:	3204      	adds	r2, #4
  401722:	880e      	ldrh	r6, [r1, #0]
  401724:	9204      	str	r2, [sp, #16]
  401726:	2700      	movs	r7, #0
  401728:	e705      	b.n	401536 <_vfiprintf_r+0x206>
  40172a:	f048 0810 	orr.w	r8, r8, #16
  40172e:	f018 0f20 	tst.w	r8, #32
  401732:	9503      	str	r5, [sp, #12]
  401734:	46b4      	mov	ip, r6
  401736:	f47f aef4 	bne.w	401522 <_vfiprintf_r+0x1f2>
  40173a:	9a04      	ldr	r2, [sp, #16]
  40173c:	f018 0f10 	tst.w	r8, #16
  401740:	4613      	mov	r3, r2
  401742:	f040 82e4 	bne.w	401d0e <_vfiprintf_r+0x9de>
  401746:	f018 0f40 	tst.w	r8, #64	; 0x40
  40174a:	f000 82e0 	beq.w	401d0e <_vfiprintf_r+0x9de>
  40174e:	8816      	ldrh	r6, [r2, #0]
  401750:	3204      	adds	r2, #4
  401752:	2700      	movs	r7, #0
  401754:	2301      	movs	r3, #1
  401756:	9204      	str	r2, [sp, #16]
  401758:	e6ed      	b.n	401536 <_vfiprintf_r+0x206>
  40175a:	4a63      	ldr	r2, [pc, #396]	; (4018e8 <_vfiprintf_r+0x5b8>)
  40175c:	9503      	str	r5, [sp, #12]
  40175e:	f018 0f20 	tst.w	r8, #32
  401762:	46b4      	mov	ip, r6
  401764:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401768:	9209      	str	r2, [sp, #36]	; 0x24
  40176a:	f000 8090 	beq.w	40188e <_vfiprintf_r+0x55e>
  40176e:	9a04      	ldr	r2, [sp, #16]
  401770:	3207      	adds	r2, #7
  401772:	f022 0207 	bic.w	r2, r2, #7
  401776:	e9d2 6700 	ldrd	r6, r7, [r2]
  40177a:	f102 0108 	add.w	r1, r2, #8
  40177e:	9104      	str	r1, [sp, #16]
  401780:	f018 0f01 	tst.w	r8, #1
  401784:	f000 8290 	beq.w	401ca8 <_vfiprintf_r+0x978>
  401788:	ea56 0207 	orrs.w	r2, r6, r7
  40178c:	f000 828c 	beq.w	401ca8 <_vfiprintf_r+0x978>
  401790:	2230      	movs	r2, #48	; 0x30
  401792:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  401796:	f048 0802 	orr.w	r8, r8, #2
  40179a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  40179e:	2302      	movs	r3, #2
  4017a0:	e6c9      	b.n	401536 <_vfiprintf_r+0x206>
  4017a2:	9a04      	ldr	r2, [sp, #16]
  4017a4:	9503      	str	r5, [sp, #12]
  4017a6:	6813      	ldr	r3, [r2, #0]
  4017a8:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  4017ac:	4613      	mov	r3, r2
  4017ae:	3304      	adds	r3, #4
  4017b0:	2601      	movs	r6, #1
  4017b2:	f04f 0100 	mov.w	r1, #0
  4017b6:	9304      	str	r3, [sp, #16]
  4017b8:	ab10      	add	r3, sp, #64	; 0x40
  4017ba:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4017be:	46b1      	mov	r9, r6
  4017c0:	9307      	str	r3, [sp, #28]
  4017c2:	f04f 0c00 	mov.w	ip, #0
  4017c6:	e6eb      	b.n	4015a0 <_vfiprintf_r+0x270>
  4017c8:	f018 0f20 	tst.w	r8, #32
  4017cc:	9503      	str	r5, [sp, #12]
  4017ce:	46b4      	mov	ip, r6
  4017d0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4017d4:	f47f af65 	bne.w	4016a2 <_vfiprintf_r+0x372>
  4017d8:	f018 0f10 	tst.w	r8, #16
  4017dc:	f040 82a2 	bne.w	401d24 <_vfiprintf_r+0x9f4>
  4017e0:	f018 0f40 	tst.w	r8, #64	; 0x40
  4017e4:	f000 829e 	beq.w	401d24 <_vfiprintf_r+0x9f4>
  4017e8:	9904      	ldr	r1, [sp, #16]
  4017ea:	f9b1 6000 	ldrsh.w	r6, [r1]
  4017ee:	3104      	adds	r1, #4
  4017f0:	17f7      	asrs	r7, r6, #31
  4017f2:	4632      	mov	r2, r6
  4017f4:	463b      	mov	r3, r7
  4017f6:	9104      	str	r1, [sp, #16]
  4017f8:	e75d      	b.n	4016b6 <_vfiprintf_r+0x386>
  4017fa:	9904      	ldr	r1, [sp, #16]
  4017fc:	9503      	str	r5, [sp, #12]
  4017fe:	2330      	movs	r3, #48	; 0x30
  401800:	460a      	mov	r2, r1
  401802:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  401806:	2378      	movs	r3, #120	; 0x78
  401808:	3204      	adds	r2, #4
  40180a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40180e:	4b37      	ldr	r3, [pc, #220]	; (4018ec <_vfiprintf_r+0x5bc>)
  401810:	9309      	str	r3, [sp, #36]	; 0x24
  401812:	46b4      	mov	ip, r6
  401814:	f048 0802 	orr.w	r8, r8, #2
  401818:	680e      	ldr	r6, [r1, #0]
  40181a:	9204      	str	r2, [sp, #16]
  40181c:	2700      	movs	r7, #0
  40181e:	2302      	movs	r3, #2
  401820:	e689      	b.n	401536 <_vfiprintf_r+0x206>
  401822:	f048 0820 	orr.w	r8, r8, #32
  401826:	f89b 3000 	ldrb.w	r3, [fp]
  40182a:	4658      	mov	r0, fp
  40182c:	e5e9      	b.n	401402 <_vfiprintf_r+0xd2>
  40182e:	9a04      	ldr	r2, [sp, #16]
  401830:	9503      	str	r5, [sp, #12]
  401832:	6813      	ldr	r3, [r2, #0]
  401834:	9307      	str	r3, [sp, #28]
  401836:	f04f 0100 	mov.w	r1, #0
  40183a:	46b4      	mov	ip, r6
  40183c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401840:	1d16      	adds	r6, r2, #4
  401842:	2b00      	cmp	r3, #0
  401844:	f000 8350 	beq.w	401ee8 <_vfiprintf_r+0xbb8>
  401848:	f1bc 0f00 	cmp.w	ip, #0
  40184c:	f2c0 832a 	blt.w	401ea4 <_vfiprintf_r+0xb74>
  401850:	9d07      	ldr	r5, [sp, #28]
  401852:	f8cd c010 	str.w	ip, [sp, #16]
  401856:	4662      	mov	r2, ip
  401858:	4628      	mov	r0, r5
  40185a:	2100      	movs	r1, #0
  40185c:	f001 fbd6 	bl	40300c <memchr>
  401860:	f8dd c010 	ldr.w	ip, [sp, #16]
  401864:	2800      	cmp	r0, #0
  401866:	f000 8350 	beq.w	401f0a <_vfiprintf_r+0xbda>
  40186a:	ebc5 0900 	rsb	r9, r5, r0
  40186e:	9604      	str	r6, [sp, #16]
  401870:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401874:	f04f 0c00 	mov.w	ip, #0
  401878:	e68c      	b.n	401594 <_vfiprintf_r+0x264>
  40187a:	4a1c      	ldr	r2, [pc, #112]	; (4018ec <_vfiprintf_r+0x5bc>)
  40187c:	9503      	str	r5, [sp, #12]
  40187e:	f018 0f20 	tst.w	r8, #32
  401882:	46b4      	mov	ip, r6
  401884:	9209      	str	r2, [sp, #36]	; 0x24
  401886:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40188a:	f47f af70 	bne.w	40176e <_vfiprintf_r+0x43e>
  40188e:	9904      	ldr	r1, [sp, #16]
  401890:	f018 0f10 	tst.w	r8, #16
  401894:	460a      	mov	r2, r1
  401896:	f040 8240 	bne.w	401d1a <_vfiprintf_r+0x9ea>
  40189a:	f018 0f40 	tst.w	r8, #64	; 0x40
  40189e:	f000 823c 	beq.w	401d1a <_vfiprintf_r+0x9ea>
  4018a2:	3204      	adds	r2, #4
  4018a4:	880e      	ldrh	r6, [r1, #0]
  4018a6:	9204      	str	r2, [sp, #16]
  4018a8:	2700      	movs	r7, #0
  4018aa:	e769      	b.n	401780 <_vfiprintf_r+0x450>
  4018ac:	f89b 3000 	ldrb.w	r3, [fp]
  4018b0:	2b6c      	cmp	r3, #108	; 0x6c
  4018b2:	f000 82ea 	beq.w	401e8a <_vfiprintf_r+0xb5a>
  4018b6:	f048 0810 	orr.w	r8, r8, #16
  4018ba:	4658      	mov	r0, fp
  4018bc:	e5a1      	b.n	401402 <_vfiprintf_r+0xd2>
  4018be:	9a04      	ldr	r2, [sp, #16]
  4018c0:	6815      	ldr	r5, [r2, #0]
  4018c2:	4613      	mov	r3, r2
  4018c4:	2d00      	cmp	r5, #0
  4018c6:	f103 0304 	add.w	r3, r3, #4
  4018ca:	f2c0 82e6 	blt.w	401e9a <_vfiprintf_r+0xb6a>
  4018ce:	9304      	str	r3, [sp, #16]
  4018d0:	f89b 3000 	ldrb.w	r3, [fp]
  4018d4:	4658      	mov	r0, fp
  4018d6:	e594      	b.n	401402 <_vfiprintf_r+0xd2>
  4018d8:	f89b 3000 	ldrb.w	r3, [fp]
  4018dc:	4658      	mov	r0, fp
  4018de:	212b      	movs	r1, #43	; 0x2b
  4018e0:	e58f      	b.n	401402 <_vfiprintf_r+0xd2>
  4018e2:	bf00      	nop
  4018e4:	00404164 	.word	0x00404164
  4018e8:	00404134 	.word	0x00404134
  4018ec:	00404148 	.word	0x00404148
  4018f0:	f89b 3000 	ldrb.w	r3, [fp]
  4018f4:	2b2a      	cmp	r3, #42	; 0x2a
  4018f6:	f10b 0001 	add.w	r0, fp, #1
  4018fa:	f000 830f 	beq.w	401f1c <_vfiprintf_r+0xbec>
  4018fe:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401902:	2a09      	cmp	r2, #9
  401904:	4683      	mov	fp, r0
  401906:	f04f 0600 	mov.w	r6, #0
  40190a:	f63f ad7c 	bhi.w	401406 <_vfiprintf_r+0xd6>
  40190e:	f81b 3b01 	ldrb.w	r3, [fp], #1
  401912:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401916:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  40191a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40191e:	2a09      	cmp	r2, #9
  401920:	d9f5      	bls.n	40190e <_vfiprintf_r+0x5de>
  401922:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  401926:	e56e      	b.n	401406 <_vfiprintf_r+0xd6>
  401928:	f018 0f20 	tst.w	r8, #32
  40192c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401930:	f000 8283 	beq.w	401e3a <_vfiprintf_r+0xb0a>
  401934:	9a04      	ldr	r2, [sp, #16]
  401936:	9902      	ldr	r1, [sp, #8]
  401938:	6813      	ldr	r3, [r2, #0]
  40193a:	17cf      	asrs	r7, r1, #31
  40193c:	4608      	mov	r0, r1
  40193e:	3204      	adds	r2, #4
  401940:	4639      	mov	r1, r7
  401942:	9204      	str	r2, [sp, #16]
  401944:	e9c3 0100 	strd	r0, r1, [r3]
  401948:	e524      	b.n	401394 <_vfiprintf_r+0x64>
  40194a:	4658      	mov	r0, fp
  40194c:	f89b 3000 	ldrb.w	r3, [fp]
  401950:	2900      	cmp	r1, #0
  401952:	f47f ad56 	bne.w	401402 <_vfiprintf_r+0xd2>
  401956:	2120      	movs	r1, #32
  401958:	e553      	b.n	401402 <_vfiprintf_r+0xd2>
  40195a:	f048 0801 	orr.w	r8, r8, #1
  40195e:	4658      	mov	r0, fp
  401960:	f89b 3000 	ldrb.w	r3, [fp]
  401964:	e54d      	b.n	401402 <_vfiprintf_r+0xd2>
  401966:	9503      	str	r5, [sp, #12]
  401968:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40196c:	2b00      	cmp	r3, #0
  40196e:	f000 809c 	beq.w	401aaa <_vfiprintf_r+0x77a>
  401972:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401976:	f04f 0300 	mov.w	r3, #0
  40197a:	2601      	movs	r6, #1
  40197c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401980:	ab10      	add	r3, sp, #64	; 0x40
  401982:	46b1      	mov	r9, r6
  401984:	9307      	str	r3, [sp, #28]
  401986:	e71c      	b.n	4017c2 <_vfiprintf_r+0x492>
  401988:	9801      	ldr	r0, [sp, #4]
  40198a:	9900      	ldr	r1, [sp, #0]
  40198c:	9308      	str	r3, [sp, #32]
  40198e:	aa0d      	add	r2, sp, #52	; 0x34
  401990:	f7ff fc92 	bl	4012b8 <__sprint_r.part.0>
  401994:	2800      	cmp	r0, #0
  401996:	f040 808f 	bne.w	401ab8 <_vfiprintf_r+0x788>
  40199a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40199c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40199e:	9b08      	ldr	r3, [sp, #32]
  4019a0:	f101 0e01 	add.w	lr, r1, #1
  4019a4:	46d4      	mov	ip, sl
  4019a6:	e61c      	b.n	4015e2 <_vfiprintf_r+0x2b2>
  4019a8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4019aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4019ac:	1c48      	adds	r0, r1, #1
  4019ae:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4019b2:	b16b      	cbz	r3, 4019d0 <_vfiprintf_r+0x6a0>
  4019b4:	3201      	adds	r2, #1
  4019b6:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
  4019ba:	2101      	movs	r1, #1
  4019bc:	2807      	cmp	r0, #7
  4019be:	920f      	str	r2, [sp, #60]	; 0x3c
  4019c0:	900e      	str	r0, [sp, #56]	; 0x38
  4019c2:	6023      	str	r3, [r4, #0]
  4019c4:	6061      	str	r1, [r4, #4]
  4019c6:	f300 8134 	bgt.w	401c32 <_vfiprintf_r+0x902>
  4019ca:	4601      	mov	r1, r0
  4019cc:	3408      	adds	r4, #8
  4019ce:	3001      	adds	r0, #1
  4019d0:	9b05      	ldr	r3, [sp, #20]
  4019d2:	b163      	cbz	r3, 4019ee <_vfiprintf_r+0x6be>
  4019d4:	3202      	adds	r2, #2
  4019d6:	a90c      	add	r1, sp, #48	; 0x30
  4019d8:	2302      	movs	r3, #2
  4019da:	2807      	cmp	r0, #7
  4019dc:	920f      	str	r2, [sp, #60]	; 0x3c
  4019de:	900e      	str	r0, [sp, #56]	; 0x38
  4019e0:	e884 000a 	stmia.w	r4, {r1, r3}
  4019e4:	f300 8134 	bgt.w	401c50 <_vfiprintf_r+0x920>
  4019e8:	4601      	mov	r1, r0
  4019ea:	3408      	adds	r4, #8
  4019ec:	3001      	adds	r0, #1
  4019ee:	9b06      	ldr	r3, [sp, #24]
  4019f0:	2b80      	cmp	r3, #128	; 0x80
  4019f2:	f000 80d4 	beq.w	401b9e <_vfiprintf_r+0x86e>
  4019f6:	ebc9 070c 	rsb	r7, r9, ip
  4019fa:	2f00      	cmp	r7, #0
  4019fc:	dd2b      	ble.n	401a56 <_vfiprintf_r+0x726>
  4019fe:	2f10      	cmp	r7, #16
  401a00:	4daa      	ldr	r5, [pc, #680]	; (401cac <_vfiprintf_r+0x97c>)
  401a02:	dd1f      	ble.n	401a44 <_vfiprintf_r+0x714>
  401a04:	46a6      	mov	lr, r4
  401a06:	2310      	movs	r3, #16
  401a08:	9c01      	ldr	r4, [sp, #4]
  401a0a:	e007      	b.n	401a1c <_vfiprintf_r+0x6ec>
  401a0c:	f101 0c02 	add.w	ip, r1, #2
  401a10:	f10e 0e08 	add.w	lr, lr, #8
  401a14:	4601      	mov	r1, r0
  401a16:	3f10      	subs	r7, #16
  401a18:	2f10      	cmp	r7, #16
  401a1a:	dd11      	ble.n	401a40 <_vfiprintf_r+0x710>
  401a1c:	1c48      	adds	r0, r1, #1
  401a1e:	3210      	adds	r2, #16
  401a20:	2807      	cmp	r0, #7
  401a22:	920f      	str	r2, [sp, #60]	; 0x3c
  401a24:	f8ce 5000 	str.w	r5, [lr]
  401a28:	f8ce 3004 	str.w	r3, [lr, #4]
  401a2c:	900e      	str	r0, [sp, #56]	; 0x38
  401a2e:	dded      	ble.n	401a0c <_vfiprintf_r+0x6dc>
  401a30:	bb6a      	cbnz	r2, 401a8e <_vfiprintf_r+0x75e>
  401a32:	3f10      	subs	r7, #16
  401a34:	2f10      	cmp	r7, #16
  401a36:	f04f 0c01 	mov.w	ip, #1
  401a3a:	4611      	mov	r1, r2
  401a3c:	46d6      	mov	lr, sl
  401a3e:	dced      	bgt.n	401a1c <_vfiprintf_r+0x6ec>
  401a40:	4674      	mov	r4, lr
  401a42:	4660      	mov	r0, ip
  401a44:	443a      	add	r2, r7
  401a46:	2807      	cmp	r0, #7
  401a48:	920f      	str	r2, [sp, #60]	; 0x3c
  401a4a:	e884 00a0 	stmia.w	r4, {r5, r7}
  401a4e:	900e      	str	r0, [sp, #56]	; 0x38
  401a50:	dc3b      	bgt.n	401aca <_vfiprintf_r+0x79a>
  401a52:	3408      	adds	r4, #8
  401a54:	3001      	adds	r0, #1
  401a56:	eb02 0309 	add.w	r3, r2, r9
  401a5a:	9a07      	ldr	r2, [sp, #28]
  401a5c:	930f      	str	r3, [sp, #60]	; 0x3c
  401a5e:	2807      	cmp	r0, #7
  401a60:	e884 0204 	stmia.w	r4, {r2, r9}
  401a64:	900e      	str	r0, [sp, #56]	; 0x38
  401a66:	dd3d      	ble.n	401ae4 <_vfiprintf_r+0x7b4>
  401a68:	2b00      	cmp	r3, #0
  401a6a:	f040 813e 	bne.w	401cea <_vfiprintf_r+0x9ba>
  401a6e:	f018 0f04 	tst.w	r8, #4
  401a72:	930e      	str	r3, [sp, #56]	; 0x38
  401a74:	f040 812f 	bne.w	401cd6 <_vfiprintf_r+0x9a6>
  401a78:	9b02      	ldr	r3, [sp, #8]
  401a7a:	9a03      	ldr	r2, [sp, #12]
  401a7c:	4296      	cmp	r6, r2
  401a7e:	bfac      	ite	ge
  401a80:	199b      	addge	r3, r3, r6
  401a82:	189b      	addlt	r3, r3, r2
  401a84:	9302      	str	r3, [sp, #8]
  401a86:	2300      	movs	r3, #0
  401a88:	930e      	str	r3, [sp, #56]	; 0x38
  401a8a:	4654      	mov	r4, sl
  401a8c:	e482      	b.n	401394 <_vfiprintf_r+0x64>
  401a8e:	4620      	mov	r0, r4
  401a90:	9900      	ldr	r1, [sp, #0]
  401a92:	9305      	str	r3, [sp, #20]
  401a94:	aa0d      	add	r2, sp, #52	; 0x34
  401a96:	f7ff fc0f 	bl	4012b8 <__sprint_r.part.0>
  401a9a:	b968      	cbnz	r0, 401ab8 <_vfiprintf_r+0x788>
  401a9c:	990e      	ldr	r1, [sp, #56]	; 0x38
  401a9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401aa0:	9b05      	ldr	r3, [sp, #20]
  401aa2:	f101 0c01 	add.w	ip, r1, #1
  401aa6:	46d6      	mov	lr, sl
  401aa8:	e7b5      	b.n	401a16 <_vfiprintf_r+0x6e6>
  401aaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401aac:	b123      	cbz	r3, 401ab8 <_vfiprintf_r+0x788>
  401aae:	9801      	ldr	r0, [sp, #4]
  401ab0:	9900      	ldr	r1, [sp, #0]
  401ab2:	aa0d      	add	r2, sp, #52	; 0x34
  401ab4:	f7ff fc00 	bl	4012b8 <__sprint_r.part.0>
  401ab8:	9b00      	ldr	r3, [sp, #0]
  401aba:	899b      	ldrh	r3, [r3, #12]
  401abc:	065b      	lsls	r3, r3, #25
  401abe:	f53f ad22 	bmi.w	401506 <_vfiprintf_r+0x1d6>
  401ac2:	9802      	ldr	r0, [sp, #8]
  401ac4:	b02b      	add	sp, #172	; 0xac
  401ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401aca:	2a00      	cmp	r2, #0
  401acc:	f040 8191 	bne.w	401df2 <_vfiprintf_r+0xac2>
  401ad0:	2201      	movs	r2, #1
  401ad2:	9907      	ldr	r1, [sp, #28]
  401ad4:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
  401ad8:	464b      	mov	r3, r9
  401ada:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401ade:	911a      	str	r1, [sp, #104]	; 0x68
  401ae0:	920e      	str	r2, [sp, #56]	; 0x38
  401ae2:	4654      	mov	r4, sl
  401ae4:	f104 0208 	add.w	r2, r4, #8
  401ae8:	f018 0f04 	tst.w	r8, #4
  401aec:	d039      	beq.n	401b62 <_vfiprintf_r+0x832>
  401aee:	9903      	ldr	r1, [sp, #12]
  401af0:	1b8d      	subs	r5, r1, r6
  401af2:	2d00      	cmp	r5, #0
  401af4:	dd35      	ble.n	401b62 <_vfiprintf_r+0x832>
  401af6:	2d10      	cmp	r5, #16
  401af8:	f340 8202 	ble.w	401f00 <_vfiprintf_r+0xbd0>
  401afc:	980e      	ldr	r0, [sp, #56]	; 0x38
  401afe:	4f6c      	ldr	r7, [pc, #432]	; (401cb0 <_vfiprintf_r+0x980>)
  401b00:	f8dd 8004 	ldr.w	r8, [sp, #4]
  401b04:	f8dd 9000 	ldr.w	r9, [sp]
  401b08:	2410      	movs	r4, #16
  401b0a:	e006      	b.n	401b1a <_vfiprintf_r+0x7ea>
  401b0c:	f100 0e02 	add.w	lr, r0, #2
  401b10:	3208      	adds	r2, #8
  401b12:	4608      	mov	r0, r1
  401b14:	3d10      	subs	r5, #16
  401b16:	2d10      	cmp	r5, #16
  401b18:	dd10      	ble.n	401b3c <_vfiprintf_r+0x80c>
  401b1a:	1c41      	adds	r1, r0, #1
  401b1c:	3310      	adds	r3, #16
  401b1e:	2907      	cmp	r1, #7
  401b20:	930f      	str	r3, [sp, #60]	; 0x3c
  401b22:	6017      	str	r7, [r2, #0]
  401b24:	6054      	str	r4, [r2, #4]
  401b26:	910e      	str	r1, [sp, #56]	; 0x38
  401b28:	ddf0      	ble.n	401b0c <_vfiprintf_r+0x7dc>
  401b2a:	2b00      	cmp	r3, #0
  401b2c:	d12a      	bne.n	401b84 <_vfiprintf_r+0x854>
  401b2e:	3d10      	subs	r5, #16
  401b30:	2d10      	cmp	r5, #16
  401b32:	f04f 0e01 	mov.w	lr, #1
  401b36:	4618      	mov	r0, r3
  401b38:	4652      	mov	r2, sl
  401b3a:	dcee      	bgt.n	401b1a <_vfiprintf_r+0x7ea>
  401b3c:	442b      	add	r3, r5
  401b3e:	f1be 0f07 	cmp.w	lr, #7
  401b42:	930f      	str	r3, [sp, #60]	; 0x3c
  401b44:	6017      	str	r7, [r2, #0]
  401b46:	6055      	str	r5, [r2, #4]
  401b48:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401b4c:	dd09      	ble.n	401b62 <_vfiprintf_r+0x832>
  401b4e:	2b00      	cmp	r3, #0
  401b50:	d092      	beq.n	401a78 <_vfiprintf_r+0x748>
  401b52:	9801      	ldr	r0, [sp, #4]
  401b54:	9900      	ldr	r1, [sp, #0]
  401b56:	aa0d      	add	r2, sp, #52	; 0x34
  401b58:	f7ff fbae 	bl	4012b8 <__sprint_r.part.0>
  401b5c:	2800      	cmp	r0, #0
  401b5e:	d1ab      	bne.n	401ab8 <_vfiprintf_r+0x788>
  401b60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401b62:	9a02      	ldr	r2, [sp, #8]
  401b64:	9903      	ldr	r1, [sp, #12]
  401b66:	428e      	cmp	r6, r1
  401b68:	bfac      	ite	ge
  401b6a:	1992      	addge	r2, r2, r6
  401b6c:	1852      	addlt	r2, r2, r1
  401b6e:	9202      	str	r2, [sp, #8]
  401b70:	2b00      	cmp	r3, #0
  401b72:	d088      	beq.n	401a86 <_vfiprintf_r+0x756>
  401b74:	9801      	ldr	r0, [sp, #4]
  401b76:	9900      	ldr	r1, [sp, #0]
  401b78:	aa0d      	add	r2, sp, #52	; 0x34
  401b7a:	f7ff fb9d 	bl	4012b8 <__sprint_r.part.0>
  401b7e:	2800      	cmp	r0, #0
  401b80:	d081      	beq.n	401a86 <_vfiprintf_r+0x756>
  401b82:	e799      	b.n	401ab8 <_vfiprintf_r+0x788>
  401b84:	4640      	mov	r0, r8
  401b86:	4649      	mov	r1, r9
  401b88:	aa0d      	add	r2, sp, #52	; 0x34
  401b8a:	f7ff fb95 	bl	4012b8 <__sprint_r.part.0>
  401b8e:	2800      	cmp	r0, #0
  401b90:	d192      	bne.n	401ab8 <_vfiprintf_r+0x788>
  401b92:	980e      	ldr	r0, [sp, #56]	; 0x38
  401b94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401b96:	f100 0e01 	add.w	lr, r0, #1
  401b9a:	4652      	mov	r2, sl
  401b9c:	e7ba      	b.n	401b14 <_vfiprintf_r+0x7e4>
  401b9e:	9b03      	ldr	r3, [sp, #12]
  401ba0:	1b9f      	subs	r7, r3, r6
  401ba2:	2f00      	cmp	r7, #0
  401ba4:	f77f af27 	ble.w	4019f6 <_vfiprintf_r+0x6c6>
  401ba8:	2f10      	cmp	r7, #16
  401baa:	4d40      	ldr	r5, [pc, #256]	; (401cac <_vfiprintf_r+0x97c>)
  401bac:	f340 81b4 	ble.w	401f18 <_vfiprintf_r+0xbe8>
  401bb0:	4620      	mov	r0, r4
  401bb2:	2310      	movs	r3, #16
  401bb4:	4664      	mov	r4, ip
  401bb6:	4684      	mov	ip, r0
  401bb8:	e007      	b.n	401bca <_vfiprintf_r+0x89a>
  401bba:	f101 0e02 	add.w	lr, r1, #2
  401bbe:	f10c 0c08 	add.w	ip, ip, #8
  401bc2:	4601      	mov	r1, r0
  401bc4:	3f10      	subs	r7, #16
  401bc6:	2f10      	cmp	r7, #16
  401bc8:	dd11      	ble.n	401bee <_vfiprintf_r+0x8be>
  401bca:	1c48      	adds	r0, r1, #1
  401bcc:	3210      	adds	r2, #16
  401bce:	2807      	cmp	r0, #7
  401bd0:	920f      	str	r2, [sp, #60]	; 0x3c
  401bd2:	f8cc 5000 	str.w	r5, [ip]
  401bd6:	f8cc 3004 	str.w	r3, [ip, #4]
  401bda:	900e      	str	r0, [sp, #56]	; 0x38
  401bdc:	dded      	ble.n	401bba <_vfiprintf_r+0x88a>
  401bde:	b9c2      	cbnz	r2, 401c12 <_vfiprintf_r+0x8e2>
  401be0:	3f10      	subs	r7, #16
  401be2:	2f10      	cmp	r7, #16
  401be4:	f04f 0e01 	mov.w	lr, #1
  401be8:	4611      	mov	r1, r2
  401bea:	46d4      	mov	ip, sl
  401bec:	dced      	bgt.n	401bca <_vfiprintf_r+0x89a>
  401bee:	4663      	mov	r3, ip
  401bf0:	46a4      	mov	ip, r4
  401bf2:	461c      	mov	r4, r3
  401bf4:	443a      	add	r2, r7
  401bf6:	f1be 0f07 	cmp.w	lr, #7
  401bfa:	920f      	str	r2, [sp, #60]	; 0x3c
  401bfc:	e884 00a0 	stmia.w	r4, {r5, r7}
  401c00:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401c04:	f300 80ef 	bgt.w	401de6 <_vfiprintf_r+0xab6>
  401c08:	3408      	adds	r4, #8
  401c0a:	f10e 0001 	add.w	r0, lr, #1
  401c0e:	4671      	mov	r1, lr
  401c10:	e6f1      	b.n	4019f6 <_vfiprintf_r+0x6c6>
  401c12:	9801      	ldr	r0, [sp, #4]
  401c14:	9900      	ldr	r1, [sp, #0]
  401c16:	9305      	str	r3, [sp, #20]
  401c18:	aa0d      	add	r2, sp, #52	; 0x34
  401c1a:	f7ff fb4d 	bl	4012b8 <__sprint_r.part.0>
  401c1e:	2800      	cmp	r0, #0
  401c20:	f47f af4a 	bne.w	401ab8 <_vfiprintf_r+0x788>
  401c24:	990e      	ldr	r1, [sp, #56]	; 0x38
  401c26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c28:	9b05      	ldr	r3, [sp, #20]
  401c2a:	f101 0e01 	add.w	lr, r1, #1
  401c2e:	46d4      	mov	ip, sl
  401c30:	e7c8      	b.n	401bc4 <_vfiprintf_r+0x894>
  401c32:	2a00      	cmp	r2, #0
  401c34:	f040 80c6 	bne.w	401dc4 <_vfiprintf_r+0xa94>
  401c38:	9b05      	ldr	r3, [sp, #20]
  401c3a:	2b00      	cmp	r3, #0
  401c3c:	f000 8086 	beq.w	401d4c <_vfiprintf_r+0xa1c>
  401c40:	aa0c      	add	r2, sp, #48	; 0x30
  401c42:	2302      	movs	r3, #2
  401c44:	921a      	str	r2, [sp, #104]	; 0x68
  401c46:	4608      	mov	r0, r1
  401c48:	931b      	str	r3, [sp, #108]	; 0x6c
  401c4a:	461a      	mov	r2, r3
  401c4c:	4654      	mov	r4, sl
  401c4e:	e6cb      	b.n	4019e8 <_vfiprintf_r+0x6b8>
  401c50:	2a00      	cmp	r2, #0
  401c52:	f040 80a6 	bne.w	401da2 <_vfiprintf_r+0xa72>
  401c56:	2001      	movs	r0, #1
  401c58:	4611      	mov	r1, r2
  401c5a:	4654      	mov	r4, sl
  401c5c:	e6c7      	b.n	4019ee <_vfiprintf_r+0x6be>
  401c5e:	bb03      	cbnz	r3, 401ca2 <_vfiprintf_r+0x972>
  401c60:	f018 0f01 	tst.w	r8, #1
  401c64:	d01d      	beq.n	401ca2 <_vfiprintf_r+0x972>
  401c66:	ab2a      	add	r3, sp, #168	; 0xa8
  401c68:	2230      	movs	r2, #48	; 0x30
  401c6a:	f803 2d41 	strb.w	r2, [r3, #-65]!
  401c6e:	ebc3 090a 	rsb	r9, r3, sl
  401c72:	9307      	str	r3, [sp, #28]
  401c74:	e48e      	b.n	401594 <_vfiprintf_r+0x264>
  401c76:	9809      	ldr	r0, [sp, #36]	; 0x24
  401c78:	46d1      	mov	r9, sl
  401c7a:	0933      	lsrs	r3, r6, #4
  401c7c:	f006 010f 	and.w	r1, r6, #15
  401c80:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401c84:	093a      	lsrs	r2, r7, #4
  401c86:	461e      	mov	r6, r3
  401c88:	4617      	mov	r7, r2
  401c8a:	5c43      	ldrb	r3, [r0, r1]
  401c8c:	f809 3d01 	strb.w	r3, [r9, #-1]!
  401c90:	ea56 0307 	orrs.w	r3, r6, r7
  401c94:	d1f1      	bne.n	401c7a <_vfiprintf_r+0x94a>
  401c96:	464b      	mov	r3, r9
  401c98:	f8cd 901c 	str.w	r9, [sp, #28]
  401c9c:	ebc3 090a 	rsb	r9, r3, sl
  401ca0:	e478      	b.n	401594 <_vfiprintf_r+0x264>
  401ca2:	f8cd a01c 	str.w	sl, [sp, #28]
  401ca6:	e475      	b.n	401594 <_vfiprintf_r+0x264>
  401ca8:	2302      	movs	r3, #2
  401caa:	e444      	b.n	401536 <_vfiprintf_r+0x206>
  401cac:	00404124 	.word	0x00404124
  401cb0:	00404164 	.word	0x00404164
  401cb4:	2a00      	cmp	r2, #0
  401cb6:	f040 80d7 	bne.w	401e68 <_vfiprintf_r+0xb38>
  401cba:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401cbe:	2b00      	cmp	r3, #0
  401cc0:	f000 80ae 	beq.w	401e20 <_vfiprintf_r+0xaf0>
  401cc4:	2301      	movs	r3, #1
  401cc6:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  401cca:	4618      	mov	r0, r3
  401ccc:	931b      	str	r3, [sp, #108]	; 0x6c
  401cce:	461a      	mov	r2, r3
  401cd0:	911a      	str	r1, [sp, #104]	; 0x68
  401cd2:	4654      	mov	r4, sl
  401cd4:	e679      	b.n	4019ca <_vfiprintf_r+0x69a>
  401cd6:	9a03      	ldr	r2, [sp, #12]
  401cd8:	1b95      	subs	r5, r2, r6
  401cda:	2d00      	cmp	r5, #0
  401cdc:	4652      	mov	r2, sl
  401cde:	f73f af0a 	bgt.w	401af6 <_vfiprintf_r+0x7c6>
  401ce2:	e6c9      	b.n	401a78 <_vfiprintf_r+0x748>
  401ce4:	465d      	mov	r5, fp
  401ce6:	f7ff bb7c 	b.w	4013e2 <_vfiprintf_r+0xb2>
  401cea:	9801      	ldr	r0, [sp, #4]
  401cec:	9900      	ldr	r1, [sp, #0]
  401cee:	aa0d      	add	r2, sp, #52	; 0x34
  401cf0:	f7ff fae2 	bl	4012b8 <__sprint_r.part.0>
  401cf4:	2800      	cmp	r0, #0
  401cf6:	f47f aedf 	bne.w	401ab8 <_vfiprintf_r+0x788>
  401cfa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401cfc:	4652      	mov	r2, sl
  401cfe:	e6f3      	b.n	401ae8 <_vfiprintf_r+0x7b8>
  401d00:	9904      	ldr	r1, [sp, #16]
  401d02:	460a      	mov	r2, r1
  401d04:	3204      	adds	r2, #4
  401d06:	680e      	ldr	r6, [r1, #0]
  401d08:	9204      	str	r2, [sp, #16]
  401d0a:	2700      	movs	r7, #0
  401d0c:	e413      	b.n	401536 <_vfiprintf_r+0x206>
  401d0e:	3204      	adds	r2, #4
  401d10:	681e      	ldr	r6, [r3, #0]
  401d12:	9204      	str	r2, [sp, #16]
  401d14:	2301      	movs	r3, #1
  401d16:	2700      	movs	r7, #0
  401d18:	e40d      	b.n	401536 <_vfiprintf_r+0x206>
  401d1a:	6816      	ldr	r6, [r2, #0]
  401d1c:	3204      	adds	r2, #4
  401d1e:	9204      	str	r2, [sp, #16]
  401d20:	2700      	movs	r7, #0
  401d22:	e52d      	b.n	401780 <_vfiprintf_r+0x450>
  401d24:	9a04      	ldr	r2, [sp, #16]
  401d26:	6816      	ldr	r6, [r2, #0]
  401d28:	4613      	mov	r3, r2
  401d2a:	3304      	adds	r3, #4
  401d2c:	17f7      	asrs	r7, r6, #31
  401d2e:	9304      	str	r3, [sp, #16]
  401d30:	4632      	mov	r2, r6
  401d32:	463b      	mov	r3, r7
  401d34:	e4bf      	b.n	4016b6 <_vfiprintf_r+0x386>
  401d36:	9801      	ldr	r0, [sp, #4]
  401d38:	9900      	ldr	r1, [sp, #0]
  401d3a:	aa0d      	add	r2, sp, #52	; 0x34
  401d3c:	f7ff fabc 	bl	4012b8 <__sprint_r.part.0>
  401d40:	2800      	cmp	r0, #0
  401d42:	f47f aeb9 	bne.w	401ab8 <_vfiprintf_r+0x788>
  401d46:	4654      	mov	r4, sl
  401d48:	f7ff bbbe 	b.w	4014c8 <_vfiprintf_r+0x198>
  401d4c:	4608      	mov	r0, r1
  401d4e:	4654      	mov	r4, sl
  401d50:	4611      	mov	r1, r2
  401d52:	e64c      	b.n	4019ee <_vfiprintf_r+0x6be>
  401d54:	46d1      	mov	r9, sl
  401d56:	f8cd c014 	str.w	ip, [sp, #20]
  401d5a:	4630      	mov	r0, r6
  401d5c:	4639      	mov	r1, r7
  401d5e:	220a      	movs	r2, #10
  401d60:	2300      	movs	r3, #0
  401d62:	f001 fe7d 	bl	403a60 <__aeabi_uldivmod>
  401d66:	3230      	adds	r2, #48	; 0x30
  401d68:	4630      	mov	r0, r6
  401d6a:	4639      	mov	r1, r7
  401d6c:	f809 2d01 	strb.w	r2, [r9, #-1]!
  401d70:	2300      	movs	r3, #0
  401d72:	220a      	movs	r2, #10
  401d74:	f001 fe74 	bl	403a60 <__aeabi_uldivmod>
  401d78:	4606      	mov	r6, r0
  401d7a:	460f      	mov	r7, r1
  401d7c:	ea56 0307 	orrs.w	r3, r6, r7
  401d80:	d1eb      	bne.n	401d5a <_vfiprintf_r+0xa2a>
  401d82:	f8dd c014 	ldr.w	ip, [sp, #20]
  401d86:	e786      	b.n	401c96 <_vfiprintf_r+0x966>
  401d88:	2b30      	cmp	r3, #48	; 0x30
  401d8a:	9b07      	ldr	r3, [sp, #28]
  401d8c:	d086      	beq.n	401c9c <_vfiprintf_r+0x96c>
  401d8e:	3b01      	subs	r3, #1
  401d90:	461a      	mov	r2, r3
  401d92:	9307      	str	r3, [sp, #28]
  401d94:	2330      	movs	r3, #48	; 0x30
  401d96:	ebc2 090a 	rsb	r9, r2, sl
  401d9a:	f801 3c01 	strb.w	r3, [r1, #-1]
  401d9e:	f7ff bbf9 	b.w	401594 <_vfiprintf_r+0x264>
  401da2:	9801      	ldr	r0, [sp, #4]
  401da4:	9900      	ldr	r1, [sp, #0]
  401da6:	f8cd c014 	str.w	ip, [sp, #20]
  401daa:	aa0d      	add	r2, sp, #52	; 0x34
  401dac:	f7ff fa84 	bl	4012b8 <__sprint_r.part.0>
  401db0:	2800      	cmp	r0, #0
  401db2:	f47f ae81 	bne.w	401ab8 <_vfiprintf_r+0x788>
  401db6:	990e      	ldr	r1, [sp, #56]	; 0x38
  401db8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401dba:	f8dd c014 	ldr.w	ip, [sp, #20]
  401dbe:	1c48      	adds	r0, r1, #1
  401dc0:	4654      	mov	r4, sl
  401dc2:	e614      	b.n	4019ee <_vfiprintf_r+0x6be>
  401dc4:	9801      	ldr	r0, [sp, #4]
  401dc6:	9900      	ldr	r1, [sp, #0]
  401dc8:	f8cd c020 	str.w	ip, [sp, #32]
  401dcc:	aa0d      	add	r2, sp, #52	; 0x34
  401dce:	f7ff fa73 	bl	4012b8 <__sprint_r.part.0>
  401dd2:	2800      	cmp	r0, #0
  401dd4:	f47f ae70 	bne.w	401ab8 <_vfiprintf_r+0x788>
  401dd8:	990e      	ldr	r1, [sp, #56]	; 0x38
  401dda:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ddc:	f8dd c020 	ldr.w	ip, [sp, #32]
  401de0:	1c48      	adds	r0, r1, #1
  401de2:	4654      	mov	r4, sl
  401de4:	e5f4      	b.n	4019d0 <_vfiprintf_r+0x6a0>
  401de6:	2a00      	cmp	r2, #0
  401de8:	d167      	bne.n	401eba <_vfiprintf_r+0xb8a>
  401dea:	2001      	movs	r0, #1
  401dec:	4611      	mov	r1, r2
  401dee:	4654      	mov	r4, sl
  401df0:	e601      	b.n	4019f6 <_vfiprintf_r+0x6c6>
  401df2:	9801      	ldr	r0, [sp, #4]
  401df4:	9900      	ldr	r1, [sp, #0]
  401df6:	aa0d      	add	r2, sp, #52	; 0x34
  401df8:	f7ff fa5e 	bl	4012b8 <__sprint_r.part.0>
  401dfc:	2800      	cmp	r0, #0
  401dfe:	f47f ae5b 	bne.w	401ab8 <_vfiprintf_r+0x788>
  401e02:	980e      	ldr	r0, [sp, #56]	; 0x38
  401e04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401e06:	3001      	adds	r0, #1
  401e08:	4654      	mov	r4, sl
  401e0a:	e624      	b.n	401a56 <_vfiprintf_r+0x726>
  401e0c:	252d      	movs	r5, #45	; 0x2d
  401e0e:	4276      	negs	r6, r6
  401e10:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  401e14:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
  401e18:	46e1      	mov	r9, ip
  401e1a:	2301      	movs	r3, #1
  401e1c:	f7ff bb91 	b.w	401542 <_vfiprintf_r+0x212>
  401e20:	9b05      	ldr	r3, [sp, #20]
  401e22:	4611      	mov	r1, r2
  401e24:	2001      	movs	r0, #1
  401e26:	4654      	mov	r4, sl
  401e28:	2b00      	cmp	r3, #0
  401e2a:	f43f ade4 	beq.w	4019f6 <_vfiprintf_r+0x6c6>
  401e2e:	aa0c      	add	r2, sp, #48	; 0x30
  401e30:	2302      	movs	r3, #2
  401e32:	e88a 000c 	stmia.w	sl, {r2, r3}
  401e36:	461a      	mov	r2, r3
  401e38:	e5d6      	b.n	4019e8 <_vfiprintf_r+0x6b8>
  401e3a:	f018 0f10 	tst.w	r8, #16
  401e3e:	d10b      	bne.n	401e58 <_vfiprintf_r+0xb28>
  401e40:	f018 0f40 	tst.w	r8, #64	; 0x40
  401e44:	d008      	beq.n	401e58 <_vfiprintf_r+0xb28>
  401e46:	9a04      	ldr	r2, [sp, #16]
  401e48:	6813      	ldr	r3, [r2, #0]
  401e4a:	3204      	adds	r2, #4
  401e4c:	9204      	str	r2, [sp, #16]
  401e4e:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  401e52:	801a      	strh	r2, [r3, #0]
  401e54:	f7ff ba9e 	b.w	401394 <_vfiprintf_r+0x64>
  401e58:	9a04      	ldr	r2, [sp, #16]
  401e5a:	6813      	ldr	r3, [r2, #0]
  401e5c:	3204      	adds	r2, #4
  401e5e:	9204      	str	r2, [sp, #16]
  401e60:	9a02      	ldr	r2, [sp, #8]
  401e62:	601a      	str	r2, [r3, #0]
  401e64:	f7ff ba96 	b.w	401394 <_vfiprintf_r+0x64>
  401e68:	9801      	ldr	r0, [sp, #4]
  401e6a:	9900      	ldr	r1, [sp, #0]
  401e6c:	f8cd c020 	str.w	ip, [sp, #32]
  401e70:	aa0d      	add	r2, sp, #52	; 0x34
  401e72:	f7ff fa21 	bl	4012b8 <__sprint_r.part.0>
  401e76:	2800      	cmp	r0, #0
  401e78:	f47f ae1e 	bne.w	401ab8 <_vfiprintf_r+0x788>
  401e7c:	990e      	ldr	r1, [sp, #56]	; 0x38
  401e7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401e80:	f8dd c020 	ldr.w	ip, [sp, #32]
  401e84:	1c48      	adds	r0, r1, #1
  401e86:	4654      	mov	r4, sl
  401e88:	e591      	b.n	4019ae <_vfiprintf_r+0x67e>
  401e8a:	f048 0820 	orr.w	r8, r8, #32
  401e8e:	f10b 0001 	add.w	r0, fp, #1
  401e92:	f89b 3001 	ldrb.w	r3, [fp, #1]
  401e96:	f7ff bab4 	b.w	401402 <_vfiprintf_r+0xd2>
  401e9a:	426d      	negs	r5, r5
  401e9c:	9304      	str	r3, [sp, #16]
  401e9e:	4658      	mov	r0, fp
  401ea0:	f7ff bbc6 	b.w	401630 <_vfiprintf_r+0x300>
  401ea4:	9807      	ldr	r0, [sp, #28]
  401ea6:	9604      	str	r6, [sp, #16]
  401ea8:	f7ff f9d8 	bl	40125c <strlen>
  401eac:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401eb0:	4681      	mov	r9, r0
  401eb2:	f04f 0c00 	mov.w	ip, #0
  401eb6:	f7ff bb6d 	b.w	401594 <_vfiprintf_r+0x264>
  401eba:	9801      	ldr	r0, [sp, #4]
  401ebc:	9900      	ldr	r1, [sp, #0]
  401ebe:	f8cd c014 	str.w	ip, [sp, #20]
  401ec2:	aa0d      	add	r2, sp, #52	; 0x34
  401ec4:	f7ff f9f8 	bl	4012b8 <__sprint_r.part.0>
  401ec8:	2800      	cmp	r0, #0
  401eca:	f47f adf5 	bne.w	401ab8 <_vfiprintf_r+0x788>
  401ece:	990e      	ldr	r1, [sp, #56]	; 0x38
  401ed0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ed2:	f8dd c014 	ldr.w	ip, [sp, #20]
  401ed6:	1c48      	adds	r0, r1, #1
  401ed8:	4654      	mov	r4, sl
  401eda:	e58c      	b.n	4019f6 <_vfiprintf_r+0x6c6>
  401edc:	990e      	ldr	r1, [sp, #56]	; 0x38
  401ede:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ee0:	4f15      	ldr	r7, [pc, #84]	; (401f38 <_vfiprintf_r+0xc08>)
  401ee2:	3101      	adds	r1, #1
  401ee4:	f7ff bb98 	b.w	401618 <_vfiprintf_r+0x2e8>
  401ee8:	f1bc 0f06 	cmp.w	ip, #6
  401eec:	bf28      	it	cs
  401eee:	f04f 0c06 	movcs.w	ip, #6
  401ef2:	4b12      	ldr	r3, [pc, #72]	; (401f3c <_vfiprintf_r+0xc0c>)
  401ef4:	9604      	str	r6, [sp, #16]
  401ef6:	46e1      	mov	r9, ip
  401ef8:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
  401efc:	9307      	str	r3, [sp, #28]
  401efe:	e460      	b.n	4017c2 <_vfiprintf_r+0x492>
  401f00:	990e      	ldr	r1, [sp, #56]	; 0x38
  401f02:	4f0d      	ldr	r7, [pc, #52]	; (401f38 <_vfiprintf_r+0xc08>)
  401f04:	f101 0e01 	add.w	lr, r1, #1
  401f08:	e618      	b.n	401b3c <_vfiprintf_r+0x80c>
  401f0a:	46e1      	mov	r9, ip
  401f0c:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401f10:	9604      	str	r6, [sp, #16]
  401f12:	4684      	mov	ip, r0
  401f14:	f7ff bb3e 	b.w	401594 <_vfiprintf_r+0x264>
  401f18:	4686      	mov	lr, r0
  401f1a:	e66b      	b.n	401bf4 <_vfiprintf_r+0x8c4>
  401f1c:	9a04      	ldr	r2, [sp, #16]
  401f1e:	f89b 3001 	ldrb.w	r3, [fp, #1]
  401f22:	6816      	ldr	r6, [r2, #0]
  401f24:	3204      	adds	r2, #4
  401f26:	2e00      	cmp	r6, #0
  401f28:	9204      	str	r2, [sp, #16]
  401f2a:	f6bf aa6a 	bge.w	401402 <_vfiprintf_r+0xd2>
  401f2e:	f04f 36ff 	mov.w	r6, #4294967295
  401f32:	f7ff ba66 	b.w	401402 <_vfiprintf_r+0xd2>
  401f36:	bf00      	nop
  401f38:	00404164 	.word	0x00404164
  401f3c:	0040415c 	.word	0x0040415c

00401f40 <__sbprintf>:
  401f40:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  401f44:	460c      	mov	r4, r1
  401f46:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  401f4a:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  401f4e:	69e7      	ldr	r7, [r4, #28]
  401f50:	6e49      	ldr	r1, [r1, #100]	; 0x64
  401f52:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  401f56:	9119      	str	r1, [sp, #100]	; 0x64
  401f58:	ad1a      	add	r5, sp, #104	; 0x68
  401f5a:	f44f 6680 	mov.w	r6, #1024	; 0x400
  401f5e:	f02e 0e02 	bic.w	lr, lr, #2
  401f62:	f04f 0c00 	mov.w	ip, #0
  401f66:	9707      	str	r7, [sp, #28]
  401f68:	4669      	mov	r1, sp
  401f6a:	6a67      	ldr	r7, [r4, #36]	; 0x24
  401f6c:	9500      	str	r5, [sp, #0]
  401f6e:	9504      	str	r5, [sp, #16]
  401f70:	9602      	str	r6, [sp, #8]
  401f72:	9605      	str	r6, [sp, #20]
  401f74:	f8ad e00c 	strh.w	lr, [sp, #12]
  401f78:	f8ad 900e 	strh.w	r9, [sp, #14]
  401f7c:	9709      	str	r7, [sp, #36]	; 0x24
  401f7e:	f8cd c018 	str.w	ip, [sp, #24]
  401f82:	4606      	mov	r6, r0
  401f84:	f7ff f9d4 	bl	401330 <_vfiprintf_r>
  401f88:	1e05      	subs	r5, r0, #0
  401f8a:	db07      	blt.n	401f9c <__sbprintf+0x5c>
  401f8c:	4630      	mov	r0, r6
  401f8e:	4669      	mov	r1, sp
  401f90:	f000 f92e 	bl	4021f0 <_fflush_r>
  401f94:	2800      	cmp	r0, #0
  401f96:	bf18      	it	ne
  401f98:	f04f 35ff 	movne.w	r5, #4294967295
  401f9c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  401fa0:	065b      	lsls	r3, r3, #25
  401fa2:	d503      	bpl.n	401fac <__sbprintf+0x6c>
  401fa4:	89a3      	ldrh	r3, [r4, #12]
  401fa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401faa:	81a3      	strh	r3, [r4, #12]
  401fac:	4628      	mov	r0, r5
  401fae:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  401fb2:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  401fb6:	bf00      	nop

00401fb8 <__swsetup_r>:
  401fb8:	b538      	push	{r3, r4, r5, lr}
  401fba:	4b2f      	ldr	r3, [pc, #188]	; (402078 <__swsetup_r+0xc0>)
  401fbc:	681b      	ldr	r3, [r3, #0]
  401fbe:	4605      	mov	r5, r0
  401fc0:	460c      	mov	r4, r1
  401fc2:	b113      	cbz	r3, 401fca <__swsetup_r+0x12>
  401fc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401fc6:	2a00      	cmp	r2, #0
  401fc8:	d036      	beq.n	402038 <__swsetup_r+0x80>
  401fca:	89a2      	ldrh	r2, [r4, #12]
  401fcc:	b293      	uxth	r3, r2
  401fce:	0718      	lsls	r0, r3, #28
  401fd0:	d50c      	bpl.n	401fec <__swsetup_r+0x34>
  401fd2:	6920      	ldr	r0, [r4, #16]
  401fd4:	b1a8      	cbz	r0, 402002 <__swsetup_r+0x4a>
  401fd6:	f013 0201 	ands.w	r2, r3, #1
  401fda:	d01e      	beq.n	40201a <__swsetup_r+0x62>
  401fdc:	6963      	ldr	r3, [r4, #20]
  401fde:	2200      	movs	r2, #0
  401fe0:	425b      	negs	r3, r3
  401fe2:	61a3      	str	r3, [r4, #24]
  401fe4:	60a2      	str	r2, [r4, #8]
  401fe6:	b1f0      	cbz	r0, 402026 <__swsetup_r+0x6e>
  401fe8:	2000      	movs	r0, #0
  401fea:	bd38      	pop	{r3, r4, r5, pc}
  401fec:	06d9      	lsls	r1, r3, #27
  401fee:	d53b      	bpl.n	402068 <__swsetup_r+0xb0>
  401ff0:	0758      	lsls	r0, r3, #29
  401ff2:	d425      	bmi.n	402040 <__swsetup_r+0x88>
  401ff4:	6920      	ldr	r0, [r4, #16]
  401ff6:	f042 0308 	orr.w	r3, r2, #8
  401ffa:	81a3      	strh	r3, [r4, #12]
  401ffc:	b29b      	uxth	r3, r3
  401ffe:	2800      	cmp	r0, #0
  402000:	d1e9      	bne.n	401fd6 <__swsetup_r+0x1e>
  402002:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402006:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40200a:	d0e4      	beq.n	401fd6 <__swsetup_r+0x1e>
  40200c:	4628      	mov	r0, r5
  40200e:	4621      	mov	r1, r4
  402010:	f000 fcf2 	bl	4029f8 <__smakebuf_r>
  402014:	89a3      	ldrh	r3, [r4, #12]
  402016:	6920      	ldr	r0, [r4, #16]
  402018:	e7dd      	b.n	401fd6 <__swsetup_r+0x1e>
  40201a:	0799      	lsls	r1, r3, #30
  40201c:	bf58      	it	pl
  40201e:	6962      	ldrpl	r2, [r4, #20]
  402020:	60a2      	str	r2, [r4, #8]
  402022:	2800      	cmp	r0, #0
  402024:	d1e0      	bne.n	401fe8 <__swsetup_r+0x30>
  402026:	89a3      	ldrh	r3, [r4, #12]
  402028:	061a      	lsls	r2, r3, #24
  40202a:	d5de      	bpl.n	401fea <__swsetup_r+0x32>
  40202c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402030:	81a3      	strh	r3, [r4, #12]
  402032:	f04f 30ff 	mov.w	r0, #4294967295
  402036:	bd38      	pop	{r3, r4, r5, pc}
  402038:	4618      	mov	r0, r3
  40203a:	f000 f96d 	bl	402318 <__sinit>
  40203e:	e7c4      	b.n	401fca <__swsetup_r+0x12>
  402040:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402042:	b149      	cbz	r1, 402058 <__swsetup_r+0xa0>
  402044:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402048:	4299      	cmp	r1, r3
  40204a:	d003      	beq.n	402054 <__swsetup_r+0x9c>
  40204c:	4628      	mov	r0, r5
  40204e:	f000 fa3b 	bl	4024c8 <_free_r>
  402052:	89a2      	ldrh	r2, [r4, #12]
  402054:	2300      	movs	r3, #0
  402056:	6323      	str	r3, [r4, #48]	; 0x30
  402058:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40205c:	2300      	movs	r3, #0
  40205e:	6920      	ldr	r0, [r4, #16]
  402060:	6063      	str	r3, [r4, #4]
  402062:	b292      	uxth	r2, r2
  402064:	6020      	str	r0, [r4, #0]
  402066:	e7c6      	b.n	401ff6 <__swsetup_r+0x3e>
  402068:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40206c:	2309      	movs	r3, #9
  40206e:	602b      	str	r3, [r5, #0]
  402070:	f04f 30ff 	mov.w	r0, #4294967295
  402074:	81a2      	strh	r2, [r4, #12]
  402076:	bd38      	pop	{r3, r4, r5, pc}
  402078:	20000430 	.word	0x20000430

0040207c <register_fini>:
  40207c:	4b02      	ldr	r3, [pc, #8]	; (402088 <register_fini+0xc>)
  40207e:	b113      	cbz	r3, 402086 <register_fini+0xa>
  402080:	4802      	ldr	r0, [pc, #8]	; (40208c <register_fini+0x10>)
  402082:	f000 b805 	b.w	402090 <atexit>
  402086:	4770      	bx	lr
  402088:	00000000 	.word	0x00000000
  40208c:	0040232d 	.word	0x0040232d

00402090 <atexit>:
  402090:	4601      	mov	r1, r0
  402092:	2000      	movs	r0, #0
  402094:	4602      	mov	r2, r0
  402096:	4603      	mov	r3, r0
  402098:	f001 bbee 	b.w	403878 <__register_exitproc>

0040209c <__sflush_r>:
  40209c:	898b      	ldrh	r3, [r1, #12]
  40209e:	b29a      	uxth	r2, r3
  4020a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4020a4:	460d      	mov	r5, r1
  4020a6:	0711      	lsls	r1, r2, #28
  4020a8:	4680      	mov	r8, r0
  4020aa:	d43c      	bmi.n	402126 <__sflush_r+0x8a>
  4020ac:	686a      	ldr	r2, [r5, #4]
  4020ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4020b2:	2a00      	cmp	r2, #0
  4020b4:	81ab      	strh	r3, [r5, #12]
  4020b6:	dd65      	ble.n	402184 <__sflush_r+0xe8>
  4020b8:	6aae      	ldr	r6, [r5, #40]	; 0x28
  4020ba:	2e00      	cmp	r6, #0
  4020bc:	d04b      	beq.n	402156 <__sflush_r+0xba>
  4020be:	b29b      	uxth	r3, r3
  4020c0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4020c4:	2100      	movs	r1, #0
  4020c6:	b292      	uxth	r2, r2
  4020c8:	f8d8 4000 	ldr.w	r4, [r8]
  4020cc:	f8c8 1000 	str.w	r1, [r8]
  4020d0:	2a00      	cmp	r2, #0
  4020d2:	d05b      	beq.n	40218c <__sflush_r+0xf0>
  4020d4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4020d6:	075f      	lsls	r7, r3, #29
  4020d8:	d505      	bpl.n	4020e6 <__sflush_r+0x4a>
  4020da:	6869      	ldr	r1, [r5, #4]
  4020dc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4020de:	1a52      	subs	r2, r2, r1
  4020e0:	b10b      	cbz	r3, 4020e6 <__sflush_r+0x4a>
  4020e2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4020e4:	1ad2      	subs	r2, r2, r3
  4020e6:	4640      	mov	r0, r8
  4020e8:	69e9      	ldr	r1, [r5, #28]
  4020ea:	2300      	movs	r3, #0
  4020ec:	47b0      	blx	r6
  4020ee:	1c46      	adds	r6, r0, #1
  4020f0:	d056      	beq.n	4021a0 <__sflush_r+0x104>
  4020f2:	89ab      	ldrh	r3, [r5, #12]
  4020f4:	692a      	ldr	r2, [r5, #16]
  4020f6:	602a      	str	r2, [r5, #0]
  4020f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4020fc:	b29b      	uxth	r3, r3
  4020fe:	2200      	movs	r2, #0
  402100:	606a      	str	r2, [r5, #4]
  402102:	04da      	lsls	r2, r3, #19
  402104:	81ab      	strh	r3, [r5, #12]
  402106:	d43b      	bmi.n	402180 <__sflush_r+0xe4>
  402108:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40210a:	f8c8 4000 	str.w	r4, [r8]
  40210e:	b311      	cbz	r1, 402156 <__sflush_r+0xba>
  402110:	f105 0340 	add.w	r3, r5, #64	; 0x40
  402114:	4299      	cmp	r1, r3
  402116:	d002      	beq.n	40211e <__sflush_r+0x82>
  402118:	4640      	mov	r0, r8
  40211a:	f000 f9d5 	bl	4024c8 <_free_r>
  40211e:	2000      	movs	r0, #0
  402120:	6328      	str	r0, [r5, #48]	; 0x30
  402122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402126:	692e      	ldr	r6, [r5, #16]
  402128:	b1ae      	cbz	r6, 402156 <__sflush_r+0xba>
  40212a:	682c      	ldr	r4, [r5, #0]
  40212c:	602e      	str	r6, [r5, #0]
  40212e:	0791      	lsls	r1, r2, #30
  402130:	bf0c      	ite	eq
  402132:	696b      	ldreq	r3, [r5, #20]
  402134:	2300      	movne	r3, #0
  402136:	1ba4      	subs	r4, r4, r6
  402138:	60ab      	str	r3, [r5, #8]
  40213a:	e00a      	b.n	402152 <__sflush_r+0xb6>
  40213c:	4632      	mov	r2, r6
  40213e:	4623      	mov	r3, r4
  402140:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402142:	69e9      	ldr	r1, [r5, #28]
  402144:	4640      	mov	r0, r8
  402146:	47b8      	blx	r7
  402148:	2800      	cmp	r0, #0
  40214a:	eba4 0400 	sub.w	r4, r4, r0
  40214e:	4406      	add	r6, r0
  402150:	dd04      	ble.n	40215c <__sflush_r+0xc0>
  402152:	2c00      	cmp	r4, #0
  402154:	dcf2      	bgt.n	40213c <__sflush_r+0xa0>
  402156:	2000      	movs	r0, #0
  402158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40215c:	89ab      	ldrh	r3, [r5, #12]
  40215e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402162:	81ab      	strh	r3, [r5, #12]
  402164:	f04f 30ff 	mov.w	r0, #4294967295
  402168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40216c:	89ab      	ldrh	r3, [r5, #12]
  40216e:	692a      	ldr	r2, [r5, #16]
  402170:	6069      	str	r1, [r5, #4]
  402172:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402176:	b29b      	uxth	r3, r3
  402178:	81ab      	strh	r3, [r5, #12]
  40217a:	04db      	lsls	r3, r3, #19
  40217c:	602a      	str	r2, [r5, #0]
  40217e:	d5c3      	bpl.n	402108 <__sflush_r+0x6c>
  402180:	6528      	str	r0, [r5, #80]	; 0x50
  402182:	e7c1      	b.n	402108 <__sflush_r+0x6c>
  402184:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402186:	2a00      	cmp	r2, #0
  402188:	dc96      	bgt.n	4020b8 <__sflush_r+0x1c>
  40218a:	e7e4      	b.n	402156 <__sflush_r+0xba>
  40218c:	2301      	movs	r3, #1
  40218e:	4640      	mov	r0, r8
  402190:	69e9      	ldr	r1, [r5, #28]
  402192:	47b0      	blx	r6
  402194:	1c43      	adds	r3, r0, #1
  402196:	4602      	mov	r2, r0
  402198:	d019      	beq.n	4021ce <__sflush_r+0x132>
  40219a:	89ab      	ldrh	r3, [r5, #12]
  40219c:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40219e:	e79a      	b.n	4020d6 <__sflush_r+0x3a>
  4021a0:	f8d8 1000 	ldr.w	r1, [r8]
  4021a4:	2900      	cmp	r1, #0
  4021a6:	d0e1      	beq.n	40216c <__sflush_r+0xd0>
  4021a8:	291d      	cmp	r1, #29
  4021aa:	d007      	beq.n	4021bc <__sflush_r+0x120>
  4021ac:	2916      	cmp	r1, #22
  4021ae:	d005      	beq.n	4021bc <__sflush_r+0x120>
  4021b0:	89ab      	ldrh	r3, [r5, #12]
  4021b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4021b6:	81ab      	strh	r3, [r5, #12]
  4021b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4021bc:	89ab      	ldrh	r3, [r5, #12]
  4021be:	692a      	ldr	r2, [r5, #16]
  4021c0:	602a      	str	r2, [r5, #0]
  4021c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4021c6:	2200      	movs	r2, #0
  4021c8:	81ab      	strh	r3, [r5, #12]
  4021ca:	606a      	str	r2, [r5, #4]
  4021cc:	e79c      	b.n	402108 <__sflush_r+0x6c>
  4021ce:	f8d8 3000 	ldr.w	r3, [r8]
  4021d2:	2b00      	cmp	r3, #0
  4021d4:	d0e1      	beq.n	40219a <__sflush_r+0xfe>
  4021d6:	2b1d      	cmp	r3, #29
  4021d8:	d007      	beq.n	4021ea <__sflush_r+0x14e>
  4021da:	2b16      	cmp	r3, #22
  4021dc:	d005      	beq.n	4021ea <__sflush_r+0x14e>
  4021de:	89ab      	ldrh	r3, [r5, #12]
  4021e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4021e4:	81ab      	strh	r3, [r5, #12]
  4021e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4021ea:	f8c8 4000 	str.w	r4, [r8]
  4021ee:	e7b2      	b.n	402156 <__sflush_r+0xba>

004021f0 <_fflush_r>:
  4021f0:	b510      	push	{r4, lr}
  4021f2:	4604      	mov	r4, r0
  4021f4:	b082      	sub	sp, #8
  4021f6:	b108      	cbz	r0, 4021fc <_fflush_r+0xc>
  4021f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4021fa:	b153      	cbz	r3, 402212 <_fflush_r+0x22>
  4021fc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  402200:	b908      	cbnz	r0, 402206 <_fflush_r+0x16>
  402202:	b002      	add	sp, #8
  402204:	bd10      	pop	{r4, pc}
  402206:	4620      	mov	r0, r4
  402208:	b002      	add	sp, #8
  40220a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40220e:	f7ff bf45 	b.w	40209c <__sflush_r>
  402212:	9101      	str	r1, [sp, #4]
  402214:	f000 f880 	bl	402318 <__sinit>
  402218:	9901      	ldr	r1, [sp, #4]
  40221a:	e7ef      	b.n	4021fc <_fflush_r+0xc>

0040221c <_cleanup_r>:
  40221c:	4901      	ldr	r1, [pc, #4]	; (402224 <_cleanup_r+0x8>)
  40221e:	f000 bbb7 	b.w	402990 <_fwalk_reent>
  402222:	bf00      	nop
  402224:	00403941 	.word	0x00403941

00402228 <__sinit.part.1>:
  402228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40222c:	4b35      	ldr	r3, [pc, #212]	; (402304 <__sinit.part.1+0xdc>)
  40222e:	6845      	ldr	r5, [r0, #4]
  402230:	63c3      	str	r3, [r0, #60]	; 0x3c
  402232:	2400      	movs	r4, #0
  402234:	4607      	mov	r7, r0
  402236:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40223a:	2304      	movs	r3, #4
  40223c:	2103      	movs	r1, #3
  40223e:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  402242:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402246:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40224a:	b083      	sub	sp, #12
  40224c:	602c      	str	r4, [r5, #0]
  40224e:	606c      	str	r4, [r5, #4]
  402250:	60ac      	str	r4, [r5, #8]
  402252:	666c      	str	r4, [r5, #100]	; 0x64
  402254:	81ec      	strh	r4, [r5, #14]
  402256:	612c      	str	r4, [r5, #16]
  402258:	616c      	str	r4, [r5, #20]
  40225a:	61ac      	str	r4, [r5, #24]
  40225c:	81ab      	strh	r3, [r5, #12]
  40225e:	4621      	mov	r1, r4
  402260:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402264:	2208      	movs	r2, #8
  402266:	f7fe fef1 	bl	40104c <memset>
  40226a:	68be      	ldr	r6, [r7, #8]
  40226c:	f8df b098 	ldr.w	fp, [pc, #152]	; 402308 <__sinit.part.1+0xe0>
  402270:	f8df a098 	ldr.w	sl, [pc, #152]	; 40230c <__sinit.part.1+0xe4>
  402274:	f8df 9098 	ldr.w	r9, [pc, #152]	; 402310 <__sinit.part.1+0xe8>
  402278:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402314 <__sinit.part.1+0xec>
  40227c:	f8c5 b020 	str.w	fp, [r5, #32]
  402280:	2301      	movs	r3, #1
  402282:	2209      	movs	r2, #9
  402284:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402288:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40228c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402290:	61ed      	str	r5, [r5, #28]
  402292:	4621      	mov	r1, r4
  402294:	81f3      	strh	r3, [r6, #14]
  402296:	81b2      	strh	r2, [r6, #12]
  402298:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40229c:	6034      	str	r4, [r6, #0]
  40229e:	6074      	str	r4, [r6, #4]
  4022a0:	60b4      	str	r4, [r6, #8]
  4022a2:	6674      	str	r4, [r6, #100]	; 0x64
  4022a4:	6134      	str	r4, [r6, #16]
  4022a6:	6174      	str	r4, [r6, #20]
  4022a8:	61b4      	str	r4, [r6, #24]
  4022aa:	2208      	movs	r2, #8
  4022ac:	9301      	str	r3, [sp, #4]
  4022ae:	f7fe fecd 	bl	40104c <memset>
  4022b2:	68fd      	ldr	r5, [r7, #12]
  4022b4:	61f6      	str	r6, [r6, #28]
  4022b6:	2012      	movs	r0, #18
  4022b8:	2202      	movs	r2, #2
  4022ba:	f8c6 b020 	str.w	fp, [r6, #32]
  4022be:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4022c2:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4022c6:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4022ca:	4621      	mov	r1, r4
  4022cc:	81a8      	strh	r0, [r5, #12]
  4022ce:	81ea      	strh	r2, [r5, #14]
  4022d0:	602c      	str	r4, [r5, #0]
  4022d2:	606c      	str	r4, [r5, #4]
  4022d4:	60ac      	str	r4, [r5, #8]
  4022d6:	666c      	str	r4, [r5, #100]	; 0x64
  4022d8:	612c      	str	r4, [r5, #16]
  4022da:	616c      	str	r4, [r5, #20]
  4022dc:	61ac      	str	r4, [r5, #24]
  4022de:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4022e2:	2208      	movs	r2, #8
  4022e4:	f7fe feb2 	bl	40104c <memset>
  4022e8:	9b01      	ldr	r3, [sp, #4]
  4022ea:	61ed      	str	r5, [r5, #28]
  4022ec:	f8c5 b020 	str.w	fp, [r5, #32]
  4022f0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4022f4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4022f8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4022fc:	63bb      	str	r3, [r7, #56]	; 0x38
  4022fe:	b003      	add	sp, #12
  402300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402304:	0040221d 	.word	0x0040221d
  402308:	004036b5 	.word	0x004036b5
  40230c:	004036d9 	.word	0x004036d9
  402310:	00403711 	.word	0x00403711
  402314:	00403731 	.word	0x00403731

00402318 <__sinit>:
  402318:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40231a:	b103      	cbz	r3, 40231e <__sinit+0x6>
  40231c:	4770      	bx	lr
  40231e:	f7ff bf83 	b.w	402228 <__sinit.part.1>
  402322:	bf00      	nop

00402324 <__sfp_lock_acquire>:
  402324:	4770      	bx	lr
  402326:	bf00      	nop

00402328 <__sfp_lock_release>:
  402328:	4770      	bx	lr
  40232a:	bf00      	nop

0040232c <__libc_fini_array>:
  40232c:	b538      	push	{r3, r4, r5, lr}
  40232e:	4b08      	ldr	r3, [pc, #32]	; (402350 <__libc_fini_array+0x24>)
  402330:	4d08      	ldr	r5, [pc, #32]	; (402354 <__libc_fini_array+0x28>)
  402332:	1aed      	subs	r5, r5, r3
  402334:	10ac      	asrs	r4, r5, #2
  402336:	bf18      	it	ne
  402338:	18ed      	addne	r5, r5, r3
  40233a:	d005      	beq.n	402348 <__libc_fini_array+0x1c>
  40233c:	3c01      	subs	r4, #1
  40233e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  402342:	4798      	blx	r3
  402344:	2c00      	cmp	r4, #0
  402346:	d1f9      	bne.n	40233c <__libc_fini_array+0x10>
  402348:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40234c:	f001 bf1c 	b.w	404188 <_fini>
  402350:	00404194 	.word	0x00404194
  402354:	00404198 	.word	0x00404198

00402358 <__fputwc>:
  402358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40235c:	b082      	sub	sp, #8
  40235e:	4607      	mov	r7, r0
  402360:	460e      	mov	r6, r1
  402362:	4614      	mov	r4, r2
  402364:	f000 fb42 	bl	4029ec <__locale_mb_cur_max>
  402368:	2801      	cmp	r0, #1
  40236a:	d041      	beq.n	4023f0 <__fputwc+0x98>
  40236c:	4638      	mov	r0, r7
  40236e:	a901      	add	r1, sp, #4
  402370:	4632      	mov	r2, r6
  402372:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402376:	f001 fa33 	bl	4037e0 <_wcrtomb_r>
  40237a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40237e:	4680      	mov	r8, r0
  402380:	d02f      	beq.n	4023e2 <__fputwc+0x8a>
  402382:	2800      	cmp	r0, #0
  402384:	d03c      	beq.n	402400 <__fputwc+0xa8>
  402386:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40238a:	2500      	movs	r5, #0
  40238c:	e009      	b.n	4023a2 <__fputwc+0x4a>
  40238e:	6823      	ldr	r3, [r4, #0]
  402390:	7019      	strb	r1, [r3, #0]
  402392:	6823      	ldr	r3, [r4, #0]
  402394:	3301      	adds	r3, #1
  402396:	6023      	str	r3, [r4, #0]
  402398:	3501      	adds	r5, #1
  40239a:	45a8      	cmp	r8, r5
  40239c:	d930      	bls.n	402400 <__fputwc+0xa8>
  40239e:	ab01      	add	r3, sp, #4
  4023a0:	5d59      	ldrb	r1, [r3, r5]
  4023a2:	68a3      	ldr	r3, [r4, #8]
  4023a4:	3b01      	subs	r3, #1
  4023a6:	2b00      	cmp	r3, #0
  4023a8:	60a3      	str	r3, [r4, #8]
  4023aa:	daf0      	bge.n	40238e <__fputwc+0x36>
  4023ac:	69a2      	ldr	r2, [r4, #24]
  4023ae:	4293      	cmp	r3, r2
  4023b0:	db07      	blt.n	4023c2 <__fputwc+0x6a>
  4023b2:	6823      	ldr	r3, [r4, #0]
  4023b4:	7019      	strb	r1, [r3, #0]
  4023b6:	6823      	ldr	r3, [r4, #0]
  4023b8:	7819      	ldrb	r1, [r3, #0]
  4023ba:	290a      	cmp	r1, #10
  4023bc:	f103 0301 	add.w	r3, r3, #1
  4023c0:	d1e9      	bne.n	402396 <__fputwc+0x3e>
  4023c2:	4638      	mov	r0, r7
  4023c4:	4622      	mov	r2, r4
  4023c6:	f001 f9b7 	bl	403738 <__swbuf_r>
  4023ca:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  4023ce:	fab0 f080 	clz	r0, r0
  4023d2:	0940      	lsrs	r0, r0, #5
  4023d4:	2800      	cmp	r0, #0
  4023d6:	d0df      	beq.n	402398 <__fputwc+0x40>
  4023d8:	f04f 30ff 	mov.w	r0, #4294967295
  4023dc:	b002      	add	sp, #8
  4023de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023e2:	89a3      	ldrh	r3, [r4, #12]
  4023e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4023e8:	81a3      	strh	r3, [r4, #12]
  4023ea:	b002      	add	sp, #8
  4023ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023f0:	1e73      	subs	r3, r6, #1
  4023f2:	2bfe      	cmp	r3, #254	; 0xfe
  4023f4:	d8ba      	bhi.n	40236c <__fputwc+0x14>
  4023f6:	b2f1      	uxtb	r1, r6
  4023f8:	4680      	mov	r8, r0
  4023fa:	f88d 1004 	strb.w	r1, [sp, #4]
  4023fe:	e7c4      	b.n	40238a <__fputwc+0x32>
  402400:	4630      	mov	r0, r6
  402402:	b002      	add	sp, #8
  402404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402408 <_fputwc_r>:
  402408:	8993      	ldrh	r3, [r2, #12]
  40240a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40240e:	d10b      	bne.n	402428 <_fputwc_r+0x20>
  402410:	b410      	push	{r4}
  402412:	6e54      	ldr	r4, [r2, #100]	; 0x64
  402414:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402418:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40241c:	6654      	str	r4, [r2, #100]	; 0x64
  40241e:	8193      	strh	r3, [r2, #12]
  402420:	f85d 4b04 	ldr.w	r4, [sp], #4
  402424:	f7ff bf98 	b.w	402358 <__fputwc>
  402428:	f7ff bf96 	b.w	402358 <__fputwc>

0040242c <_malloc_trim_r>:
  40242c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40242e:	4f23      	ldr	r7, [pc, #140]	; (4024bc <_malloc_trim_r+0x90>)
  402430:	460c      	mov	r4, r1
  402432:	4606      	mov	r6, r0
  402434:	f000 ff32 	bl	40329c <__malloc_lock>
  402438:	68bb      	ldr	r3, [r7, #8]
  40243a:	685d      	ldr	r5, [r3, #4]
  40243c:	f025 0503 	bic.w	r5, r5, #3
  402440:	1b29      	subs	r1, r5, r4
  402442:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  402446:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40244a:	f021 010f 	bic.w	r1, r1, #15
  40244e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402452:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402456:	db07      	blt.n	402468 <_malloc_trim_r+0x3c>
  402458:	4630      	mov	r0, r6
  40245a:	2100      	movs	r1, #0
  40245c:	f001 f918 	bl	403690 <_sbrk_r>
  402460:	68bb      	ldr	r3, [r7, #8]
  402462:	442b      	add	r3, r5
  402464:	4298      	cmp	r0, r3
  402466:	d004      	beq.n	402472 <_malloc_trim_r+0x46>
  402468:	4630      	mov	r0, r6
  40246a:	f000 ff19 	bl	4032a0 <__malloc_unlock>
  40246e:	2000      	movs	r0, #0
  402470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402472:	4630      	mov	r0, r6
  402474:	4261      	negs	r1, r4
  402476:	f001 f90b 	bl	403690 <_sbrk_r>
  40247a:	3001      	adds	r0, #1
  40247c:	d00d      	beq.n	40249a <_malloc_trim_r+0x6e>
  40247e:	4b10      	ldr	r3, [pc, #64]	; (4024c0 <_malloc_trim_r+0x94>)
  402480:	68ba      	ldr	r2, [r7, #8]
  402482:	6819      	ldr	r1, [r3, #0]
  402484:	1b2d      	subs	r5, r5, r4
  402486:	f045 0501 	orr.w	r5, r5, #1
  40248a:	4630      	mov	r0, r6
  40248c:	1b09      	subs	r1, r1, r4
  40248e:	6055      	str	r5, [r2, #4]
  402490:	6019      	str	r1, [r3, #0]
  402492:	f000 ff05 	bl	4032a0 <__malloc_unlock>
  402496:	2001      	movs	r0, #1
  402498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40249a:	4630      	mov	r0, r6
  40249c:	2100      	movs	r1, #0
  40249e:	f001 f8f7 	bl	403690 <_sbrk_r>
  4024a2:	68ba      	ldr	r2, [r7, #8]
  4024a4:	1a83      	subs	r3, r0, r2
  4024a6:	2b0f      	cmp	r3, #15
  4024a8:	ddde      	ble.n	402468 <_malloc_trim_r+0x3c>
  4024aa:	4c06      	ldr	r4, [pc, #24]	; (4024c4 <_malloc_trim_r+0x98>)
  4024ac:	4904      	ldr	r1, [pc, #16]	; (4024c0 <_malloc_trim_r+0x94>)
  4024ae:	6824      	ldr	r4, [r4, #0]
  4024b0:	f043 0301 	orr.w	r3, r3, #1
  4024b4:	1b00      	subs	r0, r0, r4
  4024b6:	6053      	str	r3, [r2, #4]
  4024b8:	6008      	str	r0, [r1, #0]
  4024ba:	e7d5      	b.n	402468 <_malloc_trim_r+0x3c>
  4024bc:	20000458 	.word	0x20000458
  4024c0:	20000918 	.word	0x20000918
  4024c4:	20000864 	.word	0x20000864

004024c8 <_free_r>:
  4024c8:	2900      	cmp	r1, #0
  4024ca:	d04e      	beq.n	40256a <_free_r+0xa2>
  4024cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4024d0:	460c      	mov	r4, r1
  4024d2:	4680      	mov	r8, r0
  4024d4:	f000 fee2 	bl	40329c <__malloc_lock>
  4024d8:	f854 7c04 	ldr.w	r7, [r4, #-4]
  4024dc:	4962      	ldr	r1, [pc, #392]	; (402668 <_free_r+0x1a0>)
  4024de:	f027 0201 	bic.w	r2, r7, #1
  4024e2:	f1a4 0508 	sub.w	r5, r4, #8
  4024e6:	18ab      	adds	r3, r5, r2
  4024e8:	688e      	ldr	r6, [r1, #8]
  4024ea:	6858      	ldr	r0, [r3, #4]
  4024ec:	429e      	cmp	r6, r3
  4024ee:	f020 0003 	bic.w	r0, r0, #3
  4024f2:	d05a      	beq.n	4025aa <_free_r+0xe2>
  4024f4:	07fe      	lsls	r6, r7, #31
  4024f6:	6058      	str	r0, [r3, #4]
  4024f8:	d40b      	bmi.n	402512 <_free_r+0x4a>
  4024fa:	f854 7c08 	ldr.w	r7, [r4, #-8]
  4024fe:	1bed      	subs	r5, r5, r7
  402500:	f101 0e08 	add.w	lr, r1, #8
  402504:	68ac      	ldr	r4, [r5, #8]
  402506:	4574      	cmp	r4, lr
  402508:	443a      	add	r2, r7
  40250a:	d067      	beq.n	4025dc <_free_r+0x114>
  40250c:	68ef      	ldr	r7, [r5, #12]
  40250e:	60e7      	str	r7, [r4, #12]
  402510:	60bc      	str	r4, [r7, #8]
  402512:	181c      	adds	r4, r3, r0
  402514:	6864      	ldr	r4, [r4, #4]
  402516:	07e4      	lsls	r4, r4, #31
  402518:	d40c      	bmi.n	402534 <_free_r+0x6c>
  40251a:	4f54      	ldr	r7, [pc, #336]	; (40266c <_free_r+0x1a4>)
  40251c:	689c      	ldr	r4, [r3, #8]
  40251e:	42bc      	cmp	r4, r7
  402520:	4402      	add	r2, r0
  402522:	d07c      	beq.n	40261e <_free_r+0x156>
  402524:	68d8      	ldr	r0, [r3, #12]
  402526:	60e0      	str	r0, [r4, #12]
  402528:	f042 0301 	orr.w	r3, r2, #1
  40252c:	6084      	str	r4, [r0, #8]
  40252e:	606b      	str	r3, [r5, #4]
  402530:	50aa      	str	r2, [r5, r2]
  402532:	e003      	b.n	40253c <_free_r+0x74>
  402534:	f042 0301 	orr.w	r3, r2, #1
  402538:	606b      	str	r3, [r5, #4]
  40253a:	50aa      	str	r2, [r5, r2]
  40253c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402540:	d214      	bcs.n	40256c <_free_r+0xa4>
  402542:	08d2      	lsrs	r2, r2, #3
  402544:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  402548:	6848      	ldr	r0, [r1, #4]
  40254a:	689f      	ldr	r7, [r3, #8]
  40254c:	60af      	str	r7, [r5, #8]
  40254e:	1092      	asrs	r2, r2, #2
  402550:	2401      	movs	r4, #1
  402552:	fa04 f202 	lsl.w	r2, r4, r2
  402556:	4310      	orrs	r0, r2
  402558:	60eb      	str	r3, [r5, #12]
  40255a:	6048      	str	r0, [r1, #4]
  40255c:	609d      	str	r5, [r3, #8]
  40255e:	60fd      	str	r5, [r7, #12]
  402560:	4640      	mov	r0, r8
  402562:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402566:	f000 be9b 	b.w	4032a0 <__malloc_unlock>
  40256a:	4770      	bx	lr
  40256c:	0a53      	lsrs	r3, r2, #9
  40256e:	2b04      	cmp	r3, #4
  402570:	d847      	bhi.n	402602 <_free_r+0x13a>
  402572:	0993      	lsrs	r3, r2, #6
  402574:	f103 0438 	add.w	r4, r3, #56	; 0x38
  402578:	0060      	lsls	r0, r4, #1
  40257a:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  40257e:	493a      	ldr	r1, [pc, #232]	; (402668 <_free_r+0x1a0>)
  402580:	6883      	ldr	r3, [r0, #8]
  402582:	4283      	cmp	r3, r0
  402584:	d043      	beq.n	40260e <_free_r+0x146>
  402586:	6859      	ldr	r1, [r3, #4]
  402588:	f021 0103 	bic.w	r1, r1, #3
  40258c:	4291      	cmp	r1, r2
  40258e:	d902      	bls.n	402596 <_free_r+0xce>
  402590:	689b      	ldr	r3, [r3, #8]
  402592:	4298      	cmp	r0, r3
  402594:	d1f7      	bne.n	402586 <_free_r+0xbe>
  402596:	68da      	ldr	r2, [r3, #12]
  402598:	60ea      	str	r2, [r5, #12]
  40259a:	60ab      	str	r3, [r5, #8]
  40259c:	4640      	mov	r0, r8
  40259e:	6095      	str	r5, [r2, #8]
  4025a0:	60dd      	str	r5, [r3, #12]
  4025a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4025a6:	f000 be7b 	b.w	4032a0 <__malloc_unlock>
  4025aa:	07ff      	lsls	r7, r7, #31
  4025ac:	4402      	add	r2, r0
  4025ae:	d407      	bmi.n	4025c0 <_free_r+0xf8>
  4025b0:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4025b4:	1aed      	subs	r5, r5, r3
  4025b6:	441a      	add	r2, r3
  4025b8:	68a8      	ldr	r0, [r5, #8]
  4025ba:	68eb      	ldr	r3, [r5, #12]
  4025bc:	60c3      	str	r3, [r0, #12]
  4025be:	6098      	str	r0, [r3, #8]
  4025c0:	4b2b      	ldr	r3, [pc, #172]	; (402670 <_free_r+0x1a8>)
  4025c2:	681b      	ldr	r3, [r3, #0]
  4025c4:	f042 0001 	orr.w	r0, r2, #1
  4025c8:	429a      	cmp	r2, r3
  4025ca:	6068      	str	r0, [r5, #4]
  4025cc:	608d      	str	r5, [r1, #8]
  4025ce:	d3c7      	bcc.n	402560 <_free_r+0x98>
  4025d0:	4b28      	ldr	r3, [pc, #160]	; (402674 <_free_r+0x1ac>)
  4025d2:	4640      	mov	r0, r8
  4025d4:	6819      	ldr	r1, [r3, #0]
  4025d6:	f7ff ff29 	bl	40242c <_malloc_trim_r>
  4025da:	e7c1      	b.n	402560 <_free_r+0x98>
  4025dc:	1819      	adds	r1, r3, r0
  4025de:	6849      	ldr	r1, [r1, #4]
  4025e0:	07c9      	lsls	r1, r1, #31
  4025e2:	d409      	bmi.n	4025f8 <_free_r+0x130>
  4025e4:	68d9      	ldr	r1, [r3, #12]
  4025e6:	689b      	ldr	r3, [r3, #8]
  4025e8:	4402      	add	r2, r0
  4025ea:	f042 0001 	orr.w	r0, r2, #1
  4025ee:	60d9      	str	r1, [r3, #12]
  4025f0:	608b      	str	r3, [r1, #8]
  4025f2:	6068      	str	r0, [r5, #4]
  4025f4:	50aa      	str	r2, [r5, r2]
  4025f6:	e7b3      	b.n	402560 <_free_r+0x98>
  4025f8:	f042 0301 	orr.w	r3, r2, #1
  4025fc:	606b      	str	r3, [r5, #4]
  4025fe:	50aa      	str	r2, [r5, r2]
  402600:	e7ae      	b.n	402560 <_free_r+0x98>
  402602:	2b14      	cmp	r3, #20
  402604:	d814      	bhi.n	402630 <_free_r+0x168>
  402606:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  40260a:	0060      	lsls	r0, r4, #1
  40260c:	e7b5      	b.n	40257a <_free_r+0xb2>
  40260e:	684a      	ldr	r2, [r1, #4]
  402610:	10a4      	asrs	r4, r4, #2
  402612:	2001      	movs	r0, #1
  402614:	40a0      	lsls	r0, r4
  402616:	4302      	orrs	r2, r0
  402618:	604a      	str	r2, [r1, #4]
  40261a:	461a      	mov	r2, r3
  40261c:	e7bc      	b.n	402598 <_free_r+0xd0>
  40261e:	f042 0301 	orr.w	r3, r2, #1
  402622:	614d      	str	r5, [r1, #20]
  402624:	610d      	str	r5, [r1, #16]
  402626:	60ec      	str	r4, [r5, #12]
  402628:	60ac      	str	r4, [r5, #8]
  40262a:	606b      	str	r3, [r5, #4]
  40262c:	50aa      	str	r2, [r5, r2]
  40262e:	e797      	b.n	402560 <_free_r+0x98>
  402630:	2b54      	cmp	r3, #84	; 0x54
  402632:	d804      	bhi.n	40263e <_free_r+0x176>
  402634:	0b13      	lsrs	r3, r2, #12
  402636:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  40263a:	0060      	lsls	r0, r4, #1
  40263c:	e79d      	b.n	40257a <_free_r+0xb2>
  40263e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  402642:	d804      	bhi.n	40264e <_free_r+0x186>
  402644:	0bd3      	lsrs	r3, r2, #15
  402646:	f103 0477 	add.w	r4, r3, #119	; 0x77
  40264a:	0060      	lsls	r0, r4, #1
  40264c:	e795      	b.n	40257a <_free_r+0xb2>
  40264e:	f240 5054 	movw	r0, #1364	; 0x554
  402652:	4283      	cmp	r3, r0
  402654:	d804      	bhi.n	402660 <_free_r+0x198>
  402656:	0c93      	lsrs	r3, r2, #18
  402658:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  40265c:	0060      	lsls	r0, r4, #1
  40265e:	e78c      	b.n	40257a <_free_r+0xb2>
  402660:	20fc      	movs	r0, #252	; 0xfc
  402662:	247e      	movs	r4, #126	; 0x7e
  402664:	e789      	b.n	40257a <_free_r+0xb2>
  402666:	bf00      	nop
  402668:	20000458 	.word	0x20000458
  40266c:	20000460 	.word	0x20000460
  402670:	20000860 	.word	0x20000860
  402674:	20000914 	.word	0x20000914

00402678 <__sfvwrite_r>:
  402678:	6893      	ldr	r3, [r2, #8]
  40267a:	2b00      	cmp	r3, #0
  40267c:	d07a      	beq.n	402774 <__sfvwrite_r+0xfc>
  40267e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402682:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  402686:	f01e 0f08 	tst.w	lr, #8
  40268a:	b083      	sub	sp, #12
  40268c:	460c      	mov	r4, r1
  40268e:	4681      	mov	r9, r0
  402690:	4616      	mov	r6, r2
  402692:	d026      	beq.n	4026e2 <__sfvwrite_r+0x6a>
  402694:	690b      	ldr	r3, [r1, #16]
  402696:	b323      	cbz	r3, 4026e2 <__sfvwrite_r+0x6a>
  402698:	f00e 0802 	and.w	r8, lr, #2
  40269c:	fa1f f088 	uxth.w	r0, r8
  4026a0:	6835      	ldr	r5, [r6, #0]
  4026a2:	b370      	cbz	r0, 402702 <__sfvwrite_r+0x8a>
  4026a4:	f04f 0a00 	mov.w	sl, #0
  4026a8:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 40298c <__sfvwrite_r+0x314>
  4026ac:	46d0      	mov	r8, sl
  4026ae:	45d8      	cmp	r8, fp
  4026b0:	4643      	mov	r3, r8
  4026b2:	4652      	mov	r2, sl
  4026b4:	bf28      	it	cs
  4026b6:	465b      	movcs	r3, fp
  4026b8:	4648      	mov	r0, r9
  4026ba:	f1b8 0f00 	cmp.w	r8, #0
  4026be:	d053      	beq.n	402768 <__sfvwrite_r+0xf0>
  4026c0:	69e1      	ldr	r1, [r4, #28]
  4026c2:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4026c4:	47b8      	blx	r7
  4026c6:	2800      	cmp	r0, #0
  4026c8:	dd73      	ble.n	4027b2 <__sfvwrite_r+0x13a>
  4026ca:	68b3      	ldr	r3, [r6, #8]
  4026cc:	1a1b      	subs	r3, r3, r0
  4026ce:	4482      	add	sl, r0
  4026d0:	ebc0 0808 	rsb	r8, r0, r8
  4026d4:	60b3      	str	r3, [r6, #8]
  4026d6:	2b00      	cmp	r3, #0
  4026d8:	d1e9      	bne.n	4026ae <__sfvwrite_r+0x36>
  4026da:	2000      	movs	r0, #0
  4026dc:	b003      	add	sp, #12
  4026de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4026e2:	4648      	mov	r0, r9
  4026e4:	4621      	mov	r1, r4
  4026e6:	f7ff fc67 	bl	401fb8 <__swsetup_r>
  4026ea:	2800      	cmp	r0, #0
  4026ec:	f040 8145 	bne.w	40297a <__sfvwrite_r+0x302>
  4026f0:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4026f4:	6835      	ldr	r5, [r6, #0]
  4026f6:	f00e 0802 	and.w	r8, lr, #2
  4026fa:	fa1f f088 	uxth.w	r0, r8
  4026fe:	2800      	cmp	r0, #0
  402700:	d1d0      	bne.n	4026a4 <__sfvwrite_r+0x2c>
  402702:	f01e 0b01 	ands.w	fp, lr, #1
  402706:	d15d      	bne.n	4027c4 <__sfvwrite_r+0x14c>
  402708:	46d8      	mov	r8, fp
  40270a:	f1b8 0f00 	cmp.w	r8, #0
  40270e:	d025      	beq.n	40275c <__sfvwrite_r+0xe4>
  402710:	f41e 7f00 	tst.w	lr, #512	; 0x200
  402714:	68a7      	ldr	r7, [r4, #8]
  402716:	d02f      	beq.n	402778 <__sfvwrite_r+0x100>
  402718:	45b8      	cmp	r8, r7
  40271a:	46ba      	mov	sl, r7
  40271c:	f0c0 80a9 	bcc.w	402872 <__sfvwrite_r+0x1fa>
  402720:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  402724:	f040 80b6 	bne.w	402894 <__sfvwrite_r+0x21c>
  402728:	6820      	ldr	r0, [r4, #0]
  40272a:	4652      	mov	r2, sl
  40272c:	4659      	mov	r1, fp
  40272e:	f000 fd51 	bl	4031d4 <memmove>
  402732:	68a0      	ldr	r0, [r4, #8]
  402734:	6822      	ldr	r2, [r4, #0]
  402736:	1bc0      	subs	r0, r0, r7
  402738:	eb02 030a 	add.w	r3, r2, sl
  40273c:	60a0      	str	r0, [r4, #8]
  40273e:	6023      	str	r3, [r4, #0]
  402740:	4640      	mov	r0, r8
  402742:	68b3      	ldr	r3, [r6, #8]
  402744:	1a1b      	subs	r3, r3, r0
  402746:	4483      	add	fp, r0
  402748:	ebc0 0808 	rsb	r8, r0, r8
  40274c:	60b3      	str	r3, [r6, #8]
  40274e:	2b00      	cmp	r3, #0
  402750:	d0c3      	beq.n	4026da <__sfvwrite_r+0x62>
  402752:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  402756:	f1b8 0f00 	cmp.w	r8, #0
  40275a:	d1d9      	bne.n	402710 <__sfvwrite_r+0x98>
  40275c:	f8d5 b000 	ldr.w	fp, [r5]
  402760:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402764:	3508      	adds	r5, #8
  402766:	e7d0      	b.n	40270a <__sfvwrite_r+0x92>
  402768:	f8d5 a000 	ldr.w	sl, [r5]
  40276c:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402770:	3508      	adds	r5, #8
  402772:	e79c      	b.n	4026ae <__sfvwrite_r+0x36>
  402774:	2000      	movs	r0, #0
  402776:	4770      	bx	lr
  402778:	6820      	ldr	r0, [r4, #0]
  40277a:	6923      	ldr	r3, [r4, #16]
  40277c:	4298      	cmp	r0, r3
  40277e:	d803      	bhi.n	402788 <__sfvwrite_r+0x110>
  402780:	6962      	ldr	r2, [r4, #20]
  402782:	4590      	cmp	r8, r2
  402784:	f080 80b9 	bcs.w	4028fa <__sfvwrite_r+0x282>
  402788:	4547      	cmp	r7, r8
  40278a:	bf28      	it	cs
  40278c:	4647      	movcs	r7, r8
  40278e:	463a      	mov	r2, r7
  402790:	4659      	mov	r1, fp
  402792:	f000 fd1f 	bl	4031d4 <memmove>
  402796:	68a3      	ldr	r3, [r4, #8]
  402798:	6822      	ldr	r2, [r4, #0]
  40279a:	1bdb      	subs	r3, r3, r7
  40279c:	443a      	add	r2, r7
  40279e:	60a3      	str	r3, [r4, #8]
  4027a0:	6022      	str	r2, [r4, #0]
  4027a2:	2b00      	cmp	r3, #0
  4027a4:	d14a      	bne.n	40283c <__sfvwrite_r+0x1c4>
  4027a6:	4648      	mov	r0, r9
  4027a8:	4621      	mov	r1, r4
  4027aa:	f7ff fd21 	bl	4021f0 <_fflush_r>
  4027ae:	2800      	cmp	r0, #0
  4027b0:	d044      	beq.n	40283c <__sfvwrite_r+0x1c4>
  4027b2:	89a3      	ldrh	r3, [r4, #12]
  4027b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4027b8:	f04f 30ff 	mov.w	r0, #4294967295
  4027bc:	81a3      	strh	r3, [r4, #12]
  4027be:	b003      	add	sp, #12
  4027c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4027c4:	4680      	mov	r8, r0
  4027c6:	9000      	str	r0, [sp, #0]
  4027c8:	4683      	mov	fp, r0
  4027ca:	4682      	mov	sl, r0
  4027cc:	f1ba 0f00 	cmp.w	sl, #0
  4027d0:	d02c      	beq.n	40282c <__sfvwrite_r+0x1b4>
  4027d2:	9b00      	ldr	r3, [sp, #0]
  4027d4:	2b00      	cmp	r3, #0
  4027d6:	d050      	beq.n	40287a <__sfvwrite_r+0x202>
  4027d8:	6820      	ldr	r0, [r4, #0]
  4027da:	6921      	ldr	r1, [r4, #16]
  4027dc:	f8d4 e008 	ldr.w	lr, [r4, #8]
  4027e0:	6962      	ldr	r2, [r4, #20]
  4027e2:	45d0      	cmp	r8, sl
  4027e4:	4643      	mov	r3, r8
  4027e6:	bf28      	it	cs
  4027e8:	4653      	movcs	r3, sl
  4027ea:	4288      	cmp	r0, r1
  4027ec:	461f      	mov	r7, r3
  4027ee:	d904      	bls.n	4027fa <__sfvwrite_r+0x182>
  4027f0:	eb0e 0c02 	add.w	ip, lr, r2
  4027f4:	4563      	cmp	r3, ip
  4027f6:	f300 8092 	bgt.w	40291e <__sfvwrite_r+0x2a6>
  4027fa:	4293      	cmp	r3, r2
  4027fc:	db20      	blt.n	402840 <__sfvwrite_r+0x1c8>
  4027fe:	4613      	mov	r3, r2
  402800:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402802:	69e1      	ldr	r1, [r4, #28]
  402804:	4648      	mov	r0, r9
  402806:	465a      	mov	r2, fp
  402808:	47b8      	blx	r7
  40280a:	1e07      	subs	r7, r0, #0
  40280c:	ddd1      	ble.n	4027b2 <__sfvwrite_r+0x13a>
  40280e:	ebb8 0807 	subs.w	r8, r8, r7
  402812:	d025      	beq.n	402860 <__sfvwrite_r+0x1e8>
  402814:	68b3      	ldr	r3, [r6, #8]
  402816:	1bdb      	subs	r3, r3, r7
  402818:	44bb      	add	fp, r7
  40281a:	ebc7 0a0a 	rsb	sl, r7, sl
  40281e:	60b3      	str	r3, [r6, #8]
  402820:	2b00      	cmp	r3, #0
  402822:	f43f af5a 	beq.w	4026da <__sfvwrite_r+0x62>
  402826:	f1ba 0f00 	cmp.w	sl, #0
  40282a:	d1d2      	bne.n	4027d2 <__sfvwrite_r+0x15a>
  40282c:	2300      	movs	r3, #0
  40282e:	f8d5 b000 	ldr.w	fp, [r5]
  402832:	f8d5 a004 	ldr.w	sl, [r5, #4]
  402836:	9300      	str	r3, [sp, #0]
  402838:	3508      	adds	r5, #8
  40283a:	e7c7      	b.n	4027cc <__sfvwrite_r+0x154>
  40283c:	4638      	mov	r0, r7
  40283e:	e780      	b.n	402742 <__sfvwrite_r+0xca>
  402840:	461a      	mov	r2, r3
  402842:	4659      	mov	r1, fp
  402844:	9301      	str	r3, [sp, #4]
  402846:	f000 fcc5 	bl	4031d4 <memmove>
  40284a:	68a2      	ldr	r2, [r4, #8]
  40284c:	6821      	ldr	r1, [r4, #0]
  40284e:	9b01      	ldr	r3, [sp, #4]
  402850:	ebb8 0807 	subs.w	r8, r8, r7
  402854:	eba2 0203 	sub.w	r2, r2, r3
  402858:	440b      	add	r3, r1
  40285a:	60a2      	str	r2, [r4, #8]
  40285c:	6023      	str	r3, [r4, #0]
  40285e:	d1d9      	bne.n	402814 <__sfvwrite_r+0x19c>
  402860:	4648      	mov	r0, r9
  402862:	4621      	mov	r1, r4
  402864:	f7ff fcc4 	bl	4021f0 <_fflush_r>
  402868:	2800      	cmp	r0, #0
  40286a:	d1a2      	bne.n	4027b2 <__sfvwrite_r+0x13a>
  40286c:	f8cd 8000 	str.w	r8, [sp]
  402870:	e7d0      	b.n	402814 <__sfvwrite_r+0x19c>
  402872:	6820      	ldr	r0, [r4, #0]
  402874:	4647      	mov	r7, r8
  402876:	46c2      	mov	sl, r8
  402878:	e757      	b.n	40272a <__sfvwrite_r+0xb2>
  40287a:	4658      	mov	r0, fp
  40287c:	210a      	movs	r1, #10
  40287e:	4652      	mov	r2, sl
  402880:	f000 fbc4 	bl	40300c <memchr>
  402884:	2800      	cmp	r0, #0
  402886:	d073      	beq.n	402970 <__sfvwrite_r+0x2f8>
  402888:	3001      	adds	r0, #1
  40288a:	2301      	movs	r3, #1
  40288c:	ebcb 0800 	rsb	r8, fp, r0
  402890:	9300      	str	r3, [sp, #0]
  402892:	e7a1      	b.n	4027d8 <__sfvwrite_r+0x160>
  402894:	6967      	ldr	r7, [r4, #20]
  402896:	6921      	ldr	r1, [r4, #16]
  402898:	6823      	ldr	r3, [r4, #0]
  40289a:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40289e:	1a5b      	subs	r3, r3, r1
  4028a0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  4028a4:	1c58      	adds	r0, r3, #1
  4028a6:	107f      	asrs	r7, r7, #1
  4028a8:	4440      	add	r0, r8
  4028aa:	4287      	cmp	r7, r0
  4028ac:	463a      	mov	r2, r7
  4028ae:	bf3c      	itt	cc
  4028b0:	4607      	movcc	r7, r0
  4028b2:	463a      	movcc	r2, r7
  4028b4:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  4028b8:	9300      	str	r3, [sp, #0]
  4028ba:	d046      	beq.n	40294a <__sfvwrite_r+0x2d2>
  4028bc:	4611      	mov	r1, r2
  4028be:	4648      	mov	r0, r9
  4028c0:	f000 f912 	bl	402ae8 <_malloc_r>
  4028c4:	9b00      	ldr	r3, [sp, #0]
  4028c6:	4682      	mov	sl, r0
  4028c8:	2800      	cmp	r0, #0
  4028ca:	d059      	beq.n	402980 <__sfvwrite_r+0x308>
  4028cc:	461a      	mov	r2, r3
  4028ce:	6921      	ldr	r1, [r4, #16]
  4028d0:	9300      	str	r3, [sp, #0]
  4028d2:	f000 fbe5 	bl	4030a0 <memcpy>
  4028d6:	89a2      	ldrh	r2, [r4, #12]
  4028d8:	9b00      	ldr	r3, [sp, #0]
  4028da:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4028de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4028e2:	81a2      	strh	r2, [r4, #12]
  4028e4:	eb0a 0003 	add.w	r0, sl, r3
  4028e8:	1afb      	subs	r3, r7, r3
  4028ea:	f8c4 a010 	str.w	sl, [r4, #16]
  4028ee:	6167      	str	r7, [r4, #20]
  4028f0:	6020      	str	r0, [r4, #0]
  4028f2:	60a3      	str	r3, [r4, #8]
  4028f4:	4647      	mov	r7, r8
  4028f6:	46c2      	mov	sl, r8
  4028f8:	e717      	b.n	40272a <__sfvwrite_r+0xb2>
  4028fa:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  4028fe:	4543      	cmp	r3, r8
  402900:	bf28      	it	cs
  402902:	4643      	movcs	r3, r8
  402904:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402906:	fb93 f3f2 	sdiv	r3, r3, r2
  40290a:	4648      	mov	r0, r9
  40290c:	fb03 f302 	mul.w	r3, r3, r2
  402910:	69e1      	ldr	r1, [r4, #28]
  402912:	465a      	mov	r2, fp
  402914:	47b8      	blx	r7
  402916:	2800      	cmp	r0, #0
  402918:	f73f af13 	bgt.w	402742 <__sfvwrite_r+0xca>
  40291c:	e749      	b.n	4027b2 <__sfvwrite_r+0x13a>
  40291e:	4662      	mov	r2, ip
  402920:	4659      	mov	r1, fp
  402922:	f8cd c004 	str.w	ip, [sp, #4]
  402926:	f000 fc55 	bl	4031d4 <memmove>
  40292a:	6823      	ldr	r3, [r4, #0]
  40292c:	f8dd c004 	ldr.w	ip, [sp, #4]
  402930:	4463      	add	r3, ip
  402932:	6023      	str	r3, [r4, #0]
  402934:	4648      	mov	r0, r9
  402936:	4621      	mov	r1, r4
  402938:	f7ff fc5a 	bl	4021f0 <_fflush_r>
  40293c:	f8dd c004 	ldr.w	ip, [sp, #4]
  402940:	2800      	cmp	r0, #0
  402942:	f47f af36 	bne.w	4027b2 <__sfvwrite_r+0x13a>
  402946:	4667      	mov	r7, ip
  402948:	e761      	b.n	40280e <__sfvwrite_r+0x196>
  40294a:	4648      	mov	r0, r9
  40294c:	f000 fcaa 	bl	4032a4 <_realloc_r>
  402950:	9b00      	ldr	r3, [sp, #0]
  402952:	4682      	mov	sl, r0
  402954:	2800      	cmp	r0, #0
  402956:	d1c5      	bne.n	4028e4 <__sfvwrite_r+0x26c>
  402958:	4648      	mov	r0, r9
  40295a:	6921      	ldr	r1, [r4, #16]
  40295c:	f7ff fdb4 	bl	4024c8 <_free_r>
  402960:	89a3      	ldrh	r3, [r4, #12]
  402962:	220c      	movs	r2, #12
  402964:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402968:	b29b      	uxth	r3, r3
  40296a:	f8c9 2000 	str.w	r2, [r9]
  40296e:	e721      	b.n	4027b4 <__sfvwrite_r+0x13c>
  402970:	2301      	movs	r3, #1
  402972:	f10a 0801 	add.w	r8, sl, #1
  402976:	9300      	str	r3, [sp, #0]
  402978:	e72e      	b.n	4027d8 <__sfvwrite_r+0x160>
  40297a:	f04f 30ff 	mov.w	r0, #4294967295
  40297e:	e6ad      	b.n	4026dc <__sfvwrite_r+0x64>
  402980:	230c      	movs	r3, #12
  402982:	f8c9 3000 	str.w	r3, [r9]
  402986:	89a3      	ldrh	r3, [r4, #12]
  402988:	e714      	b.n	4027b4 <__sfvwrite_r+0x13c>
  40298a:	bf00      	nop
  40298c:	7ffffc00 	.word	0x7ffffc00

00402990 <_fwalk_reent>:
  402990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402994:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402998:	d01f      	beq.n	4029da <_fwalk_reent+0x4a>
  40299a:	4688      	mov	r8, r1
  40299c:	4606      	mov	r6, r0
  40299e:	f04f 0900 	mov.w	r9, #0
  4029a2:	687d      	ldr	r5, [r7, #4]
  4029a4:	68bc      	ldr	r4, [r7, #8]
  4029a6:	3d01      	subs	r5, #1
  4029a8:	d411      	bmi.n	4029ce <_fwalk_reent+0x3e>
  4029aa:	89a3      	ldrh	r3, [r4, #12]
  4029ac:	2b01      	cmp	r3, #1
  4029ae:	f105 35ff 	add.w	r5, r5, #4294967295
  4029b2:	d908      	bls.n	4029c6 <_fwalk_reent+0x36>
  4029b4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4029b8:	3301      	adds	r3, #1
  4029ba:	4621      	mov	r1, r4
  4029bc:	4630      	mov	r0, r6
  4029be:	d002      	beq.n	4029c6 <_fwalk_reent+0x36>
  4029c0:	47c0      	blx	r8
  4029c2:	ea49 0900 	orr.w	r9, r9, r0
  4029c6:	1c6b      	adds	r3, r5, #1
  4029c8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4029cc:	d1ed      	bne.n	4029aa <_fwalk_reent+0x1a>
  4029ce:	683f      	ldr	r7, [r7, #0]
  4029d0:	2f00      	cmp	r7, #0
  4029d2:	d1e6      	bne.n	4029a2 <_fwalk_reent+0x12>
  4029d4:	4648      	mov	r0, r9
  4029d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4029da:	46b9      	mov	r9, r7
  4029dc:	4648      	mov	r0, r9
  4029de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4029e2:	bf00      	nop

004029e4 <__locale_charset>:
  4029e4:	4800      	ldr	r0, [pc, #0]	; (4029e8 <__locale_charset+0x4>)
  4029e6:	4770      	bx	lr
  4029e8:	20000434 	.word	0x20000434

004029ec <__locale_mb_cur_max>:
  4029ec:	4b01      	ldr	r3, [pc, #4]	; (4029f4 <__locale_mb_cur_max+0x8>)
  4029ee:	6818      	ldr	r0, [r3, #0]
  4029f0:	4770      	bx	lr
  4029f2:	bf00      	nop
  4029f4:	20000454 	.word	0x20000454

004029f8 <__smakebuf_r>:
  4029f8:	898b      	ldrh	r3, [r1, #12]
  4029fa:	b29a      	uxth	r2, r3
  4029fc:	f012 0f02 	tst.w	r2, #2
  402a00:	d13c      	bne.n	402a7c <__smakebuf_r+0x84>
  402a02:	b5f0      	push	{r4, r5, r6, r7, lr}
  402a04:	460c      	mov	r4, r1
  402a06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402a0a:	2900      	cmp	r1, #0
  402a0c:	b091      	sub	sp, #68	; 0x44
  402a0e:	4605      	mov	r5, r0
  402a10:	db19      	blt.n	402a46 <__smakebuf_r+0x4e>
  402a12:	aa01      	add	r2, sp, #4
  402a14:	f000 ffd6 	bl	4039c4 <_fstat_r>
  402a18:	2800      	cmp	r0, #0
  402a1a:	db12      	blt.n	402a42 <__smakebuf_r+0x4a>
  402a1c:	9b02      	ldr	r3, [sp, #8]
  402a1e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  402a22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  402a26:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  402a2a:	fab7 f787 	clz	r7, r7
  402a2e:	ea4f 1757 	mov.w	r7, r7, lsr #5
  402a32:	d02a      	beq.n	402a8a <__smakebuf_r+0x92>
  402a34:	89a3      	ldrh	r3, [r4, #12]
  402a36:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402a3a:	81a3      	strh	r3, [r4, #12]
  402a3c:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402a40:	e00b      	b.n	402a5a <__smakebuf_r+0x62>
  402a42:	89a3      	ldrh	r3, [r4, #12]
  402a44:	b29a      	uxth	r2, r3
  402a46:	f012 0f80 	tst.w	r2, #128	; 0x80
  402a4a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402a4e:	81a3      	strh	r3, [r4, #12]
  402a50:	bf0c      	ite	eq
  402a52:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  402a56:	2640      	movne	r6, #64	; 0x40
  402a58:	2700      	movs	r7, #0
  402a5a:	4628      	mov	r0, r5
  402a5c:	4631      	mov	r1, r6
  402a5e:	f000 f843 	bl	402ae8 <_malloc_r>
  402a62:	89a3      	ldrh	r3, [r4, #12]
  402a64:	b340      	cbz	r0, 402ab8 <__smakebuf_r+0xc0>
  402a66:	4a1a      	ldr	r2, [pc, #104]	; (402ad0 <__smakebuf_r+0xd8>)
  402a68:	63ea      	str	r2, [r5, #60]	; 0x3c
  402a6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402a6e:	81a3      	strh	r3, [r4, #12]
  402a70:	6020      	str	r0, [r4, #0]
  402a72:	6120      	str	r0, [r4, #16]
  402a74:	6166      	str	r6, [r4, #20]
  402a76:	b99f      	cbnz	r7, 402aa0 <__smakebuf_r+0xa8>
  402a78:	b011      	add	sp, #68	; 0x44
  402a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402a7c:	f101 0343 	add.w	r3, r1, #67	; 0x43
  402a80:	2201      	movs	r2, #1
  402a82:	600b      	str	r3, [r1, #0]
  402a84:	610b      	str	r3, [r1, #16]
  402a86:	614a      	str	r2, [r1, #20]
  402a88:	4770      	bx	lr
  402a8a:	4b12      	ldr	r3, [pc, #72]	; (402ad4 <__smakebuf_r+0xdc>)
  402a8c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  402a8e:	429a      	cmp	r2, r3
  402a90:	d1d0      	bne.n	402a34 <__smakebuf_r+0x3c>
  402a92:	89a3      	ldrh	r3, [r4, #12]
  402a94:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402a98:	4333      	orrs	r3, r6
  402a9a:	81a3      	strh	r3, [r4, #12]
  402a9c:	64e6      	str	r6, [r4, #76]	; 0x4c
  402a9e:	e7dc      	b.n	402a5a <__smakebuf_r+0x62>
  402aa0:	4628      	mov	r0, r5
  402aa2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402aa6:	f000 ffa1 	bl	4039ec <_isatty_r>
  402aaa:	2800      	cmp	r0, #0
  402aac:	d0e4      	beq.n	402a78 <__smakebuf_r+0x80>
  402aae:	89a3      	ldrh	r3, [r4, #12]
  402ab0:	f043 0301 	orr.w	r3, r3, #1
  402ab4:	81a3      	strh	r3, [r4, #12]
  402ab6:	e7df      	b.n	402a78 <__smakebuf_r+0x80>
  402ab8:	059a      	lsls	r2, r3, #22
  402aba:	d4dd      	bmi.n	402a78 <__smakebuf_r+0x80>
  402abc:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402ac0:	f043 0302 	orr.w	r3, r3, #2
  402ac4:	2101      	movs	r1, #1
  402ac6:	81a3      	strh	r3, [r4, #12]
  402ac8:	6022      	str	r2, [r4, #0]
  402aca:	6122      	str	r2, [r4, #16]
  402acc:	6161      	str	r1, [r4, #20]
  402ace:	e7d3      	b.n	402a78 <__smakebuf_r+0x80>
  402ad0:	0040221d 	.word	0x0040221d
  402ad4:	00403711 	.word	0x00403711

00402ad8 <malloc>:
  402ad8:	4b02      	ldr	r3, [pc, #8]	; (402ae4 <malloc+0xc>)
  402ada:	4601      	mov	r1, r0
  402adc:	6818      	ldr	r0, [r3, #0]
  402ade:	f000 b803 	b.w	402ae8 <_malloc_r>
  402ae2:	bf00      	nop
  402ae4:	20000430 	.word	0x20000430

00402ae8 <_malloc_r>:
  402ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402aec:	f101 050b 	add.w	r5, r1, #11
  402af0:	2d16      	cmp	r5, #22
  402af2:	b083      	sub	sp, #12
  402af4:	4606      	mov	r6, r0
  402af6:	d927      	bls.n	402b48 <_malloc_r+0x60>
  402af8:	f035 0507 	bics.w	r5, r5, #7
  402afc:	f100 80b6 	bmi.w	402c6c <_malloc_r+0x184>
  402b00:	42a9      	cmp	r1, r5
  402b02:	f200 80b3 	bhi.w	402c6c <_malloc_r+0x184>
  402b06:	f000 fbc9 	bl	40329c <__malloc_lock>
  402b0a:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  402b0e:	d222      	bcs.n	402b56 <_malloc_r+0x6e>
  402b10:	4fc2      	ldr	r7, [pc, #776]	; (402e1c <_malloc_r+0x334>)
  402b12:	08e8      	lsrs	r0, r5, #3
  402b14:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  402b18:	68dc      	ldr	r4, [r3, #12]
  402b1a:	429c      	cmp	r4, r3
  402b1c:	f000 81c8 	beq.w	402eb0 <_malloc_r+0x3c8>
  402b20:	6863      	ldr	r3, [r4, #4]
  402b22:	68e1      	ldr	r1, [r4, #12]
  402b24:	68a5      	ldr	r5, [r4, #8]
  402b26:	f023 0303 	bic.w	r3, r3, #3
  402b2a:	4423      	add	r3, r4
  402b2c:	4630      	mov	r0, r6
  402b2e:	685a      	ldr	r2, [r3, #4]
  402b30:	60e9      	str	r1, [r5, #12]
  402b32:	f042 0201 	orr.w	r2, r2, #1
  402b36:	608d      	str	r5, [r1, #8]
  402b38:	605a      	str	r2, [r3, #4]
  402b3a:	f000 fbb1 	bl	4032a0 <__malloc_unlock>
  402b3e:	3408      	adds	r4, #8
  402b40:	4620      	mov	r0, r4
  402b42:	b003      	add	sp, #12
  402b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b48:	2910      	cmp	r1, #16
  402b4a:	f200 808f 	bhi.w	402c6c <_malloc_r+0x184>
  402b4e:	f000 fba5 	bl	40329c <__malloc_lock>
  402b52:	2510      	movs	r5, #16
  402b54:	e7dc      	b.n	402b10 <_malloc_r+0x28>
  402b56:	0a68      	lsrs	r0, r5, #9
  402b58:	f000 808f 	beq.w	402c7a <_malloc_r+0x192>
  402b5c:	2804      	cmp	r0, #4
  402b5e:	f200 8154 	bhi.w	402e0a <_malloc_r+0x322>
  402b62:	09a8      	lsrs	r0, r5, #6
  402b64:	3038      	adds	r0, #56	; 0x38
  402b66:	0041      	lsls	r1, r0, #1
  402b68:	4fac      	ldr	r7, [pc, #688]	; (402e1c <_malloc_r+0x334>)
  402b6a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  402b6e:	68cc      	ldr	r4, [r1, #12]
  402b70:	42a1      	cmp	r1, r4
  402b72:	d106      	bne.n	402b82 <_malloc_r+0x9a>
  402b74:	e00c      	b.n	402b90 <_malloc_r+0xa8>
  402b76:	2a00      	cmp	r2, #0
  402b78:	f280 8082 	bge.w	402c80 <_malloc_r+0x198>
  402b7c:	68e4      	ldr	r4, [r4, #12]
  402b7e:	42a1      	cmp	r1, r4
  402b80:	d006      	beq.n	402b90 <_malloc_r+0xa8>
  402b82:	6863      	ldr	r3, [r4, #4]
  402b84:	f023 0303 	bic.w	r3, r3, #3
  402b88:	1b5a      	subs	r2, r3, r5
  402b8a:	2a0f      	cmp	r2, #15
  402b8c:	ddf3      	ble.n	402b76 <_malloc_r+0x8e>
  402b8e:	3801      	subs	r0, #1
  402b90:	3001      	adds	r0, #1
  402b92:	49a2      	ldr	r1, [pc, #648]	; (402e1c <_malloc_r+0x334>)
  402b94:	693c      	ldr	r4, [r7, #16]
  402b96:	f101 0e08 	add.w	lr, r1, #8
  402b9a:	4574      	cmp	r4, lr
  402b9c:	f000 817d 	beq.w	402e9a <_malloc_r+0x3b2>
  402ba0:	6863      	ldr	r3, [r4, #4]
  402ba2:	f023 0303 	bic.w	r3, r3, #3
  402ba6:	1b5a      	subs	r2, r3, r5
  402ba8:	2a0f      	cmp	r2, #15
  402baa:	f300 8163 	bgt.w	402e74 <_malloc_r+0x38c>
  402bae:	2a00      	cmp	r2, #0
  402bb0:	f8c1 e014 	str.w	lr, [r1, #20]
  402bb4:	f8c1 e010 	str.w	lr, [r1, #16]
  402bb8:	da73      	bge.n	402ca2 <_malloc_r+0x1ba>
  402bba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402bbe:	f080 8139 	bcs.w	402e34 <_malloc_r+0x34c>
  402bc2:	08db      	lsrs	r3, r3, #3
  402bc4:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  402bc8:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  402bcc:	684a      	ldr	r2, [r1, #4]
  402bce:	f8d8 9008 	ldr.w	r9, [r8, #8]
  402bd2:	f8c4 9008 	str.w	r9, [r4, #8]
  402bd6:	2301      	movs	r3, #1
  402bd8:	fa03 f30c 	lsl.w	r3, r3, ip
  402bdc:	4313      	orrs	r3, r2
  402bde:	f8c4 800c 	str.w	r8, [r4, #12]
  402be2:	604b      	str	r3, [r1, #4]
  402be4:	f8c8 4008 	str.w	r4, [r8, #8]
  402be8:	f8c9 400c 	str.w	r4, [r9, #12]
  402bec:	1082      	asrs	r2, r0, #2
  402bee:	2401      	movs	r4, #1
  402bf0:	4094      	lsls	r4, r2
  402bf2:	429c      	cmp	r4, r3
  402bf4:	d862      	bhi.n	402cbc <_malloc_r+0x1d4>
  402bf6:	4223      	tst	r3, r4
  402bf8:	d106      	bne.n	402c08 <_malloc_r+0x120>
  402bfa:	f020 0003 	bic.w	r0, r0, #3
  402bfe:	0064      	lsls	r4, r4, #1
  402c00:	4223      	tst	r3, r4
  402c02:	f100 0004 	add.w	r0, r0, #4
  402c06:	d0fa      	beq.n	402bfe <_malloc_r+0x116>
  402c08:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  402c0c:	46c4      	mov	ip, r8
  402c0e:	4681      	mov	r9, r0
  402c10:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402c14:	459c      	cmp	ip, r3
  402c16:	d107      	bne.n	402c28 <_malloc_r+0x140>
  402c18:	e141      	b.n	402e9e <_malloc_r+0x3b6>
  402c1a:	2900      	cmp	r1, #0
  402c1c:	f280 8151 	bge.w	402ec2 <_malloc_r+0x3da>
  402c20:	68db      	ldr	r3, [r3, #12]
  402c22:	459c      	cmp	ip, r3
  402c24:	f000 813b 	beq.w	402e9e <_malloc_r+0x3b6>
  402c28:	685a      	ldr	r2, [r3, #4]
  402c2a:	f022 0203 	bic.w	r2, r2, #3
  402c2e:	1b51      	subs	r1, r2, r5
  402c30:	290f      	cmp	r1, #15
  402c32:	ddf2      	ble.n	402c1a <_malloc_r+0x132>
  402c34:	461c      	mov	r4, r3
  402c36:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402c3a:	f854 8f08 	ldr.w	r8, [r4, #8]!
  402c3e:	195a      	adds	r2, r3, r5
  402c40:	f045 0901 	orr.w	r9, r5, #1
  402c44:	f041 0501 	orr.w	r5, r1, #1
  402c48:	f8c3 9004 	str.w	r9, [r3, #4]
  402c4c:	4630      	mov	r0, r6
  402c4e:	f8c8 c00c 	str.w	ip, [r8, #12]
  402c52:	f8cc 8008 	str.w	r8, [ip, #8]
  402c56:	617a      	str	r2, [r7, #20]
  402c58:	613a      	str	r2, [r7, #16]
  402c5a:	f8c2 e00c 	str.w	lr, [r2, #12]
  402c5e:	f8c2 e008 	str.w	lr, [r2, #8]
  402c62:	6055      	str	r5, [r2, #4]
  402c64:	5051      	str	r1, [r2, r1]
  402c66:	f000 fb1b 	bl	4032a0 <__malloc_unlock>
  402c6a:	e769      	b.n	402b40 <_malloc_r+0x58>
  402c6c:	2400      	movs	r4, #0
  402c6e:	230c      	movs	r3, #12
  402c70:	4620      	mov	r0, r4
  402c72:	6033      	str	r3, [r6, #0]
  402c74:	b003      	add	sp, #12
  402c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c7a:	217e      	movs	r1, #126	; 0x7e
  402c7c:	203f      	movs	r0, #63	; 0x3f
  402c7e:	e773      	b.n	402b68 <_malloc_r+0x80>
  402c80:	4423      	add	r3, r4
  402c82:	68e1      	ldr	r1, [r4, #12]
  402c84:	685a      	ldr	r2, [r3, #4]
  402c86:	68a5      	ldr	r5, [r4, #8]
  402c88:	f042 0201 	orr.w	r2, r2, #1
  402c8c:	60e9      	str	r1, [r5, #12]
  402c8e:	4630      	mov	r0, r6
  402c90:	608d      	str	r5, [r1, #8]
  402c92:	605a      	str	r2, [r3, #4]
  402c94:	f000 fb04 	bl	4032a0 <__malloc_unlock>
  402c98:	3408      	adds	r4, #8
  402c9a:	4620      	mov	r0, r4
  402c9c:	b003      	add	sp, #12
  402c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ca2:	4423      	add	r3, r4
  402ca4:	4630      	mov	r0, r6
  402ca6:	685a      	ldr	r2, [r3, #4]
  402ca8:	f042 0201 	orr.w	r2, r2, #1
  402cac:	605a      	str	r2, [r3, #4]
  402cae:	f000 faf7 	bl	4032a0 <__malloc_unlock>
  402cb2:	3408      	adds	r4, #8
  402cb4:	4620      	mov	r0, r4
  402cb6:	b003      	add	sp, #12
  402cb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402cbc:	68bc      	ldr	r4, [r7, #8]
  402cbe:	6863      	ldr	r3, [r4, #4]
  402cc0:	f023 0803 	bic.w	r8, r3, #3
  402cc4:	4545      	cmp	r5, r8
  402cc6:	d804      	bhi.n	402cd2 <_malloc_r+0x1ea>
  402cc8:	ebc5 0308 	rsb	r3, r5, r8
  402ccc:	2b0f      	cmp	r3, #15
  402cce:	f300 808c 	bgt.w	402dea <_malloc_r+0x302>
  402cd2:	4b53      	ldr	r3, [pc, #332]	; (402e20 <_malloc_r+0x338>)
  402cd4:	f8df a158 	ldr.w	sl, [pc, #344]	; 402e30 <_malloc_r+0x348>
  402cd8:	681a      	ldr	r2, [r3, #0]
  402cda:	f8da 3000 	ldr.w	r3, [sl]
  402cde:	3301      	adds	r3, #1
  402ce0:	442a      	add	r2, r5
  402ce2:	eb04 0b08 	add.w	fp, r4, r8
  402ce6:	f000 8150 	beq.w	402f8a <_malloc_r+0x4a2>
  402cea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  402cee:	320f      	adds	r2, #15
  402cf0:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402cf4:	f022 020f 	bic.w	r2, r2, #15
  402cf8:	4611      	mov	r1, r2
  402cfa:	4630      	mov	r0, r6
  402cfc:	9201      	str	r2, [sp, #4]
  402cfe:	f000 fcc7 	bl	403690 <_sbrk_r>
  402d02:	f1b0 3fff 	cmp.w	r0, #4294967295
  402d06:	4681      	mov	r9, r0
  402d08:	9a01      	ldr	r2, [sp, #4]
  402d0a:	f000 8147 	beq.w	402f9c <_malloc_r+0x4b4>
  402d0e:	4583      	cmp	fp, r0
  402d10:	f200 80ee 	bhi.w	402ef0 <_malloc_r+0x408>
  402d14:	4b43      	ldr	r3, [pc, #268]	; (402e24 <_malloc_r+0x33c>)
  402d16:	6819      	ldr	r1, [r3, #0]
  402d18:	45cb      	cmp	fp, r9
  402d1a:	4411      	add	r1, r2
  402d1c:	6019      	str	r1, [r3, #0]
  402d1e:	f000 8142 	beq.w	402fa6 <_malloc_r+0x4be>
  402d22:	f8da 0000 	ldr.w	r0, [sl]
  402d26:	f8df e108 	ldr.w	lr, [pc, #264]	; 402e30 <_malloc_r+0x348>
  402d2a:	3001      	adds	r0, #1
  402d2c:	bf1b      	ittet	ne
  402d2e:	ebcb 0b09 	rsbne	fp, fp, r9
  402d32:	4459      	addne	r1, fp
  402d34:	f8ce 9000 	streq.w	r9, [lr]
  402d38:	6019      	strne	r1, [r3, #0]
  402d3a:	f019 0107 	ands.w	r1, r9, #7
  402d3e:	f000 8107 	beq.w	402f50 <_malloc_r+0x468>
  402d42:	f1c1 0008 	rsb	r0, r1, #8
  402d46:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402d4a:	4481      	add	r9, r0
  402d4c:	3108      	adds	r1, #8
  402d4e:	444a      	add	r2, r9
  402d50:	f3c2 020b 	ubfx	r2, r2, #0, #12
  402d54:	ebc2 0a01 	rsb	sl, r2, r1
  402d58:	4651      	mov	r1, sl
  402d5a:	4630      	mov	r0, r6
  402d5c:	9301      	str	r3, [sp, #4]
  402d5e:	f000 fc97 	bl	403690 <_sbrk_r>
  402d62:	1c43      	adds	r3, r0, #1
  402d64:	9b01      	ldr	r3, [sp, #4]
  402d66:	f000 812c 	beq.w	402fc2 <_malloc_r+0x4da>
  402d6a:	ebc9 0200 	rsb	r2, r9, r0
  402d6e:	4452      	add	r2, sl
  402d70:	f042 0201 	orr.w	r2, r2, #1
  402d74:	6819      	ldr	r1, [r3, #0]
  402d76:	f8c7 9008 	str.w	r9, [r7, #8]
  402d7a:	4451      	add	r1, sl
  402d7c:	42bc      	cmp	r4, r7
  402d7e:	f8c9 2004 	str.w	r2, [r9, #4]
  402d82:	6019      	str	r1, [r3, #0]
  402d84:	f8df a09c 	ldr.w	sl, [pc, #156]	; 402e24 <_malloc_r+0x33c>
  402d88:	d016      	beq.n	402db8 <_malloc_r+0x2d0>
  402d8a:	f1b8 0f0f 	cmp.w	r8, #15
  402d8e:	f240 80ee 	bls.w	402f6e <_malloc_r+0x486>
  402d92:	6862      	ldr	r2, [r4, #4]
  402d94:	f1a8 030c 	sub.w	r3, r8, #12
  402d98:	f023 0307 	bic.w	r3, r3, #7
  402d9c:	18e0      	adds	r0, r4, r3
  402d9e:	f002 0201 	and.w	r2, r2, #1
  402da2:	f04f 0e05 	mov.w	lr, #5
  402da6:	431a      	orrs	r2, r3
  402da8:	2b0f      	cmp	r3, #15
  402daa:	6062      	str	r2, [r4, #4]
  402dac:	f8c0 e004 	str.w	lr, [r0, #4]
  402db0:	f8c0 e008 	str.w	lr, [r0, #8]
  402db4:	f200 8109 	bhi.w	402fca <_malloc_r+0x4e2>
  402db8:	4b1b      	ldr	r3, [pc, #108]	; (402e28 <_malloc_r+0x340>)
  402dba:	68bc      	ldr	r4, [r7, #8]
  402dbc:	681a      	ldr	r2, [r3, #0]
  402dbe:	4291      	cmp	r1, r2
  402dc0:	bf88      	it	hi
  402dc2:	6019      	strhi	r1, [r3, #0]
  402dc4:	4b19      	ldr	r3, [pc, #100]	; (402e2c <_malloc_r+0x344>)
  402dc6:	681a      	ldr	r2, [r3, #0]
  402dc8:	4291      	cmp	r1, r2
  402dca:	6862      	ldr	r2, [r4, #4]
  402dcc:	bf88      	it	hi
  402dce:	6019      	strhi	r1, [r3, #0]
  402dd0:	f022 0203 	bic.w	r2, r2, #3
  402dd4:	4295      	cmp	r5, r2
  402dd6:	eba2 0305 	sub.w	r3, r2, r5
  402dda:	d801      	bhi.n	402de0 <_malloc_r+0x2f8>
  402ddc:	2b0f      	cmp	r3, #15
  402dde:	dc04      	bgt.n	402dea <_malloc_r+0x302>
  402de0:	4630      	mov	r0, r6
  402de2:	f000 fa5d 	bl	4032a0 <__malloc_unlock>
  402de6:	2400      	movs	r4, #0
  402de8:	e6aa      	b.n	402b40 <_malloc_r+0x58>
  402dea:	1962      	adds	r2, r4, r5
  402dec:	f043 0301 	orr.w	r3, r3, #1
  402df0:	f045 0501 	orr.w	r5, r5, #1
  402df4:	6065      	str	r5, [r4, #4]
  402df6:	4630      	mov	r0, r6
  402df8:	60ba      	str	r2, [r7, #8]
  402dfa:	6053      	str	r3, [r2, #4]
  402dfc:	f000 fa50 	bl	4032a0 <__malloc_unlock>
  402e00:	3408      	adds	r4, #8
  402e02:	4620      	mov	r0, r4
  402e04:	b003      	add	sp, #12
  402e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e0a:	2814      	cmp	r0, #20
  402e0c:	d968      	bls.n	402ee0 <_malloc_r+0x3f8>
  402e0e:	2854      	cmp	r0, #84	; 0x54
  402e10:	f200 8097 	bhi.w	402f42 <_malloc_r+0x45a>
  402e14:	0b28      	lsrs	r0, r5, #12
  402e16:	306e      	adds	r0, #110	; 0x6e
  402e18:	0041      	lsls	r1, r0, #1
  402e1a:	e6a5      	b.n	402b68 <_malloc_r+0x80>
  402e1c:	20000458 	.word	0x20000458
  402e20:	20000914 	.word	0x20000914
  402e24:	20000918 	.word	0x20000918
  402e28:	20000910 	.word	0x20000910
  402e2c:	2000090c 	.word	0x2000090c
  402e30:	20000864 	.word	0x20000864
  402e34:	0a5a      	lsrs	r2, r3, #9
  402e36:	2a04      	cmp	r2, #4
  402e38:	d955      	bls.n	402ee6 <_malloc_r+0x3fe>
  402e3a:	2a14      	cmp	r2, #20
  402e3c:	f200 80a7 	bhi.w	402f8e <_malloc_r+0x4a6>
  402e40:	325b      	adds	r2, #91	; 0x5b
  402e42:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402e46:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  402e4a:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 403008 <_malloc_r+0x520>
  402e4e:	f8dc 1008 	ldr.w	r1, [ip, #8]
  402e52:	4561      	cmp	r1, ip
  402e54:	d07f      	beq.n	402f56 <_malloc_r+0x46e>
  402e56:	684a      	ldr	r2, [r1, #4]
  402e58:	f022 0203 	bic.w	r2, r2, #3
  402e5c:	4293      	cmp	r3, r2
  402e5e:	d202      	bcs.n	402e66 <_malloc_r+0x37e>
  402e60:	6889      	ldr	r1, [r1, #8]
  402e62:	458c      	cmp	ip, r1
  402e64:	d1f7      	bne.n	402e56 <_malloc_r+0x36e>
  402e66:	68ca      	ldr	r2, [r1, #12]
  402e68:	687b      	ldr	r3, [r7, #4]
  402e6a:	60e2      	str	r2, [r4, #12]
  402e6c:	60a1      	str	r1, [r4, #8]
  402e6e:	6094      	str	r4, [r2, #8]
  402e70:	60cc      	str	r4, [r1, #12]
  402e72:	e6bb      	b.n	402bec <_malloc_r+0x104>
  402e74:	1963      	adds	r3, r4, r5
  402e76:	f042 0701 	orr.w	r7, r2, #1
  402e7a:	f045 0501 	orr.w	r5, r5, #1
  402e7e:	6065      	str	r5, [r4, #4]
  402e80:	4630      	mov	r0, r6
  402e82:	614b      	str	r3, [r1, #20]
  402e84:	610b      	str	r3, [r1, #16]
  402e86:	f8c3 e00c 	str.w	lr, [r3, #12]
  402e8a:	f8c3 e008 	str.w	lr, [r3, #8]
  402e8e:	605f      	str	r7, [r3, #4]
  402e90:	509a      	str	r2, [r3, r2]
  402e92:	3408      	adds	r4, #8
  402e94:	f000 fa04 	bl	4032a0 <__malloc_unlock>
  402e98:	e652      	b.n	402b40 <_malloc_r+0x58>
  402e9a:	684b      	ldr	r3, [r1, #4]
  402e9c:	e6a6      	b.n	402bec <_malloc_r+0x104>
  402e9e:	f109 0901 	add.w	r9, r9, #1
  402ea2:	f019 0f03 	tst.w	r9, #3
  402ea6:	f10c 0c08 	add.w	ip, ip, #8
  402eaa:	f47f aeb1 	bne.w	402c10 <_malloc_r+0x128>
  402eae:	e02c      	b.n	402f0a <_malloc_r+0x422>
  402eb0:	f104 0308 	add.w	r3, r4, #8
  402eb4:	6964      	ldr	r4, [r4, #20]
  402eb6:	42a3      	cmp	r3, r4
  402eb8:	bf08      	it	eq
  402eba:	3002      	addeq	r0, #2
  402ebc:	f43f ae69 	beq.w	402b92 <_malloc_r+0xaa>
  402ec0:	e62e      	b.n	402b20 <_malloc_r+0x38>
  402ec2:	441a      	add	r2, r3
  402ec4:	461c      	mov	r4, r3
  402ec6:	6851      	ldr	r1, [r2, #4]
  402ec8:	68db      	ldr	r3, [r3, #12]
  402eca:	f854 5f08 	ldr.w	r5, [r4, #8]!
  402ece:	f041 0101 	orr.w	r1, r1, #1
  402ed2:	6051      	str	r1, [r2, #4]
  402ed4:	4630      	mov	r0, r6
  402ed6:	60eb      	str	r3, [r5, #12]
  402ed8:	609d      	str	r5, [r3, #8]
  402eda:	f000 f9e1 	bl	4032a0 <__malloc_unlock>
  402ede:	e62f      	b.n	402b40 <_malloc_r+0x58>
  402ee0:	305b      	adds	r0, #91	; 0x5b
  402ee2:	0041      	lsls	r1, r0, #1
  402ee4:	e640      	b.n	402b68 <_malloc_r+0x80>
  402ee6:	099a      	lsrs	r2, r3, #6
  402ee8:	3238      	adds	r2, #56	; 0x38
  402eea:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402eee:	e7aa      	b.n	402e46 <_malloc_r+0x35e>
  402ef0:	42bc      	cmp	r4, r7
  402ef2:	4b45      	ldr	r3, [pc, #276]	; (403008 <_malloc_r+0x520>)
  402ef4:	f43f af0e 	beq.w	402d14 <_malloc_r+0x22c>
  402ef8:	689c      	ldr	r4, [r3, #8]
  402efa:	6862      	ldr	r2, [r4, #4]
  402efc:	f022 0203 	bic.w	r2, r2, #3
  402f00:	e768      	b.n	402dd4 <_malloc_r+0x2ec>
  402f02:	f8d8 8000 	ldr.w	r8, [r8]
  402f06:	4598      	cmp	r8, r3
  402f08:	d17c      	bne.n	403004 <_malloc_r+0x51c>
  402f0a:	f010 0f03 	tst.w	r0, #3
  402f0e:	f1a8 0308 	sub.w	r3, r8, #8
  402f12:	f100 30ff 	add.w	r0, r0, #4294967295
  402f16:	d1f4      	bne.n	402f02 <_malloc_r+0x41a>
  402f18:	687b      	ldr	r3, [r7, #4]
  402f1a:	ea23 0304 	bic.w	r3, r3, r4
  402f1e:	607b      	str	r3, [r7, #4]
  402f20:	0064      	lsls	r4, r4, #1
  402f22:	429c      	cmp	r4, r3
  402f24:	f63f aeca 	bhi.w	402cbc <_malloc_r+0x1d4>
  402f28:	2c00      	cmp	r4, #0
  402f2a:	f43f aec7 	beq.w	402cbc <_malloc_r+0x1d4>
  402f2e:	4223      	tst	r3, r4
  402f30:	4648      	mov	r0, r9
  402f32:	f47f ae69 	bne.w	402c08 <_malloc_r+0x120>
  402f36:	0064      	lsls	r4, r4, #1
  402f38:	4223      	tst	r3, r4
  402f3a:	f100 0004 	add.w	r0, r0, #4
  402f3e:	d0fa      	beq.n	402f36 <_malloc_r+0x44e>
  402f40:	e662      	b.n	402c08 <_malloc_r+0x120>
  402f42:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  402f46:	d818      	bhi.n	402f7a <_malloc_r+0x492>
  402f48:	0be8      	lsrs	r0, r5, #15
  402f4a:	3077      	adds	r0, #119	; 0x77
  402f4c:	0041      	lsls	r1, r0, #1
  402f4e:	e60b      	b.n	402b68 <_malloc_r+0x80>
  402f50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402f54:	e6fb      	b.n	402d4e <_malloc_r+0x266>
  402f56:	f8d8 3004 	ldr.w	r3, [r8, #4]
  402f5a:	1092      	asrs	r2, r2, #2
  402f5c:	f04f 0c01 	mov.w	ip, #1
  402f60:	fa0c f202 	lsl.w	r2, ip, r2
  402f64:	4313      	orrs	r3, r2
  402f66:	f8c8 3004 	str.w	r3, [r8, #4]
  402f6a:	460a      	mov	r2, r1
  402f6c:	e77d      	b.n	402e6a <_malloc_r+0x382>
  402f6e:	2301      	movs	r3, #1
  402f70:	f8c9 3004 	str.w	r3, [r9, #4]
  402f74:	464c      	mov	r4, r9
  402f76:	2200      	movs	r2, #0
  402f78:	e72c      	b.n	402dd4 <_malloc_r+0x2ec>
  402f7a:	f240 5354 	movw	r3, #1364	; 0x554
  402f7e:	4298      	cmp	r0, r3
  402f80:	d81c      	bhi.n	402fbc <_malloc_r+0x4d4>
  402f82:	0ca8      	lsrs	r0, r5, #18
  402f84:	307c      	adds	r0, #124	; 0x7c
  402f86:	0041      	lsls	r1, r0, #1
  402f88:	e5ee      	b.n	402b68 <_malloc_r+0x80>
  402f8a:	3210      	adds	r2, #16
  402f8c:	e6b4      	b.n	402cf8 <_malloc_r+0x210>
  402f8e:	2a54      	cmp	r2, #84	; 0x54
  402f90:	d823      	bhi.n	402fda <_malloc_r+0x4f2>
  402f92:	0b1a      	lsrs	r2, r3, #12
  402f94:	326e      	adds	r2, #110	; 0x6e
  402f96:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402f9a:	e754      	b.n	402e46 <_malloc_r+0x35e>
  402f9c:	68bc      	ldr	r4, [r7, #8]
  402f9e:	6862      	ldr	r2, [r4, #4]
  402fa0:	f022 0203 	bic.w	r2, r2, #3
  402fa4:	e716      	b.n	402dd4 <_malloc_r+0x2ec>
  402fa6:	f3cb 000b 	ubfx	r0, fp, #0, #12
  402faa:	2800      	cmp	r0, #0
  402fac:	f47f aeb9 	bne.w	402d22 <_malloc_r+0x23a>
  402fb0:	4442      	add	r2, r8
  402fb2:	68bb      	ldr	r3, [r7, #8]
  402fb4:	f042 0201 	orr.w	r2, r2, #1
  402fb8:	605a      	str	r2, [r3, #4]
  402fba:	e6fd      	b.n	402db8 <_malloc_r+0x2d0>
  402fbc:	21fc      	movs	r1, #252	; 0xfc
  402fbe:	207e      	movs	r0, #126	; 0x7e
  402fc0:	e5d2      	b.n	402b68 <_malloc_r+0x80>
  402fc2:	2201      	movs	r2, #1
  402fc4:	f04f 0a00 	mov.w	sl, #0
  402fc8:	e6d4      	b.n	402d74 <_malloc_r+0x28c>
  402fca:	f104 0108 	add.w	r1, r4, #8
  402fce:	4630      	mov	r0, r6
  402fd0:	f7ff fa7a 	bl	4024c8 <_free_r>
  402fd4:	f8da 1000 	ldr.w	r1, [sl]
  402fd8:	e6ee      	b.n	402db8 <_malloc_r+0x2d0>
  402fda:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402fde:	d804      	bhi.n	402fea <_malloc_r+0x502>
  402fe0:	0bda      	lsrs	r2, r3, #15
  402fe2:	3277      	adds	r2, #119	; 0x77
  402fe4:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402fe8:	e72d      	b.n	402e46 <_malloc_r+0x35e>
  402fea:	f240 5154 	movw	r1, #1364	; 0x554
  402fee:	428a      	cmp	r2, r1
  402ff0:	d804      	bhi.n	402ffc <_malloc_r+0x514>
  402ff2:	0c9a      	lsrs	r2, r3, #18
  402ff4:	327c      	adds	r2, #124	; 0x7c
  402ff6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402ffa:	e724      	b.n	402e46 <_malloc_r+0x35e>
  402ffc:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  403000:	227e      	movs	r2, #126	; 0x7e
  403002:	e720      	b.n	402e46 <_malloc_r+0x35e>
  403004:	687b      	ldr	r3, [r7, #4]
  403006:	e78b      	b.n	402f20 <_malloc_r+0x438>
  403008:	20000458 	.word	0x20000458

0040300c <memchr>:
  40300c:	0783      	lsls	r3, r0, #30
  40300e:	b470      	push	{r4, r5, r6}
  403010:	b2c9      	uxtb	r1, r1
  403012:	d040      	beq.n	403096 <memchr+0x8a>
  403014:	1e54      	subs	r4, r2, #1
  403016:	2a00      	cmp	r2, #0
  403018:	d03f      	beq.n	40309a <memchr+0x8e>
  40301a:	7803      	ldrb	r3, [r0, #0]
  40301c:	428b      	cmp	r3, r1
  40301e:	bf18      	it	ne
  403020:	1c43      	addne	r3, r0, #1
  403022:	d106      	bne.n	403032 <memchr+0x26>
  403024:	e01d      	b.n	403062 <memchr+0x56>
  403026:	b1f4      	cbz	r4, 403066 <memchr+0x5a>
  403028:	7802      	ldrb	r2, [r0, #0]
  40302a:	428a      	cmp	r2, r1
  40302c:	f104 34ff 	add.w	r4, r4, #4294967295
  403030:	d017      	beq.n	403062 <memchr+0x56>
  403032:	f013 0f03 	tst.w	r3, #3
  403036:	4618      	mov	r0, r3
  403038:	f103 0301 	add.w	r3, r3, #1
  40303c:	d1f3      	bne.n	403026 <memchr+0x1a>
  40303e:	2c03      	cmp	r4, #3
  403040:	d814      	bhi.n	40306c <memchr+0x60>
  403042:	b184      	cbz	r4, 403066 <memchr+0x5a>
  403044:	7803      	ldrb	r3, [r0, #0]
  403046:	428b      	cmp	r3, r1
  403048:	d00b      	beq.n	403062 <memchr+0x56>
  40304a:	1905      	adds	r5, r0, r4
  40304c:	1c43      	adds	r3, r0, #1
  40304e:	e002      	b.n	403056 <memchr+0x4a>
  403050:	7802      	ldrb	r2, [r0, #0]
  403052:	428a      	cmp	r2, r1
  403054:	d005      	beq.n	403062 <memchr+0x56>
  403056:	42ab      	cmp	r3, r5
  403058:	4618      	mov	r0, r3
  40305a:	f103 0301 	add.w	r3, r3, #1
  40305e:	d1f7      	bne.n	403050 <memchr+0x44>
  403060:	2000      	movs	r0, #0
  403062:	bc70      	pop	{r4, r5, r6}
  403064:	4770      	bx	lr
  403066:	4620      	mov	r0, r4
  403068:	bc70      	pop	{r4, r5, r6}
  40306a:	4770      	bx	lr
  40306c:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  403070:	4602      	mov	r2, r0
  403072:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  403076:	4610      	mov	r0, r2
  403078:	3204      	adds	r2, #4
  40307a:	6803      	ldr	r3, [r0, #0]
  40307c:	4073      	eors	r3, r6
  40307e:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  403082:	ea25 0303 	bic.w	r3, r5, r3
  403086:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40308a:	d1da      	bne.n	403042 <memchr+0x36>
  40308c:	3c04      	subs	r4, #4
  40308e:	2c03      	cmp	r4, #3
  403090:	4610      	mov	r0, r2
  403092:	d8f0      	bhi.n	403076 <memchr+0x6a>
  403094:	e7d5      	b.n	403042 <memchr+0x36>
  403096:	4614      	mov	r4, r2
  403098:	e7d1      	b.n	40303e <memchr+0x32>
  40309a:	4610      	mov	r0, r2
  40309c:	e7e1      	b.n	403062 <memchr+0x56>
  40309e:	bf00      	nop

004030a0 <memcpy>:
  4030a0:	4684      	mov	ip, r0
  4030a2:	ea41 0300 	orr.w	r3, r1, r0
  4030a6:	f013 0303 	ands.w	r3, r3, #3
  4030aa:	d16d      	bne.n	403188 <memcpy+0xe8>
  4030ac:	3a40      	subs	r2, #64	; 0x40
  4030ae:	d341      	bcc.n	403134 <memcpy+0x94>
  4030b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4030b4:	f840 3b04 	str.w	r3, [r0], #4
  4030b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4030bc:	f840 3b04 	str.w	r3, [r0], #4
  4030c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4030c4:	f840 3b04 	str.w	r3, [r0], #4
  4030c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4030cc:	f840 3b04 	str.w	r3, [r0], #4
  4030d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4030d4:	f840 3b04 	str.w	r3, [r0], #4
  4030d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4030dc:	f840 3b04 	str.w	r3, [r0], #4
  4030e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4030e4:	f840 3b04 	str.w	r3, [r0], #4
  4030e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4030ec:	f840 3b04 	str.w	r3, [r0], #4
  4030f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4030f4:	f840 3b04 	str.w	r3, [r0], #4
  4030f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4030fc:	f840 3b04 	str.w	r3, [r0], #4
  403100:	f851 3b04 	ldr.w	r3, [r1], #4
  403104:	f840 3b04 	str.w	r3, [r0], #4
  403108:	f851 3b04 	ldr.w	r3, [r1], #4
  40310c:	f840 3b04 	str.w	r3, [r0], #4
  403110:	f851 3b04 	ldr.w	r3, [r1], #4
  403114:	f840 3b04 	str.w	r3, [r0], #4
  403118:	f851 3b04 	ldr.w	r3, [r1], #4
  40311c:	f840 3b04 	str.w	r3, [r0], #4
  403120:	f851 3b04 	ldr.w	r3, [r1], #4
  403124:	f840 3b04 	str.w	r3, [r0], #4
  403128:	f851 3b04 	ldr.w	r3, [r1], #4
  40312c:	f840 3b04 	str.w	r3, [r0], #4
  403130:	3a40      	subs	r2, #64	; 0x40
  403132:	d2bd      	bcs.n	4030b0 <memcpy+0x10>
  403134:	3230      	adds	r2, #48	; 0x30
  403136:	d311      	bcc.n	40315c <memcpy+0xbc>
  403138:	f851 3b04 	ldr.w	r3, [r1], #4
  40313c:	f840 3b04 	str.w	r3, [r0], #4
  403140:	f851 3b04 	ldr.w	r3, [r1], #4
  403144:	f840 3b04 	str.w	r3, [r0], #4
  403148:	f851 3b04 	ldr.w	r3, [r1], #4
  40314c:	f840 3b04 	str.w	r3, [r0], #4
  403150:	f851 3b04 	ldr.w	r3, [r1], #4
  403154:	f840 3b04 	str.w	r3, [r0], #4
  403158:	3a10      	subs	r2, #16
  40315a:	d2ed      	bcs.n	403138 <memcpy+0x98>
  40315c:	320c      	adds	r2, #12
  40315e:	d305      	bcc.n	40316c <memcpy+0xcc>
  403160:	f851 3b04 	ldr.w	r3, [r1], #4
  403164:	f840 3b04 	str.w	r3, [r0], #4
  403168:	3a04      	subs	r2, #4
  40316a:	d2f9      	bcs.n	403160 <memcpy+0xc0>
  40316c:	3204      	adds	r2, #4
  40316e:	d008      	beq.n	403182 <memcpy+0xe2>
  403170:	07d2      	lsls	r2, r2, #31
  403172:	bf1c      	itt	ne
  403174:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403178:	f800 3b01 	strbne.w	r3, [r0], #1
  40317c:	d301      	bcc.n	403182 <memcpy+0xe2>
  40317e:	880b      	ldrh	r3, [r1, #0]
  403180:	8003      	strh	r3, [r0, #0]
  403182:	4660      	mov	r0, ip
  403184:	4770      	bx	lr
  403186:	bf00      	nop
  403188:	2a08      	cmp	r2, #8
  40318a:	d313      	bcc.n	4031b4 <memcpy+0x114>
  40318c:	078b      	lsls	r3, r1, #30
  40318e:	d08d      	beq.n	4030ac <memcpy+0xc>
  403190:	f010 0303 	ands.w	r3, r0, #3
  403194:	d08a      	beq.n	4030ac <memcpy+0xc>
  403196:	f1c3 0304 	rsb	r3, r3, #4
  40319a:	1ad2      	subs	r2, r2, r3
  40319c:	07db      	lsls	r3, r3, #31
  40319e:	bf1c      	itt	ne
  4031a0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4031a4:	f800 3b01 	strbne.w	r3, [r0], #1
  4031a8:	d380      	bcc.n	4030ac <memcpy+0xc>
  4031aa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4031ae:	f820 3b02 	strh.w	r3, [r0], #2
  4031b2:	e77b      	b.n	4030ac <memcpy+0xc>
  4031b4:	3a04      	subs	r2, #4
  4031b6:	d3d9      	bcc.n	40316c <memcpy+0xcc>
  4031b8:	3a01      	subs	r2, #1
  4031ba:	f811 3b01 	ldrb.w	r3, [r1], #1
  4031be:	f800 3b01 	strb.w	r3, [r0], #1
  4031c2:	d2f9      	bcs.n	4031b8 <memcpy+0x118>
  4031c4:	780b      	ldrb	r3, [r1, #0]
  4031c6:	7003      	strb	r3, [r0, #0]
  4031c8:	784b      	ldrb	r3, [r1, #1]
  4031ca:	7043      	strb	r3, [r0, #1]
  4031cc:	788b      	ldrb	r3, [r1, #2]
  4031ce:	7083      	strb	r3, [r0, #2]
  4031d0:	4660      	mov	r0, ip
  4031d2:	4770      	bx	lr

004031d4 <memmove>:
  4031d4:	4288      	cmp	r0, r1
  4031d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4031d8:	d90d      	bls.n	4031f6 <memmove+0x22>
  4031da:	188b      	adds	r3, r1, r2
  4031dc:	4298      	cmp	r0, r3
  4031de:	d20a      	bcs.n	4031f6 <memmove+0x22>
  4031e0:	1881      	adds	r1, r0, r2
  4031e2:	2a00      	cmp	r2, #0
  4031e4:	d054      	beq.n	403290 <memmove+0xbc>
  4031e6:	1a9a      	subs	r2, r3, r2
  4031e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4031ec:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4031f0:	4293      	cmp	r3, r2
  4031f2:	d1f9      	bne.n	4031e8 <memmove+0x14>
  4031f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4031f6:	2a0f      	cmp	r2, #15
  4031f8:	d948      	bls.n	40328c <memmove+0xb8>
  4031fa:	ea40 0301 	orr.w	r3, r0, r1
  4031fe:	079b      	lsls	r3, r3, #30
  403200:	d147      	bne.n	403292 <memmove+0xbe>
  403202:	f100 0410 	add.w	r4, r0, #16
  403206:	f101 0310 	add.w	r3, r1, #16
  40320a:	4615      	mov	r5, r2
  40320c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403210:	f844 6c10 	str.w	r6, [r4, #-16]
  403214:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403218:	f844 6c0c 	str.w	r6, [r4, #-12]
  40321c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403220:	f844 6c08 	str.w	r6, [r4, #-8]
  403224:	3d10      	subs	r5, #16
  403226:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40322a:	f844 6c04 	str.w	r6, [r4, #-4]
  40322e:	2d0f      	cmp	r5, #15
  403230:	f103 0310 	add.w	r3, r3, #16
  403234:	f104 0410 	add.w	r4, r4, #16
  403238:	d8e8      	bhi.n	40320c <memmove+0x38>
  40323a:	f1a2 0310 	sub.w	r3, r2, #16
  40323e:	f023 030f 	bic.w	r3, r3, #15
  403242:	f002 0e0f 	and.w	lr, r2, #15
  403246:	3310      	adds	r3, #16
  403248:	f1be 0f03 	cmp.w	lr, #3
  40324c:	4419      	add	r1, r3
  40324e:	4403      	add	r3, r0
  403250:	d921      	bls.n	403296 <memmove+0xc2>
  403252:	1f1e      	subs	r6, r3, #4
  403254:	460d      	mov	r5, r1
  403256:	4674      	mov	r4, lr
  403258:	3c04      	subs	r4, #4
  40325a:	f855 7b04 	ldr.w	r7, [r5], #4
  40325e:	f846 7f04 	str.w	r7, [r6, #4]!
  403262:	2c03      	cmp	r4, #3
  403264:	d8f8      	bhi.n	403258 <memmove+0x84>
  403266:	f1ae 0404 	sub.w	r4, lr, #4
  40326a:	f024 0403 	bic.w	r4, r4, #3
  40326e:	3404      	adds	r4, #4
  403270:	4423      	add	r3, r4
  403272:	4421      	add	r1, r4
  403274:	f002 0203 	and.w	r2, r2, #3
  403278:	b152      	cbz	r2, 403290 <memmove+0xbc>
  40327a:	3b01      	subs	r3, #1
  40327c:	440a      	add	r2, r1
  40327e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403282:	f803 4f01 	strb.w	r4, [r3, #1]!
  403286:	4291      	cmp	r1, r2
  403288:	d1f9      	bne.n	40327e <memmove+0xaa>
  40328a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40328c:	4603      	mov	r3, r0
  40328e:	e7f3      	b.n	403278 <memmove+0xa4>
  403290:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403292:	4603      	mov	r3, r0
  403294:	e7f1      	b.n	40327a <memmove+0xa6>
  403296:	4672      	mov	r2, lr
  403298:	e7ee      	b.n	403278 <memmove+0xa4>
  40329a:	bf00      	nop

0040329c <__malloc_lock>:
  40329c:	4770      	bx	lr
  40329e:	bf00      	nop

004032a0 <__malloc_unlock>:
  4032a0:	4770      	bx	lr
  4032a2:	bf00      	nop

004032a4 <_realloc_r>:
  4032a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4032a8:	4617      	mov	r7, r2
  4032aa:	b083      	sub	sp, #12
  4032ac:	460e      	mov	r6, r1
  4032ae:	2900      	cmp	r1, #0
  4032b0:	f000 80e7 	beq.w	403482 <_realloc_r+0x1de>
  4032b4:	4681      	mov	r9, r0
  4032b6:	f107 050b 	add.w	r5, r7, #11
  4032ba:	f7ff ffef 	bl	40329c <__malloc_lock>
  4032be:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4032c2:	2d16      	cmp	r5, #22
  4032c4:	f023 0403 	bic.w	r4, r3, #3
  4032c8:	f1a6 0808 	sub.w	r8, r6, #8
  4032cc:	d84c      	bhi.n	403368 <_realloc_r+0xc4>
  4032ce:	2210      	movs	r2, #16
  4032d0:	4615      	mov	r5, r2
  4032d2:	42af      	cmp	r7, r5
  4032d4:	d84d      	bhi.n	403372 <_realloc_r+0xce>
  4032d6:	4294      	cmp	r4, r2
  4032d8:	f280 8084 	bge.w	4033e4 <_realloc_r+0x140>
  4032dc:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 40368c <_realloc_r+0x3e8>
  4032e0:	f8db 0008 	ldr.w	r0, [fp, #8]
  4032e4:	eb08 0104 	add.w	r1, r8, r4
  4032e8:	4288      	cmp	r0, r1
  4032ea:	f000 80d6 	beq.w	40349a <_realloc_r+0x1f6>
  4032ee:	6848      	ldr	r0, [r1, #4]
  4032f0:	f020 0e01 	bic.w	lr, r0, #1
  4032f4:	448e      	add	lr, r1
  4032f6:	f8de e004 	ldr.w	lr, [lr, #4]
  4032fa:	f01e 0f01 	tst.w	lr, #1
  4032fe:	d13f      	bne.n	403380 <_realloc_r+0xdc>
  403300:	f020 0003 	bic.w	r0, r0, #3
  403304:	4420      	add	r0, r4
  403306:	4290      	cmp	r0, r2
  403308:	f280 80c1 	bge.w	40348e <_realloc_r+0x1ea>
  40330c:	07db      	lsls	r3, r3, #31
  40330e:	f100 808f 	bmi.w	403430 <_realloc_r+0x18c>
  403312:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403316:	ebc3 0a08 	rsb	sl, r3, r8
  40331a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40331e:	f023 0303 	bic.w	r3, r3, #3
  403322:	eb00 0e03 	add.w	lr, r0, r3
  403326:	4596      	cmp	lr, r2
  403328:	db34      	blt.n	403394 <_realloc_r+0xf0>
  40332a:	68cb      	ldr	r3, [r1, #12]
  40332c:	688a      	ldr	r2, [r1, #8]
  40332e:	4657      	mov	r7, sl
  403330:	60d3      	str	r3, [r2, #12]
  403332:	609a      	str	r2, [r3, #8]
  403334:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403338:	f8da 300c 	ldr.w	r3, [sl, #12]
  40333c:	60cb      	str	r3, [r1, #12]
  40333e:	1f22      	subs	r2, r4, #4
  403340:	2a24      	cmp	r2, #36	; 0x24
  403342:	6099      	str	r1, [r3, #8]
  403344:	f200 8136 	bhi.w	4035b4 <_realloc_r+0x310>
  403348:	2a13      	cmp	r2, #19
  40334a:	f240 80fd 	bls.w	403548 <_realloc_r+0x2a4>
  40334e:	6833      	ldr	r3, [r6, #0]
  403350:	f8ca 3008 	str.w	r3, [sl, #8]
  403354:	6873      	ldr	r3, [r6, #4]
  403356:	f8ca 300c 	str.w	r3, [sl, #12]
  40335a:	2a1b      	cmp	r2, #27
  40335c:	f200 8140 	bhi.w	4035e0 <_realloc_r+0x33c>
  403360:	3608      	adds	r6, #8
  403362:	f10a 0310 	add.w	r3, sl, #16
  403366:	e0f0      	b.n	40354a <_realloc_r+0x2a6>
  403368:	f025 0507 	bic.w	r5, r5, #7
  40336c:	2d00      	cmp	r5, #0
  40336e:	462a      	mov	r2, r5
  403370:	daaf      	bge.n	4032d2 <_realloc_r+0x2e>
  403372:	230c      	movs	r3, #12
  403374:	2000      	movs	r0, #0
  403376:	f8c9 3000 	str.w	r3, [r9]
  40337a:	b003      	add	sp, #12
  40337c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403380:	07d9      	lsls	r1, r3, #31
  403382:	d455      	bmi.n	403430 <_realloc_r+0x18c>
  403384:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403388:	ebc3 0a08 	rsb	sl, r3, r8
  40338c:	f8da 3004 	ldr.w	r3, [sl, #4]
  403390:	f023 0303 	bic.w	r3, r3, #3
  403394:	4423      	add	r3, r4
  403396:	4293      	cmp	r3, r2
  403398:	db4a      	blt.n	403430 <_realloc_r+0x18c>
  40339a:	4657      	mov	r7, sl
  40339c:	f8da 100c 	ldr.w	r1, [sl, #12]
  4033a0:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4033a4:	1f22      	subs	r2, r4, #4
  4033a6:	2a24      	cmp	r2, #36	; 0x24
  4033a8:	60c1      	str	r1, [r0, #12]
  4033aa:	6088      	str	r0, [r1, #8]
  4033ac:	f200 810e 	bhi.w	4035cc <_realloc_r+0x328>
  4033b0:	2a13      	cmp	r2, #19
  4033b2:	f240 8109 	bls.w	4035c8 <_realloc_r+0x324>
  4033b6:	6831      	ldr	r1, [r6, #0]
  4033b8:	f8ca 1008 	str.w	r1, [sl, #8]
  4033bc:	6871      	ldr	r1, [r6, #4]
  4033be:	f8ca 100c 	str.w	r1, [sl, #12]
  4033c2:	2a1b      	cmp	r2, #27
  4033c4:	f200 8121 	bhi.w	40360a <_realloc_r+0x366>
  4033c8:	3608      	adds	r6, #8
  4033ca:	f10a 0210 	add.w	r2, sl, #16
  4033ce:	6831      	ldr	r1, [r6, #0]
  4033d0:	6011      	str	r1, [r2, #0]
  4033d2:	6871      	ldr	r1, [r6, #4]
  4033d4:	6051      	str	r1, [r2, #4]
  4033d6:	68b1      	ldr	r1, [r6, #8]
  4033d8:	6091      	str	r1, [r2, #8]
  4033da:	461c      	mov	r4, r3
  4033dc:	f8da 3004 	ldr.w	r3, [sl, #4]
  4033e0:	463e      	mov	r6, r7
  4033e2:	46d0      	mov	r8, sl
  4033e4:	1b62      	subs	r2, r4, r5
  4033e6:	2a0f      	cmp	r2, #15
  4033e8:	f003 0301 	and.w	r3, r3, #1
  4033ec:	d80e      	bhi.n	40340c <_realloc_r+0x168>
  4033ee:	4323      	orrs	r3, r4
  4033f0:	4444      	add	r4, r8
  4033f2:	f8c8 3004 	str.w	r3, [r8, #4]
  4033f6:	6863      	ldr	r3, [r4, #4]
  4033f8:	f043 0301 	orr.w	r3, r3, #1
  4033fc:	6063      	str	r3, [r4, #4]
  4033fe:	4648      	mov	r0, r9
  403400:	f7ff ff4e 	bl	4032a0 <__malloc_unlock>
  403404:	4630      	mov	r0, r6
  403406:	b003      	add	sp, #12
  403408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40340c:	eb08 0105 	add.w	r1, r8, r5
  403410:	431d      	orrs	r5, r3
  403412:	f042 0301 	orr.w	r3, r2, #1
  403416:	440a      	add	r2, r1
  403418:	f8c8 5004 	str.w	r5, [r8, #4]
  40341c:	604b      	str	r3, [r1, #4]
  40341e:	6853      	ldr	r3, [r2, #4]
  403420:	f043 0301 	orr.w	r3, r3, #1
  403424:	3108      	adds	r1, #8
  403426:	6053      	str	r3, [r2, #4]
  403428:	4648      	mov	r0, r9
  40342a:	f7ff f84d 	bl	4024c8 <_free_r>
  40342e:	e7e6      	b.n	4033fe <_realloc_r+0x15a>
  403430:	4639      	mov	r1, r7
  403432:	4648      	mov	r0, r9
  403434:	f7ff fb58 	bl	402ae8 <_malloc_r>
  403438:	4607      	mov	r7, r0
  40343a:	b1d8      	cbz	r0, 403474 <_realloc_r+0x1d0>
  40343c:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403440:	f023 0201 	bic.w	r2, r3, #1
  403444:	4442      	add	r2, r8
  403446:	f1a0 0108 	sub.w	r1, r0, #8
  40344a:	4291      	cmp	r1, r2
  40344c:	f000 80ac 	beq.w	4035a8 <_realloc_r+0x304>
  403450:	1f22      	subs	r2, r4, #4
  403452:	2a24      	cmp	r2, #36	; 0x24
  403454:	f200 8099 	bhi.w	40358a <_realloc_r+0x2e6>
  403458:	2a13      	cmp	r2, #19
  40345a:	d86a      	bhi.n	403532 <_realloc_r+0x28e>
  40345c:	4603      	mov	r3, r0
  40345e:	4632      	mov	r2, r6
  403460:	6811      	ldr	r1, [r2, #0]
  403462:	6019      	str	r1, [r3, #0]
  403464:	6851      	ldr	r1, [r2, #4]
  403466:	6059      	str	r1, [r3, #4]
  403468:	6892      	ldr	r2, [r2, #8]
  40346a:	609a      	str	r2, [r3, #8]
  40346c:	4631      	mov	r1, r6
  40346e:	4648      	mov	r0, r9
  403470:	f7ff f82a 	bl	4024c8 <_free_r>
  403474:	4648      	mov	r0, r9
  403476:	f7ff ff13 	bl	4032a0 <__malloc_unlock>
  40347a:	4638      	mov	r0, r7
  40347c:	b003      	add	sp, #12
  40347e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403482:	4611      	mov	r1, r2
  403484:	b003      	add	sp, #12
  403486:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40348a:	f7ff bb2d 	b.w	402ae8 <_malloc_r>
  40348e:	68ca      	ldr	r2, [r1, #12]
  403490:	6889      	ldr	r1, [r1, #8]
  403492:	4604      	mov	r4, r0
  403494:	60ca      	str	r2, [r1, #12]
  403496:	6091      	str	r1, [r2, #8]
  403498:	e7a4      	b.n	4033e4 <_realloc_r+0x140>
  40349a:	6841      	ldr	r1, [r0, #4]
  40349c:	f021 0103 	bic.w	r1, r1, #3
  4034a0:	4421      	add	r1, r4
  4034a2:	f105 0010 	add.w	r0, r5, #16
  4034a6:	4281      	cmp	r1, r0
  4034a8:	da5b      	bge.n	403562 <_realloc_r+0x2be>
  4034aa:	07db      	lsls	r3, r3, #31
  4034ac:	d4c0      	bmi.n	403430 <_realloc_r+0x18c>
  4034ae:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4034b2:	ebc3 0a08 	rsb	sl, r3, r8
  4034b6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4034ba:	f023 0303 	bic.w	r3, r3, #3
  4034be:	eb01 0c03 	add.w	ip, r1, r3
  4034c2:	4560      	cmp	r0, ip
  4034c4:	f73f af66 	bgt.w	403394 <_realloc_r+0xf0>
  4034c8:	4657      	mov	r7, sl
  4034ca:	f8da 300c 	ldr.w	r3, [sl, #12]
  4034ce:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4034d2:	1f22      	subs	r2, r4, #4
  4034d4:	2a24      	cmp	r2, #36	; 0x24
  4034d6:	60cb      	str	r3, [r1, #12]
  4034d8:	6099      	str	r1, [r3, #8]
  4034da:	f200 80b8 	bhi.w	40364e <_realloc_r+0x3aa>
  4034de:	2a13      	cmp	r2, #19
  4034e0:	f240 80a9 	bls.w	403636 <_realloc_r+0x392>
  4034e4:	6833      	ldr	r3, [r6, #0]
  4034e6:	f8ca 3008 	str.w	r3, [sl, #8]
  4034ea:	6873      	ldr	r3, [r6, #4]
  4034ec:	f8ca 300c 	str.w	r3, [sl, #12]
  4034f0:	2a1b      	cmp	r2, #27
  4034f2:	f200 80b5 	bhi.w	403660 <_realloc_r+0x3bc>
  4034f6:	3608      	adds	r6, #8
  4034f8:	f10a 0310 	add.w	r3, sl, #16
  4034fc:	6832      	ldr	r2, [r6, #0]
  4034fe:	601a      	str	r2, [r3, #0]
  403500:	6872      	ldr	r2, [r6, #4]
  403502:	605a      	str	r2, [r3, #4]
  403504:	68b2      	ldr	r2, [r6, #8]
  403506:	609a      	str	r2, [r3, #8]
  403508:	eb0a 0205 	add.w	r2, sl, r5
  40350c:	ebc5 030c 	rsb	r3, r5, ip
  403510:	f043 0301 	orr.w	r3, r3, #1
  403514:	f8cb 2008 	str.w	r2, [fp, #8]
  403518:	6053      	str	r3, [r2, #4]
  40351a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40351e:	f003 0301 	and.w	r3, r3, #1
  403522:	431d      	orrs	r5, r3
  403524:	4648      	mov	r0, r9
  403526:	f8ca 5004 	str.w	r5, [sl, #4]
  40352a:	f7ff feb9 	bl	4032a0 <__malloc_unlock>
  40352e:	4638      	mov	r0, r7
  403530:	e769      	b.n	403406 <_realloc_r+0x162>
  403532:	6833      	ldr	r3, [r6, #0]
  403534:	6003      	str	r3, [r0, #0]
  403536:	6873      	ldr	r3, [r6, #4]
  403538:	6043      	str	r3, [r0, #4]
  40353a:	2a1b      	cmp	r2, #27
  40353c:	d829      	bhi.n	403592 <_realloc_r+0x2ee>
  40353e:	f100 0308 	add.w	r3, r0, #8
  403542:	f106 0208 	add.w	r2, r6, #8
  403546:	e78b      	b.n	403460 <_realloc_r+0x1bc>
  403548:	463b      	mov	r3, r7
  40354a:	6832      	ldr	r2, [r6, #0]
  40354c:	601a      	str	r2, [r3, #0]
  40354e:	6872      	ldr	r2, [r6, #4]
  403550:	605a      	str	r2, [r3, #4]
  403552:	68b2      	ldr	r2, [r6, #8]
  403554:	609a      	str	r2, [r3, #8]
  403556:	463e      	mov	r6, r7
  403558:	4674      	mov	r4, lr
  40355a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40355e:	46d0      	mov	r8, sl
  403560:	e740      	b.n	4033e4 <_realloc_r+0x140>
  403562:	eb08 0205 	add.w	r2, r8, r5
  403566:	1b4b      	subs	r3, r1, r5
  403568:	f043 0301 	orr.w	r3, r3, #1
  40356c:	f8cb 2008 	str.w	r2, [fp, #8]
  403570:	6053      	str	r3, [r2, #4]
  403572:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403576:	f003 0301 	and.w	r3, r3, #1
  40357a:	431d      	orrs	r5, r3
  40357c:	4648      	mov	r0, r9
  40357e:	f846 5c04 	str.w	r5, [r6, #-4]
  403582:	f7ff fe8d 	bl	4032a0 <__malloc_unlock>
  403586:	4630      	mov	r0, r6
  403588:	e73d      	b.n	403406 <_realloc_r+0x162>
  40358a:	4631      	mov	r1, r6
  40358c:	f7ff fe22 	bl	4031d4 <memmove>
  403590:	e76c      	b.n	40346c <_realloc_r+0x1c8>
  403592:	68b3      	ldr	r3, [r6, #8]
  403594:	6083      	str	r3, [r0, #8]
  403596:	68f3      	ldr	r3, [r6, #12]
  403598:	60c3      	str	r3, [r0, #12]
  40359a:	2a24      	cmp	r2, #36	; 0x24
  40359c:	d02c      	beq.n	4035f8 <_realloc_r+0x354>
  40359e:	f100 0310 	add.w	r3, r0, #16
  4035a2:	f106 0210 	add.w	r2, r6, #16
  4035a6:	e75b      	b.n	403460 <_realloc_r+0x1bc>
  4035a8:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4035ac:	f022 0203 	bic.w	r2, r2, #3
  4035b0:	4414      	add	r4, r2
  4035b2:	e717      	b.n	4033e4 <_realloc_r+0x140>
  4035b4:	4631      	mov	r1, r6
  4035b6:	4638      	mov	r0, r7
  4035b8:	4674      	mov	r4, lr
  4035ba:	463e      	mov	r6, r7
  4035bc:	f7ff fe0a 	bl	4031d4 <memmove>
  4035c0:	46d0      	mov	r8, sl
  4035c2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4035c6:	e70d      	b.n	4033e4 <_realloc_r+0x140>
  4035c8:	463a      	mov	r2, r7
  4035ca:	e700      	b.n	4033ce <_realloc_r+0x12a>
  4035cc:	4631      	mov	r1, r6
  4035ce:	4638      	mov	r0, r7
  4035d0:	461c      	mov	r4, r3
  4035d2:	463e      	mov	r6, r7
  4035d4:	f7ff fdfe 	bl	4031d4 <memmove>
  4035d8:	46d0      	mov	r8, sl
  4035da:	f8da 3004 	ldr.w	r3, [sl, #4]
  4035de:	e701      	b.n	4033e4 <_realloc_r+0x140>
  4035e0:	68b3      	ldr	r3, [r6, #8]
  4035e2:	f8ca 3010 	str.w	r3, [sl, #16]
  4035e6:	68f3      	ldr	r3, [r6, #12]
  4035e8:	f8ca 3014 	str.w	r3, [sl, #20]
  4035ec:	2a24      	cmp	r2, #36	; 0x24
  4035ee:	d018      	beq.n	403622 <_realloc_r+0x37e>
  4035f0:	3610      	adds	r6, #16
  4035f2:	f10a 0318 	add.w	r3, sl, #24
  4035f6:	e7a8      	b.n	40354a <_realloc_r+0x2a6>
  4035f8:	6933      	ldr	r3, [r6, #16]
  4035fa:	6103      	str	r3, [r0, #16]
  4035fc:	6973      	ldr	r3, [r6, #20]
  4035fe:	6143      	str	r3, [r0, #20]
  403600:	f106 0218 	add.w	r2, r6, #24
  403604:	f100 0318 	add.w	r3, r0, #24
  403608:	e72a      	b.n	403460 <_realloc_r+0x1bc>
  40360a:	68b1      	ldr	r1, [r6, #8]
  40360c:	f8ca 1010 	str.w	r1, [sl, #16]
  403610:	68f1      	ldr	r1, [r6, #12]
  403612:	f8ca 1014 	str.w	r1, [sl, #20]
  403616:	2a24      	cmp	r2, #36	; 0x24
  403618:	d00f      	beq.n	40363a <_realloc_r+0x396>
  40361a:	3610      	adds	r6, #16
  40361c:	f10a 0218 	add.w	r2, sl, #24
  403620:	e6d5      	b.n	4033ce <_realloc_r+0x12a>
  403622:	6933      	ldr	r3, [r6, #16]
  403624:	f8ca 3018 	str.w	r3, [sl, #24]
  403628:	6973      	ldr	r3, [r6, #20]
  40362a:	f8ca 301c 	str.w	r3, [sl, #28]
  40362e:	3618      	adds	r6, #24
  403630:	f10a 0320 	add.w	r3, sl, #32
  403634:	e789      	b.n	40354a <_realloc_r+0x2a6>
  403636:	463b      	mov	r3, r7
  403638:	e760      	b.n	4034fc <_realloc_r+0x258>
  40363a:	6932      	ldr	r2, [r6, #16]
  40363c:	f8ca 2018 	str.w	r2, [sl, #24]
  403640:	6972      	ldr	r2, [r6, #20]
  403642:	f8ca 201c 	str.w	r2, [sl, #28]
  403646:	3618      	adds	r6, #24
  403648:	f10a 0220 	add.w	r2, sl, #32
  40364c:	e6bf      	b.n	4033ce <_realloc_r+0x12a>
  40364e:	4631      	mov	r1, r6
  403650:	4638      	mov	r0, r7
  403652:	f8cd c004 	str.w	ip, [sp, #4]
  403656:	f7ff fdbd 	bl	4031d4 <memmove>
  40365a:	f8dd c004 	ldr.w	ip, [sp, #4]
  40365e:	e753      	b.n	403508 <_realloc_r+0x264>
  403660:	68b3      	ldr	r3, [r6, #8]
  403662:	f8ca 3010 	str.w	r3, [sl, #16]
  403666:	68f3      	ldr	r3, [r6, #12]
  403668:	f8ca 3014 	str.w	r3, [sl, #20]
  40366c:	2a24      	cmp	r2, #36	; 0x24
  40366e:	d003      	beq.n	403678 <_realloc_r+0x3d4>
  403670:	3610      	adds	r6, #16
  403672:	f10a 0318 	add.w	r3, sl, #24
  403676:	e741      	b.n	4034fc <_realloc_r+0x258>
  403678:	6933      	ldr	r3, [r6, #16]
  40367a:	f8ca 3018 	str.w	r3, [sl, #24]
  40367e:	6973      	ldr	r3, [r6, #20]
  403680:	f8ca 301c 	str.w	r3, [sl, #28]
  403684:	3618      	adds	r6, #24
  403686:	f10a 0320 	add.w	r3, sl, #32
  40368a:	e737      	b.n	4034fc <_realloc_r+0x258>
  40368c:	20000458 	.word	0x20000458

00403690 <_sbrk_r>:
  403690:	b538      	push	{r3, r4, r5, lr}
  403692:	4c07      	ldr	r4, [pc, #28]	; (4036b0 <_sbrk_r+0x20>)
  403694:	2300      	movs	r3, #0
  403696:	4605      	mov	r5, r0
  403698:	4608      	mov	r0, r1
  40369a:	6023      	str	r3, [r4, #0]
  40369c:	f7fd f9f6 	bl	400a8c <_sbrk>
  4036a0:	1c43      	adds	r3, r0, #1
  4036a2:	d000      	beq.n	4036a6 <_sbrk_r+0x16>
  4036a4:	bd38      	pop	{r3, r4, r5, pc}
  4036a6:	6823      	ldr	r3, [r4, #0]
  4036a8:	2b00      	cmp	r3, #0
  4036aa:	d0fb      	beq.n	4036a4 <_sbrk_r+0x14>
  4036ac:	602b      	str	r3, [r5, #0]
  4036ae:	bd38      	pop	{r3, r4, r5, pc}
  4036b0:	20000950 	.word	0x20000950

004036b4 <__sread>:
  4036b4:	b510      	push	{r4, lr}
  4036b6:	460c      	mov	r4, r1
  4036b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4036bc:	f000 f9bc 	bl	403a38 <_read_r>
  4036c0:	2800      	cmp	r0, #0
  4036c2:	db03      	blt.n	4036cc <__sread+0x18>
  4036c4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4036c6:	4403      	add	r3, r0
  4036c8:	6523      	str	r3, [r4, #80]	; 0x50
  4036ca:	bd10      	pop	{r4, pc}
  4036cc:	89a3      	ldrh	r3, [r4, #12]
  4036ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4036d2:	81a3      	strh	r3, [r4, #12]
  4036d4:	bd10      	pop	{r4, pc}
  4036d6:	bf00      	nop

004036d8 <__swrite>:
  4036d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4036dc:	4616      	mov	r6, r2
  4036de:	898a      	ldrh	r2, [r1, #12]
  4036e0:	461d      	mov	r5, r3
  4036e2:	05d3      	lsls	r3, r2, #23
  4036e4:	460c      	mov	r4, r1
  4036e6:	4607      	mov	r7, r0
  4036e8:	d506      	bpl.n	4036f8 <__swrite+0x20>
  4036ea:	2200      	movs	r2, #0
  4036ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4036f0:	2302      	movs	r3, #2
  4036f2:	f000 f98d 	bl	403a10 <_lseek_r>
  4036f6:	89a2      	ldrh	r2, [r4, #12]
  4036f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4036fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403700:	81a2      	strh	r2, [r4, #12]
  403702:	4638      	mov	r0, r7
  403704:	4632      	mov	r2, r6
  403706:	462b      	mov	r3, r5
  403708:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40370c:	f000 b8a0 	b.w	403850 <_write_r>

00403710 <__sseek>:
  403710:	b510      	push	{r4, lr}
  403712:	460c      	mov	r4, r1
  403714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403718:	f000 f97a 	bl	403a10 <_lseek_r>
  40371c:	89a3      	ldrh	r3, [r4, #12]
  40371e:	1c42      	adds	r2, r0, #1
  403720:	bf0e      	itee	eq
  403722:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403726:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40372a:	6520      	strne	r0, [r4, #80]	; 0x50
  40372c:	81a3      	strh	r3, [r4, #12]
  40372e:	bd10      	pop	{r4, pc}

00403730 <__sclose>:
  403730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403734:	f000 b8f2 	b.w	40391c <_close_r>

00403738 <__swbuf_r>:
  403738:	b570      	push	{r4, r5, r6, lr}
  40373a:	460d      	mov	r5, r1
  40373c:	4614      	mov	r4, r2
  40373e:	4606      	mov	r6, r0
  403740:	b110      	cbz	r0, 403748 <__swbuf_r+0x10>
  403742:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403744:	2b00      	cmp	r3, #0
  403746:	d048      	beq.n	4037da <__swbuf_r+0xa2>
  403748:	89a2      	ldrh	r2, [r4, #12]
  40374a:	69a3      	ldr	r3, [r4, #24]
  40374c:	60a3      	str	r3, [r4, #8]
  40374e:	b291      	uxth	r1, r2
  403750:	0708      	lsls	r0, r1, #28
  403752:	d538      	bpl.n	4037c6 <__swbuf_r+0x8e>
  403754:	6923      	ldr	r3, [r4, #16]
  403756:	2b00      	cmp	r3, #0
  403758:	d035      	beq.n	4037c6 <__swbuf_r+0x8e>
  40375a:	0489      	lsls	r1, r1, #18
  40375c:	b2ed      	uxtb	r5, r5
  40375e:	d515      	bpl.n	40378c <__swbuf_r+0x54>
  403760:	6822      	ldr	r2, [r4, #0]
  403762:	6961      	ldr	r1, [r4, #20]
  403764:	1ad3      	subs	r3, r2, r3
  403766:	428b      	cmp	r3, r1
  403768:	da1c      	bge.n	4037a4 <__swbuf_r+0x6c>
  40376a:	3301      	adds	r3, #1
  40376c:	68a1      	ldr	r1, [r4, #8]
  40376e:	1c50      	adds	r0, r2, #1
  403770:	3901      	subs	r1, #1
  403772:	60a1      	str	r1, [r4, #8]
  403774:	6020      	str	r0, [r4, #0]
  403776:	7015      	strb	r5, [r2, #0]
  403778:	6962      	ldr	r2, [r4, #20]
  40377a:	429a      	cmp	r2, r3
  40377c:	d01a      	beq.n	4037b4 <__swbuf_r+0x7c>
  40377e:	89a3      	ldrh	r3, [r4, #12]
  403780:	07db      	lsls	r3, r3, #31
  403782:	d501      	bpl.n	403788 <__swbuf_r+0x50>
  403784:	2d0a      	cmp	r5, #10
  403786:	d015      	beq.n	4037b4 <__swbuf_r+0x7c>
  403788:	4628      	mov	r0, r5
  40378a:	bd70      	pop	{r4, r5, r6, pc}
  40378c:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40378e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403792:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403796:	81a2      	strh	r2, [r4, #12]
  403798:	6822      	ldr	r2, [r4, #0]
  40379a:	6661      	str	r1, [r4, #100]	; 0x64
  40379c:	6961      	ldr	r1, [r4, #20]
  40379e:	1ad3      	subs	r3, r2, r3
  4037a0:	428b      	cmp	r3, r1
  4037a2:	dbe2      	blt.n	40376a <__swbuf_r+0x32>
  4037a4:	4630      	mov	r0, r6
  4037a6:	4621      	mov	r1, r4
  4037a8:	f7fe fd22 	bl	4021f0 <_fflush_r>
  4037ac:	b940      	cbnz	r0, 4037c0 <__swbuf_r+0x88>
  4037ae:	6822      	ldr	r2, [r4, #0]
  4037b0:	2301      	movs	r3, #1
  4037b2:	e7db      	b.n	40376c <__swbuf_r+0x34>
  4037b4:	4630      	mov	r0, r6
  4037b6:	4621      	mov	r1, r4
  4037b8:	f7fe fd1a 	bl	4021f0 <_fflush_r>
  4037bc:	2800      	cmp	r0, #0
  4037be:	d0e3      	beq.n	403788 <__swbuf_r+0x50>
  4037c0:	f04f 30ff 	mov.w	r0, #4294967295
  4037c4:	bd70      	pop	{r4, r5, r6, pc}
  4037c6:	4630      	mov	r0, r6
  4037c8:	4621      	mov	r1, r4
  4037ca:	f7fe fbf5 	bl	401fb8 <__swsetup_r>
  4037ce:	2800      	cmp	r0, #0
  4037d0:	d1f6      	bne.n	4037c0 <__swbuf_r+0x88>
  4037d2:	89a2      	ldrh	r2, [r4, #12]
  4037d4:	6923      	ldr	r3, [r4, #16]
  4037d6:	b291      	uxth	r1, r2
  4037d8:	e7bf      	b.n	40375a <__swbuf_r+0x22>
  4037da:	f7fe fd9d 	bl	402318 <__sinit>
  4037de:	e7b3      	b.n	403748 <__swbuf_r+0x10>

004037e0 <_wcrtomb_r>:
  4037e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4037e4:	4605      	mov	r5, r0
  4037e6:	b086      	sub	sp, #24
  4037e8:	461e      	mov	r6, r3
  4037ea:	460c      	mov	r4, r1
  4037ec:	b1a1      	cbz	r1, 403818 <_wcrtomb_r+0x38>
  4037ee:	4b10      	ldr	r3, [pc, #64]	; (403830 <_wcrtomb_r+0x50>)
  4037f0:	4617      	mov	r7, r2
  4037f2:	f8d3 8000 	ldr.w	r8, [r3]
  4037f6:	f7ff f8f5 	bl	4029e4 <__locale_charset>
  4037fa:	9600      	str	r6, [sp, #0]
  4037fc:	4603      	mov	r3, r0
  4037fe:	4621      	mov	r1, r4
  403800:	463a      	mov	r2, r7
  403802:	4628      	mov	r0, r5
  403804:	47c0      	blx	r8
  403806:	1c43      	adds	r3, r0, #1
  403808:	d103      	bne.n	403812 <_wcrtomb_r+0x32>
  40380a:	2200      	movs	r2, #0
  40380c:	238a      	movs	r3, #138	; 0x8a
  40380e:	6032      	str	r2, [r6, #0]
  403810:	602b      	str	r3, [r5, #0]
  403812:	b006      	add	sp, #24
  403814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403818:	4b05      	ldr	r3, [pc, #20]	; (403830 <_wcrtomb_r+0x50>)
  40381a:	681f      	ldr	r7, [r3, #0]
  40381c:	f7ff f8e2 	bl	4029e4 <__locale_charset>
  403820:	9600      	str	r6, [sp, #0]
  403822:	4603      	mov	r3, r0
  403824:	4622      	mov	r2, r4
  403826:	4628      	mov	r0, r5
  403828:	a903      	add	r1, sp, #12
  40382a:	47b8      	blx	r7
  40382c:	e7eb      	b.n	403806 <_wcrtomb_r+0x26>
  40382e:	bf00      	nop
  403830:	20000868 	.word	0x20000868

00403834 <__ascii_wctomb>:
  403834:	b121      	cbz	r1, 403840 <__ascii_wctomb+0xc>
  403836:	2aff      	cmp	r2, #255	; 0xff
  403838:	d804      	bhi.n	403844 <__ascii_wctomb+0x10>
  40383a:	700a      	strb	r2, [r1, #0]
  40383c:	2001      	movs	r0, #1
  40383e:	4770      	bx	lr
  403840:	4608      	mov	r0, r1
  403842:	4770      	bx	lr
  403844:	238a      	movs	r3, #138	; 0x8a
  403846:	6003      	str	r3, [r0, #0]
  403848:	f04f 30ff 	mov.w	r0, #4294967295
  40384c:	4770      	bx	lr
  40384e:	bf00      	nop

00403850 <_write_r>:
  403850:	b570      	push	{r4, r5, r6, lr}
  403852:	4c08      	ldr	r4, [pc, #32]	; (403874 <_write_r+0x24>)
  403854:	4606      	mov	r6, r0
  403856:	2500      	movs	r5, #0
  403858:	4608      	mov	r0, r1
  40385a:	4611      	mov	r1, r2
  40385c:	461a      	mov	r2, r3
  40385e:	6025      	str	r5, [r4, #0]
  403860:	f7fc fcb2 	bl	4001c8 <_write>
  403864:	1c43      	adds	r3, r0, #1
  403866:	d000      	beq.n	40386a <_write_r+0x1a>
  403868:	bd70      	pop	{r4, r5, r6, pc}
  40386a:	6823      	ldr	r3, [r4, #0]
  40386c:	2b00      	cmp	r3, #0
  40386e:	d0fb      	beq.n	403868 <_write_r+0x18>
  403870:	6033      	str	r3, [r6, #0]
  403872:	bd70      	pop	{r4, r5, r6, pc}
  403874:	20000950 	.word	0x20000950

00403878 <__register_exitproc>:
  403878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40387c:	4c25      	ldr	r4, [pc, #148]	; (403914 <__register_exitproc+0x9c>)
  40387e:	6825      	ldr	r5, [r4, #0]
  403880:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403884:	4606      	mov	r6, r0
  403886:	4688      	mov	r8, r1
  403888:	4692      	mov	sl, r2
  40388a:	4699      	mov	r9, r3
  40388c:	b3cc      	cbz	r4, 403902 <__register_exitproc+0x8a>
  40388e:	6860      	ldr	r0, [r4, #4]
  403890:	281f      	cmp	r0, #31
  403892:	dc18      	bgt.n	4038c6 <__register_exitproc+0x4e>
  403894:	1c43      	adds	r3, r0, #1
  403896:	b17e      	cbz	r6, 4038b8 <__register_exitproc+0x40>
  403898:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40389c:	2101      	movs	r1, #1
  40389e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4038a2:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  4038a6:	fa01 f200 	lsl.w	r2, r1, r0
  4038aa:	4317      	orrs	r7, r2
  4038ac:	2e02      	cmp	r6, #2
  4038ae:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4038b2:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4038b6:	d01e      	beq.n	4038f6 <__register_exitproc+0x7e>
  4038b8:	3002      	adds	r0, #2
  4038ba:	6063      	str	r3, [r4, #4]
  4038bc:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4038c0:	2000      	movs	r0, #0
  4038c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4038c6:	4b14      	ldr	r3, [pc, #80]	; (403918 <__register_exitproc+0xa0>)
  4038c8:	b303      	cbz	r3, 40390c <__register_exitproc+0x94>
  4038ca:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4038ce:	f7ff f903 	bl	402ad8 <malloc>
  4038d2:	4604      	mov	r4, r0
  4038d4:	b1d0      	cbz	r0, 40390c <__register_exitproc+0x94>
  4038d6:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4038da:	2700      	movs	r7, #0
  4038dc:	e880 0088 	stmia.w	r0, {r3, r7}
  4038e0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4038e4:	4638      	mov	r0, r7
  4038e6:	2301      	movs	r3, #1
  4038e8:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4038ec:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4038f0:	2e00      	cmp	r6, #0
  4038f2:	d0e1      	beq.n	4038b8 <__register_exitproc+0x40>
  4038f4:	e7d0      	b.n	403898 <__register_exitproc+0x20>
  4038f6:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4038fa:	430a      	orrs	r2, r1
  4038fc:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403900:	e7da      	b.n	4038b8 <__register_exitproc+0x40>
  403902:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403906:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40390a:	e7c0      	b.n	40388e <__register_exitproc+0x16>
  40390c:	f04f 30ff 	mov.w	r0, #4294967295
  403910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403914:	0040411c 	.word	0x0040411c
  403918:	00402ad9 	.word	0x00402ad9

0040391c <_close_r>:
  40391c:	b538      	push	{r3, r4, r5, lr}
  40391e:	4c07      	ldr	r4, [pc, #28]	; (40393c <_close_r+0x20>)
  403920:	2300      	movs	r3, #0
  403922:	4605      	mov	r5, r0
  403924:	4608      	mov	r0, r1
  403926:	6023      	str	r3, [r4, #0]
  403928:	f7fd f8ca 	bl	400ac0 <_close>
  40392c:	1c43      	adds	r3, r0, #1
  40392e:	d000      	beq.n	403932 <_close_r+0x16>
  403930:	bd38      	pop	{r3, r4, r5, pc}
  403932:	6823      	ldr	r3, [r4, #0]
  403934:	2b00      	cmp	r3, #0
  403936:	d0fb      	beq.n	403930 <_close_r+0x14>
  403938:	602b      	str	r3, [r5, #0]
  40393a:	bd38      	pop	{r3, r4, r5, pc}
  40393c:	20000950 	.word	0x20000950

00403940 <_fclose_r>:
  403940:	2900      	cmp	r1, #0
  403942:	d03d      	beq.n	4039c0 <_fclose_r+0x80>
  403944:	b570      	push	{r4, r5, r6, lr}
  403946:	4605      	mov	r5, r0
  403948:	460c      	mov	r4, r1
  40394a:	b108      	cbz	r0, 403950 <_fclose_r+0x10>
  40394c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40394e:	b37b      	cbz	r3, 4039b0 <_fclose_r+0x70>
  403950:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403954:	b90b      	cbnz	r3, 40395a <_fclose_r+0x1a>
  403956:	2000      	movs	r0, #0
  403958:	bd70      	pop	{r4, r5, r6, pc}
  40395a:	4628      	mov	r0, r5
  40395c:	4621      	mov	r1, r4
  40395e:	f7fe fb9d 	bl	40209c <__sflush_r>
  403962:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403964:	4606      	mov	r6, r0
  403966:	b133      	cbz	r3, 403976 <_fclose_r+0x36>
  403968:	4628      	mov	r0, r5
  40396a:	69e1      	ldr	r1, [r4, #28]
  40396c:	4798      	blx	r3
  40396e:	2800      	cmp	r0, #0
  403970:	bfb8      	it	lt
  403972:	f04f 36ff 	movlt.w	r6, #4294967295
  403976:	89a3      	ldrh	r3, [r4, #12]
  403978:	061b      	lsls	r3, r3, #24
  40397a:	d41c      	bmi.n	4039b6 <_fclose_r+0x76>
  40397c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40397e:	b141      	cbz	r1, 403992 <_fclose_r+0x52>
  403980:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403984:	4299      	cmp	r1, r3
  403986:	d002      	beq.n	40398e <_fclose_r+0x4e>
  403988:	4628      	mov	r0, r5
  40398a:	f7fe fd9d 	bl	4024c8 <_free_r>
  40398e:	2300      	movs	r3, #0
  403990:	6323      	str	r3, [r4, #48]	; 0x30
  403992:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403994:	b121      	cbz	r1, 4039a0 <_fclose_r+0x60>
  403996:	4628      	mov	r0, r5
  403998:	f7fe fd96 	bl	4024c8 <_free_r>
  40399c:	2300      	movs	r3, #0
  40399e:	6463      	str	r3, [r4, #68]	; 0x44
  4039a0:	f7fe fcc0 	bl	402324 <__sfp_lock_acquire>
  4039a4:	2300      	movs	r3, #0
  4039a6:	81a3      	strh	r3, [r4, #12]
  4039a8:	f7fe fcbe 	bl	402328 <__sfp_lock_release>
  4039ac:	4630      	mov	r0, r6
  4039ae:	bd70      	pop	{r4, r5, r6, pc}
  4039b0:	f7fe fcb2 	bl	402318 <__sinit>
  4039b4:	e7cc      	b.n	403950 <_fclose_r+0x10>
  4039b6:	4628      	mov	r0, r5
  4039b8:	6921      	ldr	r1, [r4, #16]
  4039ba:	f7fe fd85 	bl	4024c8 <_free_r>
  4039be:	e7dd      	b.n	40397c <_fclose_r+0x3c>
  4039c0:	2000      	movs	r0, #0
  4039c2:	4770      	bx	lr

004039c4 <_fstat_r>:
  4039c4:	b538      	push	{r3, r4, r5, lr}
  4039c6:	4c08      	ldr	r4, [pc, #32]	; (4039e8 <_fstat_r+0x24>)
  4039c8:	2300      	movs	r3, #0
  4039ca:	4605      	mov	r5, r0
  4039cc:	4608      	mov	r0, r1
  4039ce:	4611      	mov	r1, r2
  4039d0:	6023      	str	r3, [r4, #0]
  4039d2:	f7fd f879 	bl	400ac8 <_fstat>
  4039d6:	1c43      	adds	r3, r0, #1
  4039d8:	d000      	beq.n	4039dc <_fstat_r+0x18>
  4039da:	bd38      	pop	{r3, r4, r5, pc}
  4039dc:	6823      	ldr	r3, [r4, #0]
  4039de:	2b00      	cmp	r3, #0
  4039e0:	d0fb      	beq.n	4039da <_fstat_r+0x16>
  4039e2:	602b      	str	r3, [r5, #0]
  4039e4:	bd38      	pop	{r3, r4, r5, pc}
  4039e6:	bf00      	nop
  4039e8:	20000950 	.word	0x20000950

004039ec <_isatty_r>:
  4039ec:	b538      	push	{r3, r4, r5, lr}
  4039ee:	4c07      	ldr	r4, [pc, #28]	; (403a0c <_isatty_r+0x20>)
  4039f0:	2300      	movs	r3, #0
  4039f2:	4605      	mov	r5, r0
  4039f4:	4608      	mov	r0, r1
  4039f6:	6023      	str	r3, [r4, #0]
  4039f8:	f7fd f86c 	bl	400ad4 <_isatty>
  4039fc:	1c43      	adds	r3, r0, #1
  4039fe:	d000      	beq.n	403a02 <_isatty_r+0x16>
  403a00:	bd38      	pop	{r3, r4, r5, pc}
  403a02:	6823      	ldr	r3, [r4, #0]
  403a04:	2b00      	cmp	r3, #0
  403a06:	d0fb      	beq.n	403a00 <_isatty_r+0x14>
  403a08:	602b      	str	r3, [r5, #0]
  403a0a:	bd38      	pop	{r3, r4, r5, pc}
  403a0c:	20000950 	.word	0x20000950

00403a10 <_lseek_r>:
  403a10:	b570      	push	{r4, r5, r6, lr}
  403a12:	4c08      	ldr	r4, [pc, #32]	; (403a34 <_lseek_r+0x24>)
  403a14:	4606      	mov	r6, r0
  403a16:	2500      	movs	r5, #0
  403a18:	4608      	mov	r0, r1
  403a1a:	4611      	mov	r1, r2
  403a1c:	461a      	mov	r2, r3
  403a1e:	6025      	str	r5, [r4, #0]
  403a20:	f7fd f85a 	bl	400ad8 <_lseek>
  403a24:	1c43      	adds	r3, r0, #1
  403a26:	d000      	beq.n	403a2a <_lseek_r+0x1a>
  403a28:	bd70      	pop	{r4, r5, r6, pc}
  403a2a:	6823      	ldr	r3, [r4, #0]
  403a2c:	2b00      	cmp	r3, #0
  403a2e:	d0fb      	beq.n	403a28 <_lseek_r+0x18>
  403a30:	6033      	str	r3, [r6, #0]
  403a32:	bd70      	pop	{r4, r5, r6, pc}
  403a34:	20000950 	.word	0x20000950

00403a38 <_read_r>:
  403a38:	b570      	push	{r4, r5, r6, lr}
  403a3a:	4c08      	ldr	r4, [pc, #32]	; (403a5c <_read_r+0x24>)
  403a3c:	4606      	mov	r6, r0
  403a3e:	2500      	movs	r5, #0
  403a40:	4608      	mov	r0, r1
  403a42:	4611      	mov	r1, r2
  403a44:	461a      	mov	r2, r3
  403a46:	6025      	str	r5, [r4, #0]
  403a48:	f7fc fba0 	bl	40018c <_read>
  403a4c:	1c43      	adds	r3, r0, #1
  403a4e:	d000      	beq.n	403a52 <_read_r+0x1a>
  403a50:	bd70      	pop	{r4, r5, r6, pc}
  403a52:	6823      	ldr	r3, [r4, #0]
  403a54:	2b00      	cmp	r3, #0
  403a56:	d0fb      	beq.n	403a50 <_read_r+0x18>
  403a58:	6033      	str	r3, [r6, #0]
  403a5a:	bd70      	pop	{r4, r5, r6, pc}
  403a5c:	20000950 	.word	0x20000950

00403a60 <__aeabi_uldivmod>:
  403a60:	b953      	cbnz	r3, 403a78 <__aeabi_uldivmod+0x18>
  403a62:	b94a      	cbnz	r2, 403a78 <__aeabi_uldivmod+0x18>
  403a64:	2900      	cmp	r1, #0
  403a66:	bf08      	it	eq
  403a68:	2800      	cmpeq	r0, #0
  403a6a:	bf1c      	itt	ne
  403a6c:	f04f 31ff 	movne.w	r1, #4294967295
  403a70:	f04f 30ff 	movne.w	r0, #4294967295
  403a74:	f000 b83c 	b.w	403af0 <__aeabi_idiv0>
  403a78:	b082      	sub	sp, #8
  403a7a:	46ec      	mov	ip, sp
  403a7c:	e92d 5000 	stmdb	sp!, {ip, lr}
  403a80:	f000 f81e 	bl	403ac0 <__gnu_uldivmod_helper>
  403a84:	f8dd e004 	ldr.w	lr, [sp, #4]
  403a88:	b002      	add	sp, #8
  403a8a:	bc0c      	pop	{r2, r3}
  403a8c:	4770      	bx	lr
  403a8e:	bf00      	nop

00403a90 <__gnu_ldivmod_helper>:
  403a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403a94:	9c06      	ldr	r4, [sp, #24]
  403a96:	4615      	mov	r5, r2
  403a98:	4606      	mov	r6, r0
  403a9a:	460f      	mov	r7, r1
  403a9c:	4698      	mov	r8, r3
  403a9e:	f000 f829 	bl	403af4 <__divdi3>
  403aa2:	fb05 f301 	mul.w	r3, r5, r1
  403aa6:	fb00 3808 	mla	r8, r0, r8, r3
  403aaa:	fba5 2300 	umull	r2, r3, r5, r0
  403aae:	1ab2      	subs	r2, r6, r2
  403ab0:	4443      	add	r3, r8
  403ab2:	eb67 0303 	sbc.w	r3, r7, r3
  403ab6:	e9c4 2300 	strd	r2, r3, [r4]
  403aba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403abe:	bf00      	nop

00403ac0 <__gnu_uldivmod_helper>:
  403ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403ac4:	9c06      	ldr	r4, [sp, #24]
  403ac6:	4690      	mov	r8, r2
  403ac8:	4606      	mov	r6, r0
  403aca:	460f      	mov	r7, r1
  403acc:	461d      	mov	r5, r3
  403ace:	f000 f95f 	bl	403d90 <__udivdi3>
  403ad2:	fb00 f505 	mul.w	r5, r0, r5
  403ad6:	fba0 2308 	umull	r2, r3, r0, r8
  403ada:	fb08 5501 	mla	r5, r8, r1, r5
  403ade:	1ab2      	subs	r2, r6, r2
  403ae0:	442b      	add	r3, r5
  403ae2:	eb67 0303 	sbc.w	r3, r7, r3
  403ae6:	e9c4 2300 	strd	r2, r3, [r4]
  403aea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403aee:	bf00      	nop

00403af0 <__aeabi_idiv0>:
  403af0:	4770      	bx	lr
  403af2:	bf00      	nop

00403af4 <__divdi3>:
  403af4:	2900      	cmp	r1, #0
  403af6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403afa:	f2c0 80a6 	blt.w	403c4a <__divdi3+0x156>
  403afe:	2600      	movs	r6, #0
  403b00:	2b00      	cmp	r3, #0
  403b02:	f2c0 809c 	blt.w	403c3e <__divdi3+0x14a>
  403b06:	4688      	mov	r8, r1
  403b08:	4694      	mov	ip, r2
  403b0a:	469e      	mov	lr, r3
  403b0c:	4615      	mov	r5, r2
  403b0e:	4604      	mov	r4, r0
  403b10:	460f      	mov	r7, r1
  403b12:	2b00      	cmp	r3, #0
  403b14:	d13d      	bne.n	403b92 <__divdi3+0x9e>
  403b16:	428a      	cmp	r2, r1
  403b18:	d959      	bls.n	403bce <__divdi3+0xda>
  403b1a:	fab2 f382 	clz	r3, r2
  403b1e:	b13b      	cbz	r3, 403b30 <__divdi3+0x3c>
  403b20:	f1c3 0220 	rsb	r2, r3, #32
  403b24:	409f      	lsls	r7, r3
  403b26:	fa20 f202 	lsr.w	r2, r0, r2
  403b2a:	409d      	lsls	r5, r3
  403b2c:	4317      	orrs	r7, r2
  403b2e:	409c      	lsls	r4, r3
  403b30:	0c29      	lsrs	r1, r5, #16
  403b32:	0c22      	lsrs	r2, r4, #16
  403b34:	fbb7 fef1 	udiv	lr, r7, r1
  403b38:	b2a8      	uxth	r0, r5
  403b3a:	fb01 771e 	mls	r7, r1, lr, r7
  403b3e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  403b42:	fb00 f30e 	mul.w	r3, r0, lr
  403b46:	42bb      	cmp	r3, r7
  403b48:	d90a      	bls.n	403b60 <__divdi3+0x6c>
  403b4a:	197f      	adds	r7, r7, r5
  403b4c:	f10e 32ff 	add.w	r2, lr, #4294967295
  403b50:	f080 8105 	bcs.w	403d5e <__divdi3+0x26a>
  403b54:	42bb      	cmp	r3, r7
  403b56:	f240 8102 	bls.w	403d5e <__divdi3+0x26a>
  403b5a:	f1ae 0e02 	sub.w	lr, lr, #2
  403b5e:	442f      	add	r7, r5
  403b60:	1aff      	subs	r7, r7, r3
  403b62:	b2a4      	uxth	r4, r4
  403b64:	fbb7 f3f1 	udiv	r3, r7, r1
  403b68:	fb01 7713 	mls	r7, r1, r3, r7
  403b6c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  403b70:	fb00 f003 	mul.w	r0, r0, r3
  403b74:	42b8      	cmp	r0, r7
  403b76:	d908      	bls.n	403b8a <__divdi3+0x96>
  403b78:	197f      	adds	r7, r7, r5
  403b7a:	f103 32ff 	add.w	r2, r3, #4294967295
  403b7e:	f080 80f0 	bcs.w	403d62 <__divdi3+0x26e>
  403b82:	42b8      	cmp	r0, r7
  403b84:	f240 80ed 	bls.w	403d62 <__divdi3+0x26e>
  403b88:	3b02      	subs	r3, #2
  403b8a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  403b8e:	2200      	movs	r2, #0
  403b90:	e003      	b.n	403b9a <__divdi3+0xa6>
  403b92:	428b      	cmp	r3, r1
  403b94:	d90f      	bls.n	403bb6 <__divdi3+0xc2>
  403b96:	2200      	movs	r2, #0
  403b98:	4613      	mov	r3, r2
  403b9a:	1c34      	adds	r4, r6, #0
  403b9c:	bf18      	it	ne
  403b9e:	2401      	movne	r4, #1
  403ba0:	4260      	negs	r0, r4
  403ba2:	f04f 0500 	mov.w	r5, #0
  403ba6:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  403baa:	4058      	eors	r0, r3
  403bac:	4051      	eors	r1, r2
  403bae:	1900      	adds	r0, r0, r4
  403bb0:	4169      	adcs	r1, r5
  403bb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403bb6:	fab3 f283 	clz	r2, r3
  403bba:	2a00      	cmp	r2, #0
  403bbc:	f040 8086 	bne.w	403ccc <__divdi3+0x1d8>
  403bc0:	428b      	cmp	r3, r1
  403bc2:	d302      	bcc.n	403bca <__divdi3+0xd6>
  403bc4:	4584      	cmp	ip, r0
  403bc6:	f200 80db 	bhi.w	403d80 <__divdi3+0x28c>
  403bca:	2301      	movs	r3, #1
  403bcc:	e7e5      	b.n	403b9a <__divdi3+0xa6>
  403bce:	b912      	cbnz	r2, 403bd6 <__divdi3+0xe2>
  403bd0:	2301      	movs	r3, #1
  403bd2:	fbb3 f5f2 	udiv	r5, r3, r2
  403bd6:	fab5 f085 	clz	r0, r5
  403bda:	2800      	cmp	r0, #0
  403bdc:	d13b      	bne.n	403c56 <__divdi3+0x162>
  403bde:	1b78      	subs	r0, r7, r5
  403be0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403be4:	fa1f fc85 	uxth.w	ip, r5
  403be8:	2201      	movs	r2, #1
  403bea:	fbb0 f8fe 	udiv	r8, r0, lr
  403bee:	0c21      	lsrs	r1, r4, #16
  403bf0:	fb0e 0718 	mls	r7, lr, r8, r0
  403bf4:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  403bf8:	fb0c f308 	mul.w	r3, ip, r8
  403bfc:	42bb      	cmp	r3, r7
  403bfe:	d907      	bls.n	403c10 <__divdi3+0x11c>
  403c00:	197f      	adds	r7, r7, r5
  403c02:	f108 31ff 	add.w	r1, r8, #4294967295
  403c06:	d202      	bcs.n	403c0e <__divdi3+0x11a>
  403c08:	42bb      	cmp	r3, r7
  403c0a:	f200 80bd 	bhi.w	403d88 <__divdi3+0x294>
  403c0e:	4688      	mov	r8, r1
  403c10:	1aff      	subs	r7, r7, r3
  403c12:	b2a4      	uxth	r4, r4
  403c14:	fbb7 f3fe 	udiv	r3, r7, lr
  403c18:	fb0e 7713 	mls	r7, lr, r3, r7
  403c1c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  403c20:	fb0c fc03 	mul.w	ip, ip, r3
  403c24:	45bc      	cmp	ip, r7
  403c26:	d907      	bls.n	403c38 <__divdi3+0x144>
  403c28:	197f      	adds	r7, r7, r5
  403c2a:	f103 31ff 	add.w	r1, r3, #4294967295
  403c2e:	d202      	bcs.n	403c36 <__divdi3+0x142>
  403c30:	45bc      	cmp	ip, r7
  403c32:	f200 80a7 	bhi.w	403d84 <__divdi3+0x290>
  403c36:	460b      	mov	r3, r1
  403c38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  403c3c:	e7ad      	b.n	403b9a <__divdi3+0xa6>
  403c3e:	4252      	negs	r2, r2
  403c40:	ea6f 0606 	mvn.w	r6, r6
  403c44:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403c48:	e75d      	b.n	403b06 <__divdi3+0x12>
  403c4a:	4240      	negs	r0, r0
  403c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403c50:	f04f 36ff 	mov.w	r6, #4294967295
  403c54:	e754      	b.n	403b00 <__divdi3+0xc>
  403c56:	f1c0 0220 	rsb	r2, r0, #32
  403c5a:	fa24 f102 	lsr.w	r1, r4, r2
  403c5e:	fa07 f300 	lsl.w	r3, r7, r0
  403c62:	4085      	lsls	r5, r0
  403c64:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403c68:	40d7      	lsrs	r7, r2
  403c6a:	4319      	orrs	r1, r3
  403c6c:	fbb7 f2fe 	udiv	r2, r7, lr
  403c70:	0c0b      	lsrs	r3, r1, #16
  403c72:	fb0e 7712 	mls	r7, lr, r2, r7
  403c76:	fa1f fc85 	uxth.w	ip, r5
  403c7a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  403c7e:	fb0c f702 	mul.w	r7, ip, r2
  403c82:	429f      	cmp	r7, r3
  403c84:	fa04 f400 	lsl.w	r4, r4, r0
  403c88:	d907      	bls.n	403c9a <__divdi3+0x1a6>
  403c8a:	195b      	adds	r3, r3, r5
  403c8c:	f102 30ff 	add.w	r0, r2, #4294967295
  403c90:	d274      	bcs.n	403d7c <__divdi3+0x288>
  403c92:	429f      	cmp	r7, r3
  403c94:	d972      	bls.n	403d7c <__divdi3+0x288>
  403c96:	3a02      	subs	r2, #2
  403c98:	442b      	add	r3, r5
  403c9a:	1bdf      	subs	r7, r3, r7
  403c9c:	b289      	uxth	r1, r1
  403c9e:	fbb7 f8fe 	udiv	r8, r7, lr
  403ca2:	fb0e 7318 	mls	r3, lr, r8, r7
  403ca6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  403caa:	fb0c f708 	mul.w	r7, ip, r8
  403cae:	429f      	cmp	r7, r3
  403cb0:	d908      	bls.n	403cc4 <__divdi3+0x1d0>
  403cb2:	195b      	adds	r3, r3, r5
  403cb4:	f108 31ff 	add.w	r1, r8, #4294967295
  403cb8:	d25c      	bcs.n	403d74 <__divdi3+0x280>
  403cba:	429f      	cmp	r7, r3
  403cbc:	d95a      	bls.n	403d74 <__divdi3+0x280>
  403cbe:	f1a8 0802 	sub.w	r8, r8, #2
  403cc2:	442b      	add	r3, r5
  403cc4:	1bd8      	subs	r0, r3, r7
  403cc6:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  403cca:	e78e      	b.n	403bea <__divdi3+0xf6>
  403ccc:	f1c2 0320 	rsb	r3, r2, #32
  403cd0:	fa2c f103 	lsr.w	r1, ip, r3
  403cd4:	fa0e fe02 	lsl.w	lr, lr, r2
  403cd8:	fa20 f703 	lsr.w	r7, r0, r3
  403cdc:	ea41 0e0e 	orr.w	lr, r1, lr
  403ce0:	fa08 f002 	lsl.w	r0, r8, r2
  403ce4:	fa28 f103 	lsr.w	r1, r8, r3
  403ce8:	ea4f 451e 	mov.w	r5, lr, lsr #16
  403cec:	4338      	orrs	r0, r7
  403cee:	fbb1 f8f5 	udiv	r8, r1, r5
  403cf2:	0c03      	lsrs	r3, r0, #16
  403cf4:	fb05 1118 	mls	r1, r5, r8, r1
  403cf8:	fa1f f78e 	uxth.w	r7, lr
  403cfc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  403d00:	fb07 f308 	mul.w	r3, r7, r8
  403d04:	428b      	cmp	r3, r1
  403d06:	fa0c fc02 	lsl.w	ip, ip, r2
  403d0a:	d909      	bls.n	403d20 <__divdi3+0x22c>
  403d0c:	eb11 010e 	adds.w	r1, r1, lr
  403d10:	f108 39ff 	add.w	r9, r8, #4294967295
  403d14:	d230      	bcs.n	403d78 <__divdi3+0x284>
  403d16:	428b      	cmp	r3, r1
  403d18:	d92e      	bls.n	403d78 <__divdi3+0x284>
  403d1a:	f1a8 0802 	sub.w	r8, r8, #2
  403d1e:	4471      	add	r1, lr
  403d20:	1ac9      	subs	r1, r1, r3
  403d22:	b280      	uxth	r0, r0
  403d24:	fbb1 f3f5 	udiv	r3, r1, r5
  403d28:	fb05 1113 	mls	r1, r5, r3, r1
  403d2c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403d30:	fb07 f703 	mul.w	r7, r7, r3
  403d34:	428f      	cmp	r7, r1
  403d36:	d908      	bls.n	403d4a <__divdi3+0x256>
  403d38:	eb11 010e 	adds.w	r1, r1, lr
  403d3c:	f103 30ff 	add.w	r0, r3, #4294967295
  403d40:	d216      	bcs.n	403d70 <__divdi3+0x27c>
  403d42:	428f      	cmp	r7, r1
  403d44:	d914      	bls.n	403d70 <__divdi3+0x27c>
  403d46:	3b02      	subs	r3, #2
  403d48:	4471      	add	r1, lr
  403d4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  403d4e:	1bc9      	subs	r1, r1, r7
  403d50:	fba3 890c 	umull	r8, r9, r3, ip
  403d54:	4549      	cmp	r1, r9
  403d56:	d309      	bcc.n	403d6c <__divdi3+0x278>
  403d58:	d005      	beq.n	403d66 <__divdi3+0x272>
  403d5a:	2200      	movs	r2, #0
  403d5c:	e71d      	b.n	403b9a <__divdi3+0xa6>
  403d5e:	4696      	mov	lr, r2
  403d60:	e6fe      	b.n	403b60 <__divdi3+0x6c>
  403d62:	4613      	mov	r3, r2
  403d64:	e711      	b.n	403b8a <__divdi3+0x96>
  403d66:	4094      	lsls	r4, r2
  403d68:	4544      	cmp	r4, r8
  403d6a:	d2f6      	bcs.n	403d5a <__divdi3+0x266>
  403d6c:	3b01      	subs	r3, #1
  403d6e:	e7f4      	b.n	403d5a <__divdi3+0x266>
  403d70:	4603      	mov	r3, r0
  403d72:	e7ea      	b.n	403d4a <__divdi3+0x256>
  403d74:	4688      	mov	r8, r1
  403d76:	e7a5      	b.n	403cc4 <__divdi3+0x1d0>
  403d78:	46c8      	mov	r8, r9
  403d7a:	e7d1      	b.n	403d20 <__divdi3+0x22c>
  403d7c:	4602      	mov	r2, r0
  403d7e:	e78c      	b.n	403c9a <__divdi3+0x1a6>
  403d80:	4613      	mov	r3, r2
  403d82:	e70a      	b.n	403b9a <__divdi3+0xa6>
  403d84:	3b02      	subs	r3, #2
  403d86:	e757      	b.n	403c38 <__divdi3+0x144>
  403d88:	f1a8 0802 	sub.w	r8, r8, #2
  403d8c:	442f      	add	r7, r5
  403d8e:	e73f      	b.n	403c10 <__divdi3+0x11c>

00403d90 <__udivdi3>:
  403d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403d94:	2b00      	cmp	r3, #0
  403d96:	d144      	bne.n	403e22 <__udivdi3+0x92>
  403d98:	428a      	cmp	r2, r1
  403d9a:	4615      	mov	r5, r2
  403d9c:	4604      	mov	r4, r0
  403d9e:	d94f      	bls.n	403e40 <__udivdi3+0xb0>
  403da0:	fab2 f782 	clz	r7, r2
  403da4:	460e      	mov	r6, r1
  403da6:	b14f      	cbz	r7, 403dbc <__udivdi3+0x2c>
  403da8:	f1c7 0320 	rsb	r3, r7, #32
  403dac:	40b9      	lsls	r1, r7
  403dae:	fa20 f603 	lsr.w	r6, r0, r3
  403db2:	fa02 f507 	lsl.w	r5, r2, r7
  403db6:	430e      	orrs	r6, r1
  403db8:	fa00 f407 	lsl.w	r4, r0, r7
  403dbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403dc0:	0c23      	lsrs	r3, r4, #16
  403dc2:	fbb6 f0fe 	udiv	r0, r6, lr
  403dc6:	b2af      	uxth	r7, r5
  403dc8:	fb0e 6110 	mls	r1, lr, r0, r6
  403dcc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  403dd0:	fb07 f100 	mul.w	r1, r7, r0
  403dd4:	4299      	cmp	r1, r3
  403dd6:	d909      	bls.n	403dec <__udivdi3+0x5c>
  403dd8:	195b      	adds	r3, r3, r5
  403dda:	f100 32ff 	add.w	r2, r0, #4294967295
  403dde:	f080 80ec 	bcs.w	403fba <__udivdi3+0x22a>
  403de2:	4299      	cmp	r1, r3
  403de4:	f240 80e9 	bls.w	403fba <__udivdi3+0x22a>
  403de8:	3802      	subs	r0, #2
  403dea:	442b      	add	r3, r5
  403dec:	1a5a      	subs	r2, r3, r1
  403dee:	b2a4      	uxth	r4, r4
  403df0:	fbb2 f3fe 	udiv	r3, r2, lr
  403df4:	fb0e 2213 	mls	r2, lr, r3, r2
  403df8:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  403dfc:	fb07 f703 	mul.w	r7, r7, r3
  403e00:	4297      	cmp	r7, r2
  403e02:	d908      	bls.n	403e16 <__udivdi3+0x86>
  403e04:	1952      	adds	r2, r2, r5
  403e06:	f103 31ff 	add.w	r1, r3, #4294967295
  403e0a:	f080 80d8 	bcs.w	403fbe <__udivdi3+0x22e>
  403e0e:	4297      	cmp	r7, r2
  403e10:	f240 80d5 	bls.w	403fbe <__udivdi3+0x22e>
  403e14:	3b02      	subs	r3, #2
  403e16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403e1a:	2600      	movs	r6, #0
  403e1c:	4631      	mov	r1, r6
  403e1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403e22:	428b      	cmp	r3, r1
  403e24:	d847      	bhi.n	403eb6 <__udivdi3+0x126>
  403e26:	fab3 f683 	clz	r6, r3
  403e2a:	2e00      	cmp	r6, #0
  403e2c:	d148      	bne.n	403ec0 <__udivdi3+0x130>
  403e2e:	428b      	cmp	r3, r1
  403e30:	d302      	bcc.n	403e38 <__udivdi3+0xa8>
  403e32:	4282      	cmp	r2, r0
  403e34:	f200 80cd 	bhi.w	403fd2 <__udivdi3+0x242>
  403e38:	2001      	movs	r0, #1
  403e3a:	4631      	mov	r1, r6
  403e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403e40:	b912      	cbnz	r2, 403e48 <__udivdi3+0xb8>
  403e42:	2501      	movs	r5, #1
  403e44:	fbb5 f5f2 	udiv	r5, r5, r2
  403e48:	fab5 f885 	clz	r8, r5
  403e4c:	f1b8 0f00 	cmp.w	r8, #0
  403e50:	d177      	bne.n	403f42 <__udivdi3+0x1b2>
  403e52:	1b4a      	subs	r2, r1, r5
  403e54:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403e58:	b2af      	uxth	r7, r5
  403e5a:	2601      	movs	r6, #1
  403e5c:	fbb2 f0fe 	udiv	r0, r2, lr
  403e60:	0c23      	lsrs	r3, r4, #16
  403e62:	fb0e 2110 	mls	r1, lr, r0, r2
  403e66:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  403e6a:	fb07 f300 	mul.w	r3, r7, r0
  403e6e:	428b      	cmp	r3, r1
  403e70:	d907      	bls.n	403e82 <__udivdi3+0xf2>
  403e72:	1949      	adds	r1, r1, r5
  403e74:	f100 32ff 	add.w	r2, r0, #4294967295
  403e78:	d202      	bcs.n	403e80 <__udivdi3+0xf0>
  403e7a:	428b      	cmp	r3, r1
  403e7c:	f200 80ba 	bhi.w	403ff4 <__udivdi3+0x264>
  403e80:	4610      	mov	r0, r2
  403e82:	1ac9      	subs	r1, r1, r3
  403e84:	b2a4      	uxth	r4, r4
  403e86:	fbb1 f3fe 	udiv	r3, r1, lr
  403e8a:	fb0e 1113 	mls	r1, lr, r3, r1
  403e8e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  403e92:	fb07 f703 	mul.w	r7, r7, r3
  403e96:	42a7      	cmp	r7, r4
  403e98:	d908      	bls.n	403eac <__udivdi3+0x11c>
  403e9a:	1964      	adds	r4, r4, r5
  403e9c:	f103 32ff 	add.w	r2, r3, #4294967295
  403ea0:	f080 808f 	bcs.w	403fc2 <__udivdi3+0x232>
  403ea4:	42a7      	cmp	r7, r4
  403ea6:	f240 808c 	bls.w	403fc2 <__udivdi3+0x232>
  403eaa:	3b02      	subs	r3, #2
  403eac:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403eb0:	4631      	mov	r1, r6
  403eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403eb6:	2600      	movs	r6, #0
  403eb8:	4630      	mov	r0, r6
  403eba:	4631      	mov	r1, r6
  403ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403ec0:	f1c6 0420 	rsb	r4, r6, #32
  403ec4:	fa22 f504 	lsr.w	r5, r2, r4
  403ec8:	40b3      	lsls	r3, r6
  403eca:	432b      	orrs	r3, r5
  403ecc:	fa20 fc04 	lsr.w	ip, r0, r4
  403ed0:	fa01 f706 	lsl.w	r7, r1, r6
  403ed4:	fa21 f504 	lsr.w	r5, r1, r4
  403ed8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  403edc:	ea4c 0707 	orr.w	r7, ip, r7
  403ee0:	fbb5 f8fe 	udiv	r8, r5, lr
  403ee4:	0c39      	lsrs	r1, r7, #16
  403ee6:	fb0e 5518 	mls	r5, lr, r8, r5
  403eea:	fa1f fc83 	uxth.w	ip, r3
  403eee:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  403ef2:	fb0c f108 	mul.w	r1, ip, r8
  403ef6:	42a9      	cmp	r1, r5
  403ef8:	fa02 f206 	lsl.w	r2, r2, r6
  403efc:	d904      	bls.n	403f08 <__udivdi3+0x178>
  403efe:	18ed      	adds	r5, r5, r3
  403f00:	f108 34ff 	add.w	r4, r8, #4294967295
  403f04:	d367      	bcc.n	403fd6 <__udivdi3+0x246>
  403f06:	46a0      	mov	r8, r4
  403f08:	1a6d      	subs	r5, r5, r1
  403f0a:	b2bf      	uxth	r7, r7
  403f0c:	fbb5 f4fe 	udiv	r4, r5, lr
  403f10:	fb0e 5514 	mls	r5, lr, r4, r5
  403f14:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  403f18:	fb0c fc04 	mul.w	ip, ip, r4
  403f1c:	458c      	cmp	ip, r1
  403f1e:	d904      	bls.n	403f2a <__udivdi3+0x19a>
  403f20:	18c9      	adds	r1, r1, r3
  403f22:	f104 35ff 	add.w	r5, r4, #4294967295
  403f26:	d35c      	bcc.n	403fe2 <__udivdi3+0x252>
  403f28:	462c      	mov	r4, r5
  403f2a:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  403f2e:	ebcc 0101 	rsb	r1, ip, r1
  403f32:	fba4 2302 	umull	r2, r3, r4, r2
  403f36:	4299      	cmp	r1, r3
  403f38:	d348      	bcc.n	403fcc <__udivdi3+0x23c>
  403f3a:	d044      	beq.n	403fc6 <__udivdi3+0x236>
  403f3c:	4620      	mov	r0, r4
  403f3e:	2600      	movs	r6, #0
  403f40:	e76c      	b.n	403e1c <__udivdi3+0x8c>
  403f42:	f1c8 0420 	rsb	r4, r8, #32
  403f46:	fa01 f308 	lsl.w	r3, r1, r8
  403f4a:	fa05 f508 	lsl.w	r5, r5, r8
  403f4e:	fa20 f704 	lsr.w	r7, r0, r4
  403f52:	40e1      	lsrs	r1, r4
  403f54:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403f58:	431f      	orrs	r7, r3
  403f5a:	fbb1 f6fe 	udiv	r6, r1, lr
  403f5e:	0c3a      	lsrs	r2, r7, #16
  403f60:	fb0e 1116 	mls	r1, lr, r6, r1
  403f64:	fa1f fc85 	uxth.w	ip, r5
  403f68:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  403f6c:	fb0c f206 	mul.w	r2, ip, r6
  403f70:	429a      	cmp	r2, r3
  403f72:	fa00 f408 	lsl.w	r4, r0, r8
  403f76:	d907      	bls.n	403f88 <__udivdi3+0x1f8>
  403f78:	195b      	adds	r3, r3, r5
  403f7a:	f106 31ff 	add.w	r1, r6, #4294967295
  403f7e:	d237      	bcs.n	403ff0 <__udivdi3+0x260>
  403f80:	429a      	cmp	r2, r3
  403f82:	d935      	bls.n	403ff0 <__udivdi3+0x260>
  403f84:	3e02      	subs	r6, #2
  403f86:	442b      	add	r3, r5
  403f88:	1a9b      	subs	r3, r3, r2
  403f8a:	b2bf      	uxth	r7, r7
  403f8c:	fbb3 f0fe 	udiv	r0, r3, lr
  403f90:	fb0e 3310 	mls	r3, lr, r0, r3
  403f94:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  403f98:	fb0c f100 	mul.w	r1, ip, r0
  403f9c:	4299      	cmp	r1, r3
  403f9e:	d907      	bls.n	403fb0 <__udivdi3+0x220>
  403fa0:	195b      	adds	r3, r3, r5
  403fa2:	f100 32ff 	add.w	r2, r0, #4294967295
  403fa6:	d221      	bcs.n	403fec <__udivdi3+0x25c>
  403fa8:	4299      	cmp	r1, r3
  403faa:	d91f      	bls.n	403fec <__udivdi3+0x25c>
  403fac:	3802      	subs	r0, #2
  403fae:	442b      	add	r3, r5
  403fb0:	1a5a      	subs	r2, r3, r1
  403fb2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  403fb6:	4667      	mov	r7, ip
  403fb8:	e750      	b.n	403e5c <__udivdi3+0xcc>
  403fba:	4610      	mov	r0, r2
  403fbc:	e716      	b.n	403dec <__udivdi3+0x5c>
  403fbe:	460b      	mov	r3, r1
  403fc0:	e729      	b.n	403e16 <__udivdi3+0x86>
  403fc2:	4613      	mov	r3, r2
  403fc4:	e772      	b.n	403eac <__udivdi3+0x11c>
  403fc6:	40b0      	lsls	r0, r6
  403fc8:	4290      	cmp	r0, r2
  403fca:	d2b7      	bcs.n	403f3c <__udivdi3+0x1ac>
  403fcc:	1e60      	subs	r0, r4, #1
  403fce:	2600      	movs	r6, #0
  403fd0:	e724      	b.n	403e1c <__udivdi3+0x8c>
  403fd2:	4630      	mov	r0, r6
  403fd4:	e722      	b.n	403e1c <__udivdi3+0x8c>
  403fd6:	42a9      	cmp	r1, r5
  403fd8:	d995      	bls.n	403f06 <__udivdi3+0x176>
  403fda:	f1a8 0802 	sub.w	r8, r8, #2
  403fde:	441d      	add	r5, r3
  403fe0:	e792      	b.n	403f08 <__udivdi3+0x178>
  403fe2:	458c      	cmp	ip, r1
  403fe4:	d9a0      	bls.n	403f28 <__udivdi3+0x198>
  403fe6:	3c02      	subs	r4, #2
  403fe8:	4419      	add	r1, r3
  403fea:	e79e      	b.n	403f2a <__udivdi3+0x19a>
  403fec:	4610      	mov	r0, r2
  403fee:	e7df      	b.n	403fb0 <__udivdi3+0x220>
  403ff0:	460e      	mov	r6, r1
  403ff2:	e7c9      	b.n	403f88 <__udivdi3+0x1f8>
  403ff4:	3802      	subs	r0, #2
  403ff6:	4429      	add	r1, r5
  403ff8:	e743      	b.n	403e82 <__udivdi3+0xf2>
  403ffa:	bf00      	nop
  403ffc:	2064654c 	.word	0x2064654c
  404000:	206fe36e 	.word	0x206fe36e
  404004:	69666564 	.word	0x69666564
  404008:	6f64696e 	.word	0x6f64696e
  40400c:	000d0a20 	.word	0x000d0a20
  404010:	6e656341 	.word	0x6e656341
  404014:	20726564 	.word	0x20726564
  404018:	4120756f 	.word	0x4120756f
  40401c:	61676170 	.word	0x61676170
  404020:	e36e2072 	.word	0xe36e2072
  404024:	6564206f 	.word	0x6564206f
  404028:	696e6966 	.word	0x696e6966
  40402c:	0a206f64 	.word	0x0a206f64
  404030:	0000000d 	.word	0x0000000d
  404034:	2064654c 	.word	0x2064654c
  404038:	4d524556 	.word	0x4d524556
  40403c:	4f484c45 	.word	0x4f484c45
  404040:	46464f20 	.word	0x46464f20
  404044:	000d0a20 	.word	0x000d0a20
  404048:	2064654c 	.word	0x2064654c
  40404c:	4d524556 	.word	0x4d524556
  404050:	4f484c45 	.word	0x4f484c45
  404054:	204e4f20 	.word	0x204e4f20
  404058:	00000d0a 	.word	0x00000d0a
  40405c:	6163704f 	.word	0x6163704f
  404060:	616e206f 	.word	0x616e206f
  404064:	6564206f 	.word	0x6564206f
  404068:	696e6966 	.word	0x696e6966
  40406c:	203a6164 	.word	0x203a6164
  404070:	0a207325 	.word	0x0a207325
  404074:	0000000d 	.word	0x0000000d
  404078:	2064654c 	.word	0x2064654c
  40407c:	44524556 	.word	0x44524556
  404080:	464f2045 	.word	0x464f2045
  404084:	0d0a2046 	.word	0x0d0a2046
  404088:	00000000 	.word	0x00000000
  40408c:	2064654c 	.word	0x2064654c
  404090:	44524556 	.word	0x44524556
  404094:	4e4f2045 	.word	0x4e4f2045
  404098:	000d0a20 	.word	0x000d0a20
  40409c:	2064654c 	.word	0x2064654c
  4040a0:	4c555a41 	.word	0x4c555a41
  4040a4:	46464f20 	.word	0x46464f20
  4040a8:	000d0a20 	.word	0x000d0a20
  4040ac:	2064654c 	.word	0x2064654c
  4040b0:	4c555a41 	.word	0x4c555a41
  4040b4:	204e4f20 	.word	0x204e4f20
  4040b8:	00000d0a 	.word	0x00000d0a
  4040bc:	2d2d2d20 	.word	0x2d2d2d20
  4040c0:	2d2d2d2d 	.word	0x2d2d2d2d
  4040c4:	2d2d2d2d 	.word	0x2d2d2d2d
  4040c8:	2d2d2d2d 	.word	0x2d2d2d2d
  4040cc:	2d2d2d2d 	.word	0x2d2d2d2d
  4040d0:	2d2d2d2d 	.word	0x2d2d2d2d
  4040d4:	2d2d2d2d 	.word	0x2d2d2d2d
  4040d8:	0d0a202d 	.word	0x0d0a202d
  4040dc:	6d654220 	.word	0x6d654220
  4040e0:	6e697620 	.word	0x6e697620
  4040e4:	74206f64 	.word	0x74206f64
  4040e8:	61727265 	.word	0x61727265
  4040ec:	6f697571 	.word	0x6f697571
  4040f0:	09092120 	.word	0x09092120
  4040f4:	2d200d0a 	.word	0x2d200d0a
  4040f8:	2d2d2d2d 	.word	0x2d2d2d2d
  4040fc:	2d2d2d2d 	.word	0x2d2d2d2d
  404100:	2d2d2d2d 	.word	0x2d2d2d2d
  404104:	2d2d2d2d 	.word	0x2d2d2d2d
  404108:	2d2d2d2d 	.word	0x2d2d2d2d
  40410c:	2d2d2d2d 	.word	0x2d2d2d2d
  404110:	202d2d2d 	.word	0x202d2d2d
  404114:	00000d0a 	.word	0x00000d0a
  404118:	00000043 	.word	0x00000043

0040411c <_global_impure_ptr>:
  40411c:	20000008 0000000a                       ... ....

00404124 <zeroes.6869>:
  404124:	30303030 30303030 30303030 30303030     0000000000000000
  404134:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  404144:	00000000 33323130 37363534 62613938     ....0123456789ab
  404154:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00404164 <blanks.6868>:
  404164:	20202020 20202020 20202020 20202020                     

00404174 <_init>:
  404174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404176:	bf00      	nop
  404178:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40417a:	bc08      	pop	{r3}
  40417c:	469e      	mov	lr, r3
  40417e:	4770      	bx	lr

00404180 <__init_array_start>:
  404180:	0040207d 	.word	0x0040207d

00404184 <__frame_dummy_init_array_entry>:
  404184:	004000f1                                ..@.

00404188 <_fini>:
  404188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40418a:	bf00      	nop
  40418c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40418e:	bc08      	pop	{r3}
  404190:	469e      	mov	lr, r3
  404192:	4770      	bx	lr

00404194 <__fini_array_start>:
  404194:	004000cd 	.word	0x004000cd
