# TCL File Generated by Component Editor 18.0
# Sun Apr 21 12:41:47 CDT 2019
# DO NOT MODIFY


# 
# Game_data "Game_data" v1.0
# Roshini Saravanakumar 2019.04.21.12:41:47
# This module interfaces with the main game data.
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Game_data
# 
set_module_property DESCRIPTION "This module interfaces with the main game data."
set_module_property NAME Game_data
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "ECE 385 Custom IPs"
set_module_property AUTHOR "Roshini Saravanakumar"
set_module_property DISPLAY_NAME Game_data
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL new_component
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file Game_data.sv SYSTEM_VERILOG PATH ../Game_data.sv TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file Game_data.sv SYSTEM_VERILOG PATH ../Game_data.sv


# 
# parameters
# 


# 
# display items
# 


# 
# connection point CLK
# 
add_interface CLK clock end
set_interface_property CLK clockRate 50000000
set_interface_property CLK ENABLED true
set_interface_property CLK EXPORT_OF ""
set_interface_property CLK PORT_NAME_MAP ""
set_interface_property CLK CMSIS_SVD_VARIABLES ""
set_interface_property CLK SVD_ADDRESS_GROUP ""

add_interface_port CLK Clk clk Input 1


# 
# connection point RESET
# 
add_interface RESET reset end
set_interface_property RESET associatedClock CLK
set_interface_property RESET synchronousEdges DEASSERT
set_interface_property RESET ENABLED true
set_interface_property RESET EXPORT_OF ""
set_interface_property RESET PORT_NAME_MAP ""
set_interface_property RESET CMSIS_SVD_VARIABLES ""
set_interface_property RESET SVD_ADDRESS_GROUP ""

add_interface_port RESET Reset_h reset Input 1


# 
# connection point Game_data_slave_1
# 
add_interface Game_data_slave_1 avalon end
set_interface_property Game_data_slave_1 addressUnits WORDS
set_interface_property Game_data_slave_1 associatedClock CLK
set_interface_property Game_data_slave_1 associatedReset RESET
set_interface_property Game_data_slave_1 bitsPerSymbol 8
set_interface_property Game_data_slave_1 burstOnBurstBoundariesOnly false
set_interface_property Game_data_slave_1 burstcountUnits WORDS
set_interface_property Game_data_slave_1 explicitAddressSpan 0
set_interface_property Game_data_slave_1 holdTime 0
set_interface_property Game_data_slave_1 linewrapBursts false
set_interface_property Game_data_slave_1 maximumPendingReadTransactions 0
set_interface_property Game_data_slave_1 maximumPendingWriteTransactions 0
set_interface_property Game_data_slave_1 readLatency 0
set_interface_property Game_data_slave_1 readWaitStates 0
set_interface_property Game_data_slave_1 readWaitTime 0
set_interface_property Game_data_slave_1 setupTime 0
set_interface_property Game_data_slave_1 timingUnits Cycles
set_interface_property Game_data_slave_1 writeWaitTime 0
set_interface_property Game_data_slave_1 ENABLED true
set_interface_property Game_data_slave_1 EXPORT_OF ""
set_interface_property Game_data_slave_1 PORT_NAME_MAP ""
set_interface_property Game_data_slave_1 CMSIS_SVD_VARIABLES ""
set_interface_property Game_data_slave_1 SVD_ADDRESS_GROUP ""

add_interface_port Game_data_slave_1 Address address Input 3
add_interface_port Game_data_slave_1 Read_h read Input 1
add_interface_port Game_data_slave_1 Write_h write Input 1
add_interface_port Game_data_slave_1 Chip_select_h chipselect Input 1
add_interface_port Game_data_slave_1 Write_data writedata Input 32
add_interface_port Game_data_slave_1 Read_data readdata Output 32
set_interface_assignment Game_data_slave_1 embeddedsw.configuration.isFlash 0
set_interface_assignment Game_data_slave_1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment Game_data_slave_1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment Game_data_slave_1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point Export_Data
# 
add_interface Export_Data conduit end
set_interface_property Export_Data associatedClock CLK
set_interface_property Export_Data associatedReset ""
set_interface_property Export_Data ENABLED true
set_interface_property Export_Data EXPORT_OF ""
set_interface_property Export_Data PORT_NAME_MAP ""
set_interface_property Export_Data CMSIS_SVD_VARIABLES ""
set_interface_property Export_Data SVD_ADDRESS_GROUP ""

add_interface_port Export_Data Export_data new_signal Output 32

