Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/kilian/Documents/201000168_embedded_systems_laboratory/project/assignment/niosII_hw_dev_tutorial/first_nios2_system.qsys --block-symbol-file --output-directory=/home/kilian/Documents/201000168_embedded_systems_laboratory/project/assignment/niosII_hw_dev_tutorial/esl_encoder --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading niosII_hw_dev_tutorial/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.0]
Progress: Parameterizing module cpu
Progress: Adding esl_demonstrator_0 [esl_demonstrator 1.0]
Progress: Parameterizing module esl_demonstrator_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 18.0]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/kilian/Documents/201000168_embedded_systems_laboratory/project/assignment/niosII_hw_dev_tutorial/first_nios2_system.qsys --synthesis=VHDL --output-directory=/home/kilian/Documents/201000168_embedded_systems_laboratory/project/assignment/niosII_hw_dev_tutorial/esl_encoder/synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading niosII_hw_dev_tutorial/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.0]
Progress: Parameterizing module cpu
Progress: Adding esl_demonstrator_0 [esl_demonstrator 1.0]
Progress: Parameterizing module esl_demonstrator_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 18.0]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for QUARTUS_SYNTH
Warning: Translator esl_demonstrator_0_avalon_slave_0_translator failed to match interface esl_demonstrator_0.avalon_slave_0
Info: first_nios2_system: Done "first_nios2_system" with 1 modules, 0 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
