{
  "module_name": "omap5xxx-bandgap.h",
  "hash_id": "7db685216c1106220d0b6a93fc1b45e08b2ae637bc14dab21a9573359131636e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/thermal/ti-soc-thermal/omap5xxx-bandgap.h",
  "human_readable_source": " \n \n#ifndef __OMAP5XXX_BANDGAP_H\n#define __OMAP5XXX_BANDGAP_H\n\n \n\n \n\n \n#define OMAP5430_FUSE_OPP_BGAP_GPU\t\t\t0x0\n#define OMAP5430_TEMP_SENSOR_GPU_OFFSET\t\t\t0x150\n#define OMAP5430_BGAP_THRESHOLD_GPU_OFFSET\t\t0x1A8\n#define OMAP5430_BGAP_TSHUT_GPU_OFFSET\t\t\t0x1B4\n#define OMAP5430_BGAP_DTEMP_GPU_1_OFFSET\t\t0x1F8\n#define OMAP5430_BGAP_DTEMP_GPU_2_OFFSET\t\t0x1FC\n\n \n#define OMAP5430_FUSE_OPP_BGAP_MPU\t\t\t0x4\n#define OMAP5430_TEMP_SENSOR_MPU_OFFSET\t\t\t0x14C\n#define OMAP5430_BGAP_THRESHOLD_MPU_OFFSET\t\t0x1A4\n#define OMAP5430_BGAP_TSHUT_MPU_OFFSET\t\t\t0x1B0\n#define OMAP5430_BGAP_DTEMP_MPU_1_OFFSET\t\t0x1E4\n#define OMAP5430_BGAP_DTEMP_MPU_2_OFFSET\t\t0x1E8\n\n \n#define OMAP5430_FUSE_OPP_BGAP_CORE\t\t\t0x8\n#define OMAP5430_TEMP_SENSOR_CORE_OFFSET\t\t0x154\n#define OMAP5430_BGAP_THRESHOLD_CORE_OFFSET\t\t0x1AC\n#define OMAP5430_BGAP_TSHUT_CORE_OFFSET\t\t\t0x1B8\n#define OMAP5430_BGAP_DTEMP_CORE_1_OFFSET\t\t0x20C\n#define OMAP5430_BGAP_DTEMP_CORE_2_OFFSET\t\t0x210\n\n \n#define OMAP5430_BGAP_CTRL_OFFSET\t\t\t0x1A0\n#define OMAP5430_BGAP_STATUS_OFFSET\t\t\t0x1C8\n\n \n\n \n#define OMAP5430_BGAP_TEMP_SENSOR_SOC_MASK\t\tBIT(12)\n#define OMAP5430_BGAP_TEMPSOFF_MASK\t\t\tBIT(11)\n#define OMAP5430_BGAP_TEMP_SENSOR_EOCZ_MASK\t\tBIT(10)\n#define OMAP5430_BGAP_TEMP_SENSOR_DTEMP_MASK\t\t(0x3ff << 0)\n\n \n#define OMAP5430_MASK_COUNTER_DELAY_MASK\t\t(0x7 << 27)\n#define OMAP5430_MASK_FREEZE_CORE_MASK\t\t\tBIT(23)\n#define OMAP5430_MASK_FREEZE_GPU_MASK\t\t\tBIT(22)\n#define OMAP5430_MASK_FREEZE_MPU_MASK\t\t\tBIT(21)\n#define OMAP5430_MASK_HOT_CORE_MASK\t\t\tBIT(5)\n#define OMAP5430_MASK_COLD_CORE_MASK\t\t\tBIT(4)\n#define OMAP5430_MASK_HOT_GPU_MASK\t\t\tBIT(3)\n#define OMAP5430_MASK_COLD_GPU_MASK\t\t\tBIT(2)\n#define OMAP5430_MASK_HOT_MPU_MASK\t\t\tBIT(1)\n#define OMAP5430_MASK_COLD_MPU_MASK\t\t\tBIT(0)\n\n \n#define OMAP5430_COUNTER_MASK\t\t\t\t(0xffffff << 0)\n\n \n#define OMAP5430_T_HOT_MASK\t\t\t\t(0x3ff << 16)\n#define OMAP5430_T_COLD_MASK\t\t\t\t(0x3ff << 0)\n\n \n#define OMAP5430_TSHUT_HOT_MASK\t\t\t\t(0x3ff << 16)\n#define OMAP5430_TSHUT_COLD_MASK\t\t\t(0x3ff << 0)\n\n \n#define OMAP5430_HOT_CORE_FLAG_MASK\t\t\tBIT(5)\n#define OMAP5430_COLD_CORE_FLAG_MASK\t\t\tBIT(4)\n#define OMAP5430_HOT_GPU_FLAG_MASK\t\t\tBIT(3)\n#define OMAP5430_COLD_GPU_FLAG_MASK\t\t\tBIT(2)\n#define OMAP5430_HOT_MPU_FLAG_MASK\t\t\tBIT(1)\n#define OMAP5430_COLD_MPU_FLAG_MASK\t\t\tBIT(0)\n\n \n\n \n \n#define OMAP5430_ADC_START_VALUE\t\t\t540\n#define OMAP5430_ADC_END_VALUE\t\t\t\t945\n\n \n \n#define OMAP5430_GPU_MAX_FREQ\t\t\t\t1500000\n#define OMAP5430_GPU_MIN_FREQ\t\t\t\t1000000\n \n#define OMAP5430_GPU_TSHUT_HOT\t\t\t\t915\n#define OMAP5430_GPU_TSHUT_COLD\t\t\t\t900\n#define OMAP5430_GPU_T_HOT\t\t\t\t800\n#define OMAP5430_GPU_T_COLD\t\t\t\t795\n\n \n \n#define OMAP5430_MPU_MAX_FREQ\t\t\t\t1500000\n#define OMAP5430_MPU_MIN_FREQ\t\t\t\t1000000\n \n#define OMAP5430_MPU_TSHUT_HOT\t\t\t\t915\n#define OMAP5430_MPU_TSHUT_COLD\t\t\t\t900\n#define OMAP5430_MPU_T_HOT\t\t\t\t800\n#define OMAP5430_MPU_T_COLD\t\t\t\t795\n\n \n \n#define OMAP5430_CORE_MAX_FREQ\t\t\t\t1500000\n#define OMAP5430_CORE_MIN_FREQ\t\t\t\t1000000\n \n#define OMAP5430_CORE_TSHUT_HOT\t\t\t\t915\n#define OMAP5430_CORE_TSHUT_COLD\t\t\t900\n#define OMAP5430_CORE_T_HOT\t\t\t\t800\n#define OMAP5430_CORE_T_COLD\t\t\t\t795\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}