$comment
	File created using the following command:
		vcd file Lab1.msim.vcd -direction
$end
$date
	Fri Sep 22 15:59:55 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module task2_combination_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % E $end
$var wire 1 & F $end
$var wire 1 ' G $end
$var wire 1 ( S $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var wire 1 , devoe $end
$var wire 1 - devclrn $end
$var wire 1 . devpor $end
$var wire 1 / ww_devoe $end
$var wire 1 0 ww_devclrn $end
$var wire 1 1 ww_devpor $end
$var wire 1 2 ww_G $end
$var wire 1 3 ww_A $end
$var wire 1 4 ww_B $end
$var wire 1 5 ww_C $end
$var wire 1 6 ww_D $end
$var wire 1 7 ww_S $end
$var wire 1 8 ww_F $end
$var wire 1 9 ww_E $end
$var wire 1 : \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 ; \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 < \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 = \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 > \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 ? \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 @ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 A \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 B \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 C \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 D \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 E \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 F \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 G \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 H \G~output_o\ $end
$var wire 1 I \F~output_o\ $end
$var wire 1 J \E~output_o\ $end
$var wire 1 K \S~input_o\ $end
$var wire 1 L \D~input_o\ $end
$var wire 1 M \inst|inst1~combout\ $end
$var wire 1 N \C~input_o\ $end
$var wire 1 O \inst|inst3~combout\ $end
$var wire 1 P \B~input_o\ $end
$var wire 1 Q \A~input_o\ $end
$var wire 1 R \inst2|inst2~0_combout\ $end
$var wire 1 S \inst2|inst5~combout\ $end
$var wire 1 T \inst2|inst5~0_combout\ $end
$var wire 1 U \inst2|ALT_INV_inst5~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
1&
0'
0(
0)
1*
x+
1,
1-
1.
1/
10
11
02
03
04
15
06
07
18
19
0D
zE
zF
zG
0H
1I
1J
0K
0L
0M
1N
1O
0P
0Q
0R
1S
0T
1U
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
$end
#200000
1!
0#
1$
1(
13
05
16
17
1K
1L
0N
1Q
1R
0S
1T
1M
0O
0U
0I
1H
0J
08
12
09
0&
1'
0%
#400000
1#
0(
1"
15
07
14
1P
0K
1N
0M
1O
1S
0T
1U
1I
1J
18
19
1&
1%
#600000
0#
1(
0!
05
17
03
0Q
1K
0N
1M
0O
0S
1T
0U
0I
0J
08
09
0&
0%
#800000
0(
0"
07
04
0P
0K
0M
0R
1S
0T
1U
1I
0H
0S
1J
18
02
0I
19
1&
0'
08
1%
0&
#1000000
